<optimization_record_list>

<optimization_record>
<recommendation_key>
NONE
</recommendation_key>
<recommendation>
Resource Summary
</recommendation>
<recommendation_description>
NA
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	NA
	</fmax_effect>
	<resource_effect>
	NA
	</resource_effect>
	<compilation_effect>
	NA
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="">
	NA
	</parent>
</parent_list>
<logic_algorithm>
NA
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
GEN
</recommendation_key>
<recommendation>
General Recommendations
</recommendation>
<recommendation_description>
The following recommendations are general recommendations for any design. Double-click a category to view the recommendations for that category.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="1">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
NA
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
LE
</recommendation_key>
<recommendation>
Logic Element Usage
</recommendation>
<recommendation_description>
The recommendations for improving logic element usage are divided into three stages. Double-click on a stage to get the specific recommendations for that stage.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="2">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
NA
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
MEM
</recommendation_key>
<recommendation>
Memory Block Usage
</recommendation>
<recommendation_description>
The following recommendations are provided to improve the implementation of memory blocks in your design. Double-click a category to view the recommendations for that category.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="3">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
NA
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
DSP
</recommendation_key>
<recommendation>
DSP Block Usage
</recommendation>
<recommendation_description>
The following recommendations are provided to improve the implementation of DSP blocks in your design. Double-click a category to view the recommendations for that category.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="4">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
NA
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
IO
</recommendation_key>
<recommendation>
I/O Usage
</recommendation>
<recommendation_description>
The following recommendations are provided to improve the I/O usage in your design. Double-click a category to view the recommendations for that category.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="5">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
NA
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
ROUTE
</recommendation_key>
<recommendation>
Routing Resource Usage
</recommendation>
<recommendation_description>
The following recommendations are provided to improve the usage of routing resources in your design. Double-click a category to view the recommendations for that category.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="6">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
NA
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
LE_STAGE1
</recommendation_key>
<recommendation>
Stage 1
</recommendation>
<recommendation_description>
The following are recommendations for Stage 1. Altera recommends implementing the recommendations in Stage 1 before the recommendations in Stage 2 and Stage 3.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="1">
	LE
	</parent>
</parent_list>
<logic_algorithm>
NA
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
LE_STAGE2
</recommendation_key>
<recommendation>
Stage 2
</recommendation>
<recommendation_description>
The following are recommendations for Stage 2. Altera recommends implementing the recommendations in Stage 2 after the recommendations in Stage 1 and before those in Stage 3.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="2">
	LE
	</parent>
</parent_list>
<logic_algorithm>
NA
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
LE_STAGE3
</recommendation_key>
<recommendation>
Stage 3
</recommendation>
<recommendation_description>
The following are recommendations for Stage 3. Altera recommends implementing the recommendations in Stage 3 after the recommendations in Stage 1 and Stage 2.
</recommendation_description>
<description>
NA
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	NA
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="3">
	LE
	</parent>
</parent_list>
<logic_algorithm>
NA
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
HOWTO
</recommendation_key>
<recommendation>
How to use the Resource Optimization Advisor
</recommendation>
<recommendation_description>
Implement the recommendations in the Resource Optimization Advisor to optimize the resource usage (logic element, memory block, DSP block, I/O, and routing) of your design.
</recommendation_description>
<description>
The Resource Optimization Advisor provides a set of recommendations for each design resource category. Altera recommends following the specific order of the recommendations when optimizing design resource usage.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	0
	</fmax_effect>
	<resource_effect>
	0
	</resource_effect>
	<compilation_effect>
	0
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Use the recommendations provided by the Resource Optimization Advisor to make project or individual settings and assignments, or make design changes to optimize the resource usage in your design.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="0">
	NONE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
INFO
</recommendation_key>
<recommendation>
Get more information
</recommendation>
<recommendation_description>
You can use the Support section of the Altera web site or Quartus II Help to obtain more information on the specific recommendations and Quartus II settings and assignments in the Resource Optimization Advisor.
</recommendation_description>
<description>
You can find many of the recommendations in the Resource Optimization Advisor in the Design Optimization for Altera Devices chapter of the Quartus II Handbook. You can also get help on the specific settings and assignments described in the Resource Optimization Advisor by using Quartus II Help.
</description>
<more_info_link>
http://www.altera.com/literature/hb/qts/qts_qii52005.pdf
</more_info_link>
<effect_list>
	<fmax_effect>
	 N/A
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	For more information, use the Design Optimization for Altera Devices chapter of the Quartus II Handbook or Quartus II Help.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="2">
	GEN
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R001
</recommendation_key>
<recommendation>
Create a revision
</recommendation>
<recommendation_description>
Create a revision before making the recommended project and individual settings and assignments and design changes.
</recommendation_description>
<description>
You can create a revision before implementing the recommendations in the Resource Optimization Advisor, and then compare the revisions after performing a compilation to view the results.
</description>
<more_info_link>
save.chm::/rev/rev_pro_create.htm
</more_info_link>
<effect_list>
	<fmax_effect>
	 N/A
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Create a revision using the Revisions dialog box (Project Menu), make the recommended changes, perform a compilation, and then view the results of the compilation using the Compare Revisions dialog box (Project menu).
	</action_description>
	<action_link>
	REV
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="3">
	GEN
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R002
</recommendation_key>
<recommendation>
Use smart compilation
</recommendation>
<recommendation_description>
Turn on smart compilation to minimize compilation time.
</recommendation_description>
<description>
During a recompilation after a smart compilation, the Compiler determines which Compiler modules are required to process the current design based on the changes made to the design since the smart compilation, and then skips any modules that are not required. Refer to Use Smart Compilation in Quartus II Help using the link below.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	0
	</fmax_effect>
	<resource_effect>
	0
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn on Use smart compilation in the Compilation Process page of the Settings dialog box (Assignments menu).
	</action_description>
	<action_link>
	SETD_COMPILATION
	</action_link>
	<acf_variable_list>
		<acf_variable name="SMART_RECOMPILE">
		ON
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="4">
	GEN
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R003
</recommendation_key>
<recommendation>
Use the fast fit feature
</recommendation>
<recommendation_description>
Use the fast fit feature to minimize compilation time. 
</recommendation_description>
<description>
The fast fit feature directs the Fitter to decrease Fitter effort. This option decreases compilation time by up to 50% for a design, usually with a reduction of approximately 10% in the design maximum operating speed (fmax). Refer to Specifying Fitter Effort in Quartus II Help using the link below. 
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn on Fast Fit in the Fitter Settings page of the Settings dialog box (Assignments menu).
	</action_description>
	<action_link>
	SETD_FITTER
	</action_link>
	<acf_variable_list>
		<acf_variable name="FITTER_EFFORT">
		FAST FIT
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="FLEX6000">
	ACF
	</device_family>
	<device_family exclude="MAX3000A">
	ACF
	</device_family>
	<device_family exclude="MAX7000A">
	ACF
	</device_family>
	<device_family exclude="MAX7000AE">
	ACF
	</device_family>
	<device_family exclude="MAX7000B">
	ACF
	</device_family>
	<device_family exclude="MAX7000S">
	ACF
	</device_family>
	<device_family exclude="Cyclone">
	ACF
	</device_family>
	<device_family exclude="Cyclone II">
	ACF
	</device_family>
	<device_family exclude="Stratix">
	ACF
	</device_family>
	<device_family exclude="Stratix GX">
	ACF
	</device_family>
	<device_family exclude="Stratix II">
	ACF
	</device_family>
	<device_family exclude="Max II">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="5">
	GEN
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R004
</recommendation_key>
<recommendation>
Use the auto fit feature
</recommendation>
<recommendation_description>
Use the auto fit feature to minimize compilation time. 
</recommendation_description>
<description>
The auto fit feature directs the Fitter to reduce Fitter effort only after meeting a design's timing and routing requirements, which may decrease compilation time for the design. If no timing requirements are specified, the Fitter reduces its effort after meeting the design's routing requirements. Refer to Specifying Fitter Effort in Quartus II Help using the link below. 
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn on Auto Fit in the Fitter Settings page of the Settings dialog box (Assignments menu).
	</action_description>
	<action_link>
	SETD_FITTER
	</action_link>
	<acf_variable_list>
		<acf_variable name="FITTER_EFFORT">
		AUTO FIT
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	Cyclone
	</device_family>
	<device_family exclude="">
	Cyclone II
	</device_family>
	<device_family exclude="">
	Stratix
	</device_family>
	<device_family exclude="">
	Stratix GX
	</device_family>
	<device_family exclude="">
	Stratix II
	</device_family>
	<device_family exclude="">
	Max II
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="5">
	GEN
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R005
</recommendation_key>
<recommendation>
Review timing constraints
</recommendation>
<recommendation_description>
An important step in obtaining the highest performance is the application of detailed timing constraints. Timing constraints will affect both timing and logic placement and allow you to specify the desired speed performance for the entire project, for specific design entities, or for individual nodes and pins.
</recommendation_description>
<description>
Every clock signal should have an accurate clock setting assignment. All I/Os for which tsu or tco is to be optimized should also have settings. It is important to make any complex timing assignments according to the needs of the design, including multicycle and cut-timing path assignments. This information allows the Quartus II software to make appropriate trade-offs between paths.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	+ Adding timing constraints will help Quartus II to compile and analyze your design.
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Make project-wide timing constraints using the Timing Requirements &amp; Options page of the Settings dialog box (Assignments menu) or using the Timing Wizard (Assignments menu), and make individual timing assignments using the Assignment Editor (Assignments menu).
	</action_description>
	<action_link>
	SETD_TIMING
	</action_link>
	<action_link>
	TWIZ
	</action_link>
	<action_link>
	AE_TIMING
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
2
</image_path>
<parent_list>
	<parent priority="6">
	GEN
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R006
</recommendation_key>
<recommendation>
Restructure multiplexers
</recommendation>
<recommendation_description>
Turn on the Restructure Multiplexers option
</recommendation_description>
<description>
If your design contains fragmented multiplexers, you can restructure the multiplexers, allowing the Quartus II software to repack the multiplexers more efficiently to maximize area usage.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	0
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn on Restructure Multiplexers in the Analysis &amp; Synthesis Settings page of the Settings dialog box (Assignments menu). The Auto setting turns on Restructure Multiplexers when Optimization Technique is set to Area or Balanced, and turns it off it when Optimization Technique is set to Speed. This option only applies to designs synthesized with Quartus II Integrated Synthesis and has no effect on designs synthesized with third party synthesis tools.
	</action_description>
	<action_link>
	SETD_MORE_ANALYSIS_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="MUX_RESTRUCTURE">
		ON
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	Cyclone
	</device_family>
	<device_family exclude="">
	Cyclone II
	</device_family>
	<device_family exclude="">
	Stratix
	</device_family>
	<device_family exclude="">
	Stratix GX
	</device_family>
	<device_family exclude="">
	Stratix II
	</device_family>
	<device_family exclude="">
	HardCopy Stratix
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="1">
	LE_STAGE1
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R007
</recommendation_key>
<recommendation>
Optimize for area
</recommendation>
<recommendation_description>
Direct the Compiler to optimize the design for area.
</recommendation_description>
<description>
During synthesis, the design is optimized for area, that is, the Compiler makes the design as small as possible in order to minimize resource usage.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	-1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	To optimize the design for area for the entire project, select Area under Optimization Technique in the Analysis &amp; Synthesis Settings page of the Settings dialog box (Assignments menu). Altera recommends setting the optimization technique to Balanced if it is currently set to Speed. The Balanced option provides better resource usage than the Speed option, but worse than the Area option. With the Balanced option, maximum frequency (fmax) is better than with the Area option, but worse than with the Speed option. You can also direct the Quartus II software to optimize specific entities for area using the Assignment Editor (Assignments menu).
	</action_description>
	<action_link>
	SETD_ANALYSIS_SYNTHESIS
	</action_link>
	<action_link>
	AE_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="STRATIXII_OPTIMIZATION_TECHNIQUE">
		AREA
		</acf_variable>
		<acf_variable name="CYCLONE_OPTIMIZATION_TECHNIQUE">
		AREA
		</acf_variable>
		<acf_variable name="STRATIX_OPTIMIZATION_TECHNIQUE">
		AREA
		</acf_variable>
		<acf_variable name="MAXII_OPTIMIZATION_TECHNIQUE">
		AREA
		</acf_variable>
		<acf_variable name="MAX7000_OPTIMIZATION_TECHNIQUE">
		AREA
		</acf_variable>
		<acf_variable name="APEX20K_OPTIMIZATION_TECHNIQUE">
		AREA
		</acf_variable>
		<acf_variable name="MERCURY_OPTIMIZATION_TECHNIQUE">
		AREA
		</acf_variable>
		<acf_variable name="FLEX10K_OPTIMIZATION_TECHNIQUE">
		AREA
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="1">
	LE_STAGE1
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R008
</recommendation_key>
<recommendation>
Perform WYSIWYG primitive resynthesis
</recommendation>
<recommendation_description>
Direct the Quartus II software to perform WYSIWYG primitive resynthesis to reduce logic element usage in the design.
</recommendation_description>
<description>
Primitive WYSIWYG resynthesis directs the Quartus II software to unmap WYSIWYG primitives during synthesis. The Quartus II software unmaps the logic elements in an atom netlist to gates and re-maps the gates back to Altera LCELL primitives. If you are using an EDA synthesis tool, you can use this feature to see if the Quartus II software can re-map specific circuits such that fewer logic elements are used.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	-1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn on Perform WYSIWYG primitive resynthesis for the project using the Analysis &amp; Synthesis Settings page of the Settings dialog box (Assignments menu) or assign the Perform WYSIWYG Primitive Resynthesis logic option to a specific module within your design using the Assignment Editor (Assignments menu).
	</action_description>
	<action_link>
	SETD_ANALYSIS_SYNTHESIS
	</action_link>
	<action_link>
	AE_LOGIC_OPTIONS
	</action_link>
	<acf_variable_list>
		<acf_variable name="Perform WYSIWYG Primitive Resynthesis">
		ON
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="2">
	LE_STAGE1
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R009
</recommendation_key>
<recommendation>
Turn on auto ROM/RAM/DSP/Shift Register Replacement
</recommendation>
<recommendation_description>
Turn on auto ROM/RAM/DSP/Shift Register Replacement
</recommendation_description>
<description>
Allows the Compiler to find logic that can be replaced with ROM/RAM/DSP blocks
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Set "Auto ROM/RAM/DSP/Shift Register Replacement" to ON in Analysis &amp; Synthesis Settings page in Settings dialog box.
	</action_description>
	<action_link>
	SETD_MORE_ANALYSIS_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="AUTO_ROM_RECOGNITION">
		ON
		</acf_variable>
		<acf_variable name="AUTO_RAM_RECOGNITION">
		ON
		</acf_variable>
		<acf_variable name="AUTO_DSP_RECOGNITION">
		ON
		</acf_variable>
		<acf_variable name="AUTO_SHIFT_REGISTER_RECOGNITION">
		ALWAYS
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="3">
	LE_STAGE1
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R010
</recommendation_key>
<recommendation>
Use register packing
</recommendation>
<recommendation_description>
Turn on register packing.
</recommendation_description>
<description>
Register packing allows a register to be combined with a combinational function in the same logic cell, or to be merged into I/O cells, RAM blocks, or DSP blocks.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	-1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	For the entire project, set the Auto Packed Registers logic option to Auto in the More Fitter Settings dialog box, available from the Fitter Settings page of the Settings dialog box (Assignments menu), or for specific entities using the Assignment Editor (Assignments menu).
	</action_description>
	<action_link>
	SETD_MORE_FITTER
	</action_link>
	<action_link>
	AE_LOGIC_OPTIONS
	</action_link>
	<acf_variable_list>
		<acf_variable name="AUTO_PACKED_REGISTERS_STRATIXII">
		Auto
		</acf_variable>
		<acf_variable name=" AUTO_PACKED_REGISTERS_MAXII">
		Auto
		</acf_variable>
		<acf_variable name="AUTO_PACKED_REGISTERS_CYCLONE">
		Auto
		</acf_variable>
		<acf_variable name="AUTO_PACKED_REGISTERS">
		Minimize Area
		</acf_variable>
		<acf_variable name="AUTO_PACKED_REGISTERS_STRATIX">
		Auto
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="FLEX10K">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="4">
	LE_STAGE1
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="List all registers" quartus_exe="quartus_tan">
oaw_list_regs.tcl
</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R011
</recommendation_key>
<recommendation>
Remove location/LogicLock region assignments
</recommendation>
<recommendation_description>
Remove location assignments or LogicLock region assignments to increase the flexibility of locations in which the Fitter can place logic.
</recommendation_description>
<description>
A design with too many location assignments or LogicLock region assignments may not fit in the targeted device. This can occur when the location or LogicLock assignments are too strict and there are not enough routing resources.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	0
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Use the Routing Congestion view in the Timing Closure Floorplan (Assignments menu) to locate routing problems in the floorplan, and then remove any location and/or LogicLock assignments in that area. If your design still does not fit, the design is overconstrained. To correct the overconstrained condition, remove all location and LogicLock region assignments and run successive compilations, incrementally constraining the design before each compilation.
	</action_description>
	<action_link>
	FLED
	</action_link>
	<action_link>
	REM
	</action_link>
	<action_link>
	AE_LOCATIONS
	</action_link>
	<action_link>
	LL
	</action_link>
	<acf_variable_list>
		<acf_variable name="LOCATION">
		OFF
		</acf_variable>
		<acf_variable name=" LL_MEMBER_OF">
		OFF
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
2
</image_path>
<parent_list>
	<parent priority="5">
	LE_STAGE1
	</parent>
	<parent priority="2">
	ROUTE
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R012
</recommendation_key>
<recommendation>
Remove location/LogicLock region assignments
</recommendation>
<recommendation_description>
Remove location assignments or LogicLock region assignments to increase the flexibility of locations in which the Fitter can place logic.
</recommendation_description>
<description>
A design with too many location assignments or LogicLock region assignments may not fit in the targeted device. This can occur when the location or LogicLock assignments are too strict and there are not enough routing resources.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	0
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Use the Routing Congestion view in the Timing Closure Floorplan (Assignments menu) to locate routing problems in the floorplan, and then remove any location and/or LogicLock assignments in that area. If your design still does not fit, the design is overconstrained. To correct the overconstrained condition, remove all location and LogicLock region assignments and run successive compilations, incrementally constraining the design before each compilation.
	</action_description>
	<action_link>
	FLED
	</action_link>
	<action_link>
	REM
	</action_link>
	<action_link>
	AE_LOCATIONS
	</action_link>
	<action_link>
	LL
	</action_link>
	<acf_variable_list>
		<acf_variable name="LOCATION">
		OFF
		</acf_variable>
		<acf_variable name=" LL_MEMBER_OF">
		OFF
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
2
</image_path>
<parent_list>
	<parent priority="3">
	MEM
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R013
</recommendation_key>
<recommendation>
Remove location/LogicLock region assignments
</recommendation>
<recommendation_description>
Remove location assignments or LogicLock region assignments to increase the flexibility of locations in which the Fitter can place logic.
</recommendation_description>
<description>
A design with too many location assignments or LogicLock region assignments may not fit in the targeted device. This can occur when the location or LogicLock assignments are too strict and there are not enough routing resources.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	0
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Use the Routing Congestion view in the Timing Closure Floorplan (Assignments menu) to locate routing problems in the floorplan, and then remove any location and/or LogicLock assignments in that area. If your design still does not fit, the design is overconstrained. To correct the overconstrained condition, remove all location and LogicLock region assignments and run successive compilations, incrementally constraining the design before each compilation.
	</action_description>
	<action_link>
	FLED
	</action_link>
	<action_link>
	REM
	</action_link>
	<action_link>
	AE_LOCATIONS
	</action_link>
	<action_link>
	LL
	</action_link>
	<acf_variable_list>
		<acf_variable name="LOCATION">
		OFF
		</acf_variable>
		<acf_variable name=" LL_MEMBER_OF">
		OFF
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
2
</image_path>
<parent_list>
	<parent priority="2">
	IO
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R014
</recommendation_key>
<recommendation>
Change synthesis options
</recommendation>
<recommendation_description>
Verify that additional synthesis options are set to minimize resource usage.
</recommendation_description>
<description>
Make sure that the Power-Up Don't Care, Remove Duplicate Logic, Remove Duplicate Registers, and Remove Redundant Logic Cells logic options are turned on for either the entire project or individual entities. These settings assist in minimizing resource usage.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn on the appropriate option for the entire project using the More Analysis &amp; Synthesis Settings dialog box, available from the Analysis &amp; Synthesis Settings page of the Settings dialog box (Assignments menu) or turn on the options for individual entities using the Assignment Editor (Assignments menu).
	</action_description>
	<action_link>
	SETD_MORE_ANALYSIS_SYNTHESIS
	</action_link>
	<action_link>
	AE_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="Power-Up Don't Care">
		ON
		</acf_variable>
		<acf_variable name="REMOVE_DUPLICATE_LOGIC">
		ON
		</acf_variable>
		<acf_variable name="REMOVE_DUPLICATE_REGISTERS">
		ON
		</acf_variable>
		<acf_variable name="REMOVE_REDUNDANT_LOGIC_CELLS">
		ON
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="1">
	LE_STAGE2
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R015
</recommendation_key>
<recommendation>
Turn on allow any size for ROM/RAM/Shift Register Recognition.
</recommendation>
<recommendation_description>
Turn on allow any size for ROM/RAM/Shift Register Recognition.
</recommendation_description>
<description>
Allows the Compiler to infer ROM/RAM/Shift Register for any size even if they do not meet the current minimum requirements.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Set "Allow any ROM/RAM/Shift Register Size for Recognition" to ON in More Analysis &amp; Synthesis Settings page in Settings dialog.
	</action_description>
	<action_link>
	SETD_MORE_ANALYSIS_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION">
		ON
		</acf_variable>
		<acf_variable name="ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION">
		ON
		</acf_variable>
		<acf_variable name=" ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION">
		ON
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="2">
	LE_STAGE2
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R016
</recommendation_key>
<recommendation>
Turn off Auto Parallel Expanders
</recommendation>
<recommendation_description>
Turn off the Auto Parallel Expanders logic option for the project or for specific design entities.
</recommendation_description>
<description>
If the design's clock frequency (fmax) is not part of the requirements, you should turn off the Auto Parallel Expanders logic option for all or part of the project. This option allows the Compiler to automatically create chains of parallel expander product terms. Parallel expanders are available in macrocells, that is, embedded cells within an Embedded System Block (ESB) that is set to use Product Term mode. The design will usually require more macrocells if parallel expanders are turned on.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	-1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn off the Auto Parallel Expanders option for the project in the Analysis &amp; Synthesis Settings page of the Settings dialog box (Assignment menu) or for specific design entities using the Assignment Editor (Assignments menu).
	</action_description>
	<action_link>
	SETD_ANALYSIS_SYNTHESIS
	</action_link>
	<action_link>
	AE_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="AUTO_PARALLEL_EXPANDERS">
		OFF
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="2">
	LE_STAGE2
	</parent>
	<parent priority="3">
	ROUTE
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R017
</recommendation_key>
<recommendation>
Turn on Allow XOR Gate Usage
</recommendation>
<recommendation_description>
Turn on the Allow XOR Gate Usage logic option to minimize device resource usage.
</recommendation_description>
<description>
The Allow XOR Gate Usage logic option allows the Compiler to use the XOR gate that exists in a macrocell (that is, in an embedded cell within an Embedded System Block (ESB) that is set to use Product Term mode).
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn on the Allow XOR Gate Usage logic option for the project using the More Analysis &amp; Synthesis Settings dialog box, available from the Analysis &amp; Synthesis Settings page of the Settings dialog box (Assignments menu) or for individual entities using the Assignment Editor (Assignments menu).
	</action_description>
	<action_link>
	SETD_MORE_ANALYSIS_SYNTHESIS
	</action_link>
	<action_link>
	AE_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="ALLOW_XOR_GATE_USAGE">
		ON
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="3">
	LE_STAGE2
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R018
</recommendation_key>
<recommendation>
Turn on Fast Input/Output Registers
</recommendation>
<recommendation_description>
Turn on the Fast Input/Output Register logic option to minimize device resource usage.
</recommendation_description>
<description>
The Fast Input Register logic option implements an input register in an I/O cell that has a fast, direct connection from an I/O pin. Turning on the Fast Input Register option can help maximize I/O timing performance, for example, by permitting fast setup times. The Fast Output Register logic option implements an output register in an I/O cell that has a fast, direct connection to an I/O pin. Turning on the Fast Output Register option for all the registers feeding IOs can help maximize I/O timing performance, for example, by permitting fast clock-to-output times.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn on the Fast Input/Output Register logic option  for individual registers using the Assignment Editor (Assignments menu).
	</action_description>
	<action_link>
	AE_IO_TIMING
	</action_link>
	<acf_variable_list>
		<acf_variable name="FAST_INPUT_REGISTER">
		ON
		</acf_variable>
		<acf_variable name="FAST_OUTPUT_REGISTER">
		ON
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="4">
	LE_STAGE2
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="List all input registers" quartus_exe="quartus_tan">
oaw_list_input_regs.tcl
</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R019
</recommendation_key>
<recommendation>
Minimize state machine encoding
</recommendation>
<recommendation_description>
Use minimal number of bits for state machine encoding.
</recommendation_description>
<description>
State machines can be encoded using various techniques. Using binary or Gray code encoding results in fewer state registers than one-hot encoding which requires one register for every state bit. If your design contains state machines, changing the state machine encoding to one that uses the minimal number of registers reduces device resource usage.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	-1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select Minimal Bits under State Machine Processing in the Analysis &amp; Synthesis Settings page of the Settings dialog box (Assignments menu) or set the State Machine Processing logic option to Minimal Bits for specific state machines or design entities that contain state machines using the Assignment Editor (Assignments menu).
	</action_description>
	<action_link>
	SETD_MORE_ANALYSIS_SYNTHESIS
	</action_link>
	<action_link>
	AE_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="STATE_MACHINE_PROCESSING">
		Minimal Bits
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="1">
	LE_STAGE3
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="List all state machines" quartus_exe="quartus_sh">
oaw_list_state_machines.tcl
</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R020
</recommendation_key>
<recommendation>
Turn on Ignore CASCADE/LCELL Buffers
</recommendation>
<recommendation_description>
Turn on Ignore CASCADE/LCELL Buffers.
</recommendation_description>
<description>
This option allows the Compiler to ignore CASCADE/LCELL buffers instantiated in the design. 
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn on Ignore CASCADE/LCELL Buffers in the More Analysis &amp; Synthesis Settings dialog box, which is available from the Analysis &amp; Synthesis page of the Settings dialog box (Assignments menu).
	</action_description>
	<action_link>
	SETD_MORE_ANALYSIS_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="IGNORE_LCELL_BUFFERS">
		ON
		</acf_variable>
		<acf_variable name="IGNORE_CASCADE_BUFFERS">
		ON
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="2">
	LE_STAGE3
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R021
</recommendation_key>
<recommendation>
Run the Design Space Explorer
</recommendation>
<recommendation_description>
Run the Design Space Explorer to explore timing improvement options.
</recommendation_description>
<description>
The Quartus II software includes the Design Space Explorer (DSE) Tcl/Tk script for automating successive compilations of a design, each employing different design options. Use the Design Space script as appropriate to automate successive compilations of a design, each employing the different netlist optimization options, seeds, and synthesis options.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Run the Design Space Explorer (Tools menu).
	</action_description>
	<action_link>
	DSE
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
3
</image_path>
<parent_list>
	<parent priority="2">
	LE_STAGE3
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R022
</recommendation_key>
<recommendation>
Flatten the hierarchy
</recommendation>
<recommendation_description>
Remove hierarchical boundaries during synthesis.
</recommendation_description>
<description>
EDA synthesis tools typically provide you with the option of preserving hierarchical boundaries, which may be useful for verification or other purposes. Optimizing across hierarchical boundaries, however, allows the synthesis tool to perform the most logic minimization, which may reduce area. Flatten the design hierarchy wherever possible to achieve the best results.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	-1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	For Quartus II Integrated Synthesis, make sure no design entities have the Preserve Hierarchical Boundary logic option set, or if there is such a setting, the value is set to OFF, using the Assignment Editor (Assignments menu).
	</action_description>
	<action_link>
	AE_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="PRESERVE_HIERARCHICAL_BOUNDARY">
		OFF
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="3">
	LE_STAGE3
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R023
</recommendation_key>
<recommendation>
Use D flipflops
</recommendation>
<recommendation_description>
Use D flipflops instead of latches.
</recommendation_description>
<description>
Altera recommends that you always use D flipflops instead of latches in your design. D flipflops may reduce macrocell fan-in, and as a result, reduce macrocell usage. The Quartus II software uses extra logic to implement latches in MAX designs as individual MAX macrocells contain D flipflops instead of latches.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Modify your design to use D flipflops instead of latches.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	MAX3000A
	</device_family>
	<device_family exclude="">
	MAX7000A
	</device_family>
	<device_family exclude="">
	MAX7000AE
	</device_family>
	<device_family exclude="">
	MAX7000B
	</device_family>
	<device_family exclude="">
	MAX7000S
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
2
</image_path>
<parent_list>
	<parent priority="4">
	LE_STAGE3
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="List all latches" quartus_exe="quartus_sh">
oaw_list_latches.tcl
</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R024
</recommendation_key>
<recommendation>
Use asynchronous clear and preset signals
</recommendation>
<recommendation_description>
Use asynchronous clear and preset signals instead of synchronous clear and preset signals.
</recommendation_description>
<description>
To reduce the product-term usage, use asynchronous clear and preset signals in your design whenever possible. For example, synchronous clear signals will produce macrocells and pins with higher fan-out.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Modify your design to use asynchronous clear and preset signals instead of synchronous clear and preset signals.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	MAX3000A
	</device_family>
	<device_family exclude="">
	MAX7000A
	</device_family>
	<device_family exclude="">
	MAX7000AE
	</device_family>
	<device_family exclude="">
	MAX7000B
	</device_family>
	<device_family exclude="">
	MAX7000S
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
2
</image_path>
<parent_list>
	<parent priority="5">
	LE_STAGE3
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R025
</recommendation_key>
<recommendation>
Optimize source code
</recommendation>
<recommendation_description>
Modify design source code to minimize device resource usage.
</recommendation_description>
<description>
If the other recommendations by the Resource Optimization Advisor do not sufficiently reduce the amount of resources used by your design, modifying the design at the source code level may help you to achieve a fit. You may be able to re-architect the design using time-domain-multiplexing or using more efficient RTL coding techniques. If your design does not fit due to routing congestion, you may be able to change your design so that particular nodes do not require as many wiring connections.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Review design source code for changes that will minimize resource usage.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
3
</image_path>
<parent_list>
	<parent priority="6">
	LE_STAGE3
	</parent>
	<parent priority="4">
	MEM
	</parent>
	<parent priority="20">
	DSP
	</parent>
	<parent priority="4">
	IO
	</parent>
	<parent priority="20">
	ROUTE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R026
</recommendation_key>
<recommendation>
Retarget memory blocks
</recommendation>
<recommendation_description>
Retarget memory blocks to be better utilize device resources.
</recommendation_description>
<description>
Lack of a certain type of memory block may cause an unsuccessful fit. For example, a design that requires two M-RAM blocks and targets a Stratix EP1S10 device will result in an unsuccessful fit, because the device has only one M-RAM block. Building one of the M-RAM memory blocks with a different size memory blocks, for example, M4K memory blocks, may result in a successful fit.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	-1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	If the memory block was created with the MegaWizard Plug-In Manager, use the MegaWizard Plug-In Manager to edit the block so it targets a different memory block size.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	Cyclone
	</device_family>
	<device_family exclude="">
	Cyclone II
	</device_family>
	<device_family exclude="">
	Stratix
	</device_family>
	<device_family exclude="">
	Stratix GX
	</device_family>
	<device_family exclude="">
	Stratix II
	</device_family>
	<device_family exclude="">
	HardCopy Stratix
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
2
</image_path>
<parent_list>
	<parent priority="2">
	MEM
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="List all memory blocks" quartus_exe="quartus_sh">
oaw_list_mem_blocks.tcl
</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R027
</recommendation_key>
<recommendation>
Remove automatic inferencing of memory blocks
</recommendation>
<recommendation_description>
Remove automatic inferencing of memory blocks to better utilize device resources.
</recommendation_description>
<description>
Turning off auto replacement logic options (for example, the Auto RAM Replacement and Auto Shift Registers Replacement logic options) allows the Quartus II software to find areas of the design that can be implemented more efficiently, and as a result, minimize the area and maximize the speed of the design. ROM and RAM memory blocks can be inferred from HDL code by the Quartus II software, and synthesis software may also place large shift registers into memory blocks with the altshift_taps megafunction. Inference of memory blocks can generally be turned off in your synthesis tool so that the memory can be placed in logic elements instead of memory blocks.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	-1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn off the Auto RAM Replacement or Auto Shift Register Replacement logic options for the project in the Analysis &amp; Synthesis Settings page of the Settings dialog box (Assignments menu), or to specific entities using the Assignment Editor (Assignments menu).
	</action_description>
	<action_link>
	SETD_ANALYSIS_SYNTHESIS
	</action_link>
	<action_link>
	AE_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="Auto RAM Replacement">
		OFF
		</acf_variable>
		<acf_variable name=" Auto Shift Register Replacement">
		OFF
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="3">
	MEM
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R028
</recommendation_key>
<recommendation>
Retarget DSP blocks
</recommendation>
<recommendation_description>
Retarget DSP blocks to use logic elements instead of DSP blocks to reduce number of DSP blocks required by the design.
</recommendation_description>
<description>
A design that requires more DSP blocks than the device can contain will result in an unsuccessful fit. All DSP block functions can be performed with logic cells, making it possible to retarget some of the DSP blocks to logic elements in order to obtain a successful fit.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	-1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	If the DSP block was created with the MegaWizard Plug-In Manager (Tools menu), use the MegaWizard Plug-In Manager to edit the block so it targets logic elements instead of DSP blocks.
	</action_description>
	<action_link>
	NA
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	Stratix
	</device_family>
	<device_family exclude="">
	Stratix GX
	</device_family>
	<device_family exclude="">
	Stratix II
	</device_family>
	<device_family exclude="">
	HardCopy Stratix
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
2
</image_path>
<parent_list>
	<parent priority="2">
	DSP
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="List all DSP blocks" quartus_exe="quartus_sh">
oaw_list_dsp_blocks.tcl
</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R029
</recommendation_key>
<recommendation>
Remove automatic inferencing of DSP blocks
</recommendation>
<recommendation_description>
Remove automatic inferencing of DSP blocks to better utilize device resources.
</recommendation_description>
<description>
DSP blocks can be inferred from HDL code from multipliers, multiply-adders and multiply-accumulators. Turning off inference allows the Quartus II software to find multiply-accumulate functions or multiply-add functions that can be replaced with the altmult_accum or the altmult_add megafunctions.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	-1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn off DSP block inferencing for the project using the Auto DSP Block Replacement logic option in the Analysis &amp; Synthesis Settings page of the Settings dialog box (Assignments menu), or for specific entities using the Assignment Editor (Assignments menu).
	</action_description>
	<action_link>
	SETD_ANALYSIS_SYNTHESIS
	</action_link>
	<action_link>
	AE_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="Auto DSP Block Replacement">
		OFF
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="3">
	DSP
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="List all DSP blocks" quartus_exe="quartus_sh">
oaw_list_dsp_blocks.tcl
</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R030
</recommendation_key>
<recommendation>
Balance DSP blocks
</recommendation>
<recommendation_description>
Use DSP block balancing to control how DSP blocks are implemented in the design.
</recommendation_description>
<description>
DSP block balancing is a process carried out in the logic synthesis phase of compilation that implements DSP block slices in logic elements or in different DSP block modes. DSP block balancing helps a design fit into the target device and minimizes the effect on the design maximum frequency (fmax).
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Set the DSP Block Balancing logic option to the appropriate option for the design in the Analysis &amp; Synthesis Settings page of the Settings dialog box (Assignments menu), or for specific entities using the Assignment Editor (Assignments menu).
	</action_description>
	<action_link>
	SETD_ANALYSIS_SYNTHESIS
	</action_link>
	<action_link>
	AE_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="DSP Block Balancing">
		Auto
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="4">
	DSP
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="List all DSP blocks" quartus_exe="quartus_sh">
oaw_list_dsp_blocks.tcl
</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R031
</recommendation_key>
<recommendation>
Use dedicated inputs and global signals
</recommendation>
<recommendation_description>
Use dedicated inputs and global signals for high fan-out signals.
</recommendation_description>
<description>
The dedicated inputs in MAX devices are designed for speed-critical and high fan-out signals. Therefore, Altera recommends that you always assign high fan-out signals to use dedicated inputs and global signals.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	0
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Use the Analysis &amp; Synthesis Settings page of the Settings dialog box (Assignments menu) to specify project-wide global signal options, or use the Assignments Editor (Assignments menu) to specify options for specific design entities.
	</action_description>
	<action_link>
	SETD_ANALYSIS_SYNTHESIS
	</action_link>
	<action_link>
	AE_GLOBALS
	</action_link>
	<acf_variable_list>
		<acf_variable name="AUTO_GLOBAL_CLOCK_MAX">
		ON
		</acf_variable>
		<acf_variable name="GLOBAL_SIGNAL">
		ON
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	MAX3000A
	</device_family>
	<device_family exclude="">
	MAX7000A
	</device_family>
	<device_family exclude="">
	MAX7000AE
	</device_family>
	<device_family exclude="">
	MAX7000B
	</device_family>
	<device_family exclude="">
	MAX7000S
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="3">
	ROUTE
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="List high fan-out signals" quartus_exe="quartus_sh">
oaw_list_high_fanout_signals.tcl
</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R032
</recommendation_key>
<recommendation>
Reduce pin usage
</recommendation>
<recommendation_description>
Remove unnecessary programming pins to reduce design pin usage.
</recommendation_description>
<description>
The Quartus II software may reserve programming pins that are not necessary for your design. Use the Dual-Purpose Pin tab of the Device &amp; Pin Options dialog box (available from the Device page of the Settings dialog box) to see if the default reserved programming pins are required for your desired configuration scheme. If your desired configuration scheme does not require the default reserved pins, select Use as regular IO for the programming pin to gain more I/O pins for your design. Refer to the Quartus II Handbook for more information on the necessary programming pins for each configuration scheme.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	+ Pin utilization will decrease
	</fmax_effect>
	<resource_effect>
	+ Fitting possibility will increase if it's currently running out of pins
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Select Use as regular IO for the unnecessary dual-purpose pins in the Dual-Purpose Pins tab of the Device &amp; Pin Options dialog box.
	</action_description>
	<action_link>
	SETD_DEVICE_OPTIONS
	</action_link>
	<acf_variable_list>
		<acf_variable name="NA">
		
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="3">
	IO
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R033
</recommendation_key>
<recommendation>
Insert logic cells
</recommendation>
<recommendation_description>
Inserting logic cells reduces fan-in and shared expanders used per macrocell; thus, increasing routability
</recommendation_description>
<description>
By default, the Quartus II software automatically inserts logic cells when necessary. However, you can turn this option off or manually insert logic cells. However, Altera recommends that you use the Auto Logic Cell Insertion option unless you can determine which part of the design is causing congestion.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	0
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn on the Auto Logic Cell Insertion logic option in the More Analysis &amp; Synthesis Settings dialog box, available from the Analysis &amp; Synthesis Settings page of the Settings dialog box (Assignments menu), or for specific entities in the Assignment Editor (Assignments menu).
	</action_description>
	<action_link>
	SETD_MORE_ANALYSIS_SYNTHESIS
	</action_link>
	<action_link>
	AE_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="AUTO_LCELL_INSERTION">
		ON
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="3">
	ROUTE
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R034
</recommendation_key>
<recommendation>
Reduce logic cell inputs
</recommendation>
<recommendation_description>
Reduce the macrocell input percentage (maximum allowable fan-in per macrocell) to reduce potential congestion of device routing resources.
</recommendation_description>
<description>
The Quartus II software reduces the inputs of each macrocell by distributing the inputs of a single macrocell to multiple macrocells. This allows the Fitter to distribute the inputs of the macrocells across LABs in the device and reduces routing congestion for LABs with high fan-in. This option is especially useful for designs that do not fit and have lower macrocell utilization (for example, less than 90%).
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	0
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Set the Fanin per cell (%) option in the More Analysis &amp; Synthesis Settings dialog box, available from the Analysis &amp; Synthesis Settings page of the Settings dialog box (Assignments menu), to a percentage in the 40% - 60% range.
	</action_description>
	<action_link>
	SETD_MORE_ANALYSIS_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="MAX7000_FANIN_PER_CELL">
		40~60
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	MAX3000A
	</device_family>
	<device_family exclude="">
	MAX7000A
	</device_family>
	<device_family exclude="">
	MAX7000AE
	</device_family>
	<device_family exclude="">
	MAX7000B
	</device_family>
	<device_family exclude="">
	MAX7000S
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="4">
	ROUTE
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R035
</recommendation_key>
<recommendation>
Use the standard fit feature
</recommendation>
<recommendation_description>
Use the standard fit feature to ensure the full optimization is performed. 
</recommendation_description>
<description>
If you have a no-fit, or a long fit time due to multiple fitting attempts, select standard fit to ensure full optimization is performed on the design. The standard fit feature directs the Fitter to not decrease Fitter effort. Refer to Specifying Fitter Effort in Quartus II Help using the link below. 
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	+ Routing resource usage may decrease
	</resource_effect>
	<compilation_effect>
	-1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn on Standard Fit in the Fitter Settings page of the Settings dialog box (Assignments menu).
	</action_description>
	<action_link>
	SETD_FITTER
	</action_link>
	<acf_variable_list>
		<acf_variable name="FITTER_EFFORT">
		STANDARD FIT
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="FLEX6000">
	ACF
	</device_family>
	<device_family exclude="MAX3000A">
	ACF
	</device_family>
	<device_family exclude="MAX7000A">
	ACF
	</device_family>
	<device_family exclude="MAX7000AE">
	ACF
	</device_family>
	<device_family exclude="MAX7000B">
	ACF
	</device_family>
	<device_family exclude="MAX7000S">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="5">
	ROUTE
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R036
</recommendation_key>
<recommendation>
Increase placement effort
</recommendation>
<recommendation_description>
Increase placement effort by increasing the Placement Effort Multiplier
</recommendation_description>
<description>
If you have a no-fit, or a long fit time due to multiple fitting attempts, increase placement effort by setting Placement Effort Multiplier to a value greater than 1.  Increasing this effort makes a single placement attempt slower, but reduces routing demand, which increases the probability of successful routing in a single attempt.  Increasing this number to 5 will usually increase placement time by approximately 4X, but will reduce routing demand by approximately 10%, on average.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	+ Routing resource usage will decrease
	</resource_effect>
	<compilation_effect>
	-1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Set Placement Effort Multiplier to a value greater than 1 in the More Fitter Settings dialog box, available from the Fitter Settings page of the Settings dialog box (Assignments menu). The recommended value is 2 - 4.
	</action_description>
	<action_link>
	SETD_MORE_FITTER
	</action_link>
	<acf_variable_list>
		<acf_variable name="PLACEMENT_EFFORT_MULTIPLIER">
		2~999999
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="6">
	ROUTE
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R037
</recommendation_key>
<recommendation>
Set Auto Packed Registers to Auto
</recommendation>
<recommendation_description>
Set Auto Packed Registers to Auto
</recommendation_description>
<description>
 This setting instructs the fitter only to perform register packing that is beneficial for timing or routability, or is necessary to reduce the logic element count required by the design to the number that exist in the targeted device.  Using this setting ensures that registers and combinational logic cells are not merged when this would increase routing demand, and is not necessary to fit in the device.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	1
	</fmax_effect>
	<resource_effect>
	+ Routing resource utilization may decrease
	</resource_effect>
	<compilation_effect>
	- logic element usage may increase (but will not increase beyond device capacity)
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	For the entire project, set the Auto Packed Registers logic option to Auto in the More Fitter Settings dialog box, available from the Fitter Settings page of the Settings dialog box (Assignments menu), or for specific entities using the Assignment Editor (Assignments menu).
	</action_description>
	<action_link>
	SETD_MORE_FITTER
	</action_link>
	<action_link>
	AE_LOGIC_OPTIONS
	</action_link>
	<acf_variable_list>
		<acf_variable name="AUTO_PACKED_REGISTERS_STRATIXII">
		Auto
		</acf_variable>
		<acf_variable name=" AUTO_PACKED_REGISTERS_MAXII">
		Auto
		</acf_variable>
		<acf_variable name="AUTO_PACKED_REGISTERS_CYCLONE">
		Auto
		</acf_variable>
		<acf_variable name="AUTO_PACKED_REGISTERS">
		Auto
		</acf_variable>
		<acf_variable name="AUTO_PACKED_REGISTERS_STRATIX">
		Auto
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="FLEX10K">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="7">
	ROUTE
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R038
</recommendation_key>
<recommendation>
Remove Maximum Fan-Out assignment
</recommendation>
<recommendation_description>
Remove Maximum Fan-Out assignment
</recommendation_description>
<description>
Removing any Maximum Fan-Out assignment will prevent synthesis from splitting high fan-out signals into a larger number of lower fan-out signals.  This can help reduce routing utilization.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	+ Routing resource utilization may decrease
	</fmax_effect>
	<resource_effect>
	+ logic element usage may decrease (usually by a small amount)
	</resource_effect>
	<compilation_effect>
	- Delay may increase (Fmax may decrease)
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Remove the Maximum Fan-Out assignment using the Assignment Editor (Assignments menu).
	</action_description>
	<action_link>
	AE_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="MAX_FANOUT">
		OFF
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="10">
	ROUTE
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R039
</recommendation_key>
<recommendation>
Turn off Optimize Timing
</recommendation>
<recommendation_description>
Turn off optimize timing
</recommendation_description>
<description>
If you have a no-fit, or a long fit time due to multiple fitting attempts: Turn off  Optimize Timing. This should be a last resort, since this will cause a large performance reduction.  It will usually reduce routing resource usage by approximately 10%.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	+ Routing resource usage will decrease
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn off  Optimize Timing in the Fitter Settings page of the Settings dialog box (Assignments menu).
	</action_description>
	<action_link>
	SETD_FITTER
	</action_link>
	<acf_variable_list>
		<acf_variable name="OPTIMIZE_TIMING">
		OFF
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="9">
	ROUTE
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R40
</recommendation_key>
<recommendation>
Select a larger device
</recommendation>
<recommendation_description>
Consider using a larger device or package with more available resources
</recommendation_description>
<description>
If a successful fit cannot be achieved due to a shortage of pins, LEs, memory or DSP blocks, you may need to use a larger package or larger device.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	99
	</fmax_effect>
	<resource_effect>
	99
	</resource_effect>
	<compilation_effect>
	99
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Choose a larger device or package in the Device Settings page of the Settings dialog box (Assignments menu).
	</action_description>
	<action_link>
	SETD_DEVICE
	</action_link>
	<acf_variable_list>
		<acf_variable name="DEVICE">
		ANY
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ALL
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="21">
	ROUTE
	</parent>
</parent_list>
<logic_algorithm>
ALWAYS
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R41
</recommendation_key>
<recommendation>
Turn on Aggressive Routability Optimizations
</recommendation>
<recommendation_description>
Set Fitter Aggressive Routability Optimization option to Always to decrease wire in the first fitting attempt.
</recommendation_description>
<description>
If you have a no-fit, or a long fit time due to multiple fitting attempts, change the Fitter Aggressive Routability Optimization option from Automatically to Always.  This will increase the probability of a successful fit in a single attempt. 
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	+ Routing resource utilization may decrease
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Set the Fitter Aggressive Routability Optimization option to Always in the More Fitter Settings dialog box, available from the Fitter Settings page of the Settings dialog box (Assignments menu).  
	</action_description>
	<action_link>
	SETD_MORE_FITTER
	</action_link>
	<acf_variable_list>
		<acf_variable name="FITTER_AGGRESSIVE_ROUTABILITY_OPTIMIZATION">
		ALWAYS
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="8">
	ROUTE
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R42
</recommendation_key>
<recommendation>
Balance DSP blocks for partitions
</recommendation>
<recommendation_description>
Balance DSP block usage for each partition to control how DSP blocks are implemented in the design
</recommendation_description>
<description>
When using Incremental Synthesis or Full Incremental Compilation the Quartus II software cannot balance DSP block usage automatically to help a design fit into a target device. All DSP block functions can be performed with logic cells, making it possible to manually retarget some of the DSP blocks to logic elements to match resources available to each partition.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	-1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	If the DSP block was created with the MegaWizard Plug-In Manager (Tools menu), use the MegaWizard Plug-In Manager to edit the block so it targets logic elements instead of DSP blocks. If the DSP block was automatically inferred from HDL code, turn off DSP block inferencing for a particular instance by using the Auto DSP Block Replacement logic option in the Assignment Editor (Assignments menu), or use a synthesis attribute to direct the Quartus II software to implement individual multipliers as logic elements.
	</action_description>
	<action_link>
	AE_LOGIC_OPTIONS
	</action_link>
	<acf_variable_list>
		<acf_variable name="AUTO_DSP_RECOGNITION">
		OFF
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
		<acf_variable name="INCREMENTAL_COMPILATION">
		INCREMENTAL_SYNTHESIS|FULL_INCREMENTAL_COMPILATION
		</acf_variable>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="5">
	DSP
	</parent>
</parent_list>
<logic_algorithm>
ASSIGNMENT
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R43
</recommendation_key>
<recommendation>
Turn on Physical Synthesis for Fitting
</recommendation>
<recommendation_description>
Turn on Physical Synthesis for Fitting
</recommendation_description>
<description>
Physical Synthesis for Fitting can automatically map logic into memory, reducing the number of logic elements required to implement the design.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	-1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn on Physical synthesis for combinational logic for fitting or Physical synthesis map logic to memory in the Physical Synthesis Optimizations page under Compilation Process Settings in the Settings dialog box (Assignments menu).
	</action_description>
	<action_link>
	SETD_PHYSICAL_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA">
		ON
		</acf_variable>
		<acf_variable name="PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA">
		ON
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="5">
	LE_STAGE3
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>

<optimization_record>
<recommendation_key>
R44
</recommendation_key>
<recommendation>
Turn off Physical Synthesis for Performance
</recommendation>
<recommendation_description>
Turn off Physical Synthesis for Performance
</recommendation_description>
<description>
Physical Synthesis for Performance performs netlist optimizations to increase design performance; however, it may increase the number of logic elements required to implement the design. Disabling these optimizations will reduce logic element and register usage.
</description>
<more_info_link>
NA
</more_info_link>
<effect_list>
	<fmax_effect>
	-1
	</fmax_effect>
	<resource_effect>
	1
	</resource_effect>
	<compilation_effect>
	1
	</compilation_effect>
</effect_list>
<action>
	<action_description>
	Turn off Physical synthesis for Performance in the Physical Synthesis Optimizations page under Compilation Process Settings in the Settings dialog box (Assignments menu).
	</action_description>
	<action_link>
	SETD_PHYSICAL_SYNTHESIS
	</action_link>
	<acf_variable_list>
		<acf_variable name="PHYSICAL_SYNTHESIS_COMBO_LOGIC">
		OFF
		</acf_variable>
		<acf_variable name="PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION">
		OFF
		</acf_variable>
		<acf_variable name="PHYSICAL_SYNTHESIS_REGISTER_RETIMING">
		OFF
		</acf_variable>
		<acf_variable name="PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING">
		OFF
		</acf_variable>
	</acf_variable_list>
</action>
<device_family_list>
	<device_family exclude="">
	ACF
	</device_family>
</device_family_list>
<conditions>
</conditions>
<image_path>
1
</image_path>
<parent_list>
	<parent priority="1">
	LE_STAGE2
	</parent>
</parent_list>
<logic_algorithm>
SETTING
</logic_algorithm>
<tcl_script button_name="" quartus_exe="">

</tcl_script>
</optimization_record>
</optimization_record_list>
