
*** Running vivado
    with args -log kria_starter_kit_axis_subset_converter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kria_starter_kit_axis_subset_converter_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Jun 13 16:00:03 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source kria_starter_kit_axis_subset_converter_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 630.324 ; gain = 201.789
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kria_starter_kit_axis_subset_converter_0_0
Command: synth_design -top kria_starter_kit_axis_subset_converter_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17064
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2052.809 ; gain = 397.012
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kria_starter_kit_axis_subset_converter_0_0' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/synth/kria_starter_kit_axis_subset_converter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_kria_starter_kit_axis_subset_converter_0_0' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/hdl/top_kria_starter_kit_axis_subset_converter_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_subset_converter_v1_1_31_core' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ipshared/4bab/hdl/axis_subset_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axis_subset_converter_v1_1_31_core' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ipshared/4bab/hdl/axis_subset_converter_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'tdata_kria_starter_kit_axis_subset_converter_0_0' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/hdl/tdata_kria_starter_kit_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdata_kria_starter_kit_axis_subset_converter_0_0' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/hdl/tdata_kria_starter_kit_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tuser_kria_starter_kit_axis_subset_converter_0_0' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/hdl/tuser_kria_starter_kit_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tuser_kria_starter_kit_axis_subset_converter_0_0' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/hdl/tuser_kria_starter_kit_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tid_kria_starter_kit_axis_subset_converter_0_0' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/hdl/tid_kria_starter_kit_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tid_kria_starter_kit_axis_subset_converter_0_0' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/hdl/tid_kria_starter_kit_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tdest_kria_starter_kit_axis_subset_converter_0_0' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/hdl/tdest_kria_starter_kit_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdest_kria_starter_kit_axis_subset_converter_0_0' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/hdl/tdest_kria_starter_kit_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tstrb_kria_starter_kit_axis_subset_converter_0_0' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/hdl/tstrb_kria_starter_kit_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tstrb_kria_starter_kit_axis_subset_converter_0_0' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/hdl/tstrb_kria_starter_kit_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tkeep_kria_starter_kit_axis_subset_converter_0_0' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/hdl/tkeep_kria_starter_kit_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tkeep_kria_starter_kit_axis_subset_converter_0_0' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/hdl/tkeep_kria_starter_kit_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tlast_kria_starter_kit_axis_subset_converter_0_0' [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/hdl/tlast_kria_starter_kit_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tlast_kria_starter_kit_axis_subset_converter_0_0' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/hdl/tlast_kria_starter_kit_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'top_kria_starter_kit_axis_subset_converter_0_0' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/hdl/top_kria_starter_kit_axis_subset_converter_0_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'kria_starter_kit_axis_subset_converter_0_0' (0#1) [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/synth/kria_starter_kit_axis_subset_converter_0_0.v:53]
WARNING: [Synth 8-7129] Port tid[0] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[9] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[8] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[7] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[6] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[5] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[4] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[3] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[2] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[1] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[1] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tlast_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tid[0] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[9] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[8] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[7] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[6] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[5] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[4] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[3] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[2] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[1] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[1] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast in module tkeep_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tid[0] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[9] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[8] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[7] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[6] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[5] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[4] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[3] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[2] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[1] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[1] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast in module tstrb_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tdest_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tdest_kria_starter_kit_axis_subset_converter_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2170.203 ; gain = 514.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2170.203 ; gain = 514.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2170.203 ; gain = 514.406
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2170.203 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/kria_starter_kit_axis_subset_converter_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/Projects/Vivado/project_4/project_4.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axis_subset_converter_0_0/kria_starter_kit_axis_subset_converter_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_axis_subset_converter_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_axis_subset_converter_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2170.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2170.203 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2170.203 ; gain = 514.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2170.203 ; gain = 514.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_axis_subset_converter_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2170.203 ; gain = 514.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2170.203 ; gain = 514.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2170.203 ; gain = 514.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2664.379 ; gain = 1008.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2664.379 ; gain = 1008.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2673.969 ; gain = 1018.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2689.648 ; gain = 1033.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2689.648 ; gain = 1033.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2689.648 ; gain = 1033.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2689.648 ; gain = 1033.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2689.648 ; gain = 1033.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2689.648 ; gain = 1033.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2689.648 ; gain = 1033.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 2689.648 ; gain = 1033.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 2689.648 ; gain = 1033.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1f8ee68e
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 2689.648 ; gain = 2005.734
INFO: [Common 17-1381] The checkpoint 'F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_axis_subset_converter_0_0_synth_1/kria_starter_kit_axis_subset_converter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP kria_starter_kit_axis_subset_converter_0_0, cache-ID = 9c5cce006622ad81
INFO: [Common 17-1381] The checkpoint 'F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_axis_subset_converter_0_0_synth_1/kria_starter_kit_axis_subset_converter_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file kria_starter_kit_axis_subset_converter_0_0_utilization_synth.rpt -pb kria_starter_kit_axis_subset_converter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 16:01:10 2024...
