$date
	Thu Oct 16 19:58:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! valid_sync $end
$var wire 1 " valid_async $end
$var wire 2 # out_sync [1:0] $end
$var wire 2 $ out_async [1:0] $end
$var reg 1 % clk $end
$var reg 4 & in [3:0] $end
$scope module UUT_async $end
$var wire 4 ' in [3:0] $end
$var reg 2 ( out [1:0] $end
$var reg 1 " valid $end
$upscope $end
$scope module UUT_sync $end
$var wire 1 % clk $end
$var wire 4 ) in [3:0] $end
$var reg 2 * out [1:0] $end
$var reg 1 ! valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b1000 )
b0 (
b1000 '
b1000 &
0%
b0 $
bx #
1"
x!
$end
#5
b0 #
b0 *
1!
1%
#10
b1 $
b1 (
0%
b100 &
b100 '
b100 )
#15
b1 #
b1 *
1%
#20
b10 $
b10 (
0%
b10 &
b10 '
b10 )
#25
b10 #
b10 *
1%
#30
b11 $
b11 (
0%
b1 &
b1 '
b1 )
#35
b11 #
b11 *
1%
#40
0"
b0 $
b0 (
0%
b0 &
b0 '
b0 )
#45
0!
b0 #
b0 *
1%
#50
1"
0%
b1100 &
b1100 '
b1100 )
#55
1!
1%
#60
0%
