#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Sep 10 10:06:57 2020
# Process ID: 13180
# Current directory: C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5628 C:\Users\LannyZXJ\Desktop\ECE274lab\lab1\project_1\project_1.xpr
# Log file: C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/vivado.log
# Journal file: C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 687.992 ; gain = 57.426
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
[Thu Sep 10 10:07:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Sep 10 10:08:28 2020] Launched impl_1...
Run output will be captured here: C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1051.844 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1051.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1051.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1206.730 ; gain = 468.039
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1663.059 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1663.059 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1663.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
reset_run synth_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj p1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.srcs/sources_1/new/p1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.srcs/sim_1/new/p1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p1_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0f72d72cd3214595bf221529e19e6515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0f72d72cd3214595bf221529e19e6515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p1
Compiling module xil_defaultlib.p1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot p1_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1847.199 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.367 ; gain = 5.656
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 1868.367 ; gain = 21.168
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj p1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.srcs/sources_1/new/p1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.srcs/sim_1/new/p1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p1_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0f72d72cd3214595bf221529e19e6515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0f72d72cd3214595bf221529e19e6515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p1
Compiling module xil_defaultlib.p1_tb
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1868.367 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1868.367 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj p1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.srcs/sources_1/new/p1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.srcs/sim_1/new/p1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p1_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0f72d72cd3214595bf221529e19e6515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0f72d72cd3214595bf221529e19e6515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p1
Compiling module xil_defaultlib.p1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot p1_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1868.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1868.367 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 1868.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj p1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0f72d72cd3214595bf221529e19e6515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0f72d72cd3214595bf221529e19e6515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1868.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.367 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1868.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj p1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.srcs/sources_1/new/p1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.srcs/sim_1/new/p1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p1_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0f72d72cd3214595bf221529e19e6515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0f72d72cd3214595bf221529e19e6515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p1
Compiling module xil_defaultlib.p1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot p1_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1868.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.367 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1868.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj p1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.srcs/sources_1/new/p1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.srcs/sim_1/new/p1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p1_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0f72d72cd3214595bf221529e19e6515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0f72d72cd3214595bf221529e19e6515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p1
Compiling module xil_defaultlib.p1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot p1_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1868.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.367 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1868.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj p1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.srcs/sources_1/new/p1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.srcs/sim_1/new/p1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p1_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0f72d72cd3214595bf221529e19e6515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0f72d72cd3214595bf221529e19e6515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p1
Compiling module xil_defaultlib.p1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot p1_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1868.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.367 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1868.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj p1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.srcs/sources_1/new/p1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.srcs/sim_1/new/p1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p1_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0f72d72cd3214595bf221529e19e6515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0f72d72cd3214595bf221529e19e6515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p1
Compiling module xil_defaultlib.p1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot p1_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1868.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LannyZXJ/Desktop/ECE274lab/lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.367 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1868.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 10 12:14:19 2020...
