{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 20 10:23:29 2010 " "Info: Processing started: Wed Oct 20 10:23:29 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Lab1/8bitlatch.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Lab1/8bitlatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bitlatch " "Info: Found entity 1: 8bitlatch" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i8051.edf 5 5 " "Info: Found 5 design units, including 5 entities, in source file i8051.edf" { { "Info" "ISGN_ENTITY_NAME" "1 i8051 " "Info: Found entity 1: i8051" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55145 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 I8051_ALU " "Info: Found entity 2: I8051_ALU" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 72 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 I8051_CTR " "Info: Found entity 3: I8051_CTR" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 34705 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 I8051_DEC " "Info: Found entity 4: I8051_DEC" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 5624 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 I8051_RAM " "Info: Found entity 5: I8051_RAM" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 9100 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i8051_lib.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file i8051_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I8051_LIB " "Info: Found design unit 1: I8051_LIB" {  } { { "i8051_lib.vhd" "" { Text "S:/CpE 214/Lab4/i8051_lib.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i8051_rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i8051_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I8051_ROM-BHV " "Info: Found design unit 1: I8051_ROM-BHV" {  } { { "i8051_rom.vhd" "" { Text "S:/CpE 214/Lab4/i8051_rom.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 I8051_ROM " "Info: Found entity 1: I8051_ROM" {  } { { "i8051_rom.vhd" "" { Text "S:/CpE 214/Lab4/i8051_rom.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_decoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file address_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 address_decoder " "Info: Found entity 1: address_decoder" {  } { { "address_decoder.bdf" "" { Schematic "S:/CpE 214/Lab4/address_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab4_Top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lab4_Top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_Top " "Info: Found entity 1: Lab4_Top" {  } { { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4_Top " "Info: Elaborating entity \"Lab4_Top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitlatch 8bitlatch:inst4 " "Info: Elaborating entity \"8bitlatch\" for hierarchy \"8bitlatch:inst4\"" {  } { { "Lab4_Top.bdf" "inst4" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 248 640 768 344 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_decoder address_decoder:inst8 " "Info: Elaborating entity \"address_decoder\" for hierarchy \"address_decoder:inst8\"" {  } { { "Lab4_Top.bdf" "inst8" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 488 384 552 584 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i8051 i8051:inst " "Info: Elaborating entity \"i8051\" for hierarchy \"i8051:inst\"" {  } { { "Lab4_Top.bdf" "inst" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I8051_ALU i8051:inst\|I8051_ALU:U_ALU " "Info: Elaborating entity \"I8051_ALU\" for hierarchy \"i8051:inst\|I8051_ALU:U_ALU\"" {  } { { "i8051.edf" "U_ALU" { Text "S:/CpE 214/Lab4/i8051.edf" 55167 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I8051_CTR i8051:inst\|I8051_CTR:U_CTR " "Info: Elaborating entity \"I8051_CTR\" for hierarchy \"i8051:inst\|I8051_CTR:U_CTR\"" {  } { { "i8051.edf" "U_CTR" { Text "S:/CpE 214/Lab4/i8051.edf" 55170 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I8051_DEC i8051:inst\|I8051_DEC:U_DEC " "Info: Elaborating entity \"I8051_DEC\" for hierarchy \"i8051:inst\|I8051_DEC:U_DEC\"" {  } { { "i8051.edf" "U_DEC" { Text "S:/CpE 214/Lab4/i8051.edf" 55168 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I8051_RAM i8051:inst\|I8051_RAM:U_RAM " "Info: Elaborating entity \"I8051_RAM\" for hierarchy \"i8051:inst\|I8051_RAM:U_RAM\"" {  } { { "i8051.edf" "U_RAM" { Text "S:/CpE 214/Lab4/i8051.edf" 55169 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I8051_ROM I8051_ROM:inst5 " "Info: Elaborating entity \"I8051_ROM\" for hierarchy \"I8051_ROM:inst5\"" {  } { { "Lab4_Top.bdf" "inst5" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 64 600 752 192 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "I8051_ROM:inst5\|Mux7~5870 " "Info: Inferred altsyncram megafunction from the following design logic: \"I8051_ROM:inst5\|Mux7~5870\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Info: Parameter WIDTHAD_A set to 12" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Info: Parameter NUMWORDS_A set to 4096" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Lab4_Top0.rtl.mif " "Info: Parameter INIT_FILE set to Lab4_Top0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "i8051_rom.vhd" "Mux7~5870" { Text "S:/CpE 214/Lab4/i8051_rom.vhd" 2354 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "I8051_ROM:inst5\|altsyncram:Mux7_rtl_0 " "Info: Elaborated megafunction instantiation \"I8051_ROM:inst5\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I8051_ROM:inst5\|altsyncram:Mux7_rtl_0 " "Info: Instantiated megafunction \"I8051_ROM:inst5\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Info: Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Info: Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Lab4_Top0.rtl.mif " "Info: Parameter \"INIT_FILE\" = \"Lab4_Top0.rtl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqu.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dqu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqu " "Info: Found entity 1: altsyncram_dqu" {  } { { "db/altsyncram_dqu.tdf" "" { Text "S:/CpE 214/Lab4/db/altsyncram_dqu.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "Info: WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_out_7 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_out_7\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55706 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_out_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_out_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55874 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_out_2 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_out_2\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55832 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_out_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_out_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55826 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_out_4 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_out_4\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55820 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_out_5 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_out_5\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55814 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_out_6 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_out_6\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55808 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_out_7 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_out_7\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55802 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_out_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_out_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55844 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_out_1 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_out_1\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55838 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_out_6 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_out_6\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55712 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_out_5 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_out_5\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55718 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_out_4 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_out_4\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55724 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_out_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_out_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55730 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_out_2 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_out_2\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55736 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_out_1 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_out_1\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55742 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_out_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_out_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55748 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_out_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_out_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55892 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|clk_ibuf " "Info: WYSIWYG I/O primitive \"i8051:inst\|clk_ibuf\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55460 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|xrm_in_data_ibuf_7 " "Info: WYSIWYG I/O primitive \"i8051:inst\|xrm_in_data_ibuf_7\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55406 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_data_ibuf_7 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_data_ibuf_7\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55454 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|xrm_in_data_ibuf_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|xrm_in_data_ibuf_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55382 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_data_ibuf_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_data_ibuf_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55430 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_data_ibuf_2 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_data_ibuf_2\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55424 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|xrm_in_data_ibuf_2 " "Info: WYSIWYG I/O primitive \"i8051:inst\|xrm_in_data_ibuf_2\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55376 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|xrm_in_data_ibuf_4 " "Info: WYSIWYG I/O primitive \"i8051:inst\|xrm_in_data_ibuf_4\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55388 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_data_ibuf_4 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_data_ibuf_4\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55436 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|xrm_in_data_ibuf_5 " "Info: WYSIWYG I/O primitive \"i8051:inst\|xrm_in_data_ibuf_5\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55394 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_data_ibuf_5 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_data_ibuf_5\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55442 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|xrm_in_data_ibuf_6 " "Info: WYSIWYG I/O primitive \"i8051:inst\|xrm_in_data_ibuf_6\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55400 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_data_ibuf_6 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_data_ibuf_6\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55448 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_data_ibuf_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_data_ibuf_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55412 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|xrm_in_data_ibuf_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|xrm_in_data_ibuf_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55364 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_data_ibuf_1 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_data_ibuf_1\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55418 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|xrm_in_data_ibuf_1 " "Info: WYSIWYG I/O primitive \"i8051:inst\|xrm_in_data_ibuf_1\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55370 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_in_ibuf_7 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_in_ibuf_7\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55358 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p1_in_ibuf_7 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p1_in_ibuf_7\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55310 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_in_ibuf_7 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_in_ibuf_7\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55262 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_in_ibuf_7 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_in_ibuf_7\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55214 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_in_ibuf_5 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_in_ibuf_5\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55250 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_in_ibuf_5 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_in_ibuf_5\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55202 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_in_ibuf_5 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_in_ibuf_5\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55346 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p1_in_ibuf_5 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p1_in_ibuf_5\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55298 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_in_ibuf_1 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_in_ibuf_1\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55322 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p1_in_ibuf_1 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p1_in_ibuf_1\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55274 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_in_ibuf_1 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_in_ibuf_1\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55226 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_in_ibuf_1 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_in_ibuf_1\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55178 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_in_ibuf_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_in_ibuf_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55334 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p1_in_ibuf_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p1_in_ibuf_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55286 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_in_ibuf_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_in_ibuf_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55238 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_in_ibuf_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_in_ibuf_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55190 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_in_ibuf_4 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_in_ibuf_4\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55244 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_in_ibuf_4 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_in_ibuf_4\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55196 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_in_ibuf_4 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_in_ibuf_4\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55340 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p1_in_ibuf_4 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p1_in_ibuf_4\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55292 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_in_ibuf_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_in_ibuf_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55316 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p1_in_ibuf_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p1_in_ibuf_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55268 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_in_ibuf_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_in_ibuf_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55220 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_in_ibuf_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_in_ibuf_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55172 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_in_ibuf_2 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_in_ibuf_2\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55328 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p1_in_ibuf_2 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p1_in_ibuf_2\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55280 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_in_ibuf_2 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_in_ibuf_2\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55232 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_in_ibuf_2 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_in_ibuf_2\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55184 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p0_in_ibuf_6 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p0_in_ibuf_6\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55352 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p1_in_ibuf_6 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p1_in_ibuf_6\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55304 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p2_in_ibuf_6 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p2_in_ibuf_6\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55256 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|p3_in_ibuf_6 " "Info: WYSIWYG I/O primitive \"i8051:inst\|p3_in_ibuf_6\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55208 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_0 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_0\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55538 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_1 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_1\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55532 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_2 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_2\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55526 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_3 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_3\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55520 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_4 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_4\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55514 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_5 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_5\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55508 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_6 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_6\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55502 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_7 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_7\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55496 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_8 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_8\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55490 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_9 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_9\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55484 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_10 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_10\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55478 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "i8051:inst\|rom_addr_11 " "Info: WYSIWYG I/O primitive \"i8051:inst\|rom_addr_11\" converted to equivalent logic" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55472 16 0 } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 80 248 480 304 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0}  } {  } 0 0 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 41 " "Info: 41 registers lost all their fanouts during netlist optimizations. The first 41 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p1_out_0 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p1_out_0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p1_out_1 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p1_out_1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p1_out_2 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p1_out_2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p1_out_3 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p1_out_3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p1_out_4 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p1_out_4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p1_out_5 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p1_out_5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p1_out_6 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p1_out_6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p1_out_7 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p1_out_7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p3_out_1 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p3_out_1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p3_out_2 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p3_out_2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p3_out_4 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p3_out_4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p3_out_5 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p3_out_5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p3_out_6 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p3_out_6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_RAM:U_RAM\|p3_out_7 " "Info: Register \"i8051:inst\|I8051_RAM:U_RAM\|p3_out_7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|rom_rd " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|rom_rd\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_0 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_1 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_10 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_11 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_12 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_13 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_14 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_15 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_2 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_3 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_4 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_5 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_6 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_7 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_8 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_9 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_addr_9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_0 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_1 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_2 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_3 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_4 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_5 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_6 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_7 " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_out_data_7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_rd " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_rd\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i8051:inst\|I8051_CTR:U_CTR\|xrm_wr " "Info: Register \"i8051:inst\|I8051_CTR:U_CTR\|xrm_wr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5457 " "Info: Implemented 5457 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "5439 " "Info: Implemented 5439 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 20 10:23:52 2010 " "Info: Processing ended: Wed Oct 20 10:23:52 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 20 10:24:06 2010 " "Info: Processing started: Wed Oct 20 10:24:06 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab4 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Lab4\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "Warning: No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { rst } } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55466 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[7\] " "Info: Pin Z\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Z[7] } } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 272 816 992 288 "Z\[7..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[6\] " "Info: Pin Z\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Z[6] } } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 272 816 992 288 "Z\[7..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[5\] " "Info: Pin Z\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Z[5] } } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 272 816 992 288 "Z\[7..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[4\] " "Info: Pin Z\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Z[4] } } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 272 816 992 288 "Z\[7..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[3\] " "Info: Pin Z\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Z[3] } } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 272 816 992 288 "Z\[7..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[2\] " "Info: Pin Z\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Z[2] } } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 272 816 992 288 "Z\[7..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[1\] " "Info: Pin Z\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Z[1] } } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 272 816 992 288 "Z\[7..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z\[0\] " "Info: Pin Z\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Z[0] } } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 272 816 992 288 "Z\[7..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Z[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { clk } } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 120 -8 160 136 "clk" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_RAM:U_RAM\|reg_p3_out_3 " "Info: Destination node i8051:inst\|I8051_RAM:U_RAM\|reg_p3_out_3" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 14079 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_RAM:U_RAM|p3_out_3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_RAM:U_RAM\|reg_p3_out_0 " "Info: Destination node i8051:inst\|I8051_RAM:U_RAM\|reg_p3_out_0" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 14082 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_RAM:U_RAM|p3_out_0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_RAM:U_RAM\|reg_p2_out_7 " "Info: Destination node i8051:inst\|I8051_RAM:U_RAM\|reg_p2_out_7" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 14083 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_RAM:U_RAM|p2_out_7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_RAM:U_RAM\|reg_p2_out_6 " "Info: Destination node i8051:inst\|I8051_RAM:U_RAM\|reg_p2_out_6" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 14084 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_RAM:U_RAM|p2_out_6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_RAM:U_RAM\|reg_p2_out_5 " "Info: Destination node i8051:inst\|I8051_RAM:U_RAM\|reg_p2_out_5" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 14085 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_RAM:U_RAM|p2_out_5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_RAM:U_RAM\|reg_p2_out_4 " "Info: Destination node i8051:inst\|I8051_RAM:U_RAM\|reg_p2_out_4" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 14086 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_RAM:U_RAM|p2_out_4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_RAM:U_RAM\|reg_p2_out_3 " "Info: Destination node i8051:inst\|I8051_RAM:U_RAM\|reg_p2_out_3" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 14087 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_RAM:U_RAM|p2_out_3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_RAM:U_RAM\|reg_p2_out_2 " "Info: Destination node i8051:inst\|I8051_RAM:U_RAM\|reg_p2_out_2" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 14088 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_RAM:U_RAM|p2_out_2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_RAM:U_RAM\|reg_p2_out_1 " "Info: Destination node i8051:inst\|I8051_RAM:U_RAM\|reg_p2_out_1" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 14089 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_RAM:U_RAM|p2_out_1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_RAM:U_RAM\|reg_p2_out_0 " "Info: Destination node i8051:inst\|I8051_RAM:U_RAM\|reg_p2_out_0" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 14090 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_RAM:U_RAM|p2_out_0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { clk } } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 120 -8 160 136 "clk" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "address_decoder:inst8\|inst17  " "Info: Automatically promoted node address_decoder:inst8\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "address_decoder.bdf" "" { Schematic "S:/CpE 214/Lab4/address_decoder.bdf" { { 320 528 592 400 "inst17" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_decoder:inst8|inst17 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node rst (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_DEC:U_DEC\|ix2112 " "Info: Destination node i8051:inst\|I8051_DEC:U_DEC\|ix2112" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 5847 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_DEC:U_DEC|a_6_dup_1939 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_DEC:U_DEC\|ix2113 " "Info: Destination node i8051:inst\|I8051_DEC:U_DEC\|ix2113" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 5850 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_DEC:U_DEC|a_5_dup_1940 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_DEC:U_DEC\|ix2114 " "Info: Destination node i8051:inst\|I8051_DEC:U_DEC\|ix2114" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 5853 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_DEC:U_DEC|a_8_dup_1937 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_DEC:U_DEC\|ix2115 " "Info: Destination node i8051:inst\|I8051_DEC:U_DEC\|ix2115" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 5856 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_DEC:U_DEC|a_2_dup_1871 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_DEC:U_DEC\|ix2116 " "Info: Destination node i8051:inst\|I8051_DEC:U_DEC\|ix2116" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 5859 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_DEC:U_DEC|a_12_dup_1763 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_DEC:U_DEC\|ix2053 " "Info: Destination node i8051:inst\|I8051_DEC:U_DEC\|ix2053" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 5670 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_DEC:U_DEC|a_21_dup_1963 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_DEC:U_DEC\|ix2117 " "Info: Destination node i8051:inst\|I8051_DEC:U_DEC\|ix2117" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 5862 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_DEC:U_DEC|a_7_dup_1906 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_DEC:U_DEC\|ix2057 " "Info: Destination node i8051:inst\|I8051_DEC:U_DEC\|ix2057" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 5682 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_DEC:U_DEC|a_14_dup_1835 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_DEC:U_DEC\|ix2118 " "Info: Destination node i8051:inst\|I8051_DEC:U_DEC\|ix2118" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 5865 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_DEC:U_DEC|a_15_dup_1930 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i8051:inst\|I8051_DEC:U_DEC\|ix2061 " "Info: Destination node i8051:inst\|I8051_DEC:U_DEC\|ix2061" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 5694 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_DEC:U_DEC|a_18_dup_1831 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { rst } } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 55466 16 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "30.803 ns register register " "Info: Estimated most critical path is register to register delay of 30.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i8051:inst\|I8051_CTR:U_CTR\|alu_src_1_7 1 REG LAB_X43_Y19 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X43_Y19; Fanout = 34; REG Node = 'i8051:inst\|I8051_CTR:U_CTR\|alu_src_1_7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_CTR:U_CTR|alu_src_1_7 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 43116 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx25 2 COMB LAB_X43_Y19 1 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X43_Y19; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { i8051:inst|I8051_CTR:U_CTR|alu_src_1_7 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx25 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3554 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 0.998 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx27 3 COMB LAB_X43_Y19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.129 ns) = 0.998 ns; Loc. = LAB_X43_Y19; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx27'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx25 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx27 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3558 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 1.127 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx29 4 COMB LAB_X43_Y19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.129 ns) = 1.127 ns; Loc. = LAB_X43_Y19; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx29'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx27 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx29 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3562 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 1.256 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx31 5 COMB LAB_X43_Y19 1 " "Info: 5: + IC(0.000 ns) + CELL(0.129 ns) = 1.256 ns; Loc. = LAB_X43_Y19; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx31'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx29 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx31 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3566 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 1.385 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx33 6 COMB LAB_X43_Y19 1 " "Info: 6: + IC(0.000 ns) + CELL(0.129 ns) = 1.385 ns; Loc. = LAB_X43_Y19; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx33'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx31 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx33 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3570 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 1.514 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx35 7 COMB LAB_X43_Y19 1 " "Info: 7: + IC(0.000 ns) + CELL(0.129 ns) = 1.514 ns; Loc. = LAB_X43_Y19; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx35'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx33 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx35 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3574 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 1.643 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx37 8 COMB LAB_X43_Y19 1 " "Info: 8: + IC(0.000 ns) + CELL(0.129 ns) = 1.643 ns; Loc. = LAB_X43_Y19; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx37'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx35 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx37 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3578 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.053 ns i8051:inst\|I8051_ALU:U_ALU\|nx172 9 COMB LAB_X43_Y19 2 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 2.053 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx172'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx37 i8051:inst|I8051_ALU:U_ALU|nx172 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 2881 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 2.618 ns i8051:inst\|I8051_ALU:U_ALU\|nx124 10 COMB LAB_X43_Y19 3 " "Info: 10: + IC(0.290 ns) + CELL(0.275 ns) = 2.618 ns; Loc. = LAB_X43_Y19; Fanout = 3; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx124'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { i8051:inst|I8051_ALU:U_ALU|nx172 i8051:inst|I8051_ALU:U_ALU|nx124 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3794 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.393 ns) 3.617 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx30 11 COMB LAB_X44_Y19 1 " "Info: 11: + IC(0.606 ns) + CELL(0.393 ns) = 3.617 ns; Loc. = LAB_X44_Y19; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx30'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { i8051:inst|I8051_ALU:U_ALU|nx124 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx30 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3586 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.688 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx32 12 COMB LAB_X44_Y19 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.688 ns; Loc. = LAB_X44_Y19; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx32'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx30 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx32 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3590 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 3.817 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx34 13 COMB LAB_X44_Y19 1 " "Info: 13: + IC(0.000 ns) + CELL(0.129 ns) = 3.817 ns; Loc. = LAB_X44_Y19; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx34'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx32 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx34 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3594 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 3.946 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx36 14 COMB LAB_X44_Y19 1 " "Info: 14: + IC(0.000 ns) + CELL(0.129 ns) = 3.946 ns; Loc. = LAB_X44_Y19; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx36'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx34 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx36 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3598 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 4.075 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx38 15 COMB LAB_X44_Y19 1 " "Info: 15: + IC(0.000 ns) + CELL(0.129 ns) = 4.075 ns; Loc. = LAB_X44_Y19; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx38'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx36 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx38 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3602 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 4.204 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx40 16 COMB LAB_X44_Y19 1 " "Info: 16: + IC(0.000 ns) + CELL(0.129 ns) = 4.204 ns; Loc. = LAB_X44_Y19; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx38 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx40 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3606 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.614 ns i8051:inst\|I8051_ALU:U_ALU\|nx210 17 COMB LAB_X44_Y19 3 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 4.614 ns; Loc. = LAB_X44_Y19; Fanout = 3; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx210'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx40 i8051:inst|I8051_ALU:U_ALU|nx210 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 2886 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.275 ns) 5.370 ns i8051:inst\|I8051_ALU:U_ALU\|nx150 18 COMB LAB_X43_Y19 3 " "Info: 18: + IC(0.481 ns) + CELL(0.275 ns) = 5.370 ns; Loc. = LAB_X43_Y19; Fanout = 3; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx150'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { i8051:inst|I8051_ALU:U_ALU|nx210 i8051:inst|I8051_ALU:U_ALU|nx150 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3799 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.393 ns) 6.669 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx35 19 COMB LAB_X43_Y22 1 " "Info: 19: + IC(0.906 ns) + CELL(0.393 ns) = 6.669 ns; Loc. = LAB_X43_Y22; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx35'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { i8051:inst|I8051_ALU:U_ALU|nx150 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx35 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3618 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 6.798 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx37 20 COMB LAB_X43_Y22 1 " "Info: 20: + IC(0.000 ns) + CELL(0.129 ns) = 6.798 ns; Loc. = LAB_X43_Y22; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx37'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx35 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx37 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3622 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 6.927 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx39 21 COMB LAB_X43_Y22 1 " "Info: 21: + IC(0.000 ns) + CELL(0.129 ns) = 6.927 ns; Loc. = LAB_X43_Y22; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx39'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx37 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx39 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3626 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 7.056 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx41 22 COMB LAB_X43_Y22 1 " "Info: 22: + IC(0.000 ns) + CELL(0.129 ns) = 7.056 ns; Loc. = LAB_X43_Y22; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx41'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx39 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx41 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3630 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 7.185 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx43 23 COMB LAB_X43_Y22 1 " "Info: 23: + IC(0.000 ns) + CELL(0.129 ns) = 7.185 ns; Loc. = LAB_X43_Y22; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx41 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx43 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3634 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.595 ns i8051:inst\|I8051_ALU:U_ALU\|nx255 24 COMB LAB_X43_Y22 4 " "Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 7.595 ns; Loc. = LAB_X43_Y22; Fanout = 4; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx255'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx43 i8051:inst|I8051_ALU:U_ALU|nx255 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 2892 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.275 ns) 8.651 ns i8051:inst\|I8051_ALU:U_ALU\|nx178 25 COMB LAB_X44_Y19 3 " "Info: 25: + IC(0.781 ns) + CELL(0.275 ns) = 8.651 ns; Loc. = LAB_X44_Y19; Fanout = 3; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx178'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { i8051:inst|I8051_ALU:U_ALU|nx255 i8051:inst|I8051_ALU:U_ALU|nx178 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3814 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.393 ns) 9.950 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx36 26 COMB LAB_X44_Y22 2 " "Info: 26: + IC(0.906 ns) + CELL(0.393 ns) = 9.950 ns; Loc. = LAB_X44_Y22; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx36'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { i8051:inst|I8051_ALU:U_ALU|nx178 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx36 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3646 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.021 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx40 27 COMB LAB_X44_Y22 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 10.021 ns; Loc. = LAB_X44_Y22; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx36 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx40 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3650 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.092 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx42 28 COMB LAB_X44_Y22 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 10.092 ns; Loc. = LAB_X44_Y22; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx42'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx40 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx42 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3654 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 10.221 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx44 29 COMB LAB_X44_Y22 1 " "Info: 29: + IC(0.000 ns) + CELL(0.129 ns) = 10.221 ns; Loc. = LAB_X44_Y22; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx44'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx42 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx44 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3658 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 10.350 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx46 30 COMB LAB_X44_Y22 1 " "Info: 30: + IC(0.000 ns) + CELL(0.129 ns) = 10.350 ns; Loc. = LAB_X44_Y22; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx46'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx44 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx46 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3662 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.760 ns i8051:inst\|I8051_ALU:U_ALU\|nx313 31 COMB LAB_X44_Y22 5 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 10.760 ns; Loc. = LAB_X44_Y22; Fanout = 5; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx313'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx46 i8051:inst|I8051_ALU:U_ALU|nx313 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 2899 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.275 ns) 11.816 ns i8051:inst\|I8051_ALU:U_ALU\|nx204 32 COMB LAB_X44_Y19 3 " "Info: 32: + IC(0.781 ns) + CELL(0.275 ns) = 11.816 ns; Loc. = LAB_X44_Y19; Fanout = 3; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx204'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { i8051:inst|I8051_ALU:U_ALU|nx313 i8051:inst|I8051_ALU:U_ALU|nx204 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3829 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.393 ns) 13.115 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_25_nx41 33 COMB LAB_X45_Y22 2 " "Info: 33: + IC(0.906 ns) + CELL(0.393 ns) = 13.115 ns; Loc. = LAB_X45_Y22; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_25_nx41'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { i8051:inst|I8051_ALU:U_ALU|nx204 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx41 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3678 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.186 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_25_nx45 34 COMB LAB_X45_Y22 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 13.186 ns; Loc. = LAB_X45_Y22; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_25_nx45'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx41 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx45 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3682 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 13.315 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_25_nx47 35 COMB LAB_X45_Y22 1 " "Info: 35: + IC(0.000 ns) + CELL(0.129 ns) = 13.315 ns; Loc. = LAB_X45_Y22; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_25_nx47'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx45 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx47 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3686 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 13.444 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_25_nx49 36 COMB LAB_X45_Y22 1 " "Info: 36: + IC(0.000 ns) + CELL(0.129 ns) = 13.444 ns; Loc. = LAB_X45_Y22; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_25_nx49'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx47 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx49 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3690 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.854 ns i8051:inst\|I8051_ALU:U_ALU\|nx342 37 COMB LAB_X45_Y22 6 " "Info: 37: + IC(0.000 ns) + CELL(0.410 ns) = 13.854 ns; Loc. = LAB_X45_Y22; Fanout = 6; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx342'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx49 i8051:inst|I8051_ALU:U_ALU|nx342 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 2907 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.275 ns) 14.910 ns i8051:inst\|I8051_ALU:U_ALU\|nx230 38 COMB LAB_X44_Y19 3 " "Info: 38: + IC(0.781 ns) + CELL(0.275 ns) = 14.910 ns; Loc. = LAB_X44_Y19; Fanout = 3; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx230'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { i8051:inst|I8051_ALU:U_ALU|nx342 i8051:inst|I8051_ALU:U_ALU|nx230 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3849 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.393 ns) 16.480 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_26_nx46 39 COMB LAB_X42_Y22 2 " "Info: 39: + IC(1.177 ns) + CELL(0.393 ns) = 16.480 ns; Loc. = LAB_X42_Y22; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_26_nx46'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { i8051:inst|I8051_ALU:U_ALU|nx230 i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx46 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3710 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.551 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_26_nx50 40 COMB LAB_X42_Y22 1 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 16.551 ns; Loc. = LAB_X42_Y22; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_26_nx50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx46 i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx50 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3714 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.622 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_26_nx52 41 COMB LAB_X42_Y22 1 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 16.622 ns; Loc. = LAB_X42_Y22; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_26_nx52'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx50 i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx52 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3718 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 17.032 ns i8051:inst\|I8051_ALU:U_ALU\|nx368 42 COMB LAB_X42_Y22 7 " "Info: 42: + IC(0.000 ns) + CELL(0.410 ns) = 17.032 ns; Loc. = LAB_X42_Y22; Fanout = 7; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx368'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx52 i8051:inst|I8051_ALU:U_ALU|nx368 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 2916 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.275 ns) 18.058 ns i8051:inst\|I8051_ALU:U_ALU\|nx262 43 COMB LAB_X45_Y22 3 " "Info: 43: + IC(0.751 ns) + CELL(0.275 ns) = 18.058 ns; Loc. = LAB_X45_Y22; Fanout = 3; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx262'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { i8051:inst|I8051_ALU:U_ALU|nx368 i8051:inst|I8051_ALU:U_ALU|nx262 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3889 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.393 ns) 19.346 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx39 44 COMB LAB_X41_Y22 2 " "Info: 44: + IC(0.895 ns) + CELL(0.393 ns) = 19.346 ns; Loc. = LAB_X41_Y22; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx39'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { i8051:inst|I8051_ALU:U_ALU|nx262 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx39 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3730 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.417 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx43 45 COMB LAB_X41_Y22 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 19.417 ns; Loc. = LAB_X41_Y22; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx39 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx43 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3734 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.488 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx47 46 COMB LAB_X41_Y22 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 19.488 ns; Loc. = LAB_X41_Y22; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx47'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx43 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx47 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3738 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.559 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx51 47 COMB LAB_X41_Y22 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 19.559 ns; Loc. = LAB_X41_Y22; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx51'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx47 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx51 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3742 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.630 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx55 48 COMB LAB_X41_Y22 1 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 19.630 ns; Loc. = LAB_X41_Y22; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx55'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx51 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx55 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3746 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.040 ns i8051:inst\|I8051_ALU:U_ALU\|nx408 49 COMB LAB_X41_Y22 8 " "Info: 49: + IC(0.000 ns) + CELL(0.410 ns) = 20.040 ns; Loc. = LAB_X41_Y22; Fanout = 8; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx408'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx55 i8051:inst|I8051_ALU:U_ALU|nx408 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 2926 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.275 ns) 21.085 ns i8051:inst\|I8051_ALU:U_ALU\|nx288 50 COMB LAB_X45_Y22 3 " "Info: 50: + IC(0.770 ns) + CELL(0.275 ns) = 21.085 ns; Loc. = LAB_X45_Y22; Fanout = 3; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx288'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { i8051:inst|I8051_ALU:U_ALU|nx408 i8051:inst|I8051_ALU:U_ALU|nx288 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3919 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.393 ns) 22.656 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_28_nx44 51 COMB LAB_X42_Y19 2 " "Info: 51: + IC(1.178 ns) + CELL(0.393 ns) = 22.656 ns; Loc. = LAB_X42_Y19; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_28_nx44'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { i8051:inst|I8051_ALU:U_ALU|nx288 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx44 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3762 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.727 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_28_nx48 52 COMB LAB_X42_Y19 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 22.727 ns; Loc. = LAB_X42_Y19; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_28_nx48'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx44 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx48 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3766 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.798 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_28_nx52 53 COMB LAB_X42_Y19 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 22.798 ns; Loc. = LAB_X42_Y19; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_28_nx52'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx48 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx52 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3770 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.869 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_28_nx56 54 COMB LAB_X42_Y19 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 22.869 ns; Loc. = LAB_X42_Y19; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_28_nx56'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx52 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx56 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3774 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.940 ns i8051:inst\|I8051_ALU:U_ALU\|nx748 55 COMB LAB_X42_Y19 1 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 22.940 ns; Loc. = LAB_X42_Y19; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx748'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx56 i8051:inst|I8051_ALU:U_ALU|nx748 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3778 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 23.350 ns i8051:inst\|I8051_ALU:U_ALU\|a_4_dup_910 56 COMB LAB_X42_Y19 2 " "Info: 56: + IC(0.000 ns) + CELL(0.410 ns) = 23.350 ns; Loc. = LAB_X42_Y19; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|a_4_dup_910'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { i8051:inst|I8051_ALU:U_ALU|nx748 i8051:inst|I8051_ALU:U_ALU|a_4_dup_910 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 2937 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 23.915 ns i8051:inst\|I8051_ALU:U_ALU\|nx1254 57 COMB LAB_X42_Y19 9 " "Info: 57: + IC(0.290 ns) + CELL(0.275 ns) = 23.915 ns; Loc. = LAB_X42_Y19; Fanout = 9; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx1254'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { i8051:inst|I8051_ALU:U_ALU|a_4_dup_910 i8051:inst|I8051_ALU:U_ALU|nx1254 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 4398 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 24.480 ns i8051:inst\|I8051_ALU:U_ALU\|nx1312 58 COMB LAB_X42_Y19 1 " "Info: 58: + IC(0.415 ns) + CELL(0.150 ns) = 24.480 ns; Loc. = LAB_X42_Y19; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx1312'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { i8051:inst|I8051_ALU:U_ALU|nx1254 i8051:inst|I8051_ALU:U_ALU|nx1312 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 4718 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 25.045 ns i8051:inst\|I8051_ALU:U_ALU\|des_1_0 59 COMB LAB_X42_Y19 12 " "Info: 59: + IC(0.145 ns) + CELL(0.420 ns) = 25.045 ns; Loc. = LAB_X42_Y19; Fanout = 12; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|des_1_0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { i8051:inst|I8051_ALU:U_ALU|nx1312 i8051:inst|I8051_ALU:U_ALU|des_1_0 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 4303 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 25.610 ns i8051:inst\|I8051_CTR:U_CTR\|nx55637 60 COMB LAB_X42_Y19 2 " "Info: 60: + IC(0.145 ns) + CELL(0.420 ns) = 25.610 ns; Loc. = LAB_X42_Y19; Fanout = 2; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx55637'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { i8051:inst|I8051_ALU:U_ALU|des_1_0 i8051:inst|I8051_CTR:U_CTR|nx55637 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 52905 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 26.175 ns i8051:inst\|I8051_CTR:U_CTR\|nx56068 61 COMB LAB_X42_Y19 1 " "Info: 61: + IC(0.415 ns) + CELL(0.150 ns) = 26.175 ns; Loc. = LAB_X42_Y19; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx56068'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { i8051:inst|I8051_CTR:U_CTR|nx55637 i8051:inst|I8051_CTR:U_CTR|nx56068 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 54743 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.149 ns) 27.502 ns i8051:inst\|I8051_CTR:U_CTR\|nx55029 62 COMB LAB_X44_Y15 1 " "Info: 62: + IC(1.178 ns) + CELL(0.149 ns) = 27.502 ns; Loc. = LAB_X44_Y15; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx55029'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { i8051:inst|I8051_CTR:U_CTR|nx56068 i8051:inst|I8051_CTR:U_CTR|nx55029 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 50320 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.149 ns) 28.066 ns i8051:inst\|I8051_CTR:U_CTR\|nx56067 63 COMB LAB_X44_Y15 1 " "Info: 63: + IC(0.415 ns) + CELL(0.149 ns) = 28.066 ns; Loc. = LAB_X44_Y15; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx56067'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { i8051:inst|I8051_CTR:U_CTR|nx55029 i8051:inst|I8051_CTR:U_CTR|nx56067 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 54739 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.149 ns) 28.630 ns i8051:inst\|I8051_CTR:U_CTR\|nx55030 64 COMB LAB_X44_Y15 8 " "Info: 64: + IC(0.415 ns) + CELL(0.149 ns) = 28.630 ns; Loc. = LAB_X44_Y15; Fanout = 8; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx55030'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { i8051:inst|I8051_CTR:U_CTR|nx56067 i8051:inst|I8051_CTR:U_CTR|nx55030 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 50324 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.150 ns) 29.655 ns i8051:inst\|I8051_CTR:U_CTR\|nx55097 65 COMB LAB_X46_Y15 1 " "Info: 65: + IC(0.875 ns) + CELL(0.150 ns) = 29.655 ns; Loc. = LAB_X46_Y15; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx55097'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { i8051:inst|I8051_CTR:U_CTR|nx55030 i8051:inst|I8051_CTR:U_CTR|nx55097 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 50712 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.242 ns) 30.187 ns i8051:inst\|I8051_CTR:U_CTR\|nx56036 66 COMB LAB_X46_Y15 1 " "Info: 66: + IC(0.290 ns) + CELL(0.242 ns) = 30.187 ns; Loc. = LAB_X46_Y15; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx56036'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { i8051:inst|I8051_CTR:U_CTR|nx55097 i8051:inst|I8051_CTR:U_CTR|nx56036 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 54614 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.242 ns) 30.719 ns i8051:inst\|I8051_CTR:U_CTR\|nx47187 67 COMB LAB_X46_Y15 1 " "Info: 67: + IC(0.290 ns) + CELL(0.242 ns) = 30.719 ns; Loc. = LAB_X46_Y15; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx47187'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { i8051:inst|I8051_CTR:U_CTR|nx56036 i8051:inst|I8051_CTR:U_CTR|nx47187 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 44967 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 30.803 ns i8051:inst\|I8051_CTR:U_CTR\|alu_src_3_1 68 REG LAB_X46_Y15 4 " "Info: 68: + IC(0.000 ns) + CELL(0.084 ns) = 30.803 ns; Loc. = LAB_X46_Y15; Fanout = 4; REG Node = 'i8051:inst\|I8051_CTR:U_CTR\|alu_src_3_1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { i8051:inst|I8051_CTR:U_CTR|nx47187 i8051:inst|I8051_CTR:U_CTR|alu_src_3_1 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 42755 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.266 ns ( 46.31 % ) " "Info: Total cell delay = 14.266 ns ( 46.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.537 ns ( 53.69 % ) " "Info: Total interconnect delay = 16.537 ns ( 53.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "30.803 ns" { i8051:inst|I8051_CTR:U_CTR|alu_src_1_7 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx25 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx27 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx29 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx31 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx33 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx35 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx37 i8051:inst|I8051_ALU:U_ALU|nx172 i8051:inst|I8051_ALU:U_ALU|nx124 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx30 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx32 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx34 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx36 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx38 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx40 i8051:inst|I8051_ALU:U_ALU|nx210 i8051:inst|I8051_ALU:U_ALU|nx150 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx35 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx37 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx39 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx41 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx43 i8051:inst|I8051_ALU:U_ALU|nx255 i8051:inst|I8051_ALU:U_ALU|nx178 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx36 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx40 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx42 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx44 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx46 i8051:inst|I8051_ALU:U_ALU|nx313 i8051:inst|I8051_ALU:U_ALU|nx204 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx41 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx45 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx47 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx49 i8051:inst|I8051_ALU:U_ALU|nx342 i8051:inst|I8051_ALU:U_ALU|nx230 i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx46 i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx50 i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx52 i8051:inst|I8051_ALU:U_ALU|nx368 i8051:inst|I8051_ALU:U_ALU|nx262 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx39 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx43 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx47 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx51 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx55 i8051:inst|I8051_ALU:U_ALU|nx408 i8051:inst|I8051_ALU:U_ALU|nx288 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx44 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx48 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx52 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx56 i8051:inst|I8051_ALU:U_ALU|nx748 i8051:inst|I8051_ALU:U_ALU|a_4_dup_910 i8051:inst|I8051_ALU:U_ALU|nx1254 i8051:inst|I8051_ALU:U_ALU|nx1312 i8051:inst|I8051_ALU:U_ALU|des_1_0 i8051:inst|I8051_CTR:U_CTR|nx55637 i8051:inst|I8051_CTR:U_CTR|nx56068 i8051:inst|I8051_CTR:U_CTR|nx55029 i8051:inst|I8051_CTR:U_CTR|nx56067 i8051:inst|I8051_CTR:U_CTR|nx55030 i8051:inst|I8051_CTR:U_CTR|nx55097 i8051:inst|I8051_CTR:U_CTR|nx56036 i8051:inst|I8051_CTR:U_CTR|nx47187 i8051:inst|I8051_CTR:U_CTR|alu_src_3_1 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 29% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Info: Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[7\] 0 " "Info: Pin \"Z\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[6\] 0 " "Info: Pin \"Z\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[5\] 0 " "Info: Pin \"Z\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[4\] 0 " "Info: Pin \"Z\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[3\] 0 " "Info: Pin \"Z\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[2\] 0 " "Info: Pin \"Z\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[1\] 0 " "Info: Pin \"Z\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z\[0\] 0 " "Info: Pin \"Z\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/CpE 214/Lab4/Lab4.fit.smsg " "Info: Generated suppressed messages file S:/CpE 214/Lab4/Lab4.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 20 10:24:42 2010 " "Info: Processing ended: Wed Oct 20 10:24:42 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Info: Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Info: Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 20 10:24:45 2010 " "Info: Processing started: Wed Oct 20 10:24:45 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 20 10:24:51 2010 " "Info: Processing ended: Wed Oct 20 10:24:51 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 20 10:24:52 2010 " "Info: Processing started: Wed Oct 20 10:24:52 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst3\|inst8 " "Warning: Node \"8bitlatch:inst3\|inst8\" is a latch" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 1400 1464 272 "inst8" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst3\|inst6 " "Warning: Node \"8bitlatch:inst3\|inst6\" is a latch" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 1080 1144 272 "inst6" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst3\|inst7 " "Warning: Node \"8bitlatch:inst3\|inst7\" is a latch" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 1232 1296 272 "inst7" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst3\|inst5 " "Warning: Node \"8bitlatch:inst3\|inst5\" is a latch" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 888 952 272 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst3\|inst " "Warning: Node \"8bitlatch:inst3\|inst\" is a latch" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 248 312 272 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst3\|inst2 " "Warning: Node \"8bitlatch:inst3\|inst2\" is a latch" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 400 464 272 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst3\|inst3 " "Warning: Node \"8bitlatch:inst3\|inst3\" is a latch" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 568 632 272 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst3\|inst4 " "Warning: Node \"8bitlatch:inst3\|inst4\" is a latch" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 720 784 272 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst4\|inst8 " "Warning: Node \"8bitlatch:inst4\|inst8\" is a latch" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 1400 1464 272 "inst8" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst4\|inst7 " "Warning: Node \"8bitlatch:inst4\|inst7\" is a latch" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 1232 1296 272 "inst7" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst4\|inst6 " "Warning: Node \"8bitlatch:inst4\|inst6\" is a latch" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 1080 1144 272 "inst6" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst4\|inst5 " "Warning: Node \"8bitlatch:inst4\|inst5\" is a latch" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 888 952 272 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst4\|inst4 " "Warning: Node \"8bitlatch:inst4\|inst4\" is a latch" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 720 784 272 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst4\|inst3 " "Warning: Node \"8bitlatch:inst4\|inst3\" is a latch" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 568 632 272 "inst3" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst4\|inst2 " "Warning: Node \"8bitlatch:inst4\|inst2\" is a latch" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 400 464 272 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "8bitlatch:inst4\|inst " "Warning: Node \"8bitlatch:inst4\|inst\" is a latch" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 248 312 272 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 120 -8 160 136 "clk" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "24 " "Warning: Found 24 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "8bitlatch:inst3\|inst4 " "Info: Detected ripple clock \"8bitlatch:inst3\|inst4\" as buffer" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 720 784 272 "inst4" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "8bitlatch:inst3\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "8bitlatch:inst3\|inst3 " "Info: Detected ripple clock \"8bitlatch:inst3\|inst3\" as buffer" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 568 632 272 "inst3" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "8bitlatch:inst3\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "8bitlatch:inst3\|inst2 " "Info: Detected ripple clock \"8bitlatch:inst3\|inst2\" as buffer" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 400 464 272 "inst2" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "8bitlatch:inst3\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "8bitlatch:inst3\|inst " "Info: Detected ripple clock \"8bitlatch:inst3\|inst\" as buffer" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 248 312 272 "inst" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "8bitlatch:inst3\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "8bitlatch:inst3\|inst5 " "Info: Detected ripple clock \"8bitlatch:inst3\|inst5\" as buffer" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 888 952 272 "inst5" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "8bitlatch:inst3\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "8bitlatch:inst3\|inst7 " "Info: Detected ripple clock \"8bitlatch:inst3\|inst7\" as buffer" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 1232 1296 272 "inst7" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "8bitlatch:inst3\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "8bitlatch:inst3\|inst6 " "Info: Detected ripple clock \"8bitlatch:inst3\|inst6\" as buffer" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 1080 1144 272 "inst6" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "8bitlatch:inst3\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "8bitlatch:inst3\|inst8 " "Info: Detected ripple clock \"8bitlatch:inst3\|inst8\" as buffer" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 1400 1464 272 "inst8" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "8bitlatch:inst3\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "address_decoder:inst8\|inst17 " "Info: Detected gated clock \"address_decoder:inst8\|inst17\" as buffer" {  } { { "address_decoder.bdf" "" { Schematic "S:/CpE 214/Lab4/address_decoder.bdf" { { 320 528 592 400 "inst17" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "address_decoder:inst8\|inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "address_decoder:inst8\|inst17~127 " "Info: Detected gated clock \"address_decoder:inst8\|inst17~127\" as buffer" {  } { { "address_decoder.bdf" "" { Schematic "S:/CpE 214/Lab4/address_decoder.bdf" { { 320 528 592 400 "inst17" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "address_decoder:inst8\|inst17~127" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "address_decoder:inst8\|inst17~126 " "Info: Detected gated clock \"address_decoder:inst8\|inst17~126\" as buffer" {  } { { "address_decoder.bdf" "" { Schematic "S:/CpE 214/Lab4/address_decoder.bdf" { { 320 528 592 400 "inst17" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "address_decoder:inst8\|inst17~126" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "address_decoder:inst8\|inst17~125 " "Info: Detected gated clock \"address_decoder:inst8\|inst17~125\" as buffer" {  } { { "address_decoder.bdf" "" { Schematic "S:/CpE 214/Lab4/address_decoder.bdf" { { 320 528 592 400 "inst17" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "address_decoder:inst8\|inst17~125" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "address_decoder:inst8\|inst17~124 " "Info: Detected gated clock \"address_decoder:inst8\|inst17~124\" as buffer" {  } { { "address_decoder.bdf" "" { Schematic "S:/CpE 214/Lab4/address_decoder.bdf" { { 320 528 592 400 "inst17" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "address_decoder:inst8\|inst17~124" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "address_decoder:inst8\|inst17~123 " "Info: Detected gated clock \"address_decoder:inst8\|inst17~123\" as buffer" {  } { { "address_decoder.bdf" "" { Schematic "S:/CpE 214/Lab4/address_decoder.bdf" { { 320 528 592 400 "inst17" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "address_decoder:inst8\|inst17~123" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "i8051:inst\|I8051_RAM:U_RAM\|p3_out_0 " "Info: Detected ripple clock \"i8051:inst\|I8051_RAM:U_RAM\|p3_out_0\" as buffer" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 21433 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "i8051:inst\|I8051_RAM:U_RAM\|p3_out_0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "i8051:inst\|I8051_RAM:U_RAM\|p2_out_0 " "Info: Detected ripple clock \"i8051:inst\|I8051_RAM:U_RAM\|p2_out_0\" as buffer" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 21465 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "i8051:inst\|I8051_RAM:U_RAM\|p2_out_0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "i8051:inst\|I8051_RAM:U_RAM\|p2_out_6 " "Info: Detected ripple clock \"i8051:inst\|I8051_RAM:U_RAM\|p2_out_6\" as buffer" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 21441 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "i8051:inst\|I8051_RAM:U_RAM\|p2_out_6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "i8051:inst\|I8051_RAM:U_RAM\|p2_out_7 " "Info: Detected ripple clock \"i8051:inst\|I8051_RAM:U_RAM\|p2_out_7\" as buffer" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 21437 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "i8051:inst\|I8051_RAM:U_RAM\|p2_out_7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "i8051:inst\|I8051_RAM:U_RAM\|p2_out_5 " "Info: Detected ripple clock \"i8051:inst\|I8051_RAM:U_RAM\|p2_out_5\" as buffer" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 21445 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "i8051:inst\|I8051_RAM:U_RAM\|p2_out_5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "i8051:inst\|I8051_RAM:U_RAM\|p2_out_4 " "Info: Detected ripple clock \"i8051:inst\|I8051_RAM:U_RAM\|p2_out_4\" as buffer" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 21449 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "i8051:inst\|I8051_RAM:U_RAM\|p2_out_4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "i8051:inst\|I8051_RAM:U_RAM\|p2_out_2 " "Info: Detected ripple clock \"i8051:inst\|I8051_RAM:U_RAM\|p2_out_2\" as buffer" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 21457 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "i8051:inst\|I8051_RAM:U_RAM\|p2_out_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "i8051:inst\|I8051_RAM:U_RAM\|p3_out_3 " "Info: Detected ripple clock \"i8051:inst\|I8051_RAM:U_RAM\|p3_out_3\" as buffer" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 21421 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "i8051:inst\|I8051_RAM:U_RAM\|p3_out_3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "i8051:inst\|I8051_RAM:U_RAM\|p2_out_3 " "Info: Detected ripple clock \"i8051:inst\|I8051_RAM:U_RAM\|p2_out_3\" as buffer" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 21453 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "i8051:inst\|I8051_RAM:U_RAM\|p2_out_3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "i8051:inst\|I8051_RAM:U_RAM\|p2_out_1 " "Info: Detected ripple clock \"i8051:inst\|I8051_RAM:U_RAM\|p2_out_1\" as buffer" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 21461 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "i8051:inst\|I8051_RAM:U_RAM\|p2_out_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register i8051:inst\|I8051_CTR:U_CTR\|alu_src_1_7 register i8051:inst\|I8051_CTR:U_CTR\|alu_src_3_4 35.55 MHz 28.128 ns Internal " "Info: Clock \"clk\" has Internal fmax of 35.55 MHz between source register \"i8051:inst\|I8051_CTR:U_CTR\|alu_src_1_7\" and destination register \"i8051:inst\|I8051_CTR:U_CTR\|alu_src_3_4\" (period= 28.128 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.907 ns + Longest register register " "Info: + Longest register to register delay is 27.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i8051:inst\|I8051_CTR:U_CTR\|alu_src_1_7 1 REG LCFF_X43_Y19_N9 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y19_N9; Fanout = 34; REG Node = 'i8051:inst\|I8051_CTR:U_CTR\|alu_src_1_7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_CTR:U_CTR|alu_src_1_7 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 43116 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.414 ns) 0.943 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx25 2 COMB LCCOMB_X43_Y19_N10 1 " "Info: 2: + IC(0.529 ns) + CELL(0.414 ns) = 0.943 ns; Loc. = LCCOMB_X43_Y19_N10; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { i8051:inst|I8051_CTR:U_CTR|alu_src_1_7 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx25 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3554 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 1.072 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx27 3 COMB LCCOMB_X43_Y19_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.129 ns) = 1.072 ns; Loc. = LCCOMB_X43_Y19_N12; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx27'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx25 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx27 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3558 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.230 ns) 1.302 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx29 4 COMB LCCOMB_X43_Y19_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.230 ns) = 1.302 ns; Loc. = LCCOMB_X43_Y19_N14; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx29'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.230 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx27 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx29 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3562 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 1.431 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx31 5 COMB LCCOMB_X43_Y19_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.129 ns) = 1.431 ns; Loc. = LCCOMB_X43_Y19_N16; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx31'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx29 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx31 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3566 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 1.560 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx33 6 COMB LCCOMB_X43_Y19_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.129 ns) = 1.560 ns; Loc. = LCCOMB_X43_Y19_N18; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx33'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx31 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx33 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3570 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 1.689 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx35 7 COMB LCCOMB_X43_Y19_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.129 ns) = 1.689 ns; Loc. = LCCOMB_X43_Y19_N20; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx35'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx33 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx35 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3574 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 1.818 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx37 8 COMB LCCOMB_X43_Y19_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.129 ns) = 1.818 ns; Loc. = LCCOMB_X43_Y19_N22; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_21_nx37'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx35 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx37 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3578 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.228 ns i8051:inst\|I8051_ALU:U_ALU\|nx172 9 COMB LCCOMB_X43_Y19_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 2.228 ns; Loc. = LCCOMB_X43_Y19_N24; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx172'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx37 i8051:inst|I8051_ALU:U_ALU|nx172 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 2881 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 2.753 ns i8051:inst\|I8051_ALU:U_ALU\|nx124 10 COMB LCCOMB_X43_Y19_N28 3 " "Info: 10: + IC(0.254 ns) + CELL(0.271 ns) = 2.753 ns; Loc. = LCCOMB_X43_Y19_N28; Fanout = 3; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx124'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { i8051:inst|I8051_ALU:U_ALU|nx172 i8051:inst|I8051_ALU:U_ALU|nx124 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3794 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.393 ns) 3.597 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx30 11 COMB LCCOMB_X44_Y19_N6 1 " "Info: 11: + IC(0.451 ns) + CELL(0.393 ns) = 3.597 ns; Loc. = LCCOMB_X44_Y19_N6; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx30'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { i8051:inst|I8051_ALU:U_ALU|nx124 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx30 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3586 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.668 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx32 12 COMB LCCOMB_X44_Y19_N8 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.668 ns; Loc. = LCCOMB_X44_Y19_N8; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx32'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx30 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx32 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3590 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 3.797 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx34 13 COMB LCCOMB_X44_Y19_N10 1 " "Info: 13: + IC(0.000 ns) + CELL(0.129 ns) = 3.797 ns; Loc. = LCCOMB_X44_Y19_N10; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx34'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx32 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx34 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3594 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 3.926 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx36 14 COMB LCCOMB_X44_Y19_N12 1 " "Info: 14: + IC(0.000 ns) + CELL(0.129 ns) = 3.926 ns; Loc. = LCCOMB_X44_Y19_N12; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx36'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx34 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx36 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3598 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.230 ns) 4.156 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx38 15 COMB LCCOMB_X44_Y19_N14 1 " "Info: 15: + IC(0.000 ns) + CELL(0.230 ns) = 4.156 ns; Loc. = LCCOMB_X44_Y19_N14; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx38'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.230 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx36 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx38 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3602 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 4.285 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx40 16 COMB LCCOMB_X44_Y19_N16 1 " "Info: 16: + IC(0.000 ns) + CELL(0.129 ns) = 4.285 ns; Loc. = LCCOMB_X44_Y19_N16; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_22_nx40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx38 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx40 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3606 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.695 ns i8051:inst\|I8051_ALU:U_ALU\|nx210 17 COMB LCCOMB_X44_Y19_N18 3 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 4.695 ns; Loc. = LCCOMB_X44_Y19_N18; Fanout = 3; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx210'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx40 i8051:inst|I8051_ALU:U_ALU|nx210 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 2886 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.150 ns) 5.303 ns i8051:inst\|I8051_ALU:U_ALU\|nx150 18 COMB LCCOMB_X43_Y19_N6 3 " "Info: 18: + IC(0.458 ns) + CELL(0.150 ns) = 5.303 ns; Loc. = LCCOMB_X43_Y19_N6; Fanout = 3; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx150'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { i8051:inst|I8051_ALU:U_ALU|nx210 i8051:inst|I8051_ALU:U_ALU|nx150 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3799 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.414 ns) 6.484 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx35 19 COMB LCCOMB_X43_Y22_N16 1 " "Info: 19: + IC(0.767 ns) + CELL(0.414 ns) = 6.484 ns; Loc. = LCCOMB_X43_Y22_N16; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx35'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { i8051:inst|I8051_ALU:U_ALU|nx150 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx35 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3618 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 6.613 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx37 20 COMB LCCOMB_X43_Y22_N18 1 " "Info: 20: + IC(0.000 ns) + CELL(0.129 ns) = 6.613 ns; Loc. = LCCOMB_X43_Y22_N18; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx37'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx35 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx37 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3622 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 6.742 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx39 21 COMB LCCOMB_X43_Y22_N20 1 " "Info: 21: + IC(0.000 ns) + CELL(0.129 ns) = 6.742 ns; Loc. = LCCOMB_X43_Y22_N20; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx39'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx37 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx39 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3626 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 6.871 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx41 22 COMB LCCOMB_X43_Y22_N22 1 " "Info: 22: + IC(0.000 ns) + CELL(0.129 ns) = 6.871 ns; Loc. = LCCOMB_X43_Y22_N22; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx41'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx39 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx41 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3630 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 7.000 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx43 23 COMB LCCOMB_X43_Y22_N24 1 " "Info: 23: + IC(0.000 ns) + CELL(0.129 ns) = 7.000 ns; Loc. = LCCOMB_X43_Y22_N24; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_23_nx43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx41 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx43 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3634 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.410 ns i8051:inst\|I8051_ALU:U_ALU\|nx255 24 COMB LCCOMB_X43_Y22_N26 4 " "Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 7.410 ns; Loc. = LCCOMB_X43_Y22_N26; Fanout = 4; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx255'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx43 i8051:inst|I8051_ALU:U_ALU|nx255 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 2892 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.150 ns) 8.343 ns i8051:inst\|I8051_ALU:U_ALU\|nx178 25 COMB LCCOMB_X44_Y19_N26 3 " "Info: 25: + IC(0.783 ns) + CELL(0.150 ns) = 8.343 ns; Loc. = LCCOMB_X44_Y19_N26; Fanout = 3; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx178'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { i8051:inst|I8051_ALU:U_ALU|nx255 i8051:inst|I8051_ALU:U_ALU|nx178 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3814 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.393 ns) 9.499 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx36 26 COMB LCCOMB_X44_Y22_N10 2 " "Info: 26: + IC(0.763 ns) + CELL(0.393 ns) = 9.499 ns; Loc. = LCCOMB_X44_Y22_N10; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx36'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { i8051:inst|I8051_ALU:U_ALU|nx178 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx36 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3646 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.570 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx40 27 COMB LCCOMB_X44_Y22_N12 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 9.570 ns; Loc. = LCCOMB_X44_Y22_N12; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx36 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx40 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3650 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.729 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx42 28 COMB LCCOMB_X44_Y22_N14 1 " "Info: 28: + IC(0.000 ns) + CELL(0.159 ns) = 9.729 ns; Loc. = LCCOMB_X44_Y22_N14; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx42'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx40 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx42 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3654 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 9.858 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx44 29 COMB LCCOMB_X44_Y22_N16 1 " "Info: 29: + IC(0.000 ns) + CELL(0.129 ns) = 9.858 ns; Loc. = LCCOMB_X44_Y22_N16; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx44'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx42 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx44 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3658 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 9.987 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx46 30 COMB LCCOMB_X44_Y22_N18 1 " "Info: 30: + IC(0.000 ns) + CELL(0.129 ns) = 9.987 ns; Loc. = LCCOMB_X44_Y22_N18; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_24_nx46'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx44 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx46 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3662 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.397 ns i8051:inst\|I8051_ALU:U_ALU\|nx313 31 COMB LCCOMB_X44_Y22_N20 5 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 10.397 ns; Loc. = LCCOMB_X44_Y22_N20; Fanout = 5; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx313'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx46 i8051:inst|I8051_ALU:U_ALU|nx313 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 2899 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.150 ns) 11.317 ns i8051:inst\|I8051_ALU:U_ALU\|nx204 32 COMB LCCOMB_X44_Y19_N28 3 " "Info: 32: + IC(0.770 ns) + CELL(0.150 ns) = 11.317 ns; Loc. = LCCOMB_X44_Y19_N28; Fanout = 3; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx204'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { i8051:inst|I8051_ALU:U_ALU|nx313 i8051:inst|I8051_ALU:U_ALU|nx204 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3829 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.485 ns) 12.548 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_25_nx41 33 COMB LCCOMB_X45_Y22_N14 2 " "Info: 33: + IC(0.746 ns) + CELL(0.485 ns) = 12.548 ns; Loc. = LCCOMB_X45_Y22_N14; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_25_nx41'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { i8051:inst|I8051_ALU:U_ALU|nx204 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx41 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3678 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.619 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_25_nx45 34 COMB LCCOMB_X45_Y22_N16 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 12.619 ns; Loc. = LCCOMB_X45_Y22_N16; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_25_nx45'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx41 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx45 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3682 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 12.748 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_25_nx47 35 COMB LCCOMB_X45_Y22_N18 1 " "Info: 35: + IC(0.000 ns) + CELL(0.129 ns) = 12.748 ns; Loc. = LCCOMB_X45_Y22_N18; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_25_nx47'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx45 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx47 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3686 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.129 ns) 12.877 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_25_nx49 36 COMB LCCOMB_X45_Y22_N20 1 " "Info: 36: + IC(0.000 ns) + CELL(0.129 ns) = 12.877 ns; Loc. = LCCOMB_X45_Y22_N20; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_25_nx49'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.129 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx47 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx49 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3690 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.287 ns i8051:inst\|I8051_ALU:U_ALU\|nx342 37 COMB LCCOMB_X45_Y22_N22 6 " "Info: 37: + IC(0.000 ns) + CELL(0.410 ns) = 13.287 ns; Loc. = LCCOMB_X45_Y22_N22; Fanout = 6; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx342'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx49 i8051:inst|I8051_ALU:U_ALU|nx342 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 2907 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.150 ns) 14.205 ns i8051:inst\|I8051_ALU:U_ALU\|nx230 38 COMB LCCOMB_X44_Y19_N22 3 " "Info: 38: + IC(0.768 ns) + CELL(0.150 ns) = 14.205 ns; Loc. = LCCOMB_X44_Y19_N22; Fanout = 3; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx230'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { i8051:inst|I8051_ALU:U_ALU|nx342 i8051:inst|I8051_ALU:U_ALU|nx230 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3849 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.393 ns) 15.591 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_26_nx46 39 COMB LCCOMB_X42_Y22_N16 2 " "Info: 39: + IC(0.993 ns) + CELL(0.393 ns) = 15.591 ns; Loc. = LCCOMB_X42_Y22_N16; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_26_nx46'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { i8051:inst|I8051_ALU:U_ALU|nx230 i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx46 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3710 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.662 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_26_nx50 40 COMB LCCOMB_X42_Y22_N18 1 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 15.662 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_26_nx50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx46 i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx50 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3714 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.733 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_26_nx52 41 COMB LCCOMB_X42_Y22_N20 1 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 15.733 ns; Loc. = LCCOMB_X42_Y22_N20; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_26_nx52'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx50 i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx52 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3718 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.143 ns i8051:inst\|I8051_ALU:U_ALU\|nx368 42 COMB LCCOMB_X42_Y22_N22 7 " "Info: 42: + IC(0.000 ns) + CELL(0.410 ns) = 16.143 ns; Loc. = LCCOMB_X42_Y22_N22; Fanout = 7; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx368'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx52 i8051:inst|I8051_ALU:U_ALU|nx368 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 2916 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.150 ns) 16.979 ns i8051:inst\|I8051_ALU:U_ALU\|nx262 43 COMB LCCOMB_X45_Y22_N26 3 " "Info: 43: + IC(0.686 ns) + CELL(0.150 ns) = 16.979 ns; Loc. = LCCOMB_X45_Y22_N26; Fanout = 3; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx262'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { i8051:inst|I8051_ALU:U_ALU|nx368 i8051:inst|I8051_ALU:U_ALU|nx262 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3889 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.393 ns) 18.052 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx39 44 COMB LCCOMB_X41_Y22_N12 2 " "Info: 44: + IC(0.680 ns) + CELL(0.393 ns) = 18.052 ns; Loc. = LCCOMB_X41_Y22_N12; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx39'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { i8051:inst|I8051_ALU:U_ALU|nx262 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx39 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3730 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 18.211 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx43 45 COMB LCCOMB_X41_Y22_N14 2 " "Info: 45: + IC(0.000 ns) + CELL(0.159 ns) = 18.211 ns; Loc. = LCCOMB_X41_Y22_N14; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx39 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx43 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3734 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.282 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx47 46 COMB LCCOMB_X41_Y22_N16 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 18.282 ns; Loc. = LCCOMB_X41_Y22_N16; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx47'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx43 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx47 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3738 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.353 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx51 47 COMB LCCOMB_X41_Y22_N18 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 18.353 ns; Loc. = LCCOMB_X41_Y22_N18; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx51'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx47 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx51 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3742 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.424 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx55 48 COMB LCCOMB_X41_Y22_N20 1 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 18.424 ns; Loc. = LCCOMB_X41_Y22_N20; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_27_nx55'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx51 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx55 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3746 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 18.834 ns i8051:inst\|I8051_ALU:U_ALU\|nx408 49 COMB LCCOMB_X41_Y22_N22 8 " "Info: 49: + IC(0.000 ns) + CELL(0.410 ns) = 18.834 ns; Loc. = LCCOMB_X41_Y22_N22; Fanout = 8; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx408'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx55 i8051:inst|I8051_ALU:U_ALU|nx408 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 2926 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.150 ns) 19.675 ns i8051:inst\|I8051_ALU:U_ALU\|nx288 50 COMB LCCOMB_X45_Y22_N4 3 " "Info: 50: + IC(0.691 ns) + CELL(0.150 ns) = 19.675 ns; Loc. = LCCOMB_X45_Y22_N4; Fanout = 3; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx288'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { i8051:inst|I8051_ALU:U_ALU|nx408 i8051:inst|I8051_ALU:U_ALU|nx288 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3919 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.414 ns) 21.100 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_28_nx44 51 COMB LCCOMB_X42_Y19_N6 2 " "Info: 51: + IC(1.011 ns) + CELL(0.414 ns) = 21.100 ns; Loc. = LCCOMB_X42_Y19_N6; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_28_nx44'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { i8051:inst|I8051_ALU:U_ALU|nx288 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx44 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3762 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.171 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_28_nx48 52 COMB LCCOMB_X42_Y19_N8 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 21.171 ns; Loc. = LCCOMB_X42_Y19_N8; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_28_nx48'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx44 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx48 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3766 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.242 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_28_nx52 53 COMB LCCOMB_X42_Y19_N10 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 21.242 ns; Loc. = LCCOMB_X42_Y19_N10; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_28_nx52'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx48 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx52 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3770 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.313 ns i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_28_nx56 54 COMB LCCOMB_X42_Y19_N12 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 21.313 ns; Loc. = LCCOMB_X42_Y19_N12; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|modgen_sub_28_nx56'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx52 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx56 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3774 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 21.472 ns i8051:inst\|I8051_ALU:U_ALU\|nx748 55 COMB LCCOMB_X42_Y19_N14 1 " "Info: 55: + IC(0.000 ns) + CELL(0.159 ns) = 21.472 ns; Loc. = LCCOMB_X42_Y19_N14; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx748'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx56 i8051:inst|I8051_ALU:U_ALU|nx748 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 3778 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 21.882 ns i8051:inst\|I8051_ALU:U_ALU\|a_4_dup_910 56 COMB LCCOMB_X42_Y19_N16 2 " "Info: 56: + IC(0.000 ns) + CELL(0.410 ns) = 21.882 ns; Loc. = LCCOMB_X42_Y19_N16; Fanout = 2; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|a_4_dup_910'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { i8051:inst|I8051_ALU:U_ALU|nx748 i8051:inst|I8051_ALU:U_ALU|a_4_dup_910 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 2937 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 22.419 ns i8051:inst\|I8051_ALU:U_ALU\|nx1254 57 COMB LCCOMB_X42_Y19_N18 9 " "Info: 57: + IC(0.262 ns) + CELL(0.275 ns) = 22.419 ns; Loc. = LCCOMB_X42_Y19_N18; Fanout = 9; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx1254'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { i8051:inst|I8051_ALU:U_ALU|a_4_dup_910 i8051:inst|I8051_ALU:U_ALU|nx1254 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 4398 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 22.836 ns i8051:inst\|I8051_ALU:U_ALU\|nx1312 58 COMB LCCOMB_X42_Y19_N30 1 " "Info: 58: + IC(0.267 ns) + CELL(0.150 ns) = 22.836 ns; Loc. = LCCOMB_X42_Y19_N30; Fanout = 1; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|nx1312'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { i8051:inst|I8051_ALU:U_ALU|nx1254 i8051:inst|I8051_ALU:U_ALU|nx1312 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 4718 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 23.228 ns i8051:inst\|I8051_ALU:U_ALU\|des_1_0 59 COMB LCCOMB_X42_Y19_N24 12 " "Info: 59: + IC(0.243 ns) + CELL(0.149 ns) = 23.228 ns; Loc. = LCCOMB_X42_Y19_N24; Fanout = 12; COMB Node = 'i8051:inst\|I8051_ALU:U_ALU\|des_1_0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { i8051:inst|I8051_ALU:U_ALU|nx1312 i8051:inst|I8051_ALU:U_ALU|des_1_0 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 4303 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.242 ns) 23.744 ns i8051:inst\|I8051_CTR:U_CTR\|nx55637 60 COMB LCCOMB_X42_Y19_N28 2 " "Info: 60: + IC(0.274 ns) + CELL(0.242 ns) = 23.744 ns; Loc. = LCCOMB_X42_Y19_N28; Fanout = 2; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx55637'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { i8051:inst|I8051_ALU:U_ALU|des_1_0 i8051:inst|I8051_CTR:U_CTR|nx55637 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 52905 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 24.143 ns i8051:inst\|I8051_CTR:U_CTR\|nx56068 61 COMB LCCOMB_X42_Y19_N22 1 " "Info: 61: + IC(0.249 ns) + CELL(0.150 ns) = 24.143 ns; Loc. = LCCOMB_X42_Y19_N22; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx56068'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { i8051:inst|I8051_CTR:U_CTR|nx55637 i8051:inst|I8051_CTR:U_CTR|nx56068 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 54743 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.149 ns) 25.276 ns i8051:inst\|I8051_CTR:U_CTR\|nx55029 62 COMB LCCOMB_X44_Y15_N12 1 " "Info: 62: + IC(0.984 ns) + CELL(0.149 ns) = 25.276 ns; Loc. = LCCOMB_X44_Y15_N12; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx55029'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { i8051:inst|I8051_CTR:U_CTR|nx56068 i8051:inst|I8051_CTR:U_CTR|nx55029 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 50320 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 25.668 ns i8051:inst\|I8051_CTR:U_CTR\|nx56067 63 COMB LCCOMB_X44_Y15_N6 1 " "Info: 63: + IC(0.243 ns) + CELL(0.149 ns) = 25.668 ns; Loc. = LCCOMB_X44_Y15_N6; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx56067'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { i8051:inst|I8051_CTR:U_CTR|nx55029 i8051:inst|I8051_CTR:U_CTR|nx56067 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 54739 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.149 ns) 26.059 ns i8051:inst\|I8051_CTR:U_CTR\|nx55030 64 COMB LCCOMB_X44_Y15_N0 8 " "Info: 64: + IC(0.242 ns) + CELL(0.149 ns) = 26.059 ns; Loc. = LCCOMB_X44_Y15_N0; Fanout = 8; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx55030'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { i8051:inst|I8051_CTR:U_CTR|nx56067 i8051:inst|I8051_CTR:U_CTR|nx55030 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 50324 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.275 ns) 26.823 ns i8051:inst\|I8051_CTR:U_CTR\|nx55094 65 COMB LCCOMB_X45_Y15_N20 1 " "Info: 65: + IC(0.489 ns) + CELL(0.275 ns) = 26.823 ns; Loc. = LCCOMB_X45_Y15_N20; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx55094'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { i8051:inst|I8051_CTR:U_CTR|nx55030 i8051:inst|I8051_CTR:U_CTR|nx55094 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 50700 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.245 ns) 27.322 ns i8051:inst\|I8051_CTR:U_CTR\|nx56045 66 COMB LCCOMB_X45_Y15_N16 1 " "Info: 66: + IC(0.254 ns) + CELL(0.245 ns) = 27.322 ns; Loc. = LCCOMB_X45_Y15_N16; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx56045'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { i8051:inst|I8051_CTR:U_CTR|nx55094 i8051:inst|I8051_CTR:U_CTR|nx56045 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 54650 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.245 ns) 27.823 ns i8051:inst\|I8051_CTR:U_CTR\|nx47181 67 COMB LCCOMB_X45_Y15_N26 1 " "Info: 67: + IC(0.256 ns) + CELL(0.245 ns) = 27.823 ns; Loc. = LCCOMB_X45_Y15_N26; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx47181'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { i8051:inst|I8051_CTR:U_CTR|nx56045 i8051:inst|I8051_CTR:U_CTR|nx47181 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 44955 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 27.907 ns i8051:inst\|I8051_CTR:U_CTR\|alu_src_3_4 68 REG LCFF_X45_Y15_N27 4 " "Info: 68: + IC(0.000 ns) + CELL(0.084 ns) = 27.907 ns; Loc. = LCFF_X45_Y15_N27; Fanout = 4; REG Node = 'i8051:inst\|I8051_CTR:U_CTR\|alu_src_3_4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { i8051:inst|I8051_CTR:U_CTR|nx47181 i8051:inst|I8051_CTR:U_CTR|alu_src_3_4 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 42743 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.794 ns ( 49.43 % ) " "Info: Total cell delay = 13.794 ns ( 49.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.113 ns ( 50.57 % ) " "Info: Total interconnect delay = 14.113 ns ( 50.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "27.907 ns" { i8051:inst|I8051_CTR:U_CTR|alu_src_1_7 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx25 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx27 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx29 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx31 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx33 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx35 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx37 i8051:inst|I8051_ALU:U_ALU|nx172 i8051:inst|I8051_ALU:U_ALU|nx124 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx30 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx32 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx34 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx36 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx38 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx40 i8051:inst|I8051_ALU:U_ALU|nx210 i8051:inst|I8051_ALU:U_ALU|nx150 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx35 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx37 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx39 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx41 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx43 i8051:inst|I8051_ALU:U_ALU|nx255 i8051:inst|I8051_ALU:U_ALU|nx178 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx36 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx40 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx42 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx44 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx46 i8051:inst|I8051_ALU:U_ALU|nx313 i8051:inst|I8051_ALU:U_ALU|nx204 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx41 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx45 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx47 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx49 i8051:inst|I8051_ALU:U_ALU|nx342 i8051:inst|I8051_ALU:U_ALU|nx230 i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx46 i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx50 i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx52 i8051:inst|I8051_ALU:U_ALU|nx368 i8051:inst|I8051_ALU:U_ALU|nx262 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx39 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx43 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx47 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx51 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx55 i8051:inst|I8051_ALU:U_ALU|nx408 i8051:inst|I8051_ALU:U_ALU|nx288 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx44 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx48 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx52 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx56 i8051:inst|I8051_ALU:U_ALU|nx748 i8051:inst|I8051_ALU:U_ALU|a_4_dup_910 i8051:inst|I8051_ALU:U_ALU|nx1254 i8051:inst|I8051_ALU:U_ALU|nx1312 i8051:inst|I8051_ALU:U_ALU|des_1_0 i8051:inst|I8051_CTR:U_CTR|nx55637 i8051:inst|I8051_CTR:U_CTR|nx56068 i8051:inst|I8051_CTR:U_CTR|nx55029 i8051:inst|I8051_CTR:U_CTR|nx56067 i8051:inst|I8051_CTR:U_CTR|nx55030 i8051:inst|I8051_CTR:U_CTR|nx55094 i8051:inst|I8051_CTR:U_CTR|nx56045 i8051:inst|I8051_CTR:U_CTR|nx47181 i8051:inst|I8051_CTR:U_CTR|alu_src_3_4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "27.907 ns" { i8051:inst|I8051_CTR:U_CTR|alu_src_1_7 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx25 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx27 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx29 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx31 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx33 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx35 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx37 {} i8051:inst|I8051_ALU:U_ALU|nx172 {} i8051:inst|I8051_ALU:U_ALU|nx124 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx30 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx32 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx34 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx36 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx38 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx40 {} i8051:inst|I8051_ALU:U_ALU|nx210 {} i8051:inst|I8051_ALU:U_ALU|nx150 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx35 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx37 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx39 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx41 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx43 {} i8051:inst|I8051_ALU:U_ALU|nx255 {} i8051:inst|I8051_ALU:U_ALU|nx178 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx36 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx40 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx42 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx44 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx46 {} i8051:inst|I8051_ALU:U_ALU|nx313 {} i8051:inst|I8051_ALU:U_ALU|nx204 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx41 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx45 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx47 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx49 {} i8051:inst|I8051_ALU:U_ALU|nx342 {} i8051:inst|I8051_ALU:U_ALU|nx230 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx46 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx50 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx52 {} i8051:inst|I8051_ALU:U_ALU|nx368 {} i8051:inst|I8051_ALU:U_ALU|nx262 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx39 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx43 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx47 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx51 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx55 {} i8051:inst|I8051_ALU:U_ALU|nx408 {} i8051:inst|I8051_ALU:U_ALU|nx288 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx44 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx48 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx52 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx56 {} i8051:inst|I8051_ALU:U_ALU|nx748 {} i8051:inst|I8051_ALU:U_ALU|a_4_dup_910 {} i8051:inst|I8051_ALU:U_ALU|nx1254 {} i8051:inst|I8051_ALU:U_ALU|nx1312 {} i8051:inst|I8051_ALU:U_ALU|des_1_0 {} i8051:inst|I8051_CTR:U_CTR|nx55637 {} i8051:inst|I8051_CTR:U_CTR|nx56068 {} i8051:inst|I8051_CTR:U_CTR|nx55029 {} i8051:inst|I8051_CTR:U_CTR|nx56067 {} i8051:inst|I8051_CTR:U_CTR|nx55030 {} i8051:inst|I8051_CTR:U_CTR|nx55094 {} i8051:inst|I8051_CTR:U_CTR|nx56045 {} i8051:inst|I8051_CTR:U_CTR|nx47181 {} i8051:inst|I8051_CTR:U_CTR|alu_src_3_4 {} } { 0.000ns 0.529ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.254ns 0.451ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.458ns 0.767ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.783ns 0.763ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.770ns 0.746ns 0.000ns 0.000ns 0.000ns 0.000ns 0.768ns 0.993ns 0.000ns 0.000ns 0.000ns 0.686ns 0.680ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.691ns 1.011ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.262ns 0.267ns 0.243ns 0.274ns 0.249ns 0.984ns 0.243ns 0.242ns 0.489ns 0.254ns 0.256ns 0.000ns } { 0.000ns 0.414ns 0.129ns 0.230ns 0.129ns 0.129ns 0.129ns 0.129ns 0.410ns 0.271ns 0.393ns 0.071ns 0.129ns 0.129ns 0.230ns 0.129ns 0.410ns 0.150ns 0.414ns 0.129ns 0.129ns 0.129ns 0.129ns 0.410ns 0.150ns 0.393ns 0.071ns 0.159ns 0.129ns 0.129ns 0.410ns 0.150ns 0.485ns 0.071ns 0.129ns 0.129ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.150ns 0.149ns 0.242ns 0.150ns 0.149ns 0.149ns 0.149ns 0.275ns 0.245ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.676 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 120 -8 160 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 1405 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1405; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 120 -8 160 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns i8051:inst\|I8051_CTR:U_CTR\|alu_src_3_4 3 REG LCFF_X45_Y15_N27 4 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X45_Y15_N27; Fanout = 4; REG Node = 'i8051:inst\|I8051_CTR:U_CTR\|alu_src_3_4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { clk~clkctrl i8051:inst|I8051_CTR:U_CTR|alu_src_3_4 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 42743 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl i8051:inst|I8051_CTR:U_CTR|alu_src_3_4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} i8051:inst|I8051_CTR:U_CTR|alu_src_3_4 {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.683 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 120 -8 160 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 1405 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1405; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 120 -8 160 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns i8051:inst\|I8051_CTR:U_CTR\|alu_src_1_7 3 REG LCFF_X43_Y19_N9 34 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X43_Y19_N9; Fanout = 34; REG Node = 'i8051:inst\|I8051_CTR:U_CTR\|alu_src_1_7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk~clkctrl i8051:inst|I8051_CTR:U_CTR|alu_src_1_7 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 43116 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl i8051:inst|I8051_CTR:U_CTR|alu_src_1_7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} i8051:inst|I8051_CTR:U_CTR|alu_src_1_7 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl i8051:inst|I8051_CTR:U_CTR|alu_src_3_4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} i8051:inst|I8051_CTR:U_CTR|alu_src_3_4 {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl i8051:inst|I8051_CTR:U_CTR|alu_src_1_7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} i8051:inst|I8051_CTR:U_CTR|alu_src_1_7 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 43116 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 42743 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "27.907 ns" { i8051:inst|I8051_CTR:U_CTR|alu_src_1_7 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx25 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx27 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx29 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx31 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx33 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx35 i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx37 i8051:inst|I8051_ALU:U_ALU|nx172 i8051:inst|I8051_ALU:U_ALU|nx124 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx30 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx32 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx34 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx36 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx38 i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx40 i8051:inst|I8051_ALU:U_ALU|nx210 i8051:inst|I8051_ALU:U_ALU|nx150 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx35 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx37 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx39 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx41 i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx43 i8051:inst|I8051_ALU:U_ALU|nx255 i8051:inst|I8051_ALU:U_ALU|nx178 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx36 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx40 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx42 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx44 i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx46 i8051:inst|I8051_ALU:U_ALU|nx313 i8051:inst|I8051_ALU:U_ALU|nx204 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx41 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx45 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx47 i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx49 i8051:inst|I8051_ALU:U_ALU|nx342 i8051:inst|I8051_ALU:U_ALU|nx230 i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx46 i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx50 i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx52 i8051:inst|I8051_ALU:U_ALU|nx368 i8051:inst|I8051_ALU:U_ALU|nx262 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx39 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx43 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx47 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx51 i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx55 i8051:inst|I8051_ALU:U_ALU|nx408 i8051:inst|I8051_ALU:U_ALU|nx288 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx44 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx48 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx52 i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx56 i8051:inst|I8051_ALU:U_ALU|nx748 i8051:inst|I8051_ALU:U_ALU|a_4_dup_910 i8051:inst|I8051_ALU:U_ALU|nx1254 i8051:inst|I8051_ALU:U_ALU|nx1312 i8051:inst|I8051_ALU:U_ALU|des_1_0 i8051:inst|I8051_CTR:U_CTR|nx55637 i8051:inst|I8051_CTR:U_CTR|nx56068 i8051:inst|I8051_CTR:U_CTR|nx55029 i8051:inst|I8051_CTR:U_CTR|nx56067 i8051:inst|I8051_CTR:U_CTR|nx55030 i8051:inst|I8051_CTR:U_CTR|nx55094 i8051:inst|I8051_CTR:U_CTR|nx56045 i8051:inst|I8051_CTR:U_CTR|nx47181 i8051:inst|I8051_CTR:U_CTR|alu_src_3_4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "27.907 ns" { i8051:inst|I8051_CTR:U_CTR|alu_src_1_7 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx25 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx27 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx29 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx31 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx33 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx35 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_21_nx37 {} i8051:inst|I8051_ALU:U_ALU|nx172 {} i8051:inst|I8051_ALU:U_ALU|nx124 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx30 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx32 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx34 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx36 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx38 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_22_nx40 {} i8051:inst|I8051_ALU:U_ALU|nx210 {} i8051:inst|I8051_ALU:U_ALU|nx150 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx35 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx37 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx39 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx41 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_23_nx43 {} i8051:inst|I8051_ALU:U_ALU|nx255 {} i8051:inst|I8051_ALU:U_ALU|nx178 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx36 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx40 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx42 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx44 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_24_nx46 {} i8051:inst|I8051_ALU:U_ALU|nx313 {} i8051:inst|I8051_ALU:U_ALU|nx204 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx41 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx45 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx47 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_25_nx49 {} i8051:inst|I8051_ALU:U_ALU|nx342 {} i8051:inst|I8051_ALU:U_ALU|nx230 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx46 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx50 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_26_nx52 {} i8051:inst|I8051_ALU:U_ALU|nx368 {} i8051:inst|I8051_ALU:U_ALU|nx262 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx39 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx43 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx47 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx51 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_27_nx55 {} i8051:inst|I8051_ALU:U_ALU|nx408 {} i8051:inst|I8051_ALU:U_ALU|nx288 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx44 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx48 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx52 {} i8051:inst|I8051_ALU:U_ALU|modgen_sub_28_nx56 {} i8051:inst|I8051_ALU:U_ALU|nx748 {} i8051:inst|I8051_ALU:U_ALU|a_4_dup_910 {} i8051:inst|I8051_ALU:U_ALU|nx1254 {} i8051:inst|I8051_ALU:U_ALU|nx1312 {} i8051:inst|I8051_ALU:U_ALU|des_1_0 {} i8051:inst|I8051_CTR:U_CTR|nx55637 {} i8051:inst|I8051_CTR:U_CTR|nx56068 {} i8051:inst|I8051_CTR:U_CTR|nx55029 {} i8051:inst|I8051_CTR:U_CTR|nx56067 {} i8051:inst|I8051_CTR:U_CTR|nx55030 {} i8051:inst|I8051_CTR:U_CTR|nx55094 {} i8051:inst|I8051_CTR:U_CTR|nx56045 {} i8051:inst|I8051_CTR:U_CTR|nx47181 {} i8051:inst|I8051_CTR:U_CTR|alu_src_3_4 {} } { 0.000ns 0.529ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.254ns 0.451ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.458ns 0.767ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.783ns 0.763ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.770ns 0.746ns 0.000ns 0.000ns 0.000ns 0.000ns 0.768ns 0.993ns 0.000ns 0.000ns 0.000ns 0.686ns 0.680ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.691ns 1.011ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.262ns 0.267ns 0.243ns 0.274ns 0.249ns 0.984ns 0.243ns 0.242ns 0.489ns 0.254ns 0.256ns 0.000ns } { 0.000ns 0.414ns 0.129ns 0.230ns 0.129ns 0.129ns 0.129ns 0.129ns 0.410ns 0.271ns 0.393ns 0.071ns 0.129ns 0.129ns 0.230ns 0.129ns 0.410ns 0.150ns 0.414ns 0.129ns 0.129ns 0.129ns 0.129ns 0.410ns 0.150ns 0.393ns 0.071ns 0.159ns 0.129ns 0.129ns 0.410ns 0.150ns 0.485ns 0.071ns 0.129ns 0.129ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.150ns 0.149ns 0.242ns 0.150ns 0.149ns 0.149ns 0.149ns 0.275ns 0.245ns 0.245ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl i8051:inst|I8051_CTR:U_CTR|alu_src_3_4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} i8051:inst|I8051_CTR:U_CTR|alu_src_3_4 {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { clk clk~clkctrl i8051:inst|I8051_CTR:U_CTR|alu_src_1_7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { clk {} clk~combout {} clk~clkctrl {} i8051:inst|I8051_CTR:U_CTR|alu_src_1_7 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "i8051:inst\|I8051_RAM:U_RAM\|p0_out_0 8bitlatch:inst4\|inst clk 5.968 ns " "Info: Found hold time violation between source  pin or register \"i8051:inst\|I8051_RAM:U_RAM\|p0_out_0\" and destination pin or register \"8bitlatch:inst4\|inst\" for clock \"clk\" (Hold time is 5.968 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.809 ns + Largest " "Info: + Largest clock skew is 6.809 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.497 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 120 -8 160 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.787 ns) 3.095 ns i8051:inst\|I8051_RAM:U_RAM\|p3_out_0 2 REG LCFF_X23_Y20_N21 8 " "Info: 2: + IC(1.309 ns) + CELL(0.787 ns) = 3.095 ns; Loc. = LCFF_X23_Y20_N21; Fanout = 8; REG Node = 'i8051:inst\|I8051_RAM:U_RAM\|p3_out_0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.096 ns" { clk i8051:inst|I8051_RAM:U_RAM|p3_out_0 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 21433 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.393 ns) 4.277 ns 8bitlatch:inst3\|inst8 3 REG LCCOMB_X23_Y20_N10 1 " "Info: 3: + IC(0.789 ns) + CELL(0.393 ns) = 4.277 ns; Loc. = LCCOMB_X23_Y20_N10; Fanout = 1; REG Node = '8bitlatch:inst3\|inst8'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { i8051:inst|I8051_RAM:U_RAM|p3_out_0 8bitlatch:inst3|inst8 } "NODE_NAME" } } { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 1400 1464 272 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.398 ns) 4.945 ns address_decoder:inst8\|inst17~123 4 COMB LCCOMB_X23_Y20_N8 1 " "Info: 4: + IC(0.270 ns) + CELL(0.398 ns) = 4.945 ns; Loc. = LCCOMB_X23_Y20_N8; Fanout = 1; COMB Node = 'address_decoder:inst8\|inst17~123'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { 8bitlatch:inst3|inst8 address_decoder:inst8|inst17~123 } "NODE_NAME" } } { "address_decoder.bdf" "" { Schematic "S:/CpE 214/Lab4/address_decoder.bdf" { { 320 528 592 400 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 5.483 ns address_decoder:inst8\|inst17~125 5 COMB LCCOMB_X23_Y20_N12 1 " "Info: 5: + IC(0.263 ns) + CELL(0.275 ns) = 5.483 ns; Loc. = LCCOMB_X23_Y20_N12; Fanout = 1; COMB Node = 'address_decoder:inst8\|inst17~125'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { address_decoder:inst8|inst17~123 address_decoder:inst8|inst17~125 } "NODE_NAME" } } { "address_decoder.bdf" "" { Schematic "S:/CpE 214/Lab4/address_decoder.bdf" { { 320 528 592 400 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.150 ns) 6.361 ns address_decoder:inst8\|inst17 6 COMB LCCOMB_X23_Y19_N0 1 " "Info: 6: + IC(0.728 ns) + CELL(0.150 ns) = 6.361 ns; Loc. = LCCOMB_X23_Y19_N0; Fanout = 1; COMB Node = 'address_decoder:inst8\|inst17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { address_decoder:inst8|inst17~125 address_decoder:inst8|inst17 } "NODE_NAME" } } { "address_decoder.bdf" "" { Schematic "S:/CpE 214/Lab4/address_decoder.bdf" { { 320 528 592 400 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.000 ns) 7.920 ns address_decoder:inst8\|inst17~clkctrl 7 COMB CLKCTRL_G2 8 " "Info: 7: + IC(1.559 ns) + CELL(0.000 ns) = 7.920 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'address_decoder:inst8\|inst17~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { address_decoder:inst8|inst17 address_decoder:inst8|inst17~clkctrl } "NODE_NAME" } } { "address_decoder.bdf" "" { Schematic "S:/CpE 214/Lab4/address_decoder.bdf" { { 320 528 592 400 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.150 ns) 9.497 ns 8bitlatch:inst4\|inst 8 REG LCCOMB_X23_Y20_N22 1 " "Info: 8: + IC(1.427 ns) + CELL(0.150 ns) = 9.497 ns; Loc. = LCCOMB_X23_Y20_N22; Fanout = 1; REG Node = '8bitlatch:inst4\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { address_decoder:inst8|inst17~clkctrl 8bitlatch:inst4|inst } "NODE_NAME" } } { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 248 312 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.152 ns ( 33.19 % ) " "Info: Total cell delay = 3.152 ns ( 33.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.345 ns ( 66.81 % ) " "Info: Total interconnect delay = 6.345 ns ( 66.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.497 ns" { clk i8051:inst|I8051_RAM:U_RAM|p3_out_0 8bitlatch:inst3|inst8 address_decoder:inst8|inst17~123 address_decoder:inst8|inst17~125 address_decoder:inst8|inst17 address_decoder:inst8|inst17~clkctrl 8bitlatch:inst4|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.497 ns" { clk {} clk~combout {} i8051:inst|I8051_RAM:U_RAM|p3_out_0 {} 8bitlatch:inst3|inst8 {} address_decoder:inst8|inst17~123 {} address_decoder:inst8|inst17~125 {} address_decoder:inst8|inst17 {} address_decoder:inst8|inst17~clkctrl {} 8bitlatch:inst4|inst {} } { 0.000ns 0.000ns 1.309ns 0.789ns 0.270ns 0.263ns 0.728ns 1.559ns 1.427ns } { 0.000ns 0.999ns 0.787ns 0.393ns 0.398ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.688 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 120 -8 160 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 1405 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1405; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 120 -8 160 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns i8051:inst\|I8051_RAM:U_RAM\|p0_out_0 3 REG LCFF_X23_Y20_N25 2 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X23_Y20_N25; Fanout = 2; REG Node = 'i8051:inst\|I8051_RAM:U_RAM\|p0_out_0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk~clkctrl i8051:inst|I8051_RAM:U_RAM|p0_out_0 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 21529 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk clk~clkctrl i8051:inst|I8051_RAM:U_RAM|p0_out_0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk {} clk~combout {} clk~clkctrl {} i8051:inst|I8051_RAM:U_RAM|p0_out_0 {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.497 ns" { clk i8051:inst|I8051_RAM:U_RAM|p3_out_0 8bitlatch:inst3|inst8 address_decoder:inst8|inst17~123 address_decoder:inst8|inst17~125 address_decoder:inst8|inst17 address_decoder:inst8|inst17~clkctrl 8bitlatch:inst4|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.497 ns" { clk {} clk~combout {} i8051:inst|I8051_RAM:U_RAM|p3_out_0 {} 8bitlatch:inst3|inst8 {} address_decoder:inst8|inst17~123 {} address_decoder:inst8|inst17~125 {} address_decoder:inst8|inst17 {} address_decoder:inst8|inst17~clkctrl {} 8bitlatch:inst4|inst {} } { 0.000ns 0.000ns 1.309ns 0.789ns 0.270ns 0.263ns 0.728ns 1.559ns 1.427ns } { 0.000ns 0.999ns 0.787ns 0.393ns 0.398ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk clk~clkctrl i8051:inst|I8051_RAM:U_RAM|p0_out_0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk {} clk~combout {} clk~clkctrl {} i8051:inst|I8051_RAM:U_RAM|p0_out_0 {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 21529 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.591 ns - Shortest register register " "Info: - Shortest register to register delay is 0.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i8051:inst\|I8051_RAM:U_RAM\|p0_out_0 1 REG LCFF_X23_Y20_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y20_N25; Fanout = 2; REG Node = 'i8051:inst\|I8051_RAM:U_RAM\|p0_out_0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { i8051:inst|I8051_RAM:U_RAM|p0_out_0 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 21529 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.271 ns) 0.591 ns 8bitlatch:inst4\|inst 2 REG LCCOMB_X23_Y20_N22 1 " "Info: 2: + IC(0.320 ns) + CELL(0.271 ns) = 0.591 ns; Loc. = LCCOMB_X23_Y20_N22; Fanout = 1; REG Node = '8bitlatch:inst4\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { i8051:inst|I8051_RAM:U_RAM|p0_out_0 8bitlatch:inst4|inst } "NODE_NAME" } } { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 248 312 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.271 ns ( 45.85 % ) " "Info: Total cell delay = 0.271 ns ( 45.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.320 ns ( 54.15 % ) " "Info: Total interconnect delay = 0.320 ns ( 54.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { i8051:inst|I8051_RAM:U_RAM|p0_out_0 8bitlatch:inst4|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.591 ns" { i8051:inst|I8051_RAM:U_RAM|p0_out_0 {} 8bitlatch:inst4|inst {} } { 0.000ns 0.320ns } { 0.000ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 248 312 272 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 21529 11 0 } } { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 248 312 272 "inst" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.497 ns" { clk i8051:inst|I8051_RAM:U_RAM|p3_out_0 8bitlatch:inst3|inst8 address_decoder:inst8|inst17~123 address_decoder:inst8|inst17~125 address_decoder:inst8|inst17 address_decoder:inst8|inst17~clkctrl 8bitlatch:inst4|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.497 ns" { clk {} clk~combout {} i8051:inst|I8051_RAM:U_RAM|p3_out_0 {} 8bitlatch:inst3|inst8 {} address_decoder:inst8|inst17~123 {} address_decoder:inst8|inst17~125 {} address_decoder:inst8|inst17 {} address_decoder:inst8|inst17~clkctrl {} 8bitlatch:inst4|inst {} } { 0.000ns 0.000ns 1.309ns 0.789ns 0.270ns 0.263ns 0.728ns 1.559ns 1.427ns } { 0.000ns 0.999ns 0.787ns 0.393ns 0.398ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk clk~clkctrl i8051:inst|I8051_RAM:U_RAM|p0_out_0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk {} clk~combout {} clk~clkctrl {} i8051:inst|I8051_RAM:U_RAM|p0_out_0 {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { i8051:inst|I8051_RAM:U_RAM|p0_out_0 8bitlatch:inst4|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.591 ns" { i8051:inst|I8051_RAM:U_RAM|p0_out_0 {} 8bitlatch:inst4|inst {} } { 0.000ns 0.320ns } { 0.000ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "i8051:inst\|I8051_CTR:U_CTR\|alu_src_2_5 rst clk 19.184 ns register " "Info: tsu for register \"i8051:inst\|I8051_CTR:U_CTR\|alu_src_2_5\" (data pin = \"rst\", clock pin = \"clk\") is 19.184 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.902 ns + Longest pin register " "Info: + Longest pin to register delay is 21.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 PIN PIN_P1 122 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 122; PIN Node = 'rst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 16 8 176 32 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.338 ns) + CELL(0.438 ns) 4.775 ns i8051:inst\|I8051_DEC:U_DEC\|nx2461 2 COMB LCCOMB_X33_Y12_N12 1 " "Info: 2: + IC(3.338 ns) + CELL(0.438 ns) = 4.775 ns; Loc. = LCCOMB_X33_Y12_N12; Fanout = 1; COMB Node = 'i8051:inst\|I8051_DEC:U_DEC\|nx2461'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.776 ns" { rst i8051:inst|I8051_DEC:U_DEC|nx2461 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 8505 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.438 ns) 6.306 ns i8051:inst\|I8051_DEC:U_DEC\|nx2460 3 COMB LCCOMB_X33_Y11_N8 1 " "Info: 3: + IC(1.093 ns) + CELL(0.438 ns) = 6.306 ns; Loc. = LCCOMB_X33_Y11_N8; Fanout = 1; COMB Node = 'i8051:inst\|I8051_DEC:U_DEC\|nx2460'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { i8051:inst|I8051_DEC:U_DEC|nx2461 i8051:inst|I8051_DEC:U_DEC|nx2460 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 8501 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.410 ns) 7.491 ns i8051:inst\|I8051_DEC:U_DEC\|nx2454 4 COMB LCCOMB_X34_Y14_N8 1 " "Info: 4: + IC(0.775 ns) + CELL(0.410 ns) = 7.491 ns; Loc. = LCCOMB_X34_Y14_N8; Fanout = 1; COMB Node = 'i8051:inst\|I8051_DEC:U_DEC\|nx2454'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { i8051:inst|I8051_DEC:U_DEC|nx2460 i8051:inst|I8051_DEC:U_DEC|nx2454 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 8477 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.420 ns) 8.656 ns i8051:inst\|I8051_DEC:U_DEC\|nx2458 5 COMB LCCOMB_X35_Y11_N18 1 " "Info: 5: + IC(0.745 ns) + CELL(0.420 ns) = 8.656 ns; Loc. = LCCOMB_X35_Y11_N18; Fanout = 1; COMB Node = 'i8051:inst\|I8051_DEC:U_DEC\|nx2458'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { i8051:inst|I8051_DEC:U_DEC|nx2454 i8051:inst|I8051_DEC:U_DEC|nx2458 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 8493 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.410 ns) 9.827 ns i8051:inst\|I8051_DEC:U_DEC\|op_out_0 6 COMB LCCOMB_X36_Y13_N16 144 " "Info: 6: + IC(0.761 ns) + CELL(0.410 ns) = 9.827 ns; Loc. = LCCOMB_X36_Y13_N16; Fanout = 144; COMB Node = 'i8051:inst\|I8051_DEC:U_DEC\|op_out_0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { i8051:inst|I8051_DEC:U_DEC|nx2458 i8051:inst|I8051_DEC:U_DEC|op_out_0 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 8211 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.275 ns) 11.377 ns i8051:inst\|I8051_CTR:U_CTR\|nx54537 7 COMB LCCOMB_X44_Y14_N2 45 " "Info: 7: + IC(1.275 ns) + CELL(0.275 ns) = 11.377 ns; Loc. = LCCOMB_X44_Y14_N2; Fanout = 45; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx54537'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { i8051:inst|I8051_DEC:U_DEC|op_out_0 i8051:inst|I8051_CTR:U_CTR|nx54537 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 46740 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.436 ns) 12.619 ns i8051:inst\|I8051_CTR:U_CTR\|nx54580 8 COMB LCCOMB_X44_Y12_N0 7 " "Info: 8: + IC(0.806 ns) + CELL(0.436 ns) = 12.619 ns; Loc. = LCCOMB_X44_Y12_N0; Fanout = 7; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx54580'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { i8051:inst|I8051_CTR:U_CTR|nx54537 i8051:inst|I8051_CTR:U_CTR|nx54580 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 47550 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.385 ns) 13.689 ns i8051:inst\|I8051_CTR:U_CTR\|nx55980 9 COMB LCCOMB_X45_Y13_N8 1 " "Info: 9: + IC(0.685 ns) + CELL(0.385 ns) = 13.689 ns; Loc. = LCCOMB_X45_Y13_N8; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx55980'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { i8051:inst|I8051_CTR:U_CTR|nx54580 i8051:inst|I8051_CTR:U_CTR|nx55980 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 54389 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 14.357 ns i8051:inst\|I8051_CTR:U_CTR\|nx55977 10 COMB LCCOMB_X45_Y13_N2 1 " "Info: 10: + IC(0.248 ns) + CELL(0.420 ns) = 14.357 ns; Loc. = LCCOMB_X45_Y13_N2; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx55977'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { i8051:inst|I8051_CTR:U_CTR|nx55980 i8051:inst|I8051_CTR:U_CTR|nx55977 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 54377 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.420 ns) 15.020 ns i8051:inst\|I8051_CTR:U_CTR\|nx55032 11 COMB LCCOMB_X45_Y13_N4 2 " "Info: 11: + IC(0.243 ns) + CELL(0.420 ns) = 15.020 ns; Loc. = LCCOMB_X45_Y13_N4; Fanout = 2; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx55032'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { i8051:inst|I8051_CTR:U_CTR|nx55977 i8051:inst|I8051_CTR:U_CTR|nx55032 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 50340 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.149 ns) 15.923 ns i8051:inst\|I8051_CTR:U_CTR\|nx55074 12 COMB LCCOMB_X46_Y10_N4 1 " "Info: 12: + IC(0.754 ns) + CELL(0.149 ns) = 15.923 ns; Loc. = LCCOMB_X46_Y10_N4; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx55074'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { i8051:inst|I8051_CTR:U_CTR|nx55032 i8051:inst|I8051_CTR:U_CTR|nx55074 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 50613 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.420 ns) 16.593 ns i8051:inst\|I8051_CTR:U_CTR\|nx55954 13 COMB LCCOMB_X46_Y10_N24 1 " "Info: 13: + IC(0.250 ns) + CELL(0.420 ns) = 16.593 ns; Loc. = LCCOMB_X46_Y10_N24; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx55954'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { i8051:inst|I8051_CTR:U_CTR|nx55074 i8051:inst|I8051_CTR:U_CTR|nx55954 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 54278 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.242 ns) 17.089 ns i8051:inst\|I8051_CTR:U_CTR\|nx55078 14 COMB LCCOMB_X46_Y10_N18 3 " "Info: 14: + IC(0.254 ns) + CELL(0.242 ns) = 17.089 ns; Loc. = LCCOMB_X46_Y10_N18; Fanout = 3; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx55078'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { i8051:inst|I8051_CTR:U_CTR|nx55954 i8051:inst|I8051_CTR:U_CTR|nx55078 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 50632 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.149 ns) 17.922 ns i8051:inst\|I8051_CTR:U_CTR\|nx55209 15 COMB LCCOMB_X44_Y10_N8 1 " "Info: 15: + IC(0.684 ns) + CELL(0.149 ns) = 17.922 ns; Loc. = LCCOMB_X44_Y10_N8; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx55209'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { i8051:inst|I8051_CTR:U_CTR|nx55078 i8051:inst|I8051_CTR:U_CTR|nx55209 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 51160 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.242 ns) 18.419 ns i8051:inst\|I8051_CTR:U_CTR\|nx55204 16 COMB LCCOMB_X44_Y10_N10 1 " "Info: 16: + IC(0.255 ns) + CELL(0.242 ns) = 18.419 ns; Loc. = LCCOMB_X44_Y10_N10; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx55204'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.497 ns" { i8051:inst|I8051_CTR:U_CTR|nx55209 i8051:inst|I8051_CTR:U_CTR|nx55204 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 51140 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 18.811 ns i8051:inst\|I8051_CTR:U_CTR\|nx48372 17 COMB LCCOMB_X44_Y10_N12 1 " "Info: 17: + IC(0.243 ns) + CELL(0.149 ns) = 18.811 ns; Loc. = LCCOMB_X44_Y10_N12; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx48372'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { i8051:inst|I8051_CTR:U_CTR|nx55204 i8051:inst|I8051_CTR:U_CTR|nx48372 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 45009 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.437 ns) 19.511 ns i8051:inst\|I8051_CTR:U_CTR\|NOT_nx49578 18 COMB LCCOMB_X44_Y10_N30 8 " "Info: 18: + IC(0.263 ns) + CELL(0.437 ns) = 19.511 ns; Loc. = LCCOMB_X44_Y10_N30; Fanout = 8; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|NOT_nx49578'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { i8051:inst|I8051_CTR:U_CTR|nx48372 i8051:inst|I8051_CTR:U_CTR|NOT_nx49578 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 45419 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(0.660 ns) 21.902 ns i8051:inst\|I8051_CTR:U_CTR\|alu_src_2_5 19 REG LCFF_X44_Y19_N25 31 " "Info: 19: + IC(1.731 ns) + CELL(0.660 ns) = 21.902 ns; Loc. = LCFF_X44_Y19_N25; Fanout = 31; REG Node = 'i8051:inst\|I8051_CTR:U_CTR\|alu_src_2_5'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { i8051:inst|I8051_CTR:U_CTR|NOT_nx49578 i8051:inst|I8051_CTR:U_CTR|alu_src_2_5 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 43092 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.499 ns ( 34.24 % ) " "Info: Total cell delay = 7.499 ns ( 34.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.403 ns ( 65.76 % ) " "Info: Total interconnect delay = 14.403 ns ( 65.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "21.902 ns" { rst i8051:inst|I8051_DEC:U_DEC|nx2461 i8051:inst|I8051_DEC:U_DEC|nx2460 i8051:inst|I8051_DEC:U_DEC|nx2454 i8051:inst|I8051_DEC:U_DEC|nx2458 i8051:inst|I8051_DEC:U_DEC|op_out_0 i8051:inst|I8051_CTR:U_CTR|nx54537 i8051:inst|I8051_CTR:U_CTR|nx54580 i8051:inst|I8051_CTR:U_CTR|nx55980 i8051:inst|I8051_CTR:U_CTR|nx55977 i8051:inst|I8051_CTR:U_CTR|nx55032 i8051:inst|I8051_CTR:U_CTR|nx55074 i8051:inst|I8051_CTR:U_CTR|nx55954 i8051:inst|I8051_CTR:U_CTR|nx55078 i8051:inst|I8051_CTR:U_CTR|nx55209 i8051:inst|I8051_CTR:U_CTR|nx55204 i8051:inst|I8051_CTR:U_CTR|nx48372 i8051:inst|I8051_CTR:U_CTR|NOT_nx49578 i8051:inst|I8051_CTR:U_CTR|alu_src_2_5 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "21.902 ns" { rst {} rst~combout {} i8051:inst|I8051_DEC:U_DEC|nx2461 {} i8051:inst|I8051_DEC:U_DEC|nx2460 {} i8051:inst|I8051_DEC:U_DEC|nx2454 {} i8051:inst|I8051_DEC:U_DEC|nx2458 {} i8051:inst|I8051_DEC:U_DEC|op_out_0 {} i8051:inst|I8051_CTR:U_CTR|nx54537 {} i8051:inst|I8051_CTR:U_CTR|nx54580 {} i8051:inst|I8051_CTR:U_CTR|nx55980 {} i8051:inst|I8051_CTR:U_CTR|nx55977 {} i8051:inst|I8051_CTR:U_CTR|nx55032 {} i8051:inst|I8051_CTR:U_CTR|nx55074 {} i8051:inst|I8051_CTR:U_CTR|nx55954 {} i8051:inst|I8051_CTR:U_CTR|nx55078 {} i8051:inst|I8051_CTR:U_CTR|nx55209 {} i8051:inst|I8051_CTR:U_CTR|nx55204 {} i8051:inst|I8051_CTR:U_CTR|nx48372 {} i8051:inst|I8051_CTR:U_CTR|NOT_nx49578 {} i8051:inst|I8051_CTR:U_CTR|alu_src_2_5 {} } { 0.000ns 0.000ns 3.338ns 1.093ns 0.775ns 0.745ns 0.761ns 1.275ns 0.806ns 0.685ns 0.248ns 0.243ns 0.754ns 0.250ns 0.254ns 0.684ns 0.255ns 0.243ns 0.263ns 1.731ns } { 0.000ns 0.999ns 0.438ns 0.438ns 0.410ns 0.420ns 0.410ns 0.275ns 0.436ns 0.385ns 0.420ns 0.420ns 0.149ns 0.420ns 0.242ns 0.149ns 0.242ns 0.149ns 0.437ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 43092 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.682 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 120 -8 160 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 1405 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1405; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 120 -8 160 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns i8051:inst\|I8051_CTR:U_CTR\|alu_src_2_5 3 REG LCFF_X44_Y19_N25 31 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X44_Y19_N25; Fanout = 31; REG Node = 'i8051:inst\|I8051_CTR:U_CTR\|alu_src_2_5'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk~clkctrl i8051:inst|I8051_CTR:U_CTR|alu_src_2_5 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 43092 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk clk~clkctrl i8051:inst|I8051_CTR:U_CTR|alu_src_2_5 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk {} clk~combout {} clk~clkctrl {} i8051:inst|I8051_CTR:U_CTR|alu_src_2_5 {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "21.902 ns" { rst i8051:inst|I8051_DEC:U_DEC|nx2461 i8051:inst|I8051_DEC:U_DEC|nx2460 i8051:inst|I8051_DEC:U_DEC|nx2454 i8051:inst|I8051_DEC:U_DEC|nx2458 i8051:inst|I8051_DEC:U_DEC|op_out_0 i8051:inst|I8051_CTR:U_CTR|nx54537 i8051:inst|I8051_CTR:U_CTR|nx54580 i8051:inst|I8051_CTR:U_CTR|nx55980 i8051:inst|I8051_CTR:U_CTR|nx55977 i8051:inst|I8051_CTR:U_CTR|nx55032 i8051:inst|I8051_CTR:U_CTR|nx55074 i8051:inst|I8051_CTR:U_CTR|nx55954 i8051:inst|I8051_CTR:U_CTR|nx55078 i8051:inst|I8051_CTR:U_CTR|nx55209 i8051:inst|I8051_CTR:U_CTR|nx55204 i8051:inst|I8051_CTR:U_CTR|nx48372 i8051:inst|I8051_CTR:U_CTR|NOT_nx49578 i8051:inst|I8051_CTR:U_CTR|alu_src_2_5 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "21.902 ns" { rst {} rst~combout {} i8051:inst|I8051_DEC:U_DEC|nx2461 {} i8051:inst|I8051_DEC:U_DEC|nx2460 {} i8051:inst|I8051_DEC:U_DEC|nx2454 {} i8051:inst|I8051_DEC:U_DEC|nx2458 {} i8051:inst|I8051_DEC:U_DEC|op_out_0 {} i8051:inst|I8051_CTR:U_CTR|nx54537 {} i8051:inst|I8051_CTR:U_CTR|nx54580 {} i8051:inst|I8051_CTR:U_CTR|nx55980 {} i8051:inst|I8051_CTR:U_CTR|nx55977 {} i8051:inst|I8051_CTR:U_CTR|nx55032 {} i8051:inst|I8051_CTR:U_CTR|nx55074 {} i8051:inst|I8051_CTR:U_CTR|nx55954 {} i8051:inst|I8051_CTR:U_CTR|nx55078 {} i8051:inst|I8051_CTR:U_CTR|nx55209 {} i8051:inst|I8051_CTR:U_CTR|nx55204 {} i8051:inst|I8051_CTR:U_CTR|nx48372 {} i8051:inst|I8051_CTR:U_CTR|NOT_nx49578 {} i8051:inst|I8051_CTR:U_CTR|alu_src_2_5 {} } { 0.000ns 0.000ns 3.338ns 1.093ns 0.775ns 0.745ns 0.761ns 1.275ns 0.806ns 0.685ns 0.248ns 0.243ns 0.754ns 0.250ns 0.254ns 0.684ns 0.255ns 0.243ns 0.263ns 1.731ns } { 0.000ns 0.999ns 0.438ns 0.438ns 0.410ns 0.420ns 0.410ns 0.275ns 0.436ns 0.385ns 0.420ns 0.420ns 0.149ns 0.420ns 0.242ns 0.149ns 0.242ns 0.149ns 0.437ns 0.660ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk clk~clkctrl i8051:inst|I8051_CTR:U_CTR|alu_src_2_5 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clk {} clk~combout {} clk~clkctrl {} i8051:inst|I8051_CTR:U_CTR|alu_src_2_5 {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Z\[1\] 8bitlatch:inst4\|inst2 14.639 ns register " "Info: tco from clock \"clk\" to destination pin \"Z\[1\]\" through register \"8bitlatch:inst4\|inst2\" is 14.639 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.496 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 120 -8 160 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.787 ns) 3.095 ns i8051:inst\|I8051_RAM:U_RAM\|p3_out_0 2 REG LCFF_X23_Y20_N21 8 " "Info: 2: + IC(1.309 ns) + CELL(0.787 ns) = 3.095 ns; Loc. = LCFF_X23_Y20_N21; Fanout = 8; REG Node = 'i8051:inst\|I8051_RAM:U_RAM\|p3_out_0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.096 ns" { clk i8051:inst|I8051_RAM:U_RAM|p3_out_0 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 21433 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.393 ns) 4.277 ns 8bitlatch:inst3\|inst8 3 REG LCCOMB_X23_Y20_N10 1 " "Info: 3: + IC(0.789 ns) + CELL(0.393 ns) = 4.277 ns; Loc. = LCCOMB_X23_Y20_N10; Fanout = 1; REG Node = '8bitlatch:inst3\|inst8'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { i8051:inst|I8051_RAM:U_RAM|p3_out_0 8bitlatch:inst3|inst8 } "NODE_NAME" } } { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 1400 1464 272 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.398 ns) 4.945 ns address_decoder:inst8\|inst17~123 4 COMB LCCOMB_X23_Y20_N8 1 " "Info: 4: + IC(0.270 ns) + CELL(0.398 ns) = 4.945 ns; Loc. = LCCOMB_X23_Y20_N8; Fanout = 1; COMB Node = 'address_decoder:inst8\|inst17~123'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { 8bitlatch:inst3|inst8 address_decoder:inst8|inst17~123 } "NODE_NAME" } } { "address_decoder.bdf" "" { Schematic "S:/CpE 214/Lab4/address_decoder.bdf" { { 320 528 592 400 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 5.483 ns address_decoder:inst8\|inst17~125 5 COMB LCCOMB_X23_Y20_N12 1 " "Info: 5: + IC(0.263 ns) + CELL(0.275 ns) = 5.483 ns; Loc. = LCCOMB_X23_Y20_N12; Fanout = 1; COMB Node = 'address_decoder:inst8\|inst17~125'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { address_decoder:inst8|inst17~123 address_decoder:inst8|inst17~125 } "NODE_NAME" } } { "address_decoder.bdf" "" { Schematic "S:/CpE 214/Lab4/address_decoder.bdf" { { 320 528 592 400 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.150 ns) 6.361 ns address_decoder:inst8\|inst17 6 COMB LCCOMB_X23_Y19_N0 1 " "Info: 6: + IC(0.728 ns) + CELL(0.150 ns) = 6.361 ns; Loc. = LCCOMB_X23_Y19_N0; Fanout = 1; COMB Node = 'address_decoder:inst8\|inst17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { address_decoder:inst8|inst17~125 address_decoder:inst8|inst17 } "NODE_NAME" } } { "address_decoder.bdf" "" { Schematic "S:/CpE 214/Lab4/address_decoder.bdf" { { 320 528 592 400 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.000 ns) 7.920 ns address_decoder:inst8\|inst17~clkctrl 7 COMB CLKCTRL_G2 8 " "Info: 7: + IC(1.559 ns) + CELL(0.000 ns) = 7.920 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'address_decoder:inst8\|inst17~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { address_decoder:inst8|inst17 address_decoder:inst8|inst17~clkctrl } "NODE_NAME" } } { "address_decoder.bdf" "" { Schematic "S:/CpE 214/Lab4/address_decoder.bdf" { { 320 528 592 400 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.150 ns) 9.496 ns 8bitlatch:inst4\|inst2 8 REG LCCOMB_X23_Y20_N28 1 " "Info: 8: + IC(1.426 ns) + CELL(0.150 ns) = 9.496 ns; Loc. = LCCOMB_X23_Y20_N28; Fanout = 1; REG Node = '8bitlatch:inst4\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { address_decoder:inst8|inst17~clkctrl 8bitlatch:inst4|inst2 } "NODE_NAME" } } { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 400 464 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.152 ns ( 33.19 % ) " "Info: Total cell delay = 3.152 ns ( 33.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.344 ns ( 66.81 % ) " "Info: Total interconnect delay = 6.344 ns ( 66.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.496 ns" { clk i8051:inst|I8051_RAM:U_RAM|p3_out_0 8bitlatch:inst3|inst8 address_decoder:inst8|inst17~123 address_decoder:inst8|inst17~125 address_decoder:inst8|inst17 address_decoder:inst8|inst17~clkctrl 8bitlatch:inst4|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.496 ns" { clk {} clk~combout {} i8051:inst|I8051_RAM:U_RAM|p3_out_0 {} 8bitlatch:inst3|inst8 {} address_decoder:inst8|inst17~123 {} address_decoder:inst8|inst17~125 {} address_decoder:inst8|inst17 {} address_decoder:inst8|inst17~clkctrl {} 8bitlatch:inst4|inst2 {} } { 0.000ns 0.000ns 1.309ns 0.789ns 0.270ns 0.263ns 0.728ns 1.559ns 1.426ns } { 0.000ns 0.999ns 0.787ns 0.393ns 0.398ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 400 464 272 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.143 ns + Longest register pin " "Info: + Longest register to pin delay is 5.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 8bitlatch:inst4\|inst2 1 REG LCCOMB_X23_Y20_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y20_N28; Fanout = 1; REG Node = '8bitlatch:inst4\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 8bitlatch:inst4|inst2 } "NODE_NAME" } } { "../Lab1/8bitlatch.bdf" "" { Schematic "S:/CpE 214/Lab1/8bitlatch.bdf" { { 192 400 464 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.385 ns) + CELL(2.758 ns) 5.143 ns Z\[1\] 2 PIN PIN_G11 0 " "Info: 2: + IC(2.385 ns) + CELL(2.758 ns) = 5.143 ns; Loc. = PIN_G11; Fanout = 0; PIN Node = 'Z\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.143 ns" { 8bitlatch:inst4|inst2 Z[1] } "NODE_NAME" } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 272 816 992 288 "Z\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 53.63 % ) " "Info: Total cell delay = 2.758 ns ( 53.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.385 ns ( 46.37 % ) " "Info: Total interconnect delay = 2.385 ns ( 46.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.143 ns" { 8bitlatch:inst4|inst2 Z[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.143 ns" { 8bitlatch:inst4|inst2 {} Z[1] {} } { 0.000ns 2.385ns } { 0.000ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.496 ns" { clk i8051:inst|I8051_RAM:U_RAM|p3_out_0 8bitlatch:inst3|inst8 address_decoder:inst8|inst17~123 address_decoder:inst8|inst17~125 address_decoder:inst8|inst17 address_decoder:inst8|inst17~clkctrl 8bitlatch:inst4|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.496 ns" { clk {} clk~combout {} i8051:inst|I8051_RAM:U_RAM|p3_out_0 {} 8bitlatch:inst3|inst8 {} address_decoder:inst8|inst17~123 {} address_decoder:inst8|inst17~125 {} address_decoder:inst8|inst17 {} address_decoder:inst8|inst17~clkctrl {} 8bitlatch:inst4|inst2 {} } { 0.000ns 0.000ns 1.309ns 0.789ns 0.270ns 0.263ns 0.728ns 1.559ns 1.426ns } { 0.000ns 0.999ns 0.787ns 0.393ns 0.398ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.143 ns" { 8bitlatch:inst4|inst2 Z[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.143 ns" { 8bitlatch:inst4|inst2 {} Z[1] {} } { 0.000ns 2.385ns } { 0.000ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "i8051:inst\|I8051_CTR:U_CTR\|ram_out_bit_data rst clk -2.734 ns register " "Info: th for register \"i8051:inst\|I8051_CTR:U_CTR\|ram_out_bit_data\" (data pin = \"rst\", clock pin = \"clk\") is -2.734 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.666 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 120 -8 160 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 1405 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1405; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 120 -8 160 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns i8051:inst\|I8051_CTR:U_CTR\|ram_out_bit_data 3 REG LCFF_X38_Y14_N1 400 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X38_Y14_N1; Fanout = 400; REG Node = 'i8051:inst\|I8051_CTR:U_CTR\|ram_out_bit_data'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clk~clkctrl i8051:inst|I8051_CTR:U_CTR|ram_out_bit_data } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 34716 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk clk~clkctrl i8051:inst|I8051_CTR:U_CTR|ram_out_bit_data } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clk {} clk~combout {} clk~clkctrl {} i8051:inst|I8051_CTR:U_CTR|ram_out_bit_data {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 34716 12 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.666 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 PIN PIN_P1 122 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 122; PIN Node = 'rst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "Lab4_Top.bdf" "" { Schematic "S:/CpE 214/Lab4/Lab4_Top.bdf" { { 16 8 176 32 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.150 ns) 2.991 ns i8051:inst\|I8051_DEC:U_DEC\|a_1_dup_1872 2 COMB LCCOMB_X34_Y11_N28 2 " "Info: 2: + IC(1.842 ns) + CELL(0.150 ns) = 2.991 ns; Loc. = LCCOMB_X34_Y11_N28; Fanout = 2; COMB Node = 'i8051:inst\|I8051_DEC:U_DEC\|a_1_dup_1872'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { rst i8051:inst|I8051_DEC:U_DEC|a_1_dup_1872 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 7455 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.242 ns) 3.909 ns i8051:inst\|I8051_DEC:U_DEC\|nx2437 3 COMB LCCOMB_X38_Y11_N12 1 " "Info: 3: + IC(0.676 ns) + CELL(0.242 ns) = 3.909 ns; Loc. = LCCOMB_X38_Y11_N12; Fanout = 1; COMB Node = 'i8051:inst\|I8051_DEC:U_DEC\|nx2437'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { i8051:inst|I8051_DEC:U_DEC|a_1_dup_1872 i8051:inst|I8051_DEC:U_DEC|nx2437 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 8409 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.149 ns) 4.302 ns i8051:inst\|I8051_DEC:U_DEC\|op_out_4 4 COMB LCCOMB_X38_Y11_N22 179 " "Info: 4: + IC(0.244 ns) + CELL(0.149 ns) = 4.302 ns; Loc. = LCCOMB_X38_Y11_N22; Fanout = 179; COMB Node = 'i8051:inst\|I8051_DEC:U_DEC\|op_out_4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { i8051:inst|I8051_DEC:U_DEC|nx2437 i8051:inst|I8051_DEC:U_DEC|op_out_4 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 8195 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.420 ns) 5.582 ns i8051:inst\|I8051_CTR:U_CTR\|nx49094 5 COMB LCCOMB_X38_Y14_N0 1 " "Info: 5: + IC(0.860 ns) + CELL(0.420 ns) = 5.582 ns; Loc. = LCCOMB_X38_Y14_N0; Fanout = 1; COMB Node = 'i8051:inst\|I8051_CTR:U_CTR\|nx49094'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { i8051:inst|I8051_DEC:U_DEC|op_out_4 i8051:inst|I8051_CTR:U_CTR|nx49094 } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 45057 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.666 ns i8051:inst\|I8051_CTR:U_CTR\|ram_out_bit_data 6 REG LCFF_X38_Y14_N1 400 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 5.666 ns; Loc. = LCFF_X38_Y14_N1; Fanout = 400; REG Node = 'i8051:inst\|I8051_CTR:U_CTR\|ram_out_bit_data'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { i8051:inst|I8051_CTR:U_CTR|nx49094 i8051:inst|I8051_CTR:U_CTR|ram_out_bit_data } "NODE_NAME" } } { "i8051.edf" "" { Text "S:/CpE 214/Lab4/i8051.edf" 34716 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.044 ns ( 36.07 % ) " "Info: Total cell delay = 2.044 ns ( 36.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.622 ns ( 63.93 % ) " "Info: Total interconnect delay = 3.622 ns ( 63.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.666 ns" { rst i8051:inst|I8051_DEC:U_DEC|a_1_dup_1872 i8051:inst|I8051_DEC:U_DEC|nx2437 i8051:inst|I8051_DEC:U_DEC|op_out_4 i8051:inst|I8051_CTR:U_CTR|nx49094 i8051:inst|I8051_CTR:U_CTR|ram_out_bit_data } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.666 ns" { rst {} rst~combout {} i8051:inst|I8051_DEC:U_DEC|a_1_dup_1872 {} i8051:inst|I8051_DEC:U_DEC|nx2437 {} i8051:inst|I8051_DEC:U_DEC|op_out_4 {} i8051:inst|I8051_CTR:U_CTR|nx49094 {} i8051:inst|I8051_CTR:U_CTR|ram_out_bit_data {} } { 0.000ns 0.000ns 1.842ns 0.676ns 0.244ns 0.860ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.242ns 0.149ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk clk~clkctrl i8051:inst|I8051_CTR:U_CTR|ram_out_bit_data } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clk {} clk~combout {} clk~clkctrl {} i8051:inst|I8051_CTR:U_CTR|ram_out_bit_data {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.666 ns" { rst i8051:inst|I8051_DEC:U_DEC|a_1_dup_1872 i8051:inst|I8051_DEC:U_DEC|nx2437 i8051:inst|I8051_DEC:U_DEC|op_out_4 i8051:inst|I8051_CTR:U_CTR|nx49094 i8051:inst|I8051_CTR:U_CTR|ram_out_bit_data } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.666 ns" { rst {} rst~combout {} i8051:inst|I8051_DEC:U_DEC|a_1_dup_1872 {} i8051:inst|I8051_DEC:U_DEC|nx2437 {} i8051:inst|I8051_DEC:U_DEC|op_out_4 {} i8051:inst|I8051_CTR:U_CTR|nx49094 {} i8051:inst|I8051_CTR:U_CTR|ram_out_bit_data {} } { 0.000ns 0.000ns 1.842ns 0.676ns 0.244ns 0.860ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.242ns 0.149ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 20 10:24:57 2010 " "Info: Processing ended: Wed Oct 20 10:24:57 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Info: Quartus II Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
