ARM GAS  /tmp/cc3bz4kU.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"lv_printf.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text._out_buffer,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	_out_buffer:
  26              	.LVL0:
  27              	.LFB0:
  28              		.file 1 "Middlewares/lvgl/src/misc/lv_printf.c"
   1:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
   2:Middlewares/lvgl/src/misc/lv_printf.c **** // \author (c) Marco Paland (info@paland.com)
   3:Middlewares/lvgl/src/misc/lv_printf.c **** //             2014-2019, PALANDesign Hannover, Germany
   4:Middlewares/lvgl/src/misc/lv_printf.c **** //
   5:Middlewares/lvgl/src/misc/lv_printf.c **** // \license The MIT License (MIT)
   6:Middlewares/lvgl/src/misc/lv_printf.c **** //
   7:Middlewares/lvgl/src/misc/lv_printf.c **** // Permission is hereby granted, free of charge, to any person obtaining a copy
   8:Middlewares/lvgl/src/misc/lv_printf.c **** // of this software and associated documentation files (the "Software"), to deal
   9:Middlewares/lvgl/src/misc/lv_printf.c **** // in the Software without restriction, including without limitation the rights
  10:Middlewares/lvgl/src/misc/lv_printf.c **** // to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  11:Middlewares/lvgl/src/misc/lv_printf.c **** // copies of the Software, and to permit persons to whom the Software is
  12:Middlewares/lvgl/src/misc/lv_printf.c **** // furnished to do so, subject to the following conditions:
  13:Middlewares/lvgl/src/misc/lv_printf.c **** //
  14:Middlewares/lvgl/src/misc/lv_printf.c **** // The above copyright notice and this permission notice shall be included in
  15:Middlewares/lvgl/src/misc/lv_printf.c **** // all copies or substantial portions of the Software.
  16:Middlewares/lvgl/src/misc/lv_printf.c **** //
  17:Middlewares/lvgl/src/misc/lv_printf.c **** // THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  18:Middlewares/lvgl/src/misc/lv_printf.c **** // IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  19:Middlewares/lvgl/src/misc/lv_printf.c **** // FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  20:Middlewares/lvgl/src/misc/lv_printf.c **** // AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  21:Middlewares/lvgl/src/misc/lv_printf.c **** // LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  22:Middlewares/lvgl/src/misc/lv_printf.c **** // OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  23:Middlewares/lvgl/src/misc/lv_printf.c **** // THE SOFTWARE.
  24:Middlewares/lvgl/src/misc/lv_printf.c **** //
  25:Middlewares/lvgl/src/misc/lv_printf.c **** // \brief Tiny printf, sprintf and (v)snprintf implementation, optimized for speed on
  26:Middlewares/lvgl/src/misc/lv_printf.c **** //        embedded systems with a very limited resources. These routines are thread
  27:Middlewares/lvgl/src/misc/lv_printf.c **** //        safe and reentrant!
  28:Middlewares/lvgl/src/misc/lv_printf.c **** //        Use this instead of the bloated standard/newlib printf cause these use
  29:Middlewares/lvgl/src/misc/lv_printf.c **** //        malloc for printf (and may not be thread safe).
  30:Middlewares/lvgl/src/misc/lv_printf.c **** //
ARM GAS  /tmp/cc3bz4kU.s 			page 2


  31:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
  32:Middlewares/lvgl/src/misc/lv_printf.c **** 
  33:Middlewares/lvgl/src/misc/lv_printf.c **** /*Original repository: https://github.com/mpaland/printf*/
  34:Middlewares/lvgl/src/misc/lv_printf.c **** 
  35:Middlewares/lvgl/src/misc/lv_printf.c **** #include "lv_printf.h"
  36:Middlewares/lvgl/src/misc/lv_printf.c **** 
  37:Middlewares/lvgl/src/misc/lv_printf.c **** #if LV_SPRINTF_CUSTOM == 0
  38:Middlewares/lvgl/src/misc/lv_printf.c **** 
  39:Middlewares/lvgl/src/misc/lv_printf.c **** #include <stdbool.h>
  40:Middlewares/lvgl/src/misc/lv_printf.c **** #include <stdint.h>
  41:Middlewares/lvgl/src/misc/lv_printf.c **** 
  42:Middlewares/lvgl/src/misc/lv_printf.c **** #define PRINTF_DISABLE_SUPPORT_FLOAT    (!LV_SPRINTF_USE_FLOAT)
  43:Middlewares/lvgl/src/misc/lv_printf.c **** 
  44:Middlewares/lvgl/src/misc/lv_printf.c **** // 'ntoa' conversion buffer size, this must be big enough to hold one converted
  45:Middlewares/lvgl/src/misc/lv_printf.c **** // numeric number including padded zeros (dynamically created on stack)
  46:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 32 byte
  47:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_NTOA_BUFFER_SIZE
  48:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_NTOA_BUFFER_SIZE    32U
  49:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  50:Middlewares/lvgl/src/misc/lv_printf.c **** 
  51:Middlewares/lvgl/src/misc/lv_printf.c **** // 'ftoa' conversion buffer size, this must be big enough to hold one converted
  52:Middlewares/lvgl/src/misc/lv_printf.c **** // float number including padded zeros (dynamically created on stack)
  53:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 32 byte
  54:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_FTOA_BUFFER_SIZE
  55:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_FTOA_BUFFER_SIZE    32U
  56:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  57:Middlewares/lvgl/src/misc/lv_printf.c **** 
  58:Middlewares/lvgl/src/misc/lv_printf.c **** // support for the floating point type (%f)
  59:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  60:Middlewares/lvgl/src/misc/lv_printf.c **** #if !PRINTF_DISABLE_SUPPORT_FLOAT
  61:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_FLOAT
  62:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  63:Middlewares/lvgl/src/misc/lv_printf.c **** 
  64:Middlewares/lvgl/src/misc/lv_printf.c **** // support for exponential floating point notation (%e/%g)
  65:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  66:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_EXPONENTIAL
  67:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_EXPONENTIAL
  68:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  69:Middlewares/lvgl/src/misc/lv_printf.c **** 
  70:Middlewares/lvgl/src/misc/lv_printf.c **** // define the default floating point precision
  71:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 6 digits
  72:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DEFAULT_FLOAT_PRECISION
  73:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_DEFAULT_FLOAT_PRECISION 6U
  74:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  75:Middlewares/lvgl/src/misc/lv_printf.c **** 
  76:Middlewares/lvgl/src/misc/lv_printf.c **** // define the largest float suitable to print with %f
  77:Middlewares/lvgl/src/misc/lv_printf.c **** // default: 1e9
  78:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_MAX_FLOAT
  79:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_MAX_FLOAT 1e9
  80:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  81:Middlewares/lvgl/src/misc/lv_printf.c **** 
  82:Middlewares/lvgl/src/misc/lv_printf.c **** // support for the long long types (%llu or %p)
  83:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  84:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_LONG_LONG
  85:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_LONG_LONG
  86:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  87:Middlewares/lvgl/src/misc/lv_printf.c **** 
ARM GAS  /tmp/cc3bz4kU.s 			page 3


  88:Middlewares/lvgl/src/misc/lv_printf.c **** // support for the ptrdiff_t type (%t)
  89:Middlewares/lvgl/src/misc/lv_printf.c **** // ptrdiff_t is normally defined in <stddef.h> as long or long long type
  90:Middlewares/lvgl/src/misc/lv_printf.c **** // default: activated
  91:Middlewares/lvgl/src/misc/lv_printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_PTRDIFF_T
  92:Middlewares/lvgl/src/misc/lv_printf.c ****     #define PRINTF_SUPPORT_PTRDIFF_T
  93:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
  94:Middlewares/lvgl/src/misc/lv_printf.c **** 
  95:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
  96:Middlewares/lvgl/src/misc/lv_printf.c **** 
  97:Middlewares/lvgl/src/misc/lv_printf.c **** // internal flag definitions
  98:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_ZEROPAD   (1U <<  0U)
  99:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_LEFT      (1U <<  1U)
 100:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_PLUS      (1U <<  2U)
 101:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_SPACE     (1U <<  3U)
 102:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_HASH      (1U <<  4U)
 103:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_UPPERCASE (1U <<  5U)
 104:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_CHAR      (1U <<  6U)
 105:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_SHORT     (1U <<  7U)
 106:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_LONG      (1U <<  8U)
 107:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_LONG_LONG (1U <<  9U)
 108:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_PRECISION (1U << 10U)
 109:Middlewares/lvgl/src/misc/lv_printf.c **** #define FLAGS_ADAPT_EXP (1U << 11U)
 110:Middlewares/lvgl/src/misc/lv_printf.c **** 
 111:Middlewares/lvgl/src/misc/lv_printf.c **** // import float.h for DBL_MAX
 112:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 113:Middlewares/lvgl/src/misc/lv_printf.c ****     #include <float.h>
 114:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 115:Middlewares/lvgl/src/misc/lv_printf.c **** 
 116:Middlewares/lvgl/src/misc/lv_printf.c **** // output function type
 117:Middlewares/lvgl/src/misc/lv_printf.c **** typedef void (*out_fct_type)(char character, void * buffer, size_t idx, size_t maxlen);
 118:Middlewares/lvgl/src/misc/lv_printf.c **** 
 119:Middlewares/lvgl/src/misc/lv_printf.c **** // wrapper (used as buffer) for output function type
 120:Middlewares/lvgl/src/misc/lv_printf.c **** typedef struct {
 121:Middlewares/lvgl/src/misc/lv_printf.c ****     void (*fct)(char character, void * arg);
 122:Middlewares/lvgl/src/misc/lv_printf.c ****     void * arg;
 123:Middlewares/lvgl/src/misc/lv_printf.c **** } out_fct_wrap_type;
 124:Middlewares/lvgl/src/misc/lv_printf.c **** 
 125:Middlewares/lvgl/src/misc/lv_printf.c **** // internal buffer output
 126:Middlewares/lvgl/src/misc/lv_printf.c **** static inline void _out_buffer(char character, void * buffer, size_t idx, size_t maxlen)
 127:Middlewares/lvgl/src/misc/lv_printf.c **** {
  29              		.loc 1 127 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 128:Middlewares/lvgl/src/misc/lv_printf.c ****     if(idx < maxlen) {
  34              		.loc 1 128 5 view .LVU1
  35              		.loc 1 128 7 is_stmt 0 view .LVU2
  36 0000 9A42     		cmp	r2, r3
  37 0002 00D2     		bcs	.L1
 129:Middlewares/lvgl/src/misc/lv_printf.c ****         ((char *)buffer)[idx] = character;
  38              		.loc 1 129 9 is_stmt 1 view .LVU3
  39              		.loc 1 129 31 is_stmt 0 view .LVU4
  40 0004 8854     		strb	r0, [r1, r2]
  41              	.L1:
 130:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 131:Middlewares/lvgl/src/misc/lv_printf.c **** }
ARM GAS  /tmp/cc3bz4kU.s 			page 4


  42              		.loc 1 131 1 view .LVU5
  43 0006 7047     		bx	lr
  44              		.cfi_endproc
  45              	.LFE0:
  47              		.section	.text._out_null,"ax",%progbits
  48              		.align	1
  49              		.syntax unified
  50              		.thumb
  51              		.thumb_func
  53              	_out_null:
  54              	.LVL1:
  55              	.LFB1:
 132:Middlewares/lvgl/src/misc/lv_printf.c **** 
 133:Middlewares/lvgl/src/misc/lv_printf.c **** // internal null output
 134:Middlewares/lvgl/src/misc/lv_printf.c **** static inline void _out_null(char character, void * buffer, size_t idx, size_t maxlen)
 135:Middlewares/lvgl/src/misc/lv_printf.c **** {
  56              		.loc 1 135 1 is_stmt 1 view -0
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 0, uses_anonymous_args = 0
  60              		@ link register save eliminated.
 136:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)character;
  61              		.loc 1 136 5 view .LVU7
 137:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)buffer;
  62              		.loc 1 137 5 view .LVU8
 138:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)idx;
  63              		.loc 1 138 5 view .LVU9
 139:Middlewares/lvgl/src/misc/lv_printf.c ****     (void)maxlen;
  64              		.loc 1 139 5 view .LVU10
 140:Middlewares/lvgl/src/misc/lv_printf.c **** }
  65              		.loc 1 140 1 is_stmt 0 view .LVU11
  66 0000 7047     		bx	lr
  67              		.cfi_endproc
  68              	.LFE1:
  70              		.section	.text._atoi,"ax",%progbits
  71              		.align	1
  72              		.syntax unified
  73              		.thumb
  74              		.thumb_func
  76              	_atoi:
  77              	.LVL2:
  78              	.LFB4:
 141:Middlewares/lvgl/src/misc/lv_printf.c **** 
 142:Middlewares/lvgl/src/misc/lv_printf.c **** // internal secure strlen
 143:Middlewares/lvgl/src/misc/lv_printf.c **** // \return The length of the string (excluding the terminating 0) limited by 'maxsize'
 144:Middlewares/lvgl/src/misc/lv_printf.c **** static inline unsigned int _strnlen_s(const char * str, size_t maxsize)
 145:Middlewares/lvgl/src/misc/lv_printf.c **** {
 146:Middlewares/lvgl/src/misc/lv_printf.c ****     const char * s;
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     for(s = str; *s && maxsize--; ++s);
 148:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 149:Middlewares/lvgl/src/misc/lv_printf.c **** }
 150:Middlewares/lvgl/src/misc/lv_printf.c **** 
 151:Middlewares/lvgl/src/misc/lv_printf.c **** // internal test if char is a digit (0-9)
 152:Middlewares/lvgl/src/misc/lv_printf.c **** // \return true if char is a digit
 153:Middlewares/lvgl/src/misc/lv_printf.c **** static inline bool _is_digit(char ch)
 154:Middlewares/lvgl/src/misc/lv_printf.c **** {
 155:Middlewares/lvgl/src/misc/lv_printf.c ****     return (ch >= '0') && (ch <= '9');
ARM GAS  /tmp/cc3bz4kU.s 			page 5


 156:Middlewares/lvgl/src/misc/lv_printf.c **** }
 157:Middlewares/lvgl/src/misc/lv_printf.c **** 
 158:Middlewares/lvgl/src/misc/lv_printf.c **** // internal ASCII string to unsigned int conversion
 159:Middlewares/lvgl/src/misc/lv_printf.c **** static unsigned int _atoi(const char ** str)
 160:Middlewares/lvgl/src/misc/lv_printf.c **** {
  79              		.loc 1 160 1 is_stmt 1 view -0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 0
  82              		@ frame_needed = 0, uses_anonymous_args = 0
  83              		@ link register save eliminated.
  84              		.loc 1 160 1 is_stmt 0 view .LVU13
  85 0000 0146     		mov	r1, r0
 161:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int i = 0U;
  86              		.loc 1 161 5 is_stmt 1 view .LVU14
  87              	.LVL3:
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
  88              		.loc 1 162 5 view .LVU15
 161:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int i = 0U;
  89              		.loc 1 161 18 is_stmt 0 view .LVU16
  90 0002 0020     		movs	r0, #0
  91              	.LVL4:
  92              		.loc 1 162 10 view .LVU17
  93 0004 07E0     		b	.L5
  94              	.LVL5:
  95              	.L6:
 163:Middlewares/lvgl/src/misc/lv_printf.c ****         i = i * 10U + (unsigned int)(*((*str)++) - '0');
  96              		.loc 1 163 9 is_stmt 1 view .LVU18
  97              		.loc 1 163 15 is_stmt 0 view .LVU19
  98 0006 00EB8000 		add	r0, r0, r0, lsl #2
  99              	.LVL6:
 100              		.loc 1 163 46 view .LVU20
 101 000a 531C     		adds	r3, r2, #1
 102 000c 0B60     		str	r3, [r1]
 103              		.loc 1 163 38 view .LVU21
 104 000e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 105              		.loc 1 163 21 view .LVU22
 106 0010 03EB4000 		add	r0, r3, r0, lsl #1
 107              		.loc 1 163 11 view .LVU23
 108 0014 3038     		subs	r0, r0, #48
 109              	.LVL7:
 110              	.L5:
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
 111              		.loc 1 162 10 is_stmt 1 view .LVU24
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
 112              		.loc 1 162 22 is_stmt 0 view .LVU25
 113 0016 0A68     		ldr	r2, [r1]
 162:Middlewares/lvgl/src/misc/lv_printf.c ****     while(_is_digit(**str)) {
 114              		.loc 1 162 11 view .LVU26
 115 0018 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 116              	.LVL8:
 117              	.LBB19:
 118              	.LBI19:
 153:Middlewares/lvgl/src/misc/lv_printf.c **** {
 119              		.loc 1 153 20 is_stmt 1 view .LVU27
 120              	.LBB20:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 121              		.loc 1 155 5 view .LVU28
ARM GAS  /tmp/cc3bz4kU.s 			page 6


 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 122              		.loc 1 155 24 is_stmt 0 view .LVU29
 123 001a 303B     		subs	r3, r3, #48
 124              	.LVL9:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 125              		.loc 1 155 24 view .LVU30
 126 001c DBB2     		uxtb	r3, r3
 127              	.LVL10:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 128              		.loc 1 155 24 view .LVU31
 129              	.LBE20:
 130              	.LBE19:
 162:Middlewares/lvgl/src/misc/lv_printf.c ****         i = i * 10U + (unsigned int)(*((*str)++) - '0');
 131              		.loc 1 162 10 view .LVU32
 132 001e 092B     		cmp	r3, #9
 133 0020 F1D9     		bls	.L6
 164:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 165:Middlewares/lvgl/src/misc/lv_printf.c ****     return i;
 134              		.loc 1 165 5 is_stmt 1 view .LVU33
 166:Middlewares/lvgl/src/misc/lv_printf.c **** }
 135              		.loc 1 166 1 is_stmt 0 view .LVU34
 136 0022 7047     		bx	lr
 137              		.cfi_endproc
 138              	.LFE4:
 140              		.section	.text._out_rev,"ax",%progbits
 141              		.align	1
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 146              	_out_rev:
 147              	.LVL11:
 148              	.LFB5:
 167:Middlewares/lvgl/src/misc/lv_printf.c **** 
 168:Middlewares/lvgl/src/misc/lv_printf.c **** // output the specified string in reverse, taking care of any zero-padding
 169:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _out_rev(out_fct_type out, char * buffer, size_t idx, size_t maxlen, const char * buf
 170:Middlewares/lvgl/src/misc/lv_printf.c ****                        unsigned int width, unsigned int flags)
 171:Middlewares/lvgl/src/misc/lv_printf.c **** {
 149              		.loc 1 171 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 16, pretend = 0, frame = 8
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		.loc 1 171 1 is_stmt 0 view .LVU36
 154 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 155              	.LCFI0:
 156              		.cfi_def_cfa_offset 36
 157              		.cfi_offset 4, -36
 158              		.cfi_offset 5, -32
 159              		.cfi_offset 6, -28
 160              		.cfi_offset 7, -24
 161              		.cfi_offset 8, -20
 162              		.cfi_offset 9, -16
 163              		.cfi_offset 10, -12
 164              		.cfi_offset 11, -8
 165              		.cfi_offset 14, -4
 166 0004 83B0     		sub	sp, sp, #12
 167              	.LCFI1:
 168              		.cfi_def_cfa_offset 48
ARM GAS  /tmp/cc3bz4kU.s 			page 7


 169 0006 0546     		mov	r5, r0
 170 0008 0E46     		mov	r6, r1
 171 000a 9346     		mov	fp, r2
 172 000c 1F46     		mov	r7, r3
 173 000e DDF830A0 		ldr	r10, [sp, #48]
 174 0012 0D9C     		ldr	r4, [sp, #52]
 175 0014 DDF83890 		ldr	r9, [sp, #56]
 172:Middlewares/lvgl/src/misc/lv_printf.c ****     const size_t start_idx = idx;
 176              		.loc 1 172 5 is_stmt 1 view .LVU37
 177              	.LVL12:
 173:Middlewares/lvgl/src/misc/lv_printf.c **** 
 174:Middlewares/lvgl/src/misc/lv_printf.c ****     // pad spaces up to given width
 175:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 178              		.loc 1 175 5 view .LVU38
 179              		.loc 1 175 7 is_stmt 0 view .LVU39
 180 0018 0F9B     		ldr	r3, [sp, #60]
 181              	.LVL13:
 182              		.loc 1 175 7 view .LVU40
 183 001a 13F0030F 		tst	r3, #3
 184 001e 19D1     		bne	.L9
 185              	.LBB21:
 176:Middlewares/lvgl/src/misc/lv_printf.c ****         size_t i;
 177:Middlewares/lvgl/src/misc/lv_printf.c ****         for(i = len; i < width; i++) {
 186              		.loc 1 177 15 view .LVU41
 187 0020 A046     		mov	r8, r4
 188              	.LBE21:
 189 0022 0192     		str	r2, [sp, #4]
 190              	.LVL14:
 191              	.L8:
 192              	.LBB22:
 193              		.loc 1 177 22 is_stmt 1 discriminator 1 view .LVU42
 194              		.loc 1 177 9 is_stmt 0 discriminator 1 view .LVU43
 195 0024 C845     		cmp	r8, r9
 196 0026 09D2     		bcs	.L19
 178:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 197              		.loc 1 178 13 is_stmt 1 discriminator 3 view .LVU44
 198 0028 02F1010B 		add	fp, r2, #1
 199              	.LVL15:
 200              		.loc 1 178 13 is_stmt 0 discriminator 3 view .LVU45
 201 002c 3B46     		mov	r3, r7
 202 002e 3146     		mov	r1, r6
 203 0030 2020     		movs	r0, #32
 204 0032 A847     		blx	r5
 205              	.LVL16:
 177:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 206              		.loc 1 177 33 is_stmt 1 discriminator 3 view .LVU46
 177:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 207              		.loc 1 177 34 is_stmt 0 discriminator 3 view .LVU47
 208 0034 08F10108 		add	r8, r8, #1
 209              	.LVL17:
 210              		.loc 1 178 13 discriminator 3 view .LVU48
 211 0038 5A46     		mov	r2, fp
 212 003a F3E7     		b	.L8
 213              	.LVL18:
 214              	.L19:
 215              		.loc 1 178 13 discriminator 3 view .LVU49
 216 003c DDF804B0 		ldr	fp, [sp, #4]
ARM GAS  /tmp/cc3bz4kU.s 			page 8


 217 0040 08E0     		b	.L9
 218              	.LVL19:
 219              	.L12:
 220              		.loc 1 178 13 discriminator 3 view .LVU50
 221              	.LBE22:
 179:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 180:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 181:Middlewares/lvgl/src/misc/lv_printf.c **** 
 182:Middlewares/lvgl/src/misc/lv_printf.c ****     // reverse string
 183:Middlewares/lvgl/src/misc/lv_printf.c ****     while(len) {
 184:Middlewares/lvgl/src/misc/lv_printf.c ****         out(buf[--len], buffer, idx++, maxlen);
 222              		.loc 1 184 9 is_stmt 1 view .LVU51
 223 0042 013C     		subs	r4, r4, #1
 224              	.LVL20:
 225              		.loc 1 184 9 is_stmt 0 view .LVU52
 226 0044 02F10108 		add	r8, r2, #1
 227              	.LVL21:
 228              		.loc 1 184 9 view .LVU53
 229 0048 3B46     		mov	r3, r7
 230 004a 3146     		mov	r1, r6
 231 004c 1AF80400 		ldrb	r0, [r10, r4]	@ zero_extendqisi2
 232 0050 A847     		blx	r5
 233              	.LVL22:
 234 0052 4246     		mov	r2, r8
 235              	.LVL23:
 236              	.L9:
 183:Middlewares/lvgl/src/misc/lv_printf.c ****         out(buf[--len], buffer, idx++, maxlen);
 237              		.loc 1 183 10 is_stmt 1 view .LVU54
 238 0054 002C     		cmp	r4, #0
 239 0056 F4D1     		bne	.L12
 185:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 186:Middlewares/lvgl/src/misc/lv_printf.c **** 
 187:Middlewares/lvgl/src/misc/lv_printf.c ****     // append pad spaces up to given width
 188:Middlewares/lvgl/src/misc/lv_printf.c ****     if(flags & FLAGS_LEFT) {
 240              		.loc 1 188 5 view .LVU55
 241              		.loc 1 188 7 is_stmt 0 view .LVU56
 242 0058 0F9B     		ldr	r3, [sp, #60]
 243 005a 13F0020F 		tst	r3, #2
 244 005e 03D1     		bne	.L13
 245              	.LVL24:
 246              	.L7:
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 190:Middlewares/lvgl/src/misc/lv_printf.c ****             out(' ', buffer, idx++, maxlen);
 191:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 192:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 193:Middlewares/lvgl/src/misc/lv_printf.c **** 
 194:Middlewares/lvgl/src/misc/lv_printf.c ****     return idx;
 195:Middlewares/lvgl/src/misc/lv_printf.c **** }
 247              		.loc 1 195 1 view .LVU57
 248 0060 1046     		mov	r0, r2
 249 0062 03B0     		add	sp, sp, #12
 250              	.LCFI2:
 251              		.cfi_remember_state
 252              		.cfi_def_cfa_offset 36
 253              		@ sp needed
 254 0064 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 255              	.LVL25:
ARM GAS  /tmp/cc3bz4kU.s 			page 9


 256              	.L13:
 257              	.LCFI3:
 258              		.cfi_restore_state
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 259              		.loc 1 189 14 is_stmt 1 view .LVU58
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 260              		.loc 1 189 19 is_stmt 0 view .LVU59
 261 0068 A2EB0B03 		sub	r3, r2, fp
 189:Middlewares/lvgl/src/misc/lv_printf.c ****         while(idx - start_idx < width) {
 262              		.loc 1 189 14 view .LVU60
 263 006c 4B45     		cmp	r3, r9
 264 006e F7D2     		bcs	.L7
 190:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 265              		.loc 1 190 13 is_stmt 1 view .LVU61
 266 0070 541C     		adds	r4, r2, #1
 267              	.LVL26:
 190:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 268              		.loc 1 190 13 is_stmt 0 view .LVU62
 269 0072 3B46     		mov	r3, r7
 270 0074 3146     		mov	r1, r6
 271 0076 2020     		movs	r0, #32
 272 0078 A847     		blx	r5
 273              	.LVL27:
 274 007a 2246     		mov	r2, r4
 275 007c F4E7     		b	.L13
 276              		.cfi_endproc
 277              	.LFE5:
 279              		.section	.text._ntoa_format,"ax",%progbits
 280              		.align	1
 281              		.syntax unified
 282              		.thumb
 283              		.thumb_func
 285              	_ntoa_format:
 286              	.LVL28:
 287              	.LFB6:
 196:Middlewares/lvgl/src/misc/lv_printf.c **** 
 197:Middlewares/lvgl/src/misc/lv_printf.c **** // internal itoa format
 198:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ntoa_format(out_fct_type out, char * buffer, size_t idx, size_t maxlen, char * buf, 
 199:Middlewares/lvgl/src/misc/lv_printf.c ****                            bool negative, unsigned int base, unsigned int prec, unsigned int width,
 200:Middlewares/lvgl/src/misc/lv_printf.c **** {
 288              		.loc 1 200 1 is_stmt 1 view -0
 289              		.cfi_startproc
 290              		@ args = 28, pretend = 0, frame = 0
 291              		@ frame_needed = 0, uses_anonymous_args = 0
 292              		.loc 1 200 1 is_stmt 0 view .LVU64
 293 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 294              	.LCFI4:
 295              		.cfi_def_cfa_offset 28
 296              		.cfi_offset 4, -28
 297              		.cfi_offset 5, -24
 298              		.cfi_offset 6, -20
 299              		.cfi_offset 7, -16
 300              		.cfi_offset 8, -12
 301              		.cfi_offset 9, -8
 302              		.cfi_offset 14, -4
 303 0004 85B0     		sub	sp, sp, #20
 304              	.LCFI5:
ARM GAS  /tmp/cc3bz4kU.s 			page 10


 305              		.cfi_def_cfa_offset 48
 306 0006 0C9D     		ldr	r5, [sp, #48]
 307 0008 0D9C     		ldr	r4, [sp, #52]
 308 000a 9DF83890 		ldrb	r9, [sp, #56]	@ zero_extendqisi2
 309 000e DDF83C80 		ldr	r8, [sp, #60]
 310 0012 DDF840E0 		ldr	lr, [sp, #64]
 311 0016 119F     		ldr	r7, [sp, #68]
 312 0018 129E     		ldr	r6, [sp, #72]
 201:Middlewares/lvgl/src/misc/lv_printf.c ****     // pad leading zeros
 202:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_LEFT)) {
 313              		.loc 1 202 5 is_stmt 1 view .LVU65
 314              		.loc 1 202 7 is_stmt 0 view .LVU66
 315 001a 16F0020F 		tst	r6, #2
 316 001e 21D1     		bne	.L21
 203:Middlewares/lvgl/src/misc/lv_printf.c ****         if(width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) 
 317              		.loc 1 203 9 is_stmt 1 view .LVU67
 318              		.loc 1 203 11 is_stmt 0 view .LVU68
 319 0020 7FB1     		cbz	r7, .L24
 320              		.loc 1 203 18 discriminator 1 view .LVU69
 321 0022 16F0010F 		tst	r6, #1
 322 0026 0CD0     		beq	.L24
 323              		.loc 1 203 45 discriminator 2 view .LVU70
 324 0028 B9F1000F 		cmp	r9, #0
 325 002c 02D1     		bne	.L23
 326              		.loc 1 203 58 discriminator 3 view .LVU71
 327 002e 16F00C0F 		tst	r6, #12
 328 0032 06D0     		beq	.L24
 329              	.L23:
 204:Middlewares/lvgl/src/misc/lv_printf.c ****             width--;
 330              		.loc 1 204 13 is_stmt 1 view .LVU72
 331              		.loc 1 204 18 is_stmt 0 view .LVU73
 332 0034 013F     		subs	r7, r7, #1
 333              	.LVL29:
 334              		.loc 1 204 18 view .LVU74
 335 0036 04E0     		b	.L24
 336              	.LVL30:
 337              	.L26:
 205:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 206:Middlewares/lvgl/src/misc/lv_printf.c ****         while((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 207:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 338              		.loc 1 207 13 is_stmt 1 view .LVU75
 339              		.loc 1 207 24 is_stmt 0 view .LVU76
 340 0038 4FF0300C 		mov	ip, #48
 341 003c 05F804C0 		strb	ip, [r5, r4]
 342              		.loc 1 207 20 view .LVU77
 343 0040 0134     		adds	r4, r4, #1
 344              	.LVL31:
 345              	.L24:
 206:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 346              		.loc 1 206 14 is_stmt 1 view .LVU78
 347 0042 7445     		cmp	r4, lr
 348 0044 01D2     		bcs	.L27
 206:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 349              		.loc 1 206 28 is_stmt 0 discriminator 1 view .LVU79
 350 0046 1F2C     		cmp	r4, #31
 351 0048 F6D9     		bls	.L26
 352              	.L27:
ARM GAS  /tmp/cc3bz4kU.s 			page 11


 208:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 209:Middlewares/lvgl/src/misc/lv_printf.c ****         while((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 353              		.loc 1 209 14 is_stmt 1 view .LVU80
 354 004a 16F0010F 		tst	r6, #1
 355 004e 09D0     		beq	.L21
 356              		.loc 1 209 39 is_stmt 0 discriminator 1 view .LVU81
 357 0050 BC42     		cmp	r4, r7
 358 0052 07D2     		bcs	.L21
 359              		.loc 1 209 56 discriminator 2 view .LVU82
 360 0054 1F2C     		cmp	r4, #31
 361 0056 05D8     		bhi	.L21
 210:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 362              		.loc 1 210 13 is_stmt 1 view .LVU83
 363              	.LVL32:
 364              		.loc 1 210 24 is_stmt 0 view .LVU84
 365 0058 4FF0300C 		mov	ip, #48
 366 005c 05F804C0 		strb	ip, [r5, r4]
 367              		.loc 1 210 20 view .LVU85
 368 0060 0134     		adds	r4, r4, #1
 369              	.LVL33:
 370              		.loc 1 210 20 view .LVU86
 371 0062 F2E7     		b	.L27
 372              	.LVL34:
 373              	.L21:
 211:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 212:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 213:Middlewares/lvgl/src/misc/lv_printf.c **** 
 214:Middlewares/lvgl/src/misc/lv_printf.c ****     // handle hash
 215:Middlewares/lvgl/src/misc/lv_printf.c ****     if(flags & FLAGS_HASH) {
 374              		.loc 1 215 5 is_stmt 1 view .LVU87
 375              		.loc 1 215 7 is_stmt 0 view .LVU88
 376 0064 16F0100F 		tst	r6, #16
 377 0068 17D0     		beq	.L29
 216:Middlewares/lvgl/src/misc/lv_printf.c ****         if(!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 378              		.loc 1 216 9 is_stmt 1 view .LVU89
 379              		.loc 1 216 11 is_stmt 0 view .LVU90
 380 006a 16F4806F 		tst	r6, #1024
 381 006e 04D1     		bne	.L30
 382              		.loc 1 216 39 discriminator 1 view .LVU91
 383 0070 1CB1     		cbz	r4, .L30
 384              		.loc 1 216 46 discriminator 2 view .LVU92
 385 0072 7445     		cmp	r4, lr
 386 0074 24D0     		beq	.L31
 387              		.loc 1 216 64 discriminator 3 view .LVU93
 388 0076 BC42     		cmp	r4, r7
 389 0078 22D0     		beq	.L31
 390              	.L30:
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             len--;
 218:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 219:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 220:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 221:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 222:Middlewares/lvgl/src/misc/lv_printf.c ****         if((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 391              		.loc 1 222 9 is_stmt 1 view .LVU94
 392              		.loc 1 222 11 is_stmt 0 view .LVU95
 393 007a B8F1100F 		cmp	r8, #16
 394 007e 2BD0     		beq	.L41
ARM GAS  /tmp/cc3bz4kU.s 			page 12


 395              	.L32:
 223:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'x';
 224:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 225:Middlewares/lvgl/src/misc/lv_printf.c ****         else if((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 396              		.loc 1 225 14 is_stmt 1 view .LVU96
 397              		.loc 1 225 16 is_stmt 0 view .LVU97
 398 0080 B8F1100F 		cmp	r8, #16
 399 0084 33D0     		beq	.L42
 400              	.L34:
 226:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'X';
 227:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 228:Middlewares/lvgl/src/misc/lv_printf.c ****         else if((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 401              		.loc 1 228 14 is_stmt 1 view .LVU98
 402              		.loc 1 228 16 is_stmt 0 view .LVU99
 403 0086 B8F1020F 		cmp	r8, #2
 404 008a 3BD0     		beq	.L43
 405              	.L33:
 229:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'b';
 230:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 231:Middlewares/lvgl/src/misc/lv_printf.c ****         if(len < PRINTF_NTOA_BUFFER_SIZE) {
 406              		.loc 1 231 9 is_stmt 1 view .LVU100
 407              		.loc 1 231 11 is_stmt 0 view .LVU101
 408 008c 1F2C     		cmp	r4, #31
 409 008e 04D8     		bhi	.L29
 232:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 410              		.loc 1 232 13 is_stmt 1 view .LVU102
 411              	.LVL35:
 412              		.loc 1 232 24 is_stmt 0 view .LVU103
 413 0090 4FF0300C 		mov	ip, #48
 414 0094 05F804C0 		strb	ip, [r5, r4]
 415              		.loc 1 232 20 view .LVU104
 416 0098 0134     		adds	r4, r4, #1
 417              	.LVL36:
 418              	.L29:
 233:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 234:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 235:Middlewares/lvgl/src/misc/lv_printf.c **** 
 236:Middlewares/lvgl/src/misc/lv_printf.c ****     if(len < PRINTF_NTOA_BUFFER_SIZE) {
 419              		.loc 1 236 5 is_stmt 1 view .LVU105
 420              		.loc 1 236 7 is_stmt 0 view .LVU106
 421 009a 1F2C     		cmp	r4, #31
 422 009c 07D8     		bhi	.L35
 237:Middlewares/lvgl/src/misc/lv_printf.c ****         if(negative) {
 423              		.loc 1 237 9 is_stmt 1 view .LVU107
 424              		.loc 1 237 11 is_stmt 0 view .LVU108
 425 009e B9F1000F 		cmp	r9, #0
 426 00a2 37D0     		beq	.L36
 238:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '-';
 427              		.loc 1 238 13 is_stmt 1 view .LVU109
 428              	.LVL37:
 429              		.loc 1 238 24 is_stmt 0 view .LVU110
 430 00a4 4FF02D0C 		mov	ip, #45
 431 00a8 05F804C0 		strb	ip, [r5, r4]
 432              		.loc 1 238 20 view .LVU111
 433 00ac 0134     		adds	r4, r4, #1
 434              	.LVL38:
 435              	.L35:
ARM GAS  /tmp/cc3bz4kU.s 			page 13


 239:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 240:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_PLUS) {
 241:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 242:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 243:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_SPACE) {
 244:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 245:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 246:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 247:Middlewares/lvgl/src/misc/lv_printf.c **** 
 248:Middlewares/lvgl/src/misc/lv_printf.c ****     return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 436              		.loc 1 248 5 is_stmt 1 view .LVU112
 437              		.loc 1 248 12 is_stmt 0 view .LVU113
 438 00ae 0396     		str	r6, [sp, #12]
 439 00b0 0297     		str	r7, [sp, #8]
 440 00b2 0194     		str	r4, [sp, #4]
 441 00b4 0095     		str	r5, [sp]
 442 00b6 FFF7FEFF 		bl	_out_rev
 443              	.LVL39:
 249:Middlewares/lvgl/src/misc/lv_printf.c **** }
 444              		.loc 1 249 1 view .LVU114
 445 00ba 05B0     		add	sp, sp, #20
 446              	.LCFI6:
 447              		.cfi_remember_state
 448              		.cfi_def_cfa_offset 28
 449              		@ sp needed
 450 00bc BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 451              	.LVL40:
 452              	.L31:
 453              	.LCFI7:
 454              		.cfi_restore_state
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 455              		.loc 1 217 13 is_stmt 1 view .LVU115
 218:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 456              		.loc 1 218 13 view .LVU116
 218:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 457              		.loc 1 218 15 is_stmt 0 view .LVU117
 458 00c0 B4F1010C 		subs	ip, r4, #1
 459              	.LVL41:
 218:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 460              		.loc 1 218 15 view .LVU118
 461 00c4 06D0     		beq	.L38
 218:Middlewares/lvgl/src/misc/lv_printf.c ****                 len--;
 462              		.loc 1 218 20 discriminator 1 view .LVU119
 463 00c6 B8F1100F 		cmp	r8, #16
 464 00ca 01D0     		beq	.L44
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 465              		.loc 1 217 16 view .LVU120
 466 00cc 6446     		mov	r4, ip
 467 00ce D4E7     		b	.L30
 468              	.L44:
 219:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 469              		.loc 1 219 17 is_stmt 1 view .LVU121
 219:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 470              		.loc 1 219 20 is_stmt 0 view .LVU122
 471 00d0 023C     		subs	r4, r4, #2
 472              	.LVL42:
 219:Middlewares/lvgl/src/misc/lv_printf.c ****             }
ARM GAS  /tmp/cc3bz4kU.s 			page 14


 473              		.loc 1 219 20 view .LVU123
 474 00d2 D2E7     		b	.L30
 475              	.LVL43:
 476              	.L38:
 217:Middlewares/lvgl/src/misc/lv_printf.c ****             if(len && (base == 16U)) {
 477              		.loc 1 217 16 view .LVU124
 478 00d4 6446     		mov	r4, ip
 479 00d6 D0E7     		b	.L30
 480              	.LVL44:
 481              	.L41:
 222:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'x';
 482              		.loc 1 222 26 discriminator 1 view .LVU125
 483 00d8 16F0200F 		tst	r6, #32
 484 00dc D0D1     		bne	.L32
 222:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'x';
 485              		.loc 1 222 56 discriminator 2 view .LVU126
 486 00de 1F2C     		cmp	r4, #31
 487 00e0 CED8     		bhi	.L32
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 488              		.loc 1 223 13 is_stmt 1 view .LVU127
 489              	.LVL45:
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 490              		.loc 1 223 24 is_stmt 0 view .LVU128
 491 00e2 4FF0780C 		mov	ip, #120
 492 00e6 05F804C0 		strb	ip, [r5, r4]
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 493              		.loc 1 223 20 view .LVU129
 494 00ea 0134     		adds	r4, r4, #1
 495              	.LVL46:
 223:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 496              		.loc 1 223 24 view .LVU130
 497 00ec CEE7     		b	.L33
 498              	.L42:
 225:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'X';
 499              		.loc 1 225 31 discriminator 1 view .LVU131
 500 00ee 16F0200F 		tst	r6, #32
 501 00f2 C8D0     		beq	.L34
 225:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'X';
 502              		.loc 1 225 60 discriminator 2 view .LVU132
 503 00f4 1F2C     		cmp	r4, #31
 504 00f6 C6D8     		bhi	.L34
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 505              		.loc 1 226 13 is_stmt 1 view .LVU133
 506              	.LVL47:
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 507              		.loc 1 226 24 is_stmt 0 view .LVU134
 508 00f8 4FF0580C 		mov	ip, #88
 509 00fc 05F804C0 		strb	ip, [r5, r4]
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 510              		.loc 1 226 20 view .LVU135
 511 0100 0134     		adds	r4, r4, #1
 512              	.LVL48:
 226:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 513              		.loc 1 226 24 view .LVU136
 514 0102 C3E7     		b	.L33
 515              	.L43:
 228:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = 'b';
ARM GAS  /tmp/cc3bz4kU.s 			page 15


 516              		.loc 1 228 30 discriminator 1 view .LVU137
 517 0104 1F2C     		cmp	r4, #31
 518 0106 C1D8     		bhi	.L33
 229:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 519              		.loc 1 229 13 is_stmt 1 view .LVU138
 520              	.LVL49:
 229:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 521              		.loc 1 229 24 is_stmt 0 view .LVU139
 522 0108 4FF0620C 		mov	ip, #98
 523 010c 05F804C0 		strb	ip, [r5, r4]
 229:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 524              		.loc 1 229 20 view .LVU140
 525 0110 0134     		adds	r4, r4, #1
 526              	.LVL50:
 229:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 527              		.loc 1 229 20 view .LVU141
 528 0112 BBE7     		b	.L33
 529              	.L36:
 240:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 530              		.loc 1 240 14 is_stmt 1 view .LVU142
 240:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 531              		.loc 1 240 16 is_stmt 0 view .LVU143
 532 0114 16F0040F 		tst	r6, #4
 533 0118 05D0     		beq	.L37
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 534              		.loc 1 241 13 is_stmt 1 view .LVU144
 535              	.LVL51:
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 536              		.loc 1 241 24 is_stmt 0 view .LVU145
 537 011a 4FF02B0C 		mov	ip, #43
 538 011e 05F804C0 		strb	ip, [r5, r4]
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 539              		.loc 1 241 20 view .LVU146
 540 0122 0134     		adds	r4, r4, #1
 541              	.LVL52:
 241:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 542              		.loc 1 241 20 view .LVU147
 543 0124 C3E7     		b	.L35
 544              	.L37:
 243:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 545              		.loc 1 243 14 is_stmt 1 view .LVU148
 243:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 546              		.loc 1 243 16 is_stmt 0 view .LVU149
 547 0126 16F0080F 		tst	r6, #8
 548 012a C0D0     		beq	.L35
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 549              		.loc 1 244 13 is_stmt 1 view .LVU150
 550              	.LVL53:
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 551              		.loc 1 244 24 is_stmt 0 view .LVU151
 552 012c 4FF0200C 		mov	ip, #32
 553 0130 05F804C0 		strb	ip, [r5, r4]
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 554              		.loc 1 244 20 view .LVU152
 555 0134 0134     		adds	r4, r4, #1
 556              	.LVL54:
 244:Middlewares/lvgl/src/misc/lv_printf.c ****         }
ARM GAS  /tmp/cc3bz4kU.s 			page 16


 557              		.loc 1 244 20 view .LVU153
 558 0136 BAE7     		b	.L35
 559              		.cfi_endproc
 560              	.LFE6:
 562              		.section	.text._ntoa_long,"ax",%progbits
 563              		.align	1
 564              		.syntax unified
 565              		.thumb
 566              		.thumb_func
 568              	_ntoa_long:
 569              	.LVL55:
 570              	.LFB7:
 250:Middlewares/lvgl/src/misc/lv_printf.c **** 
 251:Middlewares/lvgl/src/misc/lv_printf.c **** // internal itoa for 'long' type
 252:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ntoa_long(out_fct_type out, char * buffer, size_t idx, size_t maxlen, unsigned long 
 253:Middlewares/lvgl/src/misc/lv_printf.c ****                          unsigned long base, unsigned int prec, unsigned int width, unsigned int fl
 254:Middlewares/lvgl/src/misc/lv_printf.c **** {
 571              		.loc 1 254 1 is_stmt 1 view -0
 572              		.cfi_startproc
 573              		@ args = 24, pretend = 0, frame = 32
 574              		@ frame_needed = 0, uses_anonymous_args = 0
 575              		.loc 1 254 1 is_stmt 0 view .LVU155
 576 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 577              	.LCFI8:
 578              		.cfi_def_cfa_offset 20
 579              		.cfi_offset 4, -20
 580              		.cfi_offset 5, -16
 581              		.cfi_offset 6, -12
 582              		.cfi_offset 7, -8
 583              		.cfi_offset 14, -4
 584 0002 91B0     		sub	sp, sp, #68
 585              	.LCFI9:
 586              		.cfi_def_cfa_offset 88
 587 0004 169C     		ldr	r4, [sp, #88]
 588 0006 189D     		ldr	r5, [sp, #96]
 589 0008 1B9E     		ldr	r6, [sp, #108]
 255:Middlewares/lvgl/src/misc/lv_printf.c ****     char buf[PRINTF_NTOA_BUFFER_SIZE];
 590              		.loc 1 255 5 is_stmt 1 view .LVU156
 256:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t len = 0U;
 591              		.loc 1 256 5 view .LVU157
 592              	.LVL56:
 257:Middlewares/lvgl/src/misc/lv_printf.c **** 
 258:Middlewares/lvgl/src/misc/lv_printf.c ****     // no hash for 0 values
 259:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!value) {
 593              		.loc 1 259 5 view .LVU158
 594              		.loc 1 259 7 is_stmt 0 view .LVU159
 595 000a 0CB9     		cbnz	r4, .L46
 260:Middlewares/lvgl/src/misc/lv_printf.c ****         flags &= ~FLAGS_HASH;
 596              		.loc 1 260 9 is_stmt 1 view .LVU160
 597              		.loc 1 260 15 is_stmt 0 view .LVU161
 598 000c 26F01006 		bic	r6, r6, #16
 599              	.LVL57:
 600              	.L46:
 261:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 262:Middlewares/lvgl/src/misc/lv_printf.c **** 
 263:Middlewares/lvgl/src/misc/lv_printf.c ****     // write if precision != 0 and value is != 0
 264:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION) || value) {
ARM GAS  /tmp/cc3bz4kU.s 			page 17


 601              		.loc 1 264 5 is_stmt 1 view .LVU162
 602              		.loc 1 264 7 is_stmt 0 view .LVU163
 603 0010 16F4806E 		ands	lr, r6, #1024
 604 0014 16D0     		beq	.L52
 605              		.loc 1 264 35 discriminator 1 view .LVU164
 606 0016 64B3     		cbz	r4, .L53
 607 0018 4FF0000E 		mov	lr, #0
 608 001c 12E0     		b	.L52
 609              	.LVL58:
 610              	.L57:
 611              	.LBB23:
 265:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 612              		.loc 1 267 24 discriminator 1 view .LVU165
 613 001e 0CF1300C 		add	ip, ip, #48
 614              	.LVL59:
 615              		.loc 1 267 24 discriminator 1 view .LVU166
 616 0022 5FFA8CFC 		uxtb	ip, ip
 617              	.LVL60:
 618              	.L50:
 619              		.loc 1 267 20 discriminator 8 view .LVU167
 620 0026 0EF10107 		add	r7, lr, #1
 621              	.LVL61:
 622              		.loc 1 267 24 discriminator 8 view .LVU168
 623 002a 0EF1400E 		add	lr, lr, #64
 624 002e EE44     		add	lr, sp, lr
 625 0030 0EF820CC 		strb	ip, [lr, #-32]
 268:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 626              		.loc 1 268 13 is_stmt 1 discriminator 8 view .LVU169
 627              		.loc 1 268 19 is_stmt 0 discriminator 8 view .LVU170
 628 0034 B4FBF5FC 		udiv	ip, r4, r5
 629              	.LVL62:
 630              		.loc 1 268 19 discriminator 8 view .LVU171
 631              	.LBE23:
 269:Middlewares/lvgl/src/misc/lv_printf.c ****         } while(value && (len < PRINTF_NTOA_BUFFER_SIZE));
 632              		.loc 1 269 16 is_stmt 1 discriminator 8 view .LVU172
 633              		.loc 1 269 9 is_stmt 0 discriminator 8 view .LVU173
 634 0038 AC42     		cmp	r4, r5
 635 003a 1BD3     		bcc	.L48
 636              		.loc 1 269 23 discriminator 1 view .LVU174
 637 003c 1F2F     		cmp	r7, #31
 638 003e 19D8     		bhi	.L48
 639              	.LBB24:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 640              		.loc 1 267 20 view .LVU175
 641 0040 BE46     		mov	lr, r7
 268:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 642              		.loc 1 268 19 view .LVU176
 643 0042 6446     		mov	r4, ip
 644              	.LVL63:
 645              	.L52:
 268:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 646              		.loc 1 268 19 view .LVU177
 647              	.LBE24:
 265:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 648              		.loc 1 265 9 is_stmt 1 view .LVU178
ARM GAS  /tmp/cc3bz4kU.s 			page 18


 649              	.LBB25:
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 650              		.loc 1 266 13 view .LVU179
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 651              		.loc 1 266 45 is_stmt 0 view .LVU180
 652 0044 B4FBF5FC 		udiv	ip, r4, r5
 653 0048 05FB1C4C 		mls	ip, r5, ip, r4
 266:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 654              		.loc 1 266 24 view .LVU181
 655 004c 5FFA8CFC 		uxtb	ip, ip
 656              	.LVL64:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 657              		.loc 1 267 13 is_stmt 1 view .LVU182
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 658              		.loc 1 267 24 is_stmt 0 view .LVU183
 659 0050 BCF1090F 		cmp	ip, #9
 660 0054 E3D9     		bls	.L57
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 661              		.loc 1 267 91 discriminator 2 view .LVU184
 662 0056 16F0200F 		tst	r6, #32
 663 005a 08D0     		beq	.L54
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 664              		.loc 1 267 91 view .LVU185
 665 005c 4127     		movs	r7, #65
 666              	.L51:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 667              		.loc 1 267 91 discriminator 7 view .LVU186
 668 005e BC44     		add	ip, ip, r7
 669              	.LVL65:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 670              		.loc 1 267 91 discriminator 7 view .LVU187
 671 0060 5FFA8CFC 		uxtb	ip, ip
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 672              		.loc 1 267 24 discriminator 7 view .LVU188
 673 0064 ACF10A0C 		sub	ip, ip, #10
 674 0068 5FFA8CFC 		uxtb	ip, ip
 675 006c DBE7     		b	.L50
 676              	.LVL66:
 677              	.L54:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 678              		.loc 1 267 91 view .LVU189
 679 006e 6127     		movs	r7, #97
 680 0070 F5E7     		b	.L51
 681              	.LVL67:
 682              	.L53:
 267:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 683              		.loc 1 267 91 view .LVU190
 684              	.LBE25:
 256:Middlewares/lvgl/src/misc/lv_printf.c **** 
 685              		.loc 1 256 12 view .LVU191
 686 0072 2746     		mov	r7, r4
 687              	.LVL68:
 688              	.L48:
 270:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 271:Middlewares/lvgl/src/misc/lv_printf.c **** 
 272:Middlewares/lvgl/src/misc/lv_printf.c ****     return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, wid
 689              		.loc 1 272 5 is_stmt 1 view .LVU192
ARM GAS  /tmp/cc3bz4kU.s 			page 19


 690              		.loc 1 272 12 is_stmt 0 view .LVU193
 691 0074 0696     		str	r6, [sp, #24]
 692 0076 1A9C     		ldr	r4, [sp, #104]
 693 0078 0594     		str	r4, [sp, #20]
 694 007a 199C     		ldr	r4, [sp, #100]
 695 007c 0494     		str	r4, [sp, #16]
 696 007e 0395     		str	r5, [sp, #12]
 697 0080 9DF85C40 		ldrb	r4, [sp, #92]	@ zero_extendqisi2
 698 0084 0294     		str	r4, [sp, #8]
 699 0086 0197     		str	r7, [sp, #4]
 700 0088 08AC     		add	r4, sp, #32
 701 008a 0094     		str	r4, [sp]
 702 008c FFF7FEFF 		bl	_ntoa_format
 703              	.LVL69:
 273:Middlewares/lvgl/src/misc/lv_printf.c **** }
 704              		.loc 1 273 1 view .LVU194
 705 0090 11B0     		add	sp, sp, #68
 706              	.LCFI10:
 707              		.cfi_def_cfa_offset 20
 708              		@ sp needed
 709 0092 F0BD     		pop	{r4, r5, r6, r7, pc}
 710              		.loc 1 273 1 view .LVU195
 711              		.cfi_endproc
 712              	.LFE7:
 714              		.global	__aeabi_uldivmod
 715              		.section	.text._ntoa_long_long,"ax",%progbits
 716              		.align	1
 717              		.syntax unified
 718              		.thumb
 719              		.thumb_func
 721              	_ntoa_long_long:
 722              	.LVL70:
 723              	.LFB8:
 274:Middlewares/lvgl/src/misc/lv_printf.c **** 
 275:Middlewares/lvgl/src/misc/lv_printf.c **** // internal itoa for 'long long' type
 276:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 277:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ntoa_long_long(out_fct_type out, char * buffer, size_t idx, size_t maxlen, unsigned 
 278:Middlewares/lvgl/src/misc/lv_printf.c ****                               bool negative, unsigned long long base, unsigned int prec, unsigned i
 279:Middlewares/lvgl/src/misc/lv_printf.c **** {
 724              		.loc 1 279 1 is_stmt 1 view -0
 725              		.cfi_startproc
 726              		@ args = 36, pretend = 0, frame = 48
 727              		@ frame_needed = 0, uses_anonymous_args = 0
 728              		.loc 1 279 1 is_stmt 0 view .LVU197
 729 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 730              	.LCFI11:
 731              		.cfi_def_cfa_offset 36
 732              		.cfi_offset 4, -36
 733              		.cfi_offset 5, -32
 734              		.cfi_offset 6, -28
 735              		.cfi_offset 7, -24
 736              		.cfi_offset 8, -20
 737              		.cfi_offset 9, -16
 738              		.cfi_offset 10, -12
 739              		.cfi_offset 11, -8
 740              		.cfi_offset 14, -4
 741 0004 95B0     		sub	sp, sp, #84
ARM GAS  /tmp/cc3bz4kU.s 			page 20


 742              	.LCFI12:
 743              		.cfi_def_cfa_offset 120
 744 0006 0990     		str	r0, [sp, #36]
 745 0008 0A91     		str	r1, [sp, #40]
 746 000a 0B92     		str	r2, [sp, #44]
 747 000c 9B46     		mov	fp, r3
 748 000e 1E9D     		ldr	r5, [sp, #120]
 749 0010 1F9E     		ldr	r6, [sp, #124]
 750 0012 229F     		ldr	r7, [sp, #136]
 751 0014 DDF88C80 		ldr	r8, [sp, #140]
 752 0018 DDF898A0 		ldr	r10, [sp, #152]
 280:Middlewares/lvgl/src/misc/lv_printf.c ****     char buf[PRINTF_NTOA_BUFFER_SIZE];
 753              		.loc 1 280 5 is_stmt 1 view .LVU198
 281:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t len = 0U;
 754              		.loc 1 281 5 view .LVU199
 755              	.LVL71:
 282:Middlewares/lvgl/src/misc/lv_printf.c **** 
 283:Middlewares/lvgl/src/misc/lv_printf.c ****     // no hash for 0 values
 284:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!value) {
 756              		.loc 1 284 5 view .LVU200
 757              		.loc 1 284 7 is_stmt 0 view .LVU201
 758 001c 55EA0603 		orrs	r3, r5, r6
 759              	.LVL72:
 760              		.loc 1 284 7 view .LVU202
 761 0020 01D1     		bne	.L59
 285:Middlewares/lvgl/src/misc/lv_printf.c ****         flags &= ~FLAGS_HASH;
 762              		.loc 1 285 9 is_stmt 1 view .LVU203
 763              		.loc 1 285 15 is_stmt 0 view .LVU204
 764 0022 2AF0100A 		bic	r10, r10, #16
 765              	.LVL73:
 766              	.L59:
 286:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 287:Middlewares/lvgl/src/misc/lv_printf.c **** 
 288:Middlewares/lvgl/src/misc/lv_printf.c ****     // write if precision != 0 and value is != 0
 289:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION) || value) {
 767              		.loc 1 289 5 is_stmt 1 view .LVU205
 768              		.loc 1 289 7 is_stmt 0 view .LVU206
 769 0026 1AF48064 		ands	r4, r10, #1024
 770 002a 1FD0     		beq	.L65
 771              		.loc 1 289 35 discriminator 1 view .LVU207
 772 002c 55EA0603 		orrs	r3, r5, r6
 773 0030 30D0     		beq	.L66
 774 0032 0024     		movs	r4, #0
 775 0034 1AE0     		b	.L65
 776              	.LVL74:
 777              	.L72:
 778              	.LBB26:
 290:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 779              		.loc 1 292 24 discriminator 1 view .LVU208
 780 0036 03F13002 		add	r2, r3, #48
 781 003a D2B2     		uxtb	r2, r2
 782              	.L63:
 783              		.loc 1 292 20 discriminator 8 view .LVU209
 784 003c 04F10109 		add	r9, r4, #1
 785              	.LVL75:
ARM GAS  /tmp/cc3bz4kU.s 			page 21


 786              		.loc 1 292 24 discriminator 8 view .LVU210
 787 0040 04F15003 		add	r3, r4, #80
 788              	.LVL76:
 789              		.loc 1 292 24 discriminator 8 view .LVU211
 790 0044 0DEB0304 		add	r4, sp, r3
 791 0048 04F8202C 		strb	r2, [r4, #-32]
 293:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 792              		.loc 1 293 13 is_stmt 1 discriminator 8 view .LVU212
 793              		.loc 1 293 19 is_stmt 0 discriminator 8 view .LVU213
 794 004c 3A46     		mov	r2, r7
 795 004e 4346     		mov	r3, r8
 796 0050 2846     		mov	r0, r5
 797 0052 3146     		mov	r1, r6
 798 0054 FFF7FEFF 		bl	__aeabi_uldivmod
 799              	.LVL77:
 800              		.loc 1 293 19 discriminator 8 view .LVU214
 801              	.LBE26:
 294:Middlewares/lvgl/src/misc/lv_printf.c ****         } while(value && (len < PRINTF_NTOA_BUFFER_SIZE));
 802              		.loc 1 294 16 is_stmt 1 discriminator 8 view .LVU215
 803              		.loc 1 294 9 is_stmt 0 discriminator 8 view .LVU216
 804 0058 BD42     		cmp	r5, r7
 805 005a 76EB0803 		sbcs	r3, r6, r8
 806 005e 1BD3     		bcc	.L61
 807              		.loc 1 294 23 discriminator 1 view .LVU217
 808 0060 B9F11F0F 		cmp	r9, #31
 809 0064 18D8     		bhi	.L61
 810              	.LBB27:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 811              		.loc 1 292 20 view .LVU218
 812 0066 4C46     		mov	r4, r9
 293:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 813              		.loc 1 293 19 view .LVU219
 814 0068 0546     		mov	r5, r0
 815 006a 0E46     		mov	r6, r1
 816              	.LVL78:
 817              	.L65:
 293:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 818              		.loc 1 293 19 view .LVU220
 819              	.LBE27:
 290:Middlewares/lvgl/src/misc/lv_printf.c ****             const char digit = (char)(value % base);
 820              		.loc 1 290 9 is_stmt 1 view .LVU221
 821              	.LBB28:
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 822              		.loc 1 291 13 view .LVU222
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 823              		.loc 1 291 45 is_stmt 0 view .LVU223
 824 006c 3A46     		mov	r2, r7
 825 006e 4346     		mov	r3, r8
 826 0070 2846     		mov	r0, r5
 827 0072 3146     		mov	r1, r6
 828 0074 FFF7FEFF 		bl	__aeabi_uldivmod
 829              	.LVL79:
 291:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit -
 830              		.loc 1 291 24 view .LVU224
 831 0078 D3B2     		uxtb	r3, r2
 832              	.LVL80:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
ARM GAS  /tmp/cc3bz4kU.s 			page 22


 833              		.loc 1 292 13 is_stmt 1 view .LVU225
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 834              		.loc 1 292 24 is_stmt 0 view .LVU226
 835 007a 092B     		cmp	r3, #9
 836 007c DBD9     		bls	.L72
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 837              		.loc 1 292 91 discriminator 2 view .LVU227
 838 007e 1AF0200F 		tst	r10, #32
 839 0082 05D0     		beq	.L67
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 840              		.loc 1 292 91 view .LVU228
 841 0084 4122     		movs	r2, #65
 842              	.L64:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 843              		.loc 1 292 91 discriminator 7 view .LVU229
 844 0086 1A44     		add	r2, r2, r3
 845 0088 D2B2     		uxtb	r2, r2
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 846              		.loc 1 292 24 discriminator 7 view .LVU230
 847 008a 0A3A     		subs	r2, r2, #10
 848 008c D2B2     		uxtb	r2, r2
 849 008e D5E7     		b	.L63
 850              	.L67:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 851              		.loc 1 292 91 view .LVU231
 852 0090 6122     		movs	r2, #97
 853 0092 F8E7     		b	.L64
 854              	.LVL81:
 855              	.L66:
 292:Middlewares/lvgl/src/misc/lv_printf.c ****             value /= base;
 856              		.loc 1 292 91 view .LVU232
 857              	.LBE28:
 281:Middlewares/lvgl/src/misc/lv_printf.c **** 
 858              		.loc 1 281 12 view .LVU233
 859 0094 4FF00009 		mov	r9, #0
 860              	.LVL82:
 861              	.L61:
 295:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 296:Middlewares/lvgl/src/misc/lv_printf.c **** 
 297:Middlewares/lvgl/src/misc/lv_printf.c ****     return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, wid
 862              		.loc 1 297 5 is_stmt 1 view .LVU234
 863              		.loc 1 297 12 is_stmt 0 view .LVU235
 864 0098 CDF818A0 		str	r10, [sp, #24]
 865 009c 259B     		ldr	r3, [sp, #148]
 866 009e 0593     		str	r3, [sp, #20]
 867 00a0 249B     		ldr	r3, [sp, #144]
 868 00a2 0493     		str	r3, [sp, #16]
 869 00a4 0397     		str	r7, [sp, #12]
 870 00a6 9DF88030 		ldrb	r3, [sp, #128]	@ zero_extendqisi2
 871 00aa 0293     		str	r3, [sp, #8]
 872 00ac CDF80490 		str	r9, [sp, #4]
 873 00b0 0CAB     		add	r3, sp, #48
 874 00b2 0093     		str	r3, [sp]
 875 00b4 5B46     		mov	r3, fp
 876 00b6 0B9A     		ldr	r2, [sp, #44]
 877 00b8 0A99     		ldr	r1, [sp, #40]
 878 00ba 0998     		ldr	r0, [sp, #36]
ARM GAS  /tmp/cc3bz4kU.s 			page 23


 879 00bc FFF7FEFF 		bl	_ntoa_format
 880              	.LVL83:
 298:Middlewares/lvgl/src/misc/lv_printf.c **** }
 881              		.loc 1 298 1 view .LVU236
 882 00c0 15B0     		add	sp, sp, #84
 883              	.LCFI13:
 884              		.cfi_def_cfa_offset 36
 885              		@ sp needed
 886 00c2 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 887              		.loc 1 298 1 view .LVU237
 888              		.cfi_endproc
 889              	.LFE8:
 891              		.section	.text._vsnprintf,"ax",%progbits
 892              		.align	1
 893              		.syntax unified
 894              		.thumb
 895              		.thumb_func
 897              	_vsnprintf:
 898              	.LVL84:
 899              	.LFB9:
 299:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_LONG_LONG
 300:Middlewares/lvgl/src/misc/lv_printf.c **** 
 301:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 302:Middlewares/lvgl/src/misc/lv_printf.c **** 
 303:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 304:Middlewares/lvgl/src/misc/lv_printf.c **** // forward declaration so that _ftoa can switch to exp notation for values > PRINTF_MAX_FLOAT
 305:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _etoa(out_fct_type out, char * buffer, size_t idx, size_t maxlen, double value, unsig
 306:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int width, unsigned int flags);
 307:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 308:Middlewares/lvgl/src/misc/lv_printf.c **** 
 309:Middlewares/lvgl/src/misc/lv_printf.c **** // internal ftoa for fixed decimal floating point
 310:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _ftoa(out_fct_type out, char * buffer, size_t idx, size_t maxlen, double value, unsig
 311:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int width, unsigned int flags)
 312:Middlewares/lvgl/src/misc/lv_printf.c **** {
 313:Middlewares/lvgl/src/misc/lv_printf.c ****     char buf[PRINTF_FTOA_BUFFER_SIZE];
 314:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t len  = 0U;
 315:Middlewares/lvgl/src/misc/lv_printf.c ****     double diff = 0.0;
 316:Middlewares/lvgl/src/misc/lv_printf.c **** 
 317:Middlewares/lvgl/src/misc/lv_printf.c ****     // powers of 10
 318:Middlewares/lvgl/src/misc/lv_printf.c ****     static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 
 319:Middlewares/lvgl/src/misc/lv_printf.c **** 
 320:Middlewares/lvgl/src/misc/lv_printf.c ****     // test for special values
 321:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value != value)
 322:Middlewares/lvgl/src/misc/lv_printf.c ****         return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 323:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value < -DBL_MAX)
 324:Middlewares/lvgl/src/misc/lv_printf.c ****         return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 325:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value > DBL_MAX)
 326:Middlewares/lvgl/src/misc/lv_printf.c ****         return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & F
 327:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags);
 328:Middlewares/lvgl/src/misc/lv_printf.c **** 
 329:Middlewares/lvgl/src/misc/lv_printf.c ****     // test for very large values
 330:Middlewares/lvgl/src/misc/lv_printf.c ****     // standard printf behavior is to print EVERY whole number digit -- which could be 100s of char
 331:Middlewares/lvgl/src/misc/lv_printf.c ****     if((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 332:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 333:Middlewares/lvgl/src/misc/lv_printf.c ****         return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 334:Middlewares/lvgl/src/misc/lv_printf.c **** #else
 335:Middlewares/lvgl/src/misc/lv_printf.c ****         return 0U;
ARM GAS  /tmp/cc3bz4kU.s 			page 24


 336:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 337:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 338:Middlewares/lvgl/src/misc/lv_printf.c **** 
 339:Middlewares/lvgl/src/misc/lv_printf.c ****     // test for negative
 340:Middlewares/lvgl/src/misc/lv_printf.c ****     bool negative = false;
 341:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value < 0) {
 342:Middlewares/lvgl/src/misc/lv_printf.c ****         negative = true;
 343:Middlewares/lvgl/src/misc/lv_printf.c ****         value = 0 - value;
 344:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 345:Middlewares/lvgl/src/misc/lv_printf.c **** 
 346:Middlewares/lvgl/src/misc/lv_printf.c ****     // set default precision, if not set explicitly
 347:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION)) {
 348:Middlewares/lvgl/src/misc/lv_printf.c ****         prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 349:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 350:Middlewares/lvgl/src/misc/lv_printf.c ****     // limit precision to 9, cause a prec >= 10 can lead to overflow errors
 351:Middlewares/lvgl/src/misc/lv_printf.c ****     while((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 352:Middlewares/lvgl/src/misc/lv_printf.c ****         buf[len++] = '0';
 353:Middlewares/lvgl/src/misc/lv_printf.c ****         prec--;
 354:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 355:Middlewares/lvgl/src/misc/lv_printf.c **** 
 356:Middlewares/lvgl/src/misc/lv_printf.c ****     int whole = (int)value;
 357:Middlewares/lvgl/src/misc/lv_printf.c ****     double tmp = (value - whole) * pow10[prec];
 358:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned long frac = (unsigned long)tmp;
 359:Middlewares/lvgl/src/misc/lv_printf.c ****     diff = tmp - frac;
 360:Middlewares/lvgl/src/misc/lv_printf.c **** 
 361:Middlewares/lvgl/src/misc/lv_printf.c ****     if(diff > 0.5) {
 362:Middlewares/lvgl/src/misc/lv_printf.c ****         ++frac;
 363:Middlewares/lvgl/src/misc/lv_printf.c ****         // handle rollover, e.g. case 0.99 with prec 1 is 1.0
 364:Middlewares/lvgl/src/misc/lv_printf.c ****         if(frac >= pow10[prec]) {
 365:Middlewares/lvgl/src/misc/lv_printf.c ****             frac = 0;
 366:Middlewares/lvgl/src/misc/lv_printf.c ****             ++whole;
 367:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 368:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 369:Middlewares/lvgl/src/misc/lv_printf.c ****     else if(diff < 0.5) {
 370:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 371:Middlewares/lvgl/src/misc/lv_printf.c ****     else if((frac == 0U) || (frac & 1U)) {
 372:Middlewares/lvgl/src/misc/lv_printf.c ****         // if halfway, round up if odd OR if last digit is 0
 373:Middlewares/lvgl/src/misc/lv_printf.c ****         ++frac;
 374:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 375:Middlewares/lvgl/src/misc/lv_printf.c **** 
 376:Middlewares/lvgl/src/misc/lv_printf.c ****     if(prec == 0U) {
 377:Middlewares/lvgl/src/misc/lv_printf.c ****         diff = value - (double)whole;
 378:Middlewares/lvgl/src/misc/lv_printf.c ****         if((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 379:Middlewares/lvgl/src/misc/lv_printf.c ****             // exactly 0.5 and ODD, then round up
 380:Middlewares/lvgl/src/misc/lv_printf.c ****             // 1.5 -> 2, but 2.5 -> 2
 381:Middlewares/lvgl/src/misc/lv_printf.c ****             ++whole;
 382:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 383:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 384:Middlewares/lvgl/src/misc/lv_printf.c ****     else {
 385:Middlewares/lvgl/src/misc/lv_printf.c ****         unsigned int count = prec;
 386:Middlewares/lvgl/src/misc/lv_printf.c ****         // now do fractional part, as an unsigned number
 387:Middlewares/lvgl/src/misc/lv_printf.c ****         while(len < PRINTF_FTOA_BUFFER_SIZE) {
 388:Middlewares/lvgl/src/misc/lv_printf.c ****             --count;
 389:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = (char)(48U + (frac % 10U));
 390:Middlewares/lvgl/src/misc/lv_printf.c ****             if(!(frac /= 10U)) {
 391:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 392:Middlewares/lvgl/src/misc/lv_printf.c ****             }
ARM GAS  /tmp/cc3bz4kU.s 			page 25


 393:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 394:Middlewares/lvgl/src/misc/lv_printf.c ****         // add extra 0s
 395:Middlewares/lvgl/src/misc/lv_printf.c ****         while((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 396:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 397:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 398:Middlewares/lvgl/src/misc/lv_printf.c ****         if(len < PRINTF_FTOA_BUFFER_SIZE) {
 399:Middlewares/lvgl/src/misc/lv_printf.c ****             // add decimal
 400:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '.';
 401:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 402:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 403:Middlewares/lvgl/src/misc/lv_printf.c **** 
 404:Middlewares/lvgl/src/misc/lv_printf.c ****     // do whole part, number is reversed
 405:Middlewares/lvgl/src/misc/lv_printf.c ****     while(len < PRINTF_FTOA_BUFFER_SIZE) {
 406:Middlewares/lvgl/src/misc/lv_printf.c ****         buf[len++] = (char)(48 + (whole % 10));
 407:Middlewares/lvgl/src/misc/lv_printf.c ****         if(!(whole /= 10)) {
 408:Middlewares/lvgl/src/misc/lv_printf.c ****             break;
 409:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 410:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 411:Middlewares/lvgl/src/misc/lv_printf.c **** 
 412:Middlewares/lvgl/src/misc/lv_printf.c ****     // pad leading zeros
 413:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 414:Middlewares/lvgl/src/misc/lv_printf.c ****         if(width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 415:Middlewares/lvgl/src/misc/lv_printf.c ****             width--;
 416:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 417:Middlewares/lvgl/src/misc/lv_printf.c ****         while((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 418:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '0';
 419:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 420:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 421:Middlewares/lvgl/src/misc/lv_printf.c **** 
 422:Middlewares/lvgl/src/misc/lv_printf.c ****     if(len < PRINTF_FTOA_BUFFER_SIZE) {
 423:Middlewares/lvgl/src/misc/lv_printf.c ****         if(negative) {
 424:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '-';
 425:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 426:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_PLUS) {
 427:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = '+';  // ignore the space if the '+' exists
 428:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 429:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(flags & FLAGS_SPACE) {
 430:Middlewares/lvgl/src/misc/lv_printf.c ****             buf[len++] = ' ';
 431:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 432:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 433:Middlewares/lvgl/src/misc/lv_printf.c **** 
 434:Middlewares/lvgl/src/misc/lv_printf.c ****     return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 435:Middlewares/lvgl/src/misc/lv_printf.c **** }
 436:Middlewares/lvgl/src/misc/lv_printf.c **** 
 437:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 438:Middlewares/lvgl/src/misc/lv_printf.c **** // internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.ja
 439:Middlewares/lvgl/src/misc/lv_printf.c **** static size_t _etoa(out_fct_type out, char * buffer, size_t idx, size_t maxlen, double value, unsig
 440:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int width, unsigned int flags)
 441:Middlewares/lvgl/src/misc/lv_printf.c **** {
 442:Middlewares/lvgl/src/misc/lv_printf.c ****     // check for NaN and special values
 443:Middlewares/lvgl/src/misc/lv_printf.c ****     if((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 444:Middlewares/lvgl/src/misc/lv_printf.c ****         return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 445:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 446:Middlewares/lvgl/src/misc/lv_printf.c **** 
 447:Middlewares/lvgl/src/misc/lv_printf.c ****     // determine the sign
 448:Middlewares/lvgl/src/misc/lv_printf.c ****     const bool negative = value < 0;
 449:Middlewares/lvgl/src/misc/lv_printf.c ****     if(negative) {
ARM GAS  /tmp/cc3bz4kU.s 			page 26


 450:Middlewares/lvgl/src/misc/lv_printf.c ****         value = -value;
 451:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 452:Middlewares/lvgl/src/misc/lv_printf.c **** 
 453:Middlewares/lvgl/src/misc/lv_printf.c ****     // default precision
 454:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!(flags & FLAGS_PRECISION)) {
 455:Middlewares/lvgl/src/misc/lv_printf.c ****         prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 456:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 457:Middlewares/lvgl/src/misc/lv_printf.c **** 
 458:Middlewares/lvgl/src/misc/lv_printf.c ****     // determine the decimal exponent
 459:Middlewares/lvgl/src/misc/lv_printf.c ****     // based on the algorithm by David Gay (https://www.ampl.com/netlib/fp/dtoa.c)
 460:Middlewares/lvgl/src/misc/lv_printf.c ****     union {
 461:Middlewares/lvgl/src/misc/lv_printf.c ****         uint64_t U;
 462:Middlewares/lvgl/src/misc/lv_printf.c ****         double   F;
 463:Middlewares/lvgl/src/misc/lv_printf.c ****     } conv;
 464:Middlewares/lvgl/src/misc/lv_printf.c **** 
 465:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.F = value;
 466:Middlewares/lvgl/src/misc/lv_printf.c ****     int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 467:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is
 468:Middlewares/lvgl/src/misc/lv_printf.c ****     // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
 469:Middlewares/lvgl/src/misc/lv_printf.c ****     int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602
 470:Middlewares/lvgl/src/misc/lv_printf.c ****     // now we want to compute 10^expval but we want to be sure it won't overflow
 471:Middlewares/lvgl/src/misc/lv_printf.c ****     exp2 = (int)(expval * 3.321928094887362 + 0.5);
 472:Middlewares/lvgl/src/misc/lv_printf.c ****     const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 473:Middlewares/lvgl/src/misc/lv_printf.c ****     const double z2 = z * z;
 474:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.U = (uint64_t)(exp2 + 1023) << 52U;
 475:Middlewares/lvgl/src/misc/lv_printf.c ****     // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_func
 476:Middlewares/lvgl/src/misc/lv_printf.c ****     conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 477:Middlewares/lvgl/src/misc/lv_printf.c ****     // correct for rounding errors
 478:Middlewares/lvgl/src/misc/lv_printf.c ****     if(value < conv.F) {
 479:Middlewares/lvgl/src/misc/lv_printf.c ****         expval--;
 480:Middlewares/lvgl/src/misc/lv_printf.c ****         conv.F /= 10;
 481:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 482:Middlewares/lvgl/src/misc/lv_printf.c **** 
 483:Middlewares/lvgl/src/misc/lv_printf.c ****     // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
 484:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 485:Middlewares/lvgl/src/misc/lv_printf.c **** 
 486:Middlewares/lvgl/src/misc/lv_printf.c ****     // in "%g" mode, "prec" is the number of *significant figures* not decimals
 487:Middlewares/lvgl/src/misc/lv_printf.c ****     if(flags & FLAGS_ADAPT_EXP) {
 488:Middlewares/lvgl/src/misc/lv_printf.c ****         // do we want to fall-back to "%f" mode?
 489:Middlewares/lvgl/src/misc/lv_printf.c ****         if((value >= 1e-4) && (value < 1e6)) {
 490:Middlewares/lvgl/src/misc/lv_printf.c ****             if((int)prec > expval) {
 491:Middlewares/lvgl/src/misc/lv_printf.c ****                 prec = (unsigned)((int)prec - expval - 1);
 492:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 493:Middlewares/lvgl/src/misc/lv_printf.c ****             else {
 494:Middlewares/lvgl/src/misc/lv_printf.c ****                 prec = 0;
 495:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 496:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 497:Middlewares/lvgl/src/misc/lv_printf.c ****             // no characters in exponent
 498:Middlewares/lvgl/src/misc/lv_printf.c ****             minwidth = 0U;
 499:Middlewares/lvgl/src/misc/lv_printf.c ****             expval   = 0;
 500:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 501:Middlewares/lvgl/src/misc/lv_printf.c ****         else {
 502:Middlewares/lvgl/src/misc/lv_printf.c ****             // we use one sigfig for the whole part
 503:Middlewares/lvgl/src/misc/lv_printf.c ****             if((prec > 0) && (flags & FLAGS_PRECISION)) {
 504:Middlewares/lvgl/src/misc/lv_printf.c ****                 --prec;
 505:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 506:Middlewares/lvgl/src/misc/lv_printf.c ****         }
ARM GAS  /tmp/cc3bz4kU.s 			page 27


 507:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 508:Middlewares/lvgl/src/misc/lv_printf.c **** 
 509:Middlewares/lvgl/src/misc/lv_printf.c ****     // will everything fit?
 510:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int fwidth = width;
 511:Middlewares/lvgl/src/misc/lv_printf.c ****     if(width > minwidth) {
 512:Middlewares/lvgl/src/misc/lv_printf.c ****         // we didn't fall-back so subtract the characters required for the exponent
 513:Middlewares/lvgl/src/misc/lv_printf.c ****         fwidth -= minwidth;
 514:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 515:Middlewares/lvgl/src/misc/lv_printf.c ****     else {
 516:Middlewares/lvgl/src/misc/lv_printf.c ****         // not enough characters, so go back to default sizing
 517:Middlewares/lvgl/src/misc/lv_printf.c ****         fwidth = 0U;
 518:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 519:Middlewares/lvgl/src/misc/lv_printf.c ****     if((flags & FLAGS_LEFT) && minwidth) {
 520:Middlewares/lvgl/src/misc/lv_printf.c ****         // if we're padding on the right, DON'T pad the floating part
 521:Middlewares/lvgl/src/misc/lv_printf.c ****         fwidth = 0U;
 522:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 523:Middlewares/lvgl/src/misc/lv_printf.c **** 
 524:Middlewares/lvgl/src/misc/lv_printf.c ****     // rescale the float value
 525:Middlewares/lvgl/src/misc/lv_printf.c ****     if(expval) {
 526:Middlewares/lvgl/src/misc/lv_printf.c ****         value /= conv.F;
 527:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 528:Middlewares/lvgl/src/misc/lv_printf.c **** 
 529:Middlewares/lvgl/src/misc/lv_printf.c ****     // output the floating part
 530:Middlewares/lvgl/src/misc/lv_printf.c ****     const size_t start_idx = idx;
 531:Middlewares/lvgl/src/misc/lv_printf.c ****     idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_A
 532:Middlewares/lvgl/src/misc/lv_printf.c **** 
 533:Middlewares/lvgl/src/misc/lv_printf.c ****     // output the exponent part
 534:Middlewares/lvgl/src/misc/lv_printf.c ****     if(minwidth) {
 535:Middlewares/lvgl/src/misc/lv_printf.c ****         // output the exponential symbol
 536:Middlewares/lvgl/src/misc/lv_printf.c ****         out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 537:Middlewares/lvgl/src/misc/lv_printf.c ****         // output the exponent value
 538:Middlewares/lvgl/src/misc/lv_printf.c ****         idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10,
 539:Middlewares/lvgl/src/misc/lv_printf.c ****                          FLAGS_ZEROPAD | FLAGS_PLUS);
 540:Middlewares/lvgl/src/misc/lv_printf.c ****         // might need to right-pad spaces
 541:Middlewares/lvgl/src/misc/lv_printf.c ****         if(flags & FLAGS_LEFT) {
 542:Middlewares/lvgl/src/misc/lv_printf.c ****             while(idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 543:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 544:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 545:Middlewares/lvgl/src/misc/lv_printf.c ****     return idx;
 546:Middlewares/lvgl/src/misc/lv_printf.c **** }
 547:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_EXPONENTIAL
 548:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_FLOAT
 549:Middlewares/lvgl/src/misc/lv_printf.c **** 
 550:Middlewares/lvgl/src/misc/lv_printf.c **** // internal vsnprintf
 551:Middlewares/lvgl/src/misc/lv_printf.c **** static int _vsnprintf(out_fct_type out, char * buffer, const size_t maxlen, const char * format, va
 552:Middlewares/lvgl/src/misc/lv_printf.c **** {
 900              		.loc 1 552 1 is_stmt 1 view -0
 901              		.cfi_startproc
 902              		@ args = 4, pretend = 0, frame = 16
 903              		@ frame_needed = 0, uses_anonymous_args = 0
 904              		.loc 1 552 1 is_stmt 0 view .LVU239
 905 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 906              	.LCFI14:
 907              		.cfi_def_cfa_offset 36
 908              		.cfi_offset 4, -36
 909              		.cfi_offset 5, -32
 910              		.cfi_offset 6, -28
ARM GAS  /tmp/cc3bz4kU.s 			page 28


 911              		.cfi_offset 7, -24
 912              		.cfi_offset 8, -20
 913              		.cfi_offset 9, -16
 914              		.cfi_offset 10, -12
 915              		.cfi_offset 11, -8
 916              		.cfi_offset 14, -4
 917 0004 8FB0     		sub	sp, sp, #60
 918              	.LCFI15:
 919              		.cfi_def_cfa_offset 96
 920 0006 0746     		mov	r7, r0
 921 0008 1646     		mov	r6, r2
 922 000a 0D93     		str	r3, [sp, #52]
 553:Middlewares/lvgl/src/misc/lv_printf.c ****     unsigned int flags, width, precision, n;
 923              		.loc 1 553 5 is_stmt 1 view .LVU240
 554:Middlewares/lvgl/src/misc/lv_printf.c ****     size_t idx = 0U;
 924              		.loc 1 554 5 view .LVU241
 925              	.LVL85:
 555:Middlewares/lvgl/src/misc/lv_printf.c **** 
 556:Middlewares/lvgl/src/misc/lv_printf.c ****     if(!buffer) {
 926              		.loc 1 556 5 view .LVU242
 927              		.loc 1 556 7 is_stmt 0 view .LVU243
 928 000c 8B46     		mov	fp, r1
 929 000e 0029     		cmp	r1, #0
 930 0010 00F0CB82 		beq	.L168
 931              	.L74:
 932              	.LVL86:
 557:Middlewares/lvgl/src/misc/lv_printf.c ****         // use null output function
 558:Middlewares/lvgl/src/misc/lv_printf.c ****         out = _out_null;
 559:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 560:Middlewares/lvgl/src/misc/lv_printf.c **** 
 561:Middlewares/lvgl/src/misc/lv_printf.c ****     while(*format) {
 562:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 563:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format != '%') {
 564:Middlewares/lvgl/src/misc/lv_printf.c ****             // no
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             out(*format, buffer, idx++, maxlen);
 566:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 567:Middlewares/lvgl/src/misc/lv_printf.c ****             continue;
 568:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 569:Middlewares/lvgl/src/misc/lv_printf.c ****         else {
 570:Middlewares/lvgl/src/misc/lv_printf.c ****             // yes, evaluate it
 571:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 572:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 573:Middlewares/lvgl/src/misc/lv_printf.c **** 
 574:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate flags
 575:Middlewares/lvgl/src/misc/lv_printf.c ****         flags = 0U;
 576:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 577:Middlewares/lvgl/src/misc/lv_printf.c ****             switch(*format) {
 578:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 579:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_ZEROPAD;
 580:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 581:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 582:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 583:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '-':
 584:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LEFT;
 585:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 586:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 587:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
ARM GAS  /tmp/cc3bz4kU.s 			page 29


 588:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '+':
 589:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_PLUS;
 590:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 591:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 592:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 593:Middlewares/lvgl/src/misc/lv_printf.c ****                 case ' ':
 594:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_SPACE;
 595:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 596:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 597:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 598:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '#':
 599:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_HASH;
 600:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 601:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 602:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 603:Middlewares/lvgl/src/misc/lv_printf.c ****                 default :
 604:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 0U;
 605:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 606:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 607:Middlewares/lvgl/src/misc/lv_printf.c ****         } while(n);
 608:Middlewares/lvgl/src/misc/lv_printf.c **** 
 609:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate width field
 610:Middlewares/lvgl/src/misc/lv_printf.c ****         width = 0U;
 611:Middlewares/lvgl/src/misc/lv_printf.c ****         if(_is_digit(*format)) {
 612:Middlewares/lvgl/src/misc/lv_printf.c ****             width = _atoi(&format);
 613:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 614:Middlewares/lvgl/src/misc/lv_printf.c ****         else if(*format == '*') {
 615:Middlewares/lvgl/src/misc/lv_printf.c ****             const int w = va_arg(va, int);
 616:Middlewares/lvgl/src/misc/lv_printf.c ****             if(w < 0) {
 617:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LEFT;    // reverse padding
 618:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int) - w;
 619:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 620:Middlewares/lvgl/src/misc/lv_printf.c ****             else {
 621:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int)w;
 622:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 623:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 624:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 625:Middlewares/lvgl/src/misc/lv_printf.c **** 
 626:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate precision field
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         precision = 0U;
 628:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 629:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 630:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 631:Middlewares/lvgl/src/misc/lv_printf.c ****             if(_is_digit(*format)) {
 632:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 633:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 634:Middlewares/lvgl/src/misc/lv_printf.c ****             else if(*format == '*') {
 635:Middlewares/lvgl/src/misc/lv_printf.c ****                 const int prec = (int)va_arg(va, int);
 636:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = prec > 0 ? (unsigned int)prec : 0U;
 637:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 638:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 639:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 640:Middlewares/lvgl/src/misc/lv_printf.c **** 
 641:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate length field
 642:Middlewares/lvgl/src/misc/lv_printf.c ****         switch(*format) {
 643:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LONG;
ARM GAS  /tmp/cc3bz4kU.s 			page 30


 645:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'l') {
 647:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 648:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 649:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 650:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 651:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'h' :
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_SHORT;
 653:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'h') {
 655:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 656:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 657:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 658:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 659:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_PTRDIFF_T)
 660:Middlewares/lvgl/src/misc/lv_printf.c ****             case 't' :
 661:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 662:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 663:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 664:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 665:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'j' :
 666:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 667:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 668:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 669:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'z' :
 670:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 671:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 672:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 673:Middlewares/lvgl/src/misc/lv_printf.c ****             default :
 674:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 675:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 676:Middlewares/lvgl/src/misc/lv_printf.c **** 
 677:Middlewares/lvgl/src/misc/lv_printf.c ****         // evaluate specifier
 678:Middlewares/lvgl/src/misc/lv_printf.c ****         switch(*format) {
 679:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 680:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'i' :
 681:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'u' :
 682:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'x' :
 683:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'X' :
 684:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'p' :
 685:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'P' :
 686:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'o' :
 687:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'b' : {
 688:Middlewares/lvgl/src/misc/lv_printf.c ****                     // set the base
 689:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int base;
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(*format == 'x' || *format == 'X') {
 691:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 692:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                     else if(*format == 'p' || *format == 'P') {
 694:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 695:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_HASH;   // always hash for pointer format
 696:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 697:Middlewares/lvgl/src/misc/lv_printf.c ****                         if(sizeof(uintptr_t) == sizeof(long long))
 698:Middlewares/lvgl/src/misc/lv_printf.c ****                             flags |= FLAGS_LONG_LONG;
 699:Middlewares/lvgl/src/misc/lv_printf.c ****                         else
 700:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 701:Middlewares/lvgl/src/misc/lv_printf.c ****                             flags |= FLAGS_LONG;
ARM GAS  /tmp/cc3bz4kU.s 			page 31


 702:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 703:Middlewares/lvgl/src/misc/lv_printf.c ****                     else if(*format == 'o') {
 704:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  8U;
 705:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 706:Middlewares/lvgl/src/misc/lv_printf.c ****                     else if(*format == 'b') {
 707:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  2U;
 708:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 709:Middlewares/lvgl/src/misc/lv_printf.c ****                     else {
 710:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 10U;
 711:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_HASH;   // no hash for dec format
 712:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 713:Middlewares/lvgl/src/misc/lv_printf.c ****                     // uppercase
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(*format == 'X' || *format == 'P') {
 715:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 716:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 717:Middlewares/lvgl/src/misc/lv_printf.c **** 
 718:Middlewares/lvgl/src/misc/lv_printf.c ****                     // no plus or space flag for u, x, X, o, b
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                     if((*format != 'i') && (*format != 'd')) {
 720:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 721:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 722:Middlewares/lvgl/src/misc/lv_printf.c **** 
 723:Middlewares/lvgl/src/misc/lv_printf.c ****                     // ignore '0' flag when precision is given
 724:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_PRECISION) {
 725:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_ZEROPAD;
 726:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 727:Middlewares/lvgl/src/misc/lv_printf.c **** 
 728:Middlewares/lvgl/src/misc/lv_printf.c ****                     // convert the integer
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                     if((*format == 'i') || (*format == 'd')) {
 730:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 731:Middlewares/lvgl/src/misc/lv_printf.c ****                         if(flags & FLAGS_LONG_LONG) {
 732:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 733:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long long value = va_arg(va, long long);
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(va
 735:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 736:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 737:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 738:Middlewares/lvgl/src/misc/lv_printf.c ****                         else if(flags & FLAGS_LONG) {
 739:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long value = va_arg(va, long);
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? 
 741:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 742:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 743:Middlewares/lvgl/src/misc/lv_printf.c ****                         else {
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                             const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 747:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 748:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 749:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 750:Middlewares/lvgl/src/misc/lv_printf.c ****                     else {
 751:Middlewares/lvgl/src/misc/lv_printf.c ****                         // unsigned
 752:Middlewares/lvgl/src/misc/lv_printf.c ****                         if(flags & FLAGS_LONG_LONG) {
 753:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 754:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned lon
 755:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 756:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 757:Middlewares/lvgl/src/misc/lv_printf.c ****                         else if(flags & FLAGS_LONG) {
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), f
ARM GAS  /tmp/cc3bz4kU.s 			page 32


 759:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 760:Middlewares/lvgl/src/misc/lv_printf.c ****                         else {
 761:Middlewares/lvgl/src/misc/lv_printf.c ****                             const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 764:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 765:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 766:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 767:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 768:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 769:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 770:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'f' :
 771:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'F' :
 772:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'F') flags |= FLAGS_UPPERCASE;
 773:Middlewares/lvgl/src/misc/lv_printf.c ****                 idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 774:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 775:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 776:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 777:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'e':
 778:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'E':
 779:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'g':
 780:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'G':
 781:Middlewares/lvgl/src/misc/lv_printf.c ****                 if((*format == 'g') || (*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 782:Middlewares/lvgl/src/misc/lv_printf.c ****                 if((*format == 'E') || (*format == 'G')) flags |= FLAGS_UPPERCASE;
 783:Middlewares/lvgl/src/misc/lv_printf.c ****                 idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 784:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 785:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 786:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_EXPONENTIAL
 787:Middlewares/lvgl/src/misc/lv_printf.c **** #endif  // PRINTF_SUPPORT_FLOAT
 788:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'c' : {
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = 1U;
 790:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(!(flags & FLAGS_LEFT)) {
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 794:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 795:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 796:Middlewares/lvgl/src/misc/lv_printf.c ****                     // char output
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     out((char)va_arg(va, int), buffer, idx++, maxlen);
 798:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 799:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_LEFT) {
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 802:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 803:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 804:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 805:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 806:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 807:Middlewares/lvgl/src/misc/lv_printf.c **** 
 808:Middlewares/lvgl/src/misc/lv_printf.c ****             case 's' : {
 809:Middlewares/lvgl/src/misc/lv_printf.c ****                     const char * p = va_arg(va, char *);
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = _strnlen_s(p, precision ? precision : (size_t) -1);
 811:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 812:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_PRECISION) {
 813:Middlewares/lvgl/src/misc/lv_printf.c ****                         l = (l < precision ? l : precision);
 814:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(!(flags & FLAGS_LEFT)) {
ARM GAS  /tmp/cc3bz4kU.s 			page 33


 816:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 818:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 819:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 820:Middlewares/lvgl/src/misc/lv_printf.c ****                     // string output
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                     while((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 823:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 824:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(flags & FLAGS_LEFT) {
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 828:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 829:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 830:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 832:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 833:Middlewares/lvgl/src/misc/lv_printf.c **** 
 834:Middlewares/lvgl/src/misc/lv_printf.c ****             case '%' :
 835:Middlewares/lvgl/src/misc/lv_printf.c ****                 out('%', buffer, idx++, maxlen);
 933              		.loc 1 835 17 view .LVU244
 934 0014 0024     		movs	r4, #0
 935              	.LVL87:
 936              	.L149:
 561:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 937              		.loc 1 561 10 is_stmt 1 view .LVU245
 561:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 938              		.loc 1 561 11 is_stmt 0 view .LVU246
 939 0016 0D9B     		ldr	r3, [sp, #52]
 940 0018 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 561:Middlewares/lvgl/src/misc/lv_printf.c ****         // format specifier?  %[flags][width][.precision][length]
 941              		.loc 1 561 10 view .LVU247
 942 001a 0028     		cmp	r0, #0
 943 001c 00F0C782 		beq	.L169
 563:Middlewares/lvgl/src/misc/lv_printf.c ****             // no
 944              		.loc 1 563 9 is_stmt 1 view .LVU248
 563:Middlewares/lvgl/src/misc/lv_printf.c ****             // no
 945              		.loc 1 563 11 is_stmt 0 view .LVU249
 946 0020 2528     		cmp	r0, #37
 947 0022 09D0     		beq	.L76
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 948              		.loc 1 565 13 is_stmt 1 view .LVU250
 949 0024 651C     		adds	r5, r4, #1
 950              	.LVL88:
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 951              		.loc 1 565 13 is_stmt 0 view .LVU251
 952 0026 3346     		mov	r3, r6
 953 0028 2246     		mov	r2, r4
 954 002a 5946     		mov	r1, fp
 955 002c B847     		blx	r7
 956              	.LVL89:
 566:Middlewares/lvgl/src/misc/lv_printf.c ****             continue;
 957              		.loc 1 566 13 is_stmt 1 view .LVU252
 566:Middlewares/lvgl/src/misc/lv_printf.c ****             continue;
 958              		.loc 1 566 19 is_stmt 0 view .LVU253
 959 002e 0D9B     		ldr	r3, [sp, #52]
 960 0030 0133     		adds	r3, r3, #1
ARM GAS  /tmp/cc3bz4kU.s 			page 34


 961 0032 0D93     		str	r3, [sp, #52]
 567:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 962              		.loc 1 567 13 is_stmt 1 view .LVU254
 565:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 963              		.loc 1 565 13 is_stmt 0 view .LVU255
 964 0034 2C46     		mov	r4, r5
 567:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 965              		.loc 1 567 13 view .LVU256
 966 0036 EEE7     		b	.L149
 967              	.LVL90:
 968              	.L76:
 571:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 969              		.loc 1 571 13 is_stmt 1 view .LVU257
 571:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 970              		.loc 1 571 19 is_stmt 0 view .LVU258
 971 0038 0133     		adds	r3, r3, #1
 972 003a 0D93     		str	r3, [sp, #52]
 575:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 973              		.loc 1 575 9 is_stmt 1 view .LVU259
 974              	.LVL91:
 575:Middlewares/lvgl/src/misc/lv_printf.c ****         do {
 975              		.loc 1 575 15 is_stmt 0 view .LVU260
 976 003c 0025     		movs	r5, #0
 977              	.LVL92:
 978              	.L78:
 576:Middlewares/lvgl/src/misc/lv_printf.c ****             switch(*format) {
 979              		.loc 1 576 9 is_stmt 1 view .LVU261
 577:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 980              		.loc 1 577 13 view .LVU262
 577:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 981              		.loc 1 577 20 is_stmt 0 view .LVU263
 982 003e 0D9B     		ldr	r3, [sp, #52]
 983 0040 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 577:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '0':
 984              		.loc 1 577 13 view .LVU264
 985 0042 A1F12002 		sub	r2, r1, #32
 986 0046 102A     		cmp	r2, #16
 987 0048 0AD8     		bhi	.L79
 988 004a DFE802F0 		tbb	[pc, r2]
 989              	.L81:
 990 004e 38       		.byte	(.L85-.L81)/2
 991 004f 09       		.byte	(.L79-.L81)/2
 992 0050 09       		.byte	(.L79-.L81)/2
 993 0051 3D       		.byte	(.L84-.L81)/2
 994 0052 09       		.byte	(.L79-.L81)/2
 995 0053 09       		.byte	(.L79-.L81)/2
 996 0054 09       		.byte	(.L79-.L81)/2
 997 0055 09       		.byte	(.L79-.L81)/2
 998 0056 09       		.byte	(.L79-.L81)/2
 999 0057 09       		.byte	(.L79-.L81)/2
 1000 0058 09       		.byte	(.L79-.L81)/2
 1001 0059 33       		.byte	(.L83-.L81)/2
 1002 005a 09       		.byte	(.L79-.L81)/2
 1003 005b 2E       		.byte	(.L82-.L81)/2
 1004 005c 09       		.byte	(.L79-.L81)/2
 1005 005d 09       		.byte	(.L79-.L81)/2
 1006 005e 29       		.byte	(.L80-.L81)/2
ARM GAS  /tmp/cc3bz4kU.s 			page 35


 1007 005f 00       		.p2align 1
 1008              	.L79:
 1009              	.LVL93:
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1010              		.loc 1 607 16 is_stmt 1 view .LVU265
 610:Middlewares/lvgl/src/misc/lv_printf.c ****         if(_is_digit(*format)) {
 1011              		.loc 1 610 9 view .LVU266
 611:Middlewares/lvgl/src/misc/lv_printf.c ****             width = _atoi(&format);
 1012              		.loc 1 611 9 view .LVU267
 1013              	.LBB29:
 1014              	.LBI29:
 153:Middlewares/lvgl/src/misc/lv_printf.c **** {
 1015              		.loc 1 153 20 view .LVU268
 1016              	.LBB30:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1017              		.loc 1 155 5 view .LVU269
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1018              		.loc 1 155 24 is_stmt 0 view .LVU270
 1019 0060 A1F13003 		sub	r3, r1, #48
 1020 0064 DBB2     		uxtb	r3, r3
 1021              	.LVL94:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1022              		.loc 1 155 24 view .LVU271
 1023              	.LBE30:
 1024              	.LBE29:
 611:Middlewares/lvgl/src/misc/lv_printf.c ****             width = _atoi(&format);
 1025              		.loc 1 611 11 view .LVU272
 1026 0066 092B     		cmp	r3, #9
 1027 0068 33D9     		bls	.L170
 614:Middlewares/lvgl/src/misc/lv_printf.c ****             const int w = va_arg(va, int);
 1028              		.loc 1 614 14 is_stmt 1 view .LVU273
 614:Middlewares/lvgl/src/misc/lv_printf.c ****             const int w = va_arg(va, int);
 1029              		.loc 1 614 16 is_stmt 0 view .LVU274
 1030 006a 2A29     		cmp	r1, #42
 1031 006c 36D0     		beq	.L171
 610:Middlewares/lvgl/src/misc/lv_printf.c ****         if(_is_digit(*format)) {
 1032              		.loc 1 610 15 view .LVU275
 1033 006e 0023     		movs	r3, #0
 1034 0070 0A93     		str	r3, [sp, #40]
 1035              	.LVL95:
 1036              	.L89:
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 1037              		.loc 1 627 9 is_stmt 1 view .LVU276
 628:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 1038              		.loc 1 628 9 view .LVU277
 628:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 1039              		.loc 1 628 12 is_stmt 0 view .LVU278
 1040 0072 0D9B     		ldr	r3, [sp, #52]
 1041 0074 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 628:Middlewares/lvgl/src/misc/lv_printf.c ****             flags |= FLAGS_PRECISION;
 1042              		.loc 1 628 11 view .LVU279
 1043 0076 2E2A     		cmp	r2, #46
 1044 0078 40D0     		beq	.L172
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 1045              		.loc 1 627 19 view .LVU280
 1046 007a 4FF0000A 		mov	r10, #0
 1047              	.LVL96:
ARM GAS  /tmp/cc3bz4kU.s 			page 36


 1048              	.L92:
 642:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 1049              		.loc 1 642 9 is_stmt 1 view .LVU281
 642:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 1050              		.loc 1 642 16 is_stmt 0 view .LVU282
 1051 007e 0D9A     		ldr	r2, [sp, #52]
 1052 0080 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 642:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'l' :
 1053              		.loc 1 642 9 view .LVU283
 1054 0082 683B     		subs	r3, r3, #104
 1055 0084 122B     		cmp	r3, #18
 1056 0086 77D8     		bhi	.L94
 1057 0088 DFE803F0 		tbb	[pc, r3]
 1058              	.L96:
 1059 008c 64       		.byte	(.L100-.L96)/2
 1060 008d 76       		.byte	(.L94-.L96)/2
 1061 008e D3       		.byte	(.L99-.L96)/2
 1062 008f 76       		.byte	(.L94-.L96)/2
 1063 0090 56       		.byte	(.L98-.L96)/2
 1064 0091 76       		.byte	(.L94-.L96)/2
 1065 0092 76       		.byte	(.L94-.L96)/2
 1066 0093 76       		.byte	(.L94-.L96)/2
 1067 0094 76       		.byte	(.L94-.L96)/2
 1068 0095 76       		.byte	(.L94-.L96)/2
 1069 0096 76       		.byte	(.L94-.L96)/2
 1070 0097 76       		.byte	(.L94-.L96)/2
 1071 0098 72       		.byte	(.L97-.L96)/2
 1072 0099 76       		.byte	(.L94-.L96)/2
 1073 009a 76       		.byte	(.L94-.L96)/2
 1074 009b 76       		.byte	(.L94-.L96)/2
 1075 009c 76       		.byte	(.L94-.L96)/2
 1076 009d 76       		.byte	(.L94-.L96)/2
 1077 009e D8       		.byte	(.L95-.L96)/2
 1078              	.LVL97:
 1079 009f 00       		.p2align 1
 1080              	.L80:
 579:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1081              		.loc 1 579 21 is_stmt 1 view .LVU284
 579:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1082              		.loc 1 579 27 is_stmt 0 view .LVU285
 1083 00a0 45F00105 		orr	r5, r5, #1
 1084              	.LVL98:
 580:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1085              		.loc 1 580 21 is_stmt 1 view .LVU286
 580:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1086              		.loc 1 580 27 is_stmt 0 view .LVU287
 1087 00a4 0133     		adds	r3, r3, #1
 1088 00a6 0D93     		str	r3, [sp, #52]
 581:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1089              		.loc 1 581 21 is_stmt 1 view .LVU288
 1090              	.LVL99:
 582:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '-':
 1091              		.loc 1 582 21 view .LVU289
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1092              		.loc 1 607 16 view .LVU290
 1093 00a8 C9E7     		b	.L78
 1094              	.LVL100:
ARM GAS  /tmp/cc3bz4kU.s 			page 37


 1095              	.L82:
 584:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1096              		.loc 1 584 21 view .LVU291
 584:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1097              		.loc 1 584 27 is_stmt 0 view .LVU292
 1098 00aa 45F00205 		orr	r5, r5, #2
 1099              	.LVL101:
 585:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1100              		.loc 1 585 21 is_stmt 1 view .LVU293
 585:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1101              		.loc 1 585 27 is_stmt 0 view .LVU294
 1102 00ae 0133     		adds	r3, r3, #1
 1103 00b0 0D93     		str	r3, [sp, #52]
 586:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1104              		.loc 1 586 21 is_stmt 1 view .LVU295
 1105              	.LVL102:
 587:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '+':
 1106              		.loc 1 587 21 view .LVU296
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1107              		.loc 1 607 16 view .LVU297
 1108 00b2 C4E7     		b	.L78
 1109              	.LVL103:
 1110              	.L83:
 589:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1111              		.loc 1 589 21 view .LVU298
 589:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1112              		.loc 1 589 27 is_stmt 0 view .LVU299
 1113 00b4 45F00405 		orr	r5, r5, #4
 1114              	.LVL104:
 590:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1115              		.loc 1 590 21 is_stmt 1 view .LVU300
 590:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1116              		.loc 1 590 27 is_stmt 0 view .LVU301
 1117 00b8 0133     		adds	r3, r3, #1
 1118 00ba 0D93     		str	r3, [sp, #52]
 591:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1119              		.loc 1 591 21 is_stmt 1 view .LVU302
 1120              	.LVL105:
 592:Middlewares/lvgl/src/misc/lv_printf.c ****                 case ' ':
 1121              		.loc 1 592 21 view .LVU303
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1122              		.loc 1 607 16 view .LVU304
 1123 00bc BFE7     		b	.L78
 1124              	.LVL106:
 1125              	.L85:
 594:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1126              		.loc 1 594 21 view .LVU305
 594:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1127              		.loc 1 594 27 is_stmt 0 view .LVU306
 1128 00be 45F00805 		orr	r5, r5, #8
 1129              	.LVL107:
 595:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1130              		.loc 1 595 21 is_stmt 1 view .LVU307
 595:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1131              		.loc 1 595 27 is_stmt 0 view .LVU308
 1132 00c2 0133     		adds	r3, r3, #1
 1133 00c4 0D93     		str	r3, [sp, #52]
ARM GAS  /tmp/cc3bz4kU.s 			page 38


 596:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1134              		.loc 1 596 21 is_stmt 1 view .LVU309
 1135              	.LVL108:
 597:Middlewares/lvgl/src/misc/lv_printf.c ****                 case '#':
 1136              		.loc 1 597 21 view .LVU310
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1137              		.loc 1 607 16 view .LVU311
 1138 00c6 BAE7     		b	.L78
 1139              	.LVL109:
 1140              	.L84:
 599:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1141              		.loc 1 599 21 view .LVU312
 599:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1142              		.loc 1 599 27 is_stmt 0 view .LVU313
 1143 00c8 45F01005 		orr	r5, r5, #16
 1144              	.LVL110:
 600:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1145              		.loc 1 600 21 is_stmt 1 view .LVU314
 600:Middlewares/lvgl/src/misc/lv_printf.c ****                     n = 1U;
 1146              		.loc 1 600 27 is_stmt 0 view .LVU315
 1147 00cc 0133     		adds	r3, r3, #1
 1148 00ce 0D93     		str	r3, [sp, #52]
 601:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1149              		.loc 1 601 21 is_stmt 1 view .LVU316
 1150              	.LVL111:
 602:Middlewares/lvgl/src/misc/lv_printf.c ****                 default :
 1151              		.loc 1 602 21 view .LVU317
 607:Middlewares/lvgl/src/misc/lv_printf.c **** 
 1152              		.loc 1 607 16 view .LVU318
 1153 00d0 B5E7     		b	.L78
 1154              	.LVL112:
 1155              	.L170:
 612:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1156              		.loc 1 612 13 view .LVU319
 612:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1157              		.loc 1 612 21 is_stmt 0 view .LVU320
 1158 00d2 0DA8     		add	r0, sp, #52
 1159 00d4 FFF7FEFF 		bl	_atoi
 1160              	.LVL113:
 1161 00d8 0A90     		str	r0, [sp, #40]
 1162              	.LVL114:
 612:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1163              		.loc 1 612 21 view .LVU321
 1164 00da CAE7     		b	.L89
 1165              	.LVL115:
 1166              	.L171:
 1167              	.LBB31:
 615:Middlewares/lvgl/src/misc/lv_printf.c ****             if(w < 0) {
 1168              		.loc 1 615 13 is_stmt 1 view .LVU322
 615:Middlewares/lvgl/src/misc/lv_printf.c ****             if(w < 0) {
 1169              		.loc 1 615 23 is_stmt 0 view .LVU323
 1170 00dc 189B     		ldr	r3, [sp, #96]
 1171 00de 1A1D     		adds	r2, r3, #4
 1172 00e0 1892     		str	r2, [sp, #96]
 1173 00e2 1868     		ldr	r0, [r3]
 616:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LEFT;    // reverse padding
 1174              		.loc 1 616 13 is_stmt 1 view .LVU324
ARM GAS  /tmp/cc3bz4kU.s 			page 39


 616:Middlewares/lvgl/src/misc/lv_printf.c ****                 flags |= FLAGS_LEFT;    // reverse padding
 1175              		.loc 1 616 15 is_stmt 0 view .LVU325
 1176 00e4 0028     		cmp	r0, #0
 1177 00e6 04DB     		blt	.L173
 621:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1178              		.loc 1 621 17 is_stmt 1 view .LVU326
 621:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1179              		.loc 1 621 23 is_stmt 0 view .LVU327
 1180 00e8 0A90     		str	r0, [sp, #40]
 1181              	.LVL116:
 1182              	.L91:
 623:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1183              		.loc 1 623 13 is_stmt 1 view .LVU328
 623:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 1184              		.loc 1 623 19 is_stmt 0 view .LVU329
 1185 00ea 0D9B     		ldr	r3, [sp, #52]
 1186 00ec 0133     		adds	r3, r3, #1
 1187 00ee 0D93     		str	r3, [sp, #52]
 1188 00f0 BFE7     		b	.L89
 1189              	.LVL117:
 1190              	.L173:
 617:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int) - w;
 1191              		.loc 1 617 17 is_stmt 1 view .LVU330
 617:Middlewares/lvgl/src/misc/lv_printf.c ****                 width = (unsigned int) - w;
 1192              		.loc 1 617 23 is_stmt 0 view .LVU331
 1193 00f2 45F00205 		orr	r5, r5, #2
 1194              	.LVL118:
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1195              		.loc 1 618 17 is_stmt 1 view .LVU332
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1196              		.loc 1 618 40 is_stmt 0 view .LVU333
 1197 00f6 4342     		rsbs	r3, r0, #0
 1198 00f8 0A93     		str	r3, [sp, #40]
 1199              	.LVL119:
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1200              		.loc 1 618 40 view .LVU334
 1201 00fa F6E7     		b	.L91
 1202              	.LVL120:
 1203              	.L172:
 618:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1204              		.loc 1 618 40 view .LVU335
 1205              	.LBE31:
 629:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 1206              		.loc 1 629 13 is_stmt 1 view .LVU336
 629:Middlewares/lvgl/src/misc/lv_printf.c ****             format++;
 1207              		.loc 1 629 19 is_stmt 0 view .LVU337
 1208 00fc 45F48065 		orr	r5, r5, #1024
 1209              	.LVL121:
 630:Middlewares/lvgl/src/misc/lv_printf.c ****             if(_is_digit(*format)) {
 1210              		.loc 1 630 13 is_stmt 1 view .LVU338
 630:Middlewares/lvgl/src/misc/lv_printf.c ****             if(_is_digit(*format)) {
 1211              		.loc 1 630 19 is_stmt 0 view .LVU339
 1212 0100 5A1C     		adds	r2, r3, #1
 1213 0102 0D92     		str	r2, [sp, #52]
 631:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 1214              		.loc 1 631 13 is_stmt 1 view .LVU340
 631:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
ARM GAS  /tmp/cc3bz4kU.s 			page 40


 1215              		.loc 1 631 16 is_stmt 0 view .LVU341
 1216 0104 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 1217              	.LVL122:
 1218              	.LBB32:
 1219              	.LBI32:
 153:Middlewares/lvgl/src/misc/lv_printf.c **** {
 1220              		.loc 1 153 20 is_stmt 1 view .LVU342
 1221              	.LBB33:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1222              		.loc 1 155 5 view .LVU343
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1223              		.loc 1 155 24 is_stmt 0 view .LVU344
 1224 0106 A2F13003 		sub	r3, r2, #48
 1225 010a DBB2     		uxtb	r3, r3
 1226              	.LVL123:
 155:Middlewares/lvgl/src/misc/lv_printf.c **** }
 1227              		.loc 1 155 24 view .LVU345
 1228              	.LBE33:
 1229              	.LBE32:
 631:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = _atoi(&format);
 1230              		.loc 1 631 15 view .LVU346
 1231 010c 092B     		cmp	r3, #9
 1232 010e 04D9     		bls	.L174
 634:Middlewares/lvgl/src/misc/lv_printf.c ****                 const int prec = (int)va_arg(va, int);
 1233              		.loc 1 634 18 is_stmt 1 view .LVU347
 634:Middlewares/lvgl/src/misc/lv_printf.c ****                 const int prec = (int)va_arg(va, int);
 1234              		.loc 1 634 20 is_stmt 0 view .LVU348
 1235 0110 2A2A     		cmp	r2, #42
 1236 0112 07D0     		beq	.L175
 627:Middlewares/lvgl/src/misc/lv_printf.c ****         if(*format == '.') {
 1237              		.loc 1 627 19 view .LVU349
 1238 0114 4FF0000A 		mov	r10, #0
 1239 0118 B1E7     		b	.L92
 1240              	.L174:
 632:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1241              		.loc 1 632 17 is_stmt 1 view .LVU350
 632:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1242              		.loc 1 632 29 is_stmt 0 view .LVU351
 1243 011a 0DA8     		add	r0, sp, #52
 1244 011c FFF7FEFF 		bl	_atoi
 1245              	.LVL124:
 1246 0120 8246     		mov	r10, r0
 1247              	.LVL125:
 632:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1248              		.loc 1 632 29 view .LVU352
 1249 0122 ACE7     		b	.L92
 1250              	.LVL126:
 1251              	.L175:
 1252              	.LBB34:
 635:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = prec > 0 ? (unsigned int)prec : 0U;
 1253              		.loc 1 635 17 is_stmt 1 view .LVU353
 635:Middlewares/lvgl/src/misc/lv_printf.c ****                 precision = prec > 0 ? (unsigned int)prec : 0U;
 1254              		.loc 1 635 27 is_stmt 0 view .LVU354
 1255 0124 189B     		ldr	r3, [sp, #96]
 1256 0126 1A1D     		adds	r2, r3, #4
 1257 0128 1892     		str	r2, [sp, #96]
 1258 012a 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc3bz4kU.s 			page 41


 636:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1259              		.loc 1 636 17 is_stmt 1 view .LVU355
 636:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1260              		.loc 1 636 59 is_stmt 0 view .LVU356
 1261 012c 23EAE37A 		bic	r10, r3, r3, asr #31
 1262              	.LVL127:
 637:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1263              		.loc 1 637 17 is_stmt 1 view .LVU357
 637:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1264              		.loc 1 637 23 is_stmt 0 view .LVU358
 1265 0130 0D9B     		ldr	r3, [sp, #52]
 1266 0132 0133     		adds	r3, r3, #1
 1267 0134 0D93     		str	r3, [sp, #52]
 1268 0136 A2E7     		b	.L92
 1269              	.L98:
 637:Middlewares/lvgl/src/misc/lv_printf.c ****             }
 1270              		.loc 1 637 23 view .LVU359
 1271              	.LBE34:
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1272              		.loc 1 644 17 is_stmt 1 view .LVU360
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1273              		.loc 1 644 23 is_stmt 0 view .LVU361
 1274 0138 45F48071 		orr	r1, r5, #256
 1275              	.LVL128:
 645:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'l') {
 1276              		.loc 1 645 17 is_stmt 1 view .LVU362
 645:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'l') {
 1277              		.loc 1 645 23 is_stmt 0 view .LVU363
 1278 013c 531C     		adds	r3, r2, #1
 1279 013e 0D93     		str	r3, [sp, #52]
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 1280              		.loc 1 646 17 is_stmt 1 view .LVU364
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 1281              		.loc 1 646 20 is_stmt 0 view .LVU365
 1282 0140 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 646:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_LONG_LONG;
 1283              		.loc 1 646 19 view .LVU366
 1284 0142 6C2A     		cmp	r2, #108
 1285 0144 01D0     		beq	.L176
 644:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1286              		.loc 1 644 23 view .LVU367
 1287 0146 0D46     		mov	r5, r1
 1288 0148 16E0     		b	.L94
 1289              	.L176:
 647:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1290              		.loc 1 647 21 is_stmt 1 view .LVU368
 647:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1291              		.loc 1 647 27 is_stmt 0 view .LVU369
 1292 014a 45F44075 		orr	r5, r5, #768
 1293              	.LVL129:
 648:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1294              		.loc 1 648 21 is_stmt 1 view .LVU370
 648:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1295              		.loc 1 648 27 is_stmt 0 view .LVU371
 1296 014e 0133     		adds	r3, r3, #1
 1297 0150 0D93     		str	r3, [sp, #52]
 1298 0152 11E0     		b	.L94
ARM GAS  /tmp/cc3bz4kU.s 			page 42


 1299              	.L100:
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1300              		.loc 1 652 17 is_stmt 1 view .LVU372
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1301              		.loc 1 652 23 is_stmt 0 view .LVU373
 1302 0154 45F08001 		orr	r1, r5, #128
 1303              	.LVL130:
 653:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'h') {
 1304              		.loc 1 653 17 is_stmt 1 view .LVU374
 653:Middlewares/lvgl/src/misc/lv_printf.c ****                 if(*format == 'h') {
 1305              		.loc 1 653 23 is_stmt 0 view .LVU375
 1306 0158 531C     		adds	r3, r2, #1
 1307 015a 0D93     		str	r3, [sp, #52]
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 1308              		.loc 1 654 17 is_stmt 1 view .LVU376
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 1309              		.loc 1 654 20 is_stmt 0 view .LVU377
 1310 015c 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 654:Middlewares/lvgl/src/misc/lv_printf.c ****                     flags |= FLAGS_CHAR;
 1311              		.loc 1 654 19 view .LVU378
 1312 015e 682A     		cmp	r2, #104
 1313 0160 01D0     		beq	.L177
 652:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1314              		.loc 1 652 23 view .LVU379
 1315 0162 0D46     		mov	r5, r1
 1316 0164 08E0     		b	.L94
 1317              	.L177:
 655:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1318              		.loc 1 655 21 is_stmt 1 view .LVU380
 655:Middlewares/lvgl/src/misc/lv_printf.c ****                     format++;
 1319              		.loc 1 655 27 is_stmt 0 view .LVU381
 1320 0166 45F0C005 		orr	r5, r5, #192
 1321              	.LVL131:
 656:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1322              		.loc 1 656 21 is_stmt 1 view .LVU382
 656:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1323              		.loc 1 656 27 is_stmt 0 view .LVU383
 1324 016a 0133     		adds	r3, r3, #1
 1325 016c 0D93     		str	r3, [sp, #52]
 1326 016e 03E0     		b	.L94
 1327              	.L97:
 661:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1328              		.loc 1 661 17 is_stmt 1 view .LVU384
 661:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1329              		.loc 1 661 23 is_stmt 0 view .LVU385
 1330 0170 45F48075 		orr	r5, r5, #256
 1331              	.LVL132:
 662:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1332              		.loc 1 662 17 is_stmt 1 view .LVU386
 662:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1333              		.loc 1 662 23 is_stmt 0 view .LVU387
 1334 0174 0132     		adds	r2, r2, #1
 1335 0176 0D92     		str	r2, [sp, #52]
 663:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1336              		.loc 1 663 17 is_stmt 1 view .LVU388
 1337              	.L94:
 678:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
ARM GAS  /tmp/cc3bz4kU.s 			page 43


 1338              		.loc 1 678 9 view .LVU389
 678:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 1339              		.loc 1 678 16 is_stmt 0 view .LVU390
 1340 0178 0D9B     		ldr	r3, [sp, #52]
 1341 017a 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 678:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'd' :
 1342              		.loc 1 678 9 view .LVU391
 1343 017c A0F12503 		sub	r3, r0, #37
 1344 0180 532B     		cmp	r3, #83
 1345 0182 00F20882 		bhi	.L101
 1346 0186 DFE813F0 		tbh	[pc, r3, lsl #1]
 1347              	.L103:
 1348 018a FB01     		.2byte	(.L106-.L103)/2
 1349 018c 0602     		.2byte	(.L101-.L103)/2
 1350 018e 0602     		.2byte	(.L101-.L103)/2
 1351 0190 0602     		.2byte	(.L101-.L103)/2
 1352 0192 0602     		.2byte	(.L101-.L103)/2
 1353 0194 0602     		.2byte	(.L101-.L103)/2
 1354 0196 0602     		.2byte	(.L101-.L103)/2
 1355 0198 0602     		.2byte	(.L101-.L103)/2
 1356 019a 0602     		.2byte	(.L101-.L103)/2
 1357 019c 0602     		.2byte	(.L101-.L103)/2
 1358 019e 0602     		.2byte	(.L101-.L103)/2
 1359 01a0 0602     		.2byte	(.L101-.L103)/2
 1360 01a2 0602     		.2byte	(.L101-.L103)/2
 1361 01a4 0602     		.2byte	(.L101-.L103)/2
 1362 01a6 0602     		.2byte	(.L101-.L103)/2
 1363 01a8 0602     		.2byte	(.L101-.L103)/2
 1364 01aa 0602     		.2byte	(.L101-.L103)/2
 1365 01ac 0602     		.2byte	(.L101-.L103)/2
 1366 01ae 0602     		.2byte	(.L101-.L103)/2
 1367 01b0 0602     		.2byte	(.L101-.L103)/2
 1368 01b2 0602     		.2byte	(.L101-.L103)/2
 1369 01b4 0602     		.2byte	(.L101-.L103)/2
 1370 01b6 0602     		.2byte	(.L101-.L103)/2
 1371 01b8 0602     		.2byte	(.L101-.L103)/2
 1372 01ba 0602     		.2byte	(.L101-.L103)/2
 1373 01bc 0602     		.2byte	(.L101-.L103)/2
 1374 01be 0602     		.2byte	(.L101-.L103)/2
 1375 01c0 0602     		.2byte	(.L101-.L103)/2
 1376 01c2 0602     		.2byte	(.L101-.L103)/2
 1377 01c4 0602     		.2byte	(.L101-.L103)/2
 1378 01c6 0602     		.2byte	(.L101-.L103)/2
 1379 01c8 0602     		.2byte	(.L101-.L103)/2
 1380 01ca 0602     		.2byte	(.L101-.L103)/2
 1381 01cc 0602     		.2byte	(.L101-.L103)/2
 1382 01ce 0602     		.2byte	(.L101-.L103)/2
 1383 01d0 0602     		.2byte	(.L101-.L103)/2
 1384 01d2 0602     		.2byte	(.L101-.L103)/2
 1385 01d4 0602     		.2byte	(.L101-.L103)/2
 1386 01d6 0602     		.2byte	(.L101-.L103)/2
 1387 01d8 0602     		.2byte	(.L101-.L103)/2
 1388 01da 0602     		.2byte	(.L101-.L103)/2
 1389 01dc 0602     		.2byte	(.L101-.L103)/2
 1390 01de 0602     		.2byte	(.L101-.L103)/2
 1391 01e0 5E00     		.2byte	(.L102-.L103)/2
 1392 01e2 0602     		.2byte	(.L101-.L103)/2
ARM GAS  /tmp/cc3bz4kU.s 			page 44


 1393 01e4 0602     		.2byte	(.L101-.L103)/2
 1394 01e6 0602     		.2byte	(.L101-.L103)/2
 1395 01e8 0602     		.2byte	(.L101-.L103)/2
 1396 01ea 0602     		.2byte	(.L101-.L103)/2
 1397 01ec 0602     		.2byte	(.L101-.L103)/2
 1398 01ee 0602     		.2byte	(.L101-.L103)/2
 1399 01f0 5E00     		.2byte	(.L102-.L103)/2
 1400 01f2 0602     		.2byte	(.L101-.L103)/2
 1401 01f4 0602     		.2byte	(.L101-.L103)/2
 1402 01f6 0602     		.2byte	(.L101-.L103)/2
 1403 01f8 0602     		.2byte	(.L101-.L103)/2
 1404 01fa 0602     		.2byte	(.L101-.L103)/2
 1405 01fc 0602     		.2byte	(.L101-.L103)/2
 1406 01fe 0602     		.2byte	(.L101-.L103)/2
 1407 0200 0602     		.2byte	(.L101-.L103)/2
 1408 0202 0602     		.2byte	(.L101-.L103)/2
 1409 0204 5E00     		.2byte	(.L102-.L103)/2
 1410 0206 5D01     		.2byte	(.L105-.L103)/2
 1411 0208 5E00     		.2byte	(.L102-.L103)/2
 1412 020a 0602     		.2byte	(.L101-.L103)/2
 1413 020c 0602     		.2byte	(.L101-.L103)/2
 1414 020e 0602     		.2byte	(.L101-.L103)/2
 1415 0210 0602     		.2byte	(.L101-.L103)/2
 1416 0212 5E00     		.2byte	(.L102-.L103)/2
 1417 0214 0602     		.2byte	(.L101-.L103)/2
 1418 0216 0602     		.2byte	(.L101-.L103)/2
 1419 0218 0602     		.2byte	(.L101-.L103)/2
 1420 021a 0602     		.2byte	(.L101-.L103)/2
 1421 021c 0602     		.2byte	(.L101-.L103)/2
 1422 021e 5E00     		.2byte	(.L102-.L103)/2
 1423 0220 5E00     		.2byte	(.L102-.L103)/2
 1424 0222 0602     		.2byte	(.L101-.L103)/2
 1425 0224 0602     		.2byte	(.L101-.L103)/2
 1426 0226 9601     		.2byte	(.L104-.L103)/2
 1427 0228 0602     		.2byte	(.L101-.L103)/2
 1428 022a 5E00     		.2byte	(.L102-.L103)/2
 1429 022c 0602     		.2byte	(.L101-.L103)/2
 1430 022e 0602     		.2byte	(.L101-.L103)/2
 1431 0230 5E00     		.2byte	(.L102-.L103)/2
 1432              		.p2align 1
 1433              	.L99:
 666:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1434              		.loc 1 666 17 is_stmt 1 view .LVU392
 666:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1435              		.loc 1 666 23 is_stmt 0 view .LVU393
 1436 0232 45F40075 		orr	r5, r5, #512
 1437              	.LVL133:
 667:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1438              		.loc 1 667 17 is_stmt 1 view .LVU394
 667:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1439              		.loc 1 667 23 is_stmt 0 view .LVU395
 1440 0236 0132     		adds	r2, r2, #1
 1441 0238 0D92     		str	r2, [sp, #52]
 668:Middlewares/lvgl/src/misc/lv_printf.c ****             case 'z' :
 1442              		.loc 1 668 17 is_stmt 1 view .LVU396
 1443 023a 9DE7     		b	.L94
 1444              	.L95:
ARM GAS  /tmp/cc3bz4kU.s 			page 45


 670:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1445              		.loc 1 670 17 view .LVU397
 670:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 1446              		.loc 1 670 23 is_stmt 0 view .LVU398
 1447 023c 45F48075 		orr	r5, r5, #256
 1448              	.LVL134:
 671:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1449              		.loc 1 671 17 is_stmt 1 view .LVU399
 671:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 1450              		.loc 1 671 23 is_stmt 0 view .LVU400
 1451 0240 0132     		adds	r2, r2, #1
 1452 0242 0D92     		str	r2, [sp, #52]
 672:Middlewares/lvgl/src/misc/lv_printf.c ****             default :
 1453              		.loc 1 672 17 is_stmt 1 view .LVU401
 1454 0244 98E7     		b	.L94
 1455              	.L102:
 1456              	.LBB35:
 689:Middlewares/lvgl/src/misc/lv_printf.c ****                     if(*format == 'x' || *format == 'X') {
 1457              		.loc 1 689 21 view .LVU402
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1458              		.loc 1 690 21 view .LVU403
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1459              		.loc 1 690 23 is_stmt 0 view .LVU404
 1460 0246 7828     		cmp	r0, #120
 1461 0248 11D0     		beq	.L158
 690:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1462              		.loc 1 690 39 discriminator 1 view .LVU405
 1463 024a 5828     		cmp	r0, #88
 1464 024c 46D0     		beq	.L159
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1465              		.loc 1 693 26 is_stmt 1 view .LVU406
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1466              		.loc 1 693 28 is_stmt 0 view .LVU407
 1467 024e 7028     		cmp	r0, #112
 1468 0250 09D0     		beq	.L108
 693:Middlewares/lvgl/src/misc/lv_printf.c ****                         base = 16U;
 1469              		.loc 1 693 44 discriminator 1 view .LVU408
 1470 0252 5028     		cmp	r0, #80
 1471 0254 07D0     		beq	.L108
 703:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  8U;
 1472              		.loc 1 703 26 is_stmt 1 view .LVU409
 703:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  8U;
 1473              		.loc 1 703 28 is_stmt 0 view .LVU410
 1474 0256 6F28     		cmp	r0, #111
 1475 0258 42D0     		beq	.L160
 706:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  2U;
 1476              		.loc 1 706 26 is_stmt 1 view .LVU411
 706:Middlewares/lvgl/src/misc/lv_printf.c ****                         base =  2U;
 1477              		.loc 1 706 28 is_stmt 0 view .LVU412
 1478 025a 6228     		cmp	r0, #98
 1479 025c 42D0     		beq	.L161
 710:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_HASH;   // no hash for dec format
 1480              		.loc 1 710 25 is_stmt 1 view .LVU413
 1481              	.LVL135:
 711:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1482              		.loc 1 711 25 view .LVU414
 711:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
ARM GAS  /tmp/cc3bz4kU.s 			page 46


 1483              		.loc 1 711 31 is_stmt 0 view .LVU415
 1484 025e 25F01005 		bic	r5, r5, #16
 1485              	.LVL136:
 710:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_HASH;   // no hash for dec format
 1486              		.loc 1 710 30 view .LVU416
 1487 0262 0A23     		movs	r3, #10
 1488 0264 04E0     		b	.L107
 1489              	.LVL137:
 1490              	.L108:
 694:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_HASH;   // always hash for pointer format
 1491              		.loc 1 694 25 is_stmt 1 view .LVU417
 695:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1492              		.loc 1 695 25 view .LVU418
 697:Middlewares/lvgl/src/misc/lv_printf.c ****                             flags |= FLAGS_LONG_LONG;
 1493              		.loc 1 697 25 view .LVU419
 701:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1494              		.loc 1 701 29 view .LVU420
 701:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1495              		.loc 1 701 35 is_stmt 0 view .LVU421
 1496 0266 45F48875 		orr	r5, r5, #272
 1497              	.LVL138:
 694:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_HASH;   // always hash for pointer format
 1498              		.loc 1 694 30 view .LVU422
 1499 026a 1023     		movs	r3, #16
 1500 026c 00E0     		b	.L107
 1501              	.LVL139:
 1502              	.L158:
 691:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1503              		.loc 1 691 30 view .LVU423
 1504 026e 1023     		movs	r3, #16
 1505              	.L107:
 1506              	.LVL140:
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 1507              		.loc 1 714 21 is_stmt 1 view .LVU424
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 1508              		.loc 1 714 23 is_stmt 0 view .LVU425
 1509 0270 5828     		cmp	r0, #88
 1510 0272 01D0     		beq	.L110
 714:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags |= FLAGS_UPPERCASE;
 1511              		.loc 1 714 39 discriminator 1 view .LVU426
 1512 0274 5028     		cmp	r0, #80
 1513 0276 01D1     		bne	.L111
 1514              	.L110:
 715:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1515              		.loc 1 715 25 is_stmt 1 view .LVU427
 715:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1516              		.loc 1 715 31 is_stmt 0 view .LVU428
 1517 0278 45F02005 		orr	r5, r5, #32
 1518              	.LVL141:
 1519              	.L111:
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 1520              		.loc 1 719 21 is_stmt 1 view .LVU429
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 1521              		.loc 1 719 23 is_stmt 0 view .LVU430
 1522 027c 6928     		cmp	r0, #105
 1523 027e 03D0     		beq	.L112
 719:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
ARM GAS  /tmp/cc3bz4kU.s 			page 47


 1524              		.loc 1 719 41 discriminator 1 view .LVU431
 1525 0280 6428     		cmp	r0, #100
 1526 0282 01D0     		beq	.L112
 720:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1527              		.loc 1 720 25 is_stmt 1 view .LVU432
 720:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1528              		.loc 1 720 31 is_stmt 0 view .LVU433
 1529 0284 25F00C05 		bic	r5, r5, #12
 1530              	.LVL142:
 1531              	.L112:
 724:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_ZEROPAD;
 1532              		.loc 1 724 21 is_stmt 1 view .LVU434
 724:Middlewares/lvgl/src/misc/lv_printf.c ****                         flags &= ~FLAGS_ZEROPAD;
 1533              		.loc 1 724 23 is_stmt 0 view .LVU435
 1534 0288 15F4806F 		tst	r5, #1024
 1535 028c 01D0     		beq	.L113
 725:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1536              		.loc 1 725 25 is_stmt 1 view .LVU436
 725:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1537              		.loc 1 725 31 is_stmt 0 view .LVU437
 1538 028e 25F00105 		bic	r5, r5, #1
 1539              	.LVL143:
 1540              	.L113:
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 1541              		.loc 1 729 21 is_stmt 1 view .LVU438
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 1542              		.loc 1 729 23 is_stmt 0 view .LVU439
 1543 0292 6928     		cmp	r0, #105
 1544 0294 28D0     		beq	.L114
 729:Middlewares/lvgl/src/misc/lv_printf.c ****                         // signed
 1545              		.loc 1 729 41 discriminator 1 view .LVU440
 1546 0296 6428     		cmp	r0, #100
 1547 0298 26D0     		beq	.L114
 752:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1548              		.loc 1 752 25 is_stmt 1 view .LVU441
 752:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1549              		.loc 1 752 27 is_stmt 0 view .LVU442
 1550 029a 15F4007F 		tst	r5, #512
 1551 029e 40F09380 		bne	.L178
 757:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), f
 1552              		.loc 1 757 30 is_stmt 1 view .LVU443
 757:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), f
 1553              		.loc 1 757 32 is_stmt 0 view .LVU444
 1554 02a2 15F4807F 		tst	r5, #256
 1555 02a6 40F0AB80 		bne	.L179
 1556              	.LBB36:
 761:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1557              		.loc 1 761 29 is_stmt 1 view .LVU445
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1558              		.loc 1 762 115 is_stmt 0 view .LVU446
 1559 02aa 15F0400F 		tst	r5, #64
 1560 02ae 00F0BC80 		beq	.L125
 761:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1561              		.loc 1 761 94 view .LVU447
 1562 02b2 189A     		ldr	r2, [sp, #96]
 1563 02b4 111D     		adds	r1, r2, #4
 1564 02b6 1891     		str	r1, [sp, #96]
ARM GAS  /tmp/cc3bz4kU.s 			page 48


 1565 02b8 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1566              	.L126:
 1567              	.LVL144:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1568              		.loc 1 763 29 is_stmt 1 view .LVU448
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1569              		.loc 1 763 35 is_stmt 0 view .LVU449
 1570 02ba 0595     		str	r5, [sp, #20]
 1571 02bc 0A99     		ldr	r1, [sp, #40]
 1572 02be 0491     		str	r1, [sp, #16]
 1573 02c0 CDF80CA0 		str	r10, [sp, #12]
 1574 02c4 0293     		str	r3, [sp, #8]
 1575 02c6 0023     		movs	r3, #0
 1576              	.LVL145:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1577              		.loc 1 763 35 view .LVU450
 1578 02c8 0193     		str	r3, [sp, #4]
 1579 02ca 0092     		str	r2, [sp]
 1580 02cc 3346     		mov	r3, r6
 1581 02ce 2246     		mov	r2, r4
 1582              	.LVL146:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1583              		.loc 1 763 35 view .LVU451
 1584 02d0 5946     		mov	r1, fp
 1585 02d2 3846     		mov	r0, r7
 1586 02d4 FFF7FEFF 		bl	_ntoa_long
 1587              	.LVL147:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1588              		.loc 1 763 35 view .LVU452
 1589 02d8 0446     		mov	r4, r0
 1590              	.LVL148:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1591              		.loc 1 763 35 view .LVU453
 1592 02da 26E0     		b	.L118
 1593              	.LVL149:
 1594              	.L159:
 763:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1595              		.loc 1 763 35 view .LVU454
 1596              	.LBE36:
 691:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1597              		.loc 1 691 30 view .LVU455
 1598 02dc 1023     		movs	r3, #16
 1599 02de C7E7     		b	.L107
 1600              	.L160:
 704:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1601              		.loc 1 704 30 view .LVU456
 1602 02e0 0823     		movs	r3, #8
 1603 02e2 C5E7     		b	.L107
 1604              	.L161:
 707:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 1605              		.loc 1 707 30 view .LVU457
 1606 02e4 0223     		movs	r3, #2
 1607 02e6 C3E7     		b	.L107
 1608              	.LVL150:
 1609              	.L114:
 731:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1610              		.loc 1 731 25 is_stmt 1 view .LVU458
ARM GAS  /tmp/cc3bz4kU.s 			page 49


 731:Middlewares/lvgl/src/misc/lv_printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 1611              		.loc 1 731 27 is_stmt 0 view .LVU459
 1612 02e8 15F4007F 		tst	r5, #512
 1613 02ec 21D1     		bne	.L180
 738:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long value = va_arg(va, long);
 1614              		.loc 1 738 30 is_stmt 1 view .LVU460
 738:Middlewares/lvgl/src/misc/lv_printf.c ****                             const long value = va_arg(va, long);
 1615              		.loc 1 738 32 is_stmt 0 view .LVU461
 1616 02ee 15F4807F 		tst	r5, #256
 1617 02f2 42D1     		bne	.L181
 1618              	.LBB37:
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1619              		.loc 1 744 29 is_stmt 1 view .LVU462
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1620              		.loc 1 744 92 is_stmt 0 view .LVU463
 1621 02f4 15F0400F 		tst	r5, #64
 1622 02f8 58D0     		beq	.L120
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1623              		.loc 1 744 76 view .LVU464
 1624 02fa 189A     		ldr	r2, [sp, #96]
 1625 02fc 111D     		adds	r1, r2, #4
 1626 02fe 1891     		str	r1, [sp, #96]
 1627 0300 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1628              	.L121:
 1629              	.LVL151:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1630              		.loc 1 746 29 is_stmt 1 discriminator 3 view .LVU465
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1631              		.loc 1 746 72 is_stmt 0 discriminator 3 view .LVU466
 1632 0302 82EAE271 		eor	r1, r2, r2, asr #31
 1633 0306 A1EBE271 		sub	r1, r1, r2, asr #31
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1634              		.loc 1 746 35 discriminator 3 view .LVU467
 1635 030a 0595     		str	r5, [sp, #20]
 1636 030c 0A98     		ldr	r0, [sp, #40]
 1637 030e 0490     		str	r0, [sp, #16]
 1638 0310 CDF80CA0 		str	r10, [sp, #12]
 1639 0314 0293     		str	r3, [sp, #8]
 1640 0316 D20F     		lsrs	r2, r2, #31
 1641              	.LVL152:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1642              		.loc 1 746 35 discriminator 3 view .LVU468
 1643 0318 0192     		str	r2, [sp, #4]
 1644 031a 0091     		str	r1, [sp]
 1645 031c 3346     		mov	r3, r6
 1646              	.LVL153:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1647              		.loc 1 746 35 discriminator 3 view .LVU469
 1648 031e 2246     		mov	r2, r4
 1649 0320 5946     		mov	r1, fp
 1650 0322 3846     		mov	r0, r7
 1651 0324 FFF7FEFF 		bl	_ntoa_long
 1652              	.LVL154:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1653              		.loc 1 746 35 discriminator 3 view .LVU470
 1654 0328 0446     		mov	r4, r0
 1655              	.LVL155:
ARM GAS  /tmp/cc3bz4kU.s 			page 50


 1656              	.L118:
 746:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1657              		.loc 1 746 35 discriminator 3 view .LVU471
 1658              	.LBE37:
 766:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1659              		.loc 1 766 21 is_stmt 1 view .LVU472
 766:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1660              		.loc 1 766 27 is_stmt 0 view .LVU473
 1661 032a 0D9B     		ldr	r3, [sp, #52]
 1662 032c 0133     		adds	r3, r3, #1
 1663 032e 0D93     		str	r3, [sp, #52]
 767:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1664              		.loc 1 767 21 is_stmt 1 view .LVU474
 1665 0330 71E6     		b	.L149
 1666              	.LVL156:
 1667              	.L180:
 1668              	.LBB38:
 733:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(va
 1669              		.loc 1 733 29 view .LVU475
 733:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(va
 1670              		.loc 1 733 45 is_stmt 0 view .LVU476
 1671 0332 189A     		ldr	r2, [sp, #96]
 1672 0334 0732     		adds	r2, r2, #7
 1673 0336 22F00702 		bic	r2, r2, #7
 1674 033a 02F10801 		add	r1, r2, #8
 1675 033e 1891     		str	r1, [sp, #96]
 1676 0340 5168     		ldr	r1, [r2, #4]
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1677              		.loc 1 734 29 is_stmt 1 view .LVU477
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1678              		.loc 1 734 77 is_stmt 0 view .LVU478
 1679 0342 1268     		ldr	r2, [r2]
 1680 0344 0846     		mov	r0, r1
 1681 0346 0029     		cmp	r1, #0
 1682 0348 13DB     		blt	.L182
 1683              	.L117:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1684              		.loc 1 734 35 view .LVU479
 1685 034a 0895     		str	r5, [sp, #32]
 1686 034c 0A9D     		ldr	r5, [sp, #40]
 1687              	.LVL157:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1688              		.loc 1 734 35 view .LVU480
 1689 034e 0795     		str	r5, [sp, #28]
 1690 0350 CDF818A0 		str	r10, [sp, #24]
 1691 0354 0493     		str	r3, [sp, #16]
 1692 0356 0023     		movs	r3, #0
 1693              	.LVL158:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1694              		.loc 1 734 35 view .LVU481
 1695 0358 0593     		str	r3, [sp, #20]
 1696 035a C90F     		lsrs	r1, r1, #31
 1697 035c 0291     		str	r1, [sp, #8]
 1698 035e 0092     		str	r2, [sp]
 1699 0360 0190     		str	r0, [sp, #4]
 1700 0362 3346     		mov	r3, r6
 1701 0364 2246     		mov	r2, r4
ARM GAS  /tmp/cc3bz4kU.s 			page 51


 1702 0366 5946     		mov	r1, fp
 1703 0368 3846     		mov	r0, r7
 1704 036a FFF7FEFF 		bl	_ntoa_long_long
 1705              	.LVL159:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1706              		.loc 1 734 35 view .LVU482
 1707 036e 0446     		mov	r4, r0
 1708              	.LVL160:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1709              		.loc 1 734 35 view .LVU483
 1710              	.LBE38:
 1711 0370 DBE7     		b	.L118
 1712              	.LVL161:
 1713              	.L182:
 1714              	.LBB39:
 734:Middlewares/lvgl/src/misc/lv_printf.c ****                                                   precision, width, flags);
 1715              		.loc 1 734 77 view .LVU484
 1716 0372 5242     		negs	r2, r2
 1717 0374 61EB4100 		sbc	r0, r1, r1, lsl #1
 1718 0378 E7E7     		b	.L117
 1719              	.L181:
 1720              	.LBE39:
 1721              	.LBB40:
 739:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? 
 1722              		.loc 1 739 29 is_stmt 1 view .LVU485
 739:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? 
 1723              		.loc 1 739 40 is_stmt 0 view .LVU486
 1724 037a 189A     		ldr	r2, [sp, #96]
 1725 037c 111D     		adds	r1, r2, #4
 1726 037e 1891     		str	r1, [sp, #96]
 1727 0380 1268     		ldr	r2, [r2]
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1728              		.loc 1 740 29 is_stmt 1 view .LVU487
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1729              		.loc 1 740 72 is_stmt 0 view .LVU488
 1730 0382 82EAE271 		eor	r1, r2, r2, asr #31
 1731 0386 A1EBE271 		sub	r1, r1, r2, asr #31
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1732              		.loc 1 740 35 view .LVU489
 1733 038a 0595     		str	r5, [sp, #20]
 1734 038c 0A98     		ldr	r0, [sp, #40]
 1735 038e 0490     		str	r0, [sp, #16]
 1736 0390 CDF80CA0 		str	r10, [sp, #12]
 1737 0394 0293     		str	r3, [sp, #8]
 1738 0396 D20F     		lsrs	r2, r2, #31
 1739 0398 0192     		str	r2, [sp, #4]
 1740 039a 0091     		str	r1, [sp]
 1741 039c 3346     		mov	r3, r6
 1742              	.LVL162:
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1743              		.loc 1 740 35 view .LVU490
 1744 039e 2246     		mov	r2, r4
 1745 03a0 5946     		mov	r1, fp
 1746 03a2 3846     		mov	r0, r7
 1747 03a4 FFF7FEFF 		bl	_ntoa_long
 1748              	.LVL163:
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
ARM GAS  /tmp/cc3bz4kU.s 			page 52


 1749              		.loc 1 740 35 view .LVU491
 1750 03a8 0446     		mov	r4, r0
 1751              	.LVL164:
 740:Middlewares/lvgl/src/misc/lv_printf.c ****                                              width, flags);
 1752              		.loc 1 740 35 view .LVU492
 1753              	.LBE40:
 1754 03aa BEE7     		b	.L118
 1755              	.LVL165:
 1756              	.L120:
 1757              	.LBB41:
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 1758              		.loc 1 745 141 discriminator 2 view .LVU493
 1759 03ac 15F0800F 		tst	r5, #128
 1760 03b0 05D0     		beq	.L122
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1761              		.loc 1 744 129 view .LVU494
 1762 03b2 189A     		ldr	r2, [sp, #96]
 1763 03b4 111D     		adds	r1, r2, #4
 1764 03b6 1891     		str	r1, [sp, #96]
 744:Middlewares/lvgl/src/misc/lv_printf.c ****                                                                                                    
 1765              		.loc 1 744 118 view .LVU495
 1766 03b8 B2F90020 		ldrsh	r2, [r2]
 1767 03bc A1E7     		b	.L121
 1768              	.L122:
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 1769              		.loc 1 745 141 view .LVU496
 1770 03be 189A     		ldr	r2, [sp, #96]
 1771 03c0 111D     		adds	r1, r2, #4
 1772 03c2 1891     		str	r1, [sp, #96]
 1773 03c4 1268     		ldr	r2, [r2]
 1774 03c6 9CE7     		b	.L121
 1775              	.L178:
 745:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? v
 1776              		.loc 1 745 141 view .LVU497
 1777              	.LBE41:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1778              		.loc 1 754 29 is_stmt 1 view .LVU498
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1779              		.loc 1 754 35 is_stmt 0 view .LVU499
 1780 03c8 189A     		ldr	r2, [sp, #96]
 1781 03ca 0732     		adds	r2, r2, #7
 1782 03cc 22F00702 		bic	r2, r2, #7
 1783 03d0 02F10801 		add	r1, r2, #8
 1784 03d4 1891     		str	r1, [sp, #96]
 1785 03d6 0895     		str	r5, [sp, #32]
 1786 03d8 0A99     		ldr	r1, [sp, #40]
 1787 03da 0791     		str	r1, [sp, #28]
 1788 03dc CDF818A0 		str	r10, [sp, #24]
 1789 03e0 0021     		movs	r1, #0
 1790 03e2 0493     		str	r3, [sp, #16]
 1791 03e4 0591     		str	r1, [sp, #20]
 1792 03e6 0291     		str	r1, [sp, #8]
 1793 03e8 D2E90023 		ldrd	r2, [r2]
 1794 03ec CDE90023 		strd	r2, [sp]
 1795 03f0 3346     		mov	r3, r6
 1796              	.LVL166:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
ARM GAS  /tmp/cc3bz4kU.s 			page 53


 1797              		.loc 1 754 35 view .LVU500
 1798 03f2 2246     		mov	r2, r4
 1799 03f4 5946     		mov	r1, fp
 1800 03f6 3846     		mov	r0, r7
 1801 03f8 FFF7FEFF 		bl	_ntoa_long_long
 1802              	.LVL167:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1803              		.loc 1 754 35 view .LVU501
 1804 03fc 0446     		mov	r4, r0
 1805              	.LVL168:
 754:Middlewares/lvgl/src/misc/lv_printf.c **** #endif
 1806              		.loc 1 754 35 view .LVU502
 1807 03fe 94E7     		b	.L118
 1808              	.LVL169:
 1809              	.L179:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1810              		.loc 1 758 29 is_stmt 1 view .LVU503
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1811              		.loc 1 758 35 is_stmt 0 view .LVU504
 1812 0400 189A     		ldr	r2, [sp, #96]
 1813 0402 111D     		adds	r1, r2, #4
 1814 0404 1891     		str	r1, [sp, #96]
 1815 0406 0595     		str	r5, [sp, #20]
 1816 0408 0A99     		ldr	r1, [sp, #40]
 1817 040a 0491     		str	r1, [sp, #16]
 1818 040c CDF80CA0 		str	r10, [sp, #12]
 1819 0410 0293     		str	r3, [sp, #8]
 1820 0412 0023     		movs	r3, #0
 1821              	.LVL170:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1822              		.loc 1 758 35 view .LVU505
 1823 0414 0193     		str	r3, [sp, #4]
 1824 0416 1368     		ldr	r3, [r2]
 1825 0418 0093     		str	r3, [sp]
 1826 041a 3346     		mov	r3, r6
 1827 041c 2246     		mov	r2, r4
 1828 041e 5946     		mov	r1, fp
 1829 0420 3846     		mov	r0, r7
 1830 0422 FFF7FEFF 		bl	_ntoa_long
 1831              	.LVL171:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1832              		.loc 1 758 35 view .LVU506
 1833 0426 0446     		mov	r4, r0
 1834              	.LVL172:
 758:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1835              		.loc 1 758 35 view .LVU507
 1836 0428 7FE7     		b	.L118
 1837              	.LVL173:
 1838              	.L125:
 1839              	.LBB42:
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1840              		.loc 1 762 186 discriminator 2 view .LVU508
 1841 042a 15F0800F 		tst	r5, #128
 1842 042e 04D0     		beq	.L127
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1843              		.loc 1 762 161 view .LVU509
 1844 0430 189A     		ldr	r2, [sp, #96]
ARM GAS  /tmp/cc3bz4kU.s 			page 54


 1845 0432 111D     		adds	r1, r2, #4
 1846 0434 1891     		str	r1, [sp, #96]
 1847 0436 1288     		ldrh	r2, [r2]
 1848 0438 3FE7     		b	.L126
 1849              	.L127:
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1850              		.loc 1 762 186 view .LVU510
 1851 043a 189A     		ldr	r2, [sp, #96]
 1852 043c 111D     		adds	r1, r2, #4
 1853 043e 1891     		str	r1, [sp, #96]
 1854 0440 1268     		ldr	r2, [r2]
 1855 0442 3AE7     		b	.L126
 1856              	.LVL174:
 1857              	.L105:
 762:Middlewares/lvgl/src/misc/lv_printf.c ****                             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precisio
 1858              		.loc 1 762 186 view .LVU511
 1859              	.LBE42:
 1860              	.LBE35:
 1861              	.LBB43:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1862              		.loc 1 789 21 is_stmt 1 view .LVU512
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1863              		.loc 1 791 21 view .LVU513
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1864              		.loc 1 791 23 is_stmt 0 view .LVU514
 1865 0444 15F00205 		ands	r5, r5, #2
 1866              	.LVL175:
 791:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1867              		.loc 1 791 23 view .LVU515
 1868 0448 1FD0     		beq	.L162
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1869              		.loc 1 789 34 view .LVU516
 1870 044a 4FF00108 		mov	r8, #1
 1871              	.LVL176:
 1872              	.L129:
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1873              		.loc 1 797 21 is_stmt 1 view .LVU517
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1874              		.loc 1 797 31 is_stmt 0 view .LVU518
 1875 044e 1898     		ldr	r0, [sp, #96]
 1876 0450 031D     		adds	r3, r0, #4
 1877 0452 1893     		str	r3, [sp, #96]
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1878              		.loc 1 797 21 view .LVU519
 1879 0454 04F10109 		add	r9, r4, #1
 1880              	.LVL177:
 797:Middlewares/lvgl/src/misc/lv_printf.c ****                     // post padding
 1881              		.loc 1 797 21 view .LVU520
 1882 0458 3346     		mov	r3, r6
 1883 045a 2246     		mov	r2, r4
 1884 045c 5946     		mov	r1, fp
 1885 045e 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 1886 0460 B847     		blx	r7
 1887              	.LVL178:
 799:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 1888              		.loc 1 799 21 is_stmt 1 view .LVU521
 799:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
ARM GAS  /tmp/cc3bz4kU.s 			page 55


 1889              		.loc 1 799 23 is_stmt 0 view .LVU522
 1890 0462 BDB9     		cbnz	r5, .L183
 1891              	.LVL179:
 1892              	.L132:
 804:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1893              		.loc 1 804 21 is_stmt 1 view .LVU523
 804:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 1894              		.loc 1 804 27 is_stmt 0 view .LVU524
 1895 0464 0D9B     		ldr	r3, [sp, #52]
 1896 0466 0133     		adds	r3, r3, #1
 1897 0468 0D93     		str	r3, [sp, #52]
 805:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 1898              		.loc 1 805 21 is_stmt 1 view .LVU525
 1899 046a 4C46     		mov	r4, r9
 1900 046c D3E5     		b	.L149
 1901              	.LVL180:
 1902              	.L130:
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1903              		.loc 1 793 29 view .LVU526
 1904 046e 02F10109 		add	r9, r2, #1
 1905              	.LVL181:
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1906              		.loc 1 793 29 is_stmt 0 view .LVU527
 1907 0472 3346     		mov	r3, r6
 1908 0474 5946     		mov	r1, fp
 1909 0476 2020     		movs	r0, #32
 1910 0478 B847     		blx	r7
 1911              	.LVL182:
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1912              		.loc 1 792 32 view .LVU528
 1913 047a 4346     		mov	r3, r8
 793:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1914              		.loc 1 793 29 view .LVU529
 1915 047c 4A46     		mov	r2, r9
 1916              	.LVL183:
 1917              	.L128:
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1918              		.loc 1 792 30 is_stmt 1 view .LVU530
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1919              		.loc 1 792 32 is_stmt 0 view .LVU531
 1920 047e 03F10108 		add	r8, r3, #1
 1921              	.LVL184:
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1922              		.loc 1 792 30 view .LVU532
 1923 0482 9A45     		cmp	r10, r3
 1924 0484 F3D8     		bhi	.L130
 792:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1925              		.loc 1 792 30 view .LVU533
 1926 0486 1446     		mov	r4, r2
 1927 0488 E1E7     		b	.L129
 1928              	.LVL185:
 1929              	.L162:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1930              		.loc 1 789 34 view .LVU534
 1931 048a 0123     		movs	r3, #1
 1932 048c DDF828A0 		ldr	r10, [sp, #40]
 1933              	.LVL186:
ARM GAS  /tmp/cc3bz4kU.s 			page 56


 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1934              		.loc 1 789 34 view .LVU535
 1935 0490 2246     		mov	r2, r4
 1936 0492 F4E7     		b	.L128
 1937              	.LVL187:
 1938              	.L183:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1939              		.loc 1 789 34 view .LVU536
 1940 0494 4A46     		mov	r2, r9
 1941 0496 DDF82890 		ldr	r9, [sp, #40]
 1942              	.LVL188:
 789:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1943              		.loc 1 789 34 view .LVU537
 1944 049a 06E0     		b	.L131
 1945              	.LVL189:
 1946              	.L133:
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1947              		.loc 1 801 29 is_stmt 1 view .LVU538
 1948 049c 551C     		adds	r5, r2, #1
 1949              	.LVL190:
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1950              		.loc 1 801 29 is_stmt 0 view .LVU539
 1951 049e 3346     		mov	r3, r6
 1952 04a0 5946     		mov	r1, fp
 1953 04a2 2020     		movs	r0, #32
 1954 04a4 B847     		blx	r7
 1955              	.LVL191:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1956              		.loc 1 800 32 view .LVU540
 1957 04a6 A046     		mov	r8, r4
 801:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 1958              		.loc 1 801 29 view .LVU541
 1959 04a8 2A46     		mov	r2, r5
 1960              	.LVL192:
 1961              	.L131:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1962              		.loc 1 800 30 is_stmt 1 view .LVU542
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1963              		.loc 1 800 32 is_stmt 0 view .LVU543
 1964 04aa 08F10104 		add	r4, r8, #1
 1965              	.LVL193:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1966              		.loc 1 800 30 view .LVU544
 1967 04ae C145     		cmp	r9, r8
 1968 04b0 F4D8     		bhi	.L133
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1969              		.loc 1 800 30 view .LVU545
 1970 04b2 9146     		mov	r9, r2
 1971 04b4 D6E7     		b	.L132
 1972              	.LVL194:
 1973              	.L104:
 800:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 1974              		.loc 1 800 30 view .LVU546
 1975              	.LBE43:
 1976              	.LBB44:
 809:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = _strnlen_s(p, precision ? precision : (size_t) -1);
 1977              		.loc 1 809 21 is_stmt 1 view .LVU547
ARM GAS  /tmp/cc3bz4kU.s 			page 57


 809:Middlewares/lvgl/src/misc/lv_printf.c ****                     unsigned int l = _strnlen_s(p, precision ? precision : (size_t) -1);
 1978              		.loc 1 809 34 is_stmt 0 view .LVU548
 1979 04b6 189B     		ldr	r3, [sp, #96]
 1980 04b8 1A1D     		adds	r2, r3, #4
 1981 04ba 1892     		str	r2, [sp, #96]
 1982 04bc D3F80090 		ldr	r9, [r3]
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1983              		.loc 1 810 21 is_stmt 1 view .LVU549
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 1984              		.loc 1 810 38 is_stmt 0 view .LVU550
 1985 04c0 BAF1000F 		cmp	r10, #0
 1986 04c4 1ED1     		bne	.L134
 1987 04c6 4FF0FF33 		mov	r3, #-1
 1988              	.L135:
 1989 04ca C846     		mov	r8, r9
 1990 04cc 02E0     		b	.L136
 1991              	.LVL195:
 1992              	.L138:
 1993              	.LBB45:
 1994              	.LBB46:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 1995              		.loc 1 147 39 is_stmt 1 view .LVU551
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 1996              		.loc 1 147 35 view .LVU552
 1997 04ce 08F10108 		add	r8, r8, #1
 1998              	.LVL196:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 1999              		.loc 1 147 31 is_stmt 0 view .LVU553
 2000 04d2 1346     		mov	r3, r2
 2001              	.LVL197:
 2002              	.L136:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2003              		.loc 1 147 18 is_stmt 1 view .LVU554
 2004 04d4 98F80020 		ldrb	r2, [r8]	@ zero_extendqisi2
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2005              		.loc 1 147 5 is_stmt 0 view .LVU555
 2006 04d8 12B1     		cbz	r2, .L137
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2007              		.loc 1 147 31 view .LVU556
 2008 04da 5A1E     		subs	r2, r3, #1
 2009              	.LVL198:
 147:Middlewares/lvgl/src/misc/lv_printf.c ****     return (unsigned int)(s - str);
 2010              		.loc 1 147 21 view .LVU557
 2011 04dc 002B     		cmp	r3, #0
 2012 04de F6D1     		bne	.L138
 2013              	.LVL199:
 2014              	.L137:
 148:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2015              		.loc 1 148 5 is_stmt 1 view .LVU558
 148:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2016              		.loc 1 148 29 is_stmt 0 view .LVU559
 2017 04e0 A8EB0908 		sub	r8, r8, r9
 2018              	.LVL200:
 148:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2019              		.loc 1 148 29 view .LVU560
 2020              	.LBE46:
 2021              	.LBE45:
ARM GAS  /tmp/cc3bz4kU.s 			page 58


 812:Middlewares/lvgl/src/misc/lv_printf.c ****                         l = (l < precision ? l : precision);
 2022              		.loc 1 812 21 is_stmt 1 view .LVU561
 812:Middlewares/lvgl/src/misc/lv_printf.c ****                         l = (l < precision ? l : precision);
 2023              		.loc 1 812 23 is_stmt 0 view .LVU562
 2024 04e4 15F48063 		ands	r3, r5, #1024
 2025 04e8 0B93     		str	r3, [sp, #44]
 2026 04ea 02D0     		beq	.L139
 813:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2027              		.loc 1 813 25 is_stmt 1 view .LVU563
 813:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2028              		.loc 1 813 27 is_stmt 0 view .LVU564
 2029 04ec D045     		cmp	r8, r10
 2030 04ee 28BF     		it	cs
 2031 04f0 D046     		movcs	r8, r10
 2032              	.LVL201:
 2033              	.L139:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2034              		.loc 1 815 21 is_stmt 1 view .LVU565
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2035              		.loc 1 815 23 is_stmt 0 view .LVU566
 2036 04f2 15F00203 		ands	r3, r5, #2
 2037 04f6 0C93     		str	r3, [sp, #48]
 2038 04f8 06D0     		beq	.L184
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2039              		.loc 1 815 23 view .LVU567
 2040 04fa 2246     		mov	r2, r4
 2041 04fc 5446     		mov	r4, r10
 2042              	.LVL202:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2043              		.loc 1 815 23 view .LVU568
 2044 04fe B246     		mov	r10, r6
 2045              	.LVL203:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2046              		.loc 1 815 23 view .LVU569
 2047 0500 0B9E     		ldr	r6, [sp, #44]
 2048              	.LVL204:
 815:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2049              		.loc 1 815 23 view .LVU570
 2050 0502 1DE0     		b	.L143
 2051              	.LVL205:
 2052              	.L134:
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2053              		.loc 1 810 38 view .LVU571
 2054 0504 5346     		mov	r3, r10
 2055 0506 E0E7     		b	.L135
 2056              	.LVL206:
 2057              	.L184:
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2058              		.loc 1 810 38 view .LVU572
 2059 0508 2246     		mov	r2, r4
 2060 050a 0A9C     		ldr	r4, [sp, #40]
 2061              	.LVL207:
 810:Middlewares/lvgl/src/misc/lv_printf.c ****                     // pre padding
 2062              		.loc 1 810 38 view .LVU573
 2063 050c 4346     		mov	r3, r8
 2064 050e 07E0     		b	.L140
 2065              	.LVL208:
ARM GAS  /tmp/cc3bz4kU.s 			page 59


 2066              	.L142:
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2067              		.loc 1 817 29 is_stmt 1 view .LVU574
 2068 0510 02F10108 		add	r8, r2, #1
 2069              	.LVL209:
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2070              		.loc 1 817 29 is_stmt 0 view .LVU575
 2071 0514 3346     		mov	r3, r6
 2072 0516 5946     		mov	r1, fp
 2073 0518 2020     		movs	r0, #32
 2074 051a B847     		blx	r7
 2075              	.LVL210:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2076              		.loc 1 816 32 view .LVU576
 2077 051c 2B46     		mov	r3, r5
 817:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2078              		.loc 1 817 29 view .LVU577
 2079 051e 4246     		mov	r2, r8
 2080              	.LVL211:
 2081              	.L140:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2082              		.loc 1 816 30 is_stmt 1 view .LVU578
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2083              		.loc 1 816 32 is_stmt 0 view .LVU579
 2084 0520 5D1C     		adds	r5, r3, #1
 2085              	.LVL212:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2086              		.loc 1 816 30 view .LVU580
 2087 0522 9C42     		cmp	r4, r3
 2088 0524 F4D8     		bhi	.L142
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2089              		.loc 1 816 32 view .LVU581
 2090 0526 A846     		mov	r8, r5
 2091 0528 5446     		mov	r4, r10
 2092 052a B246     		mov	r10, r6
 2093              	.LVL213:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2094              		.loc 1 816 32 view .LVU582
 2095 052c 0B9E     		ldr	r6, [sp, #44]
 2096              	.LVL214:
 816:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2097              		.loc 1 816 32 view .LVU583
 2098 052e 07E0     		b	.L143
 2099              	.LVL215:
 2100              	.L163:
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2101              		.loc 1 821 80 view .LVU584
 2102 0530 1C46     		mov	r4, r3
 2103              	.LVL216:
 2104              	.L145:
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2105              		.loc 1 822 25 is_stmt 1 view .LVU585
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2106              		.loc 1 822 32 is_stmt 0 view .LVU586
 2107 0532 09F10109 		add	r9, r9, #1
 2108              	.LVL217:
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
ARM GAS  /tmp/cc3bz4kU.s 			page 60


 2109              		.loc 1 822 25 view .LVU587
 2110 0536 551C     		adds	r5, r2, #1
 2111              	.LVL218:
 822:Middlewares/lvgl/src/misc/lv_printf.c ****                     }
 2112              		.loc 1 822 25 view .LVU588
 2113 0538 5346     		mov	r3, r10
 2114 053a 5946     		mov	r1, fp
 2115 053c B847     		blx	r7
 2116              	.LVL219:
 2117 053e 2A46     		mov	r2, r5
 2118              	.LVL220:
 2119              	.L143:
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2120              		.loc 1 821 26 is_stmt 1 view .LVU589
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2121              		.loc 1 821 28 is_stmt 0 view .LVU590
 2122 0540 99F80000 		ldrb	r0, [r9]	@ zero_extendqisi2
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2123              		.loc 1 821 26 view .LVU591
 2124 0544 20B1     		cbz	r0, .L144
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2125              		.loc 1 821 37 discriminator 1 view .LVU592
 2126 0546 002E     		cmp	r6, #0
 2127 0548 F3D0     		beq	.L145
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2128              		.loc 1 821 80 discriminator 2 view .LVU593
 2129 054a 631E     		subs	r3, r4, #1
 2130              	.LVL221:
 821:Middlewares/lvgl/src/misc/lv_printf.c ****                         out(*(p++), buffer, idx++, maxlen);
 2131              		.loc 1 821 68 discriminator 2 view .LVU594
 2132 054c 002C     		cmp	r4, #0
 2133 054e EFD1     		bne	.L163
 2134              	.LVL222:
 2135              	.L144:
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2136              		.loc 1 825 23 view .LVU595
 2137 0550 1446     		mov	r4, r2
 2138 0552 5646     		mov	r6, r10
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2139              		.loc 1 825 21 is_stmt 1 view .LVU596
 825:Middlewares/lvgl/src/misc/lv_printf.c ****                         while(l++ < width) {
 2140              		.loc 1 825 23 is_stmt 0 view .LVU597
 2141 0554 0C9B     		ldr	r3, [sp, #48]
 2142 0556 1BB9     		cbnz	r3, .L185
 2143              	.LVL223:
 2144              	.L147:
 830:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 2145              		.loc 1 830 21 is_stmt 1 view .LVU598
 830:Middlewares/lvgl/src/misc/lv_printf.c ****                     break;
 2146              		.loc 1 830 27 is_stmt 0 view .LVU599
 2147 0558 0D9B     		ldr	r3, [sp, #52]
 2148 055a 0133     		adds	r3, r3, #1
 2149 055c 0D93     		str	r3, [sp, #52]
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 2150              		.loc 1 831 21 is_stmt 1 view .LVU600
 2151 055e 5AE5     		b	.L149
 2152              	.LVL224:
ARM GAS  /tmp/cc3bz4kU.s 			page 61


 2153              	.L185:
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 2154              		.loc 1 831 21 is_stmt 0 view .LVU601
 2155 0560 DDF82890 		ldr	r9, [sp, #40]
 2156              	.LVL225:
 831:Middlewares/lvgl/src/misc/lv_printf.c ****                 }
 2157              		.loc 1 831 21 view .LVU602
 2158 0564 06E0     		b	.L146
 2159              	.LVL226:
 2160              	.L148:
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2161              		.loc 1 827 29 is_stmt 1 view .LVU603
 2162 0566 551C     		adds	r5, r2, #1
 2163              	.LVL227:
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2164              		.loc 1 827 29 is_stmt 0 view .LVU604
 2165 0568 3346     		mov	r3, r6
 2166 056a 5946     		mov	r1, fp
 2167 056c 2020     		movs	r0, #32
 2168 056e B847     		blx	r7
 2169              	.LVL228:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2170              		.loc 1 826 32 view .LVU605
 2171 0570 A046     		mov	r8, r4
 827:Middlewares/lvgl/src/misc/lv_printf.c ****                         }
 2172              		.loc 1 827 29 view .LVU606
 2173 0572 2A46     		mov	r2, r5
 2174              	.LVL229:
 2175              	.L146:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2176              		.loc 1 826 30 is_stmt 1 view .LVU607
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2177              		.loc 1 826 32 is_stmt 0 view .LVU608
 2178 0574 08F10104 		add	r4, r8, #1
 2179              	.LVL230:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2180              		.loc 1 826 30 view .LVU609
 2181 0578 C145     		cmp	r9, r8
 2182 057a F4D8     		bhi	.L148
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2183              		.loc 1 826 30 view .LVU610
 2184 057c 1446     		mov	r4, r2
 2185              	.LVL231:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2186              		.loc 1 826 30 view .LVU611
 2187 057e EBE7     		b	.L147
 2188              	.LVL232:
 2189              	.L106:
 826:Middlewares/lvgl/src/misc/lv_printf.c ****                             out(' ', buffer, idx++, maxlen);
 2190              		.loc 1 826 30 view .LVU612
 2191              	.LBE44:
 2192              		.loc 1 835 17 is_stmt 1 view .LVU613
 2193 0580 651C     		adds	r5, r4, #1
 2194              	.LVL233:
 2195              		.loc 1 835 17 is_stmt 0 view .LVU614
 2196 0582 3346     		mov	r3, r6
 2197 0584 2246     		mov	r2, r4
ARM GAS  /tmp/cc3bz4kU.s 			page 62


 2198 0586 5946     		mov	r1, fp
 2199 0588 2520     		movs	r0, #37
 2200 058a B847     		blx	r7
 2201              	.LVL234:
 836:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2202              		.loc 1 836 17 is_stmt 1 view .LVU615
 2203              		.loc 1 836 23 is_stmt 0 view .LVU616
 2204 058c 0D9B     		ldr	r3, [sp, #52]
 2205 058e 0133     		adds	r3, r3, #1
 2206 0590 0D93     		str	r3, [sp, #52]
 837:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 2207              		.loc 1 837 17 is_stmt 1 view .LVU617
 835:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2208              		.loc 1 835 17 is_stmt 0 view .LVU618
 2209 0592 2C46     		mov	r4, r5
 2210              		.loc 1 837 17 view .LVU619
 2211 0594 3FE5     		b	.L149
 2212              	.LVL235:
 2213              	.L101:
 838:Middlewares/lvgl/src/misc/lv_printf.c **** 
 839:Middlewares/lvgl/src/misc/lv_printf.c ****             default :
 840:Middlewares/lvgl/src/misc/lv_printf.c ****                 out(*format, buffer, idx++, maxlen);
 2214              		.loc 1 840 17 is_stmt 1 view .LVU620
 2215 0596 651C     		adds	r5, r4, #1
 2216              	.LVL236:
 2217              		.loc 1 840 17 is_stmt 0 view .LVU621
 2218 0598 3346     		mov	r3, r6
 2219 059a 2246     		mov	r2, r4
 2220 059c 5946     		mov	r1, fp
 2221 059e B847     		blx	r7
 2222              	.LVL237:
 841:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2223              		.loc 1 841 17 is_stmt 1 view .LVU622
 2224              		.loc 1 841 23 is_stmt 0 view .LVU623
 2225 05a0 0D9B     		ldr	r3, [sp, #52]
 2226 05a2 0133     		adds	r3, r3, #1
 2227 05a4 0D93     		str	r3, [sp, #52]
 842:Middlewares/lvgl/src/misc/lv_printf.c ****                 break;
 2228              		.loc 1 842 17 is_stmt 1 view .LVU624
 840:Middlewares/lvgl/src/misc/lv_printf.c ****                 format++;
 2229              		.loc 1 840 17 is_stmt 0 view .LVU625
 2230 05a6 2C46     		mov	r4, r5
 2231              		.loc 1 842 17 view .LVU626
 2232 05a8 35E5     		b	.L149
 2233              	.LVL238:
 2234              	.L168:
 558:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 2235              		.loc 1 558 13 view .LVU627
 2236 05aa 074F     		ldr	r7, .L186
 2237 05ac 32E5     		b	.L74
 2238              	.LVL239:
 2239              	.L169:
 843:Middlewares/lvgl/src/misc/lv_printf.c ****         }
 844:Middlewares/lvgl/src/misc/lv_printf.c ****     }
 845:Middlewares/lvgl/src/misc/lv_printf.c **** 
 846:Middlewares/lvgl/src/misc/lv_printf.c ****     // termination
 847:Middlewares/lvgl/src/misc/lv_printf.c ****     out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
ARM GAS  /tmp/cc3bz4kU.s 			page 63


 2240              		.loc 1 847 5 is_stmt 1 view .LVU628
 2241 05ae B442     		cmp	r4, r6
 2242 05b0 01D3     		bcc	.L164
 2243              		.loc 1 847 5 is_stmt 0 discriminator 1 view .LVU629
 2244 05b2 721E     		subs	r2, r6, #1
 2245 05b4 00E0     		b	.L151
 2246              	.L164:
 2247              		.loc 1 847 5 view .LVU630
 2248 05b6 2246     		mov	r2, r4
 2249              	.L151:
 2250              		.loc 1 847 5 discriminator 4 view .LVU631
 2251 05b8 3346     		mov	r3, r6
 2252 05ba 5946     		mov	r1, fp
 2253 05bc 0020     		movs	r0, #0
 2254 05be B847     		blx	r7
 2255              	.LVL240:
 848:Middlewares/lvgl/src/misc/lv_printf.c **** 
 849:Middlewares/lvgl/src/misc/lv_printf.c ****     // return written chars without terminating \0
 850:Middlewares/lvgl/src/misc/lv_printf.c ****     return (int)idx;
 2256              		.loc 1 850 5 is_stmt 1 discriminator 4 view .LVU632
 851:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2257              		.loc 1 851 1 is_stmt 0 discriminator 4 view .LVU633
 2258 05c0 2046     		mov	r0, r4
 2259 05c2 0FB0     		add	sp, sp, #60
 2260              	.LCFI16:
 2261              		.cfi_def_cfa_offset 36
 2262              		@ sp needed
 2263 05c4 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2264              	.LVL241:
 2265              	.L187:
 2266              		.loc 1 851 1 discriminator 4 view .LVU634
 2267              		.align	2
 2268              	.L186:
 2269 05c8 00000000 		.word	_out_null
 2270              		.cfi_endproc
 2271              	.LFE9:
 2273              		.section	.text.lv_snprintf,"ax",%progbits
 2274              		.align	1
 2275              		.global	lv_snprintf
 2276              		.syntax unified
 2277              		.thumb
 2278              		.thumb_func
 2280              	lv_snprintf:
 2281              	.LVL242:
 2282              	.LFB10:
 852:Middlewares/lvgl/src/misc/lv_printf.c **** 
 853:Middlewares/lvgl/src/misc/lv_printf.c **** ///////////////////////////////////////////////////////////////////////////////
 854:Middlewares/lvgl/src/misc/lv_printf.c **** 
 855:Middlewares/lvgl/src/misc/lv_printf.c **** int lv_snprintf(char * buffer, size_t count, const char * format, ...)
 856:Middlewares/lvgl/src/misc/lv_printf.c **** {
 2283              		.loc 1 856 1 is_stmt 1 view -0
 2284              		.cfi_startproc
 2285              		@ args = 4, pretend = 8, frame = 8
 2286              		@ frame_needed = 0, uses_anonymous_args = 1
 2287              		.loc 1 856 1 is_stmt 0 view .LVU636
 2288 0000 0CB4     		push	{r2, r3}
 2289              	.LCFI17:
ARM GAS  /tmp/cc3bz4kU.s 			page 64


 2290              		.cfi_def_cfa_offset 8
 2291              		.cfi_offset 2, -8
 2292              		.cfi_offset 3, -4
 2293 0002 10B5     		push	{r4, lr}
 2294              	.LCFI18:
 2295              		.cfi_def_cfa_offset 16
 2296              		.cfi_offset 4, -16
 2297              		.cfi_offset 14, -12
 2298 0004 84B0     		sub	sp, sp, #16
 2299              	.LCFI19:
 2300              		.cfi_def_cfa_offset 32
 2301 0006 0A46     		mov	r2, r1
 2302 0008 06AC     		add	r4, sp, #24
 2303 000a 54F8043B 		ldr	r3, [r4], #4
 857:Middlewares/lvgl/src/misc/lv_printf.c ****     va_list va;
 2304              		.loc 1 857 5 is_stmt 1 view .LVU637
 858:Middlewares/lvgl/src/misc/lv_printf.c ****     va_start(va, format);
 2305              		.loc 1 858 5 view .LVU638
 2306 000e 0394     		str	r4, [sp, #12]
 859:Middlewares/lvgl/src/misc/lv_printf.c ****     const int ret = _vsnprintf(_out_buffer, buffer, count, format, va);
 2307              		.loc 1 859 5 view .LVU639
 2308              		.loc 1 859 21 is_stmt 0 view .LVU640
 2309 0010 0094     		str	r4, [sp]
 2310 0012 0146     		mov	r1, r0
 2311              	.LVL243:
 2312              		.loc 1 859 21 view .LVU641
 2313 0014 0348     		ldr	r0, .L190
 2314              	.LVL244:
 2315              		.loc 1 859 21 view .LVU642
 2316 0016 FFF7FEFF 		bl	_vsnprintf
 2317              	.LVL245:
 860:Middlewares/lvgl/src/misc/lv_printf.c ****     va_end(va);
 2318              		.loc 1 860 5 is_stmt 1 view .LVU643
 861:Middlewares/lvgl/src/misc/lv_printf.c ****     return ret;
 2319              		.loc 1 861 5 view .LVU644
 862:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2320              		.loc 1 862 1 is_stmt 0 view .LVU645
 2321 001a 04B0     		add	sp, sp, #16
 2322              	.LCFI20:
 2323              		.cfi_def_cfa_offset 16
 2324              		@ sp needed
 2325 001c BDE81040 		pop	{r4, lr}
 2326              	.LCFI21:
 2327              		.cfi_restore 14
 2328              		.cfi_restore 4
 2329              		.cfi_def_cfa_offset 8
 2330 0020 02B0     		add	sp, sp, #8
 2331              	.LCFI22:
 2332              		.cfi_restore 3
 2333              		.cfi_restore 2
 2334              		.cfi_def_cfa_offset 0
 2335 0022 7047     		bx	lr
 2336              	.L191:
 2337              		.align	2
 2338              	.L190:
 2339 0024 00000000 		.word	_out_buffer
 2340              		.cfi_endproc
ARM GAS  /tmp/cc3bz4kU.s 			page 65


 2341              	.LFE10:
 2343              		.section	.text.lv_vsnprintf,"ax",%progbits
 2344              		.align	1
 2345              		.global	lv_vsnprintf
 2346              		.syntax unified
 2347              		.thumb
 2348              		.thumb_func
 2350              	lv_vsnprintf:
 2351              	.LVL246:
 2352              	.LFB11:
 863:Middlewares/lvgl/src/misc/lv_printf.c **** 
 864:Middlewares/lvgl/src/misc/lv_printf.c **** int lv_vsnprintf(char * buffer, size_t count, const char * format, va_list va)
 865:Middlewares/lvgl/src/misc/lv_printf.c **** {
 2353              		.loc 1 865 1 is_stmt 1 view -0
 2354              		.cfi_startproc
 2355              		@ args = 0, pretend = 0, frame = 0
 2356              		@ frame_needed = 0, uses_anonymous_args = 0
 2357              		.loc 1 865 1 is_stmt 0 view .LVU647
 2358 0000 00B5     		push	{lr}
 2359              	.LCFI23:
 2360              		.cfi_def_cfa_offset 4
 2361              		.cfi_offset 14, -4
 2362 0002 83B0     		sub	sp, sp, #12
 2363              	.LCFI24:
 2364              		.cfi_def_cfa_offset 16
 866:Middlewares/lvgl/src/misc/lv_printf.c ****     return _vsnprintf(_out_buffer, buffer, count, format, va);
 2365              		.loc 1 866 5 is_stmt 1 view .LVU648
 2366              		.loc 1 866 12 is_stmt 0 view .LVU649
 2367 0004 0093     		str	r3, [sp]
 2368 0006 1346     		mov	r3, r2
 2369              	.LVL247:
 2370              		.loc 1 866 12 view .LVU650
 2371 0008 0A46     		mov	r2, r1
 2372              	.LVL248:
 2373              		.loc 1 866 12 view .LVU651
 2374 000a 0146     		mov	r1, r0
 2375              	.LVL249:
 2376              		.loc 1 866 12 view .LVU652
 2377 000c 0248     		ldr	r0, .L194
 2378              	.LVL250:
 2379              		.loc 1 866 12 view .LVU653
 2380 000e FFF7FEFF 		bl	_vsnprintf
 2381              	.LVL251:
 867:Middlewares/lvgl/src/misc/lv_printf.c **** }
 2382              		.loc 1 867 1 view .LVU654
 2383 0012 03B0     		add	sp, sp, #12
 2384              	.LCFI25:
 2385              		.cfi_def_cfa_offset 4
 2386              		@ sp needed
 2387 0014 5DF804FB 		ldr	pc, [sp], #4
 2388              	.L195:
 2389              		.align	2
 2390              	.L194:
 2391 0018 00000000 		.word	_out_buffer
 2392              		.cfi_endproc
 2393              	.LFE11:
 2395              		.text
ARM GAS  /tmp/cc3bz4kU.s 			page 66


 2396              	.Letext0:
 2397              		.file 2 "/home/akinya/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/10.3.1/include/stdarg.h"
 2398              		.file 3 "/home/akinya/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/10.3.1/include/stddef.h"
 2399              		.file 4 "<built-in>"
ARM GAS  /tmp/cc3bz4kU.s 			page 67


DEFINED SYMBOLS
                            *ABS*:0000000000000000 lv_printf.c
     /tmp/cc3bz4kU.s:20     .text._out_buffer:0000000000000000 $t
     /tmp/cc3bz4kU.s:25     .text._out_buffer:0000000000000000 _out_buffer
     /tmp/cc3bz4kU.s:48     .text._out_null:0000000000000000 $t
     /tmp/cc3bz4kU.s:53     .text._out_null:0000000000000000 _out_null
     /tmp/cc3bz4kU.s:71     .text._atoi:0000000000000000 $t
     /tmp/cc3bz4kU.s:76     .text._atoi:0000000000000000 _atoi
     /tmp/cc3bz4kU.s:141    .text._out_rev:0000000000000000 $t
     /tmp/cc3bz4kU.s:146    .text._out_rev:0000000000000000 _out_rev
     /tmp/cc3bz4kU.s:280    .text._ntoa_format:0000000000000000 $t
     /tmp/cc3bz4kU.s:285    .text._ntoa_format:0000000000000000 _ntoa_format
     /tmp/cc3bz4kU.s:563    .text._ntoa_long:0000000000000000 $t
     /tmp/cc3bz4kU.s:568    .text._ntoa_long:0000000000000000 _ntoa_long
     /tmp/cc3bz4kU.s:716    .text._ntoa_long_long:0000000000000000 $t
     /tmp/cc3bz4kU.s:721    .text._ntoa_long_long:0000000000000000 _ntoa_long_long
     /tmp/cc3bz4kU.s:892    .text._vsnprintf:0000000000000000 $t
     /tmp/cc3bz4kU.s:897    .text._vsnprintf:0000000000000000 _vsnprintf
     /tmp/cc3bz4kU.s:990    .text._vsnprintf:000000000000004e $d
     /tmp/cc3bz4kU.s:1059   .text._vsnprintf:000000000000008c $d
     /tmp/cc3bz4kU.s:1348   .text._vsnprintf:000000000000018a $d
     /tmp/cc3bz4kU.s:1432   .text._vsnprintf:0000000000000232 $t
     /tmp/cc3bz4kU.s:2269   .text._vsnprintf:00000000000005c8 $d
     /tmp/cc3bz4kU.s:2274   .text.lv_snprintf:0000000000000000 $t
     /tmp/cc3bz4kU.s:2280   .text.lv_snprintf:0000000000000000 lv_snprintf
     /tmp/cc3bz4kU.s:2339   .text.lv_snprintf:0000000000000024 $d
     /tmp/cc3bz4kU.s:2344   .text.lv_vsnprintf:0000000000000000 $t
     /tmp/cc3bz4kU.s:2350   .text.lv_vsnprintf:0000000000000000 lv_vsnprintf
     /tmp/cc3bz4kU.s:2391   .text.lv_vsnprintf:0000000000000018 $d
     /tmp/cc3bz4kU.s:1007   .text._vsnprintf:000000000000005f $d
     /tmp/cc3bz4kU.s:1007   .text._vsnprintf:0000000000000060 $t
     /tmp/cc3bz4kU.s:1079   .text._vsnprintf:000000000000009f $d
     /tmp/cc3bz4kU.s:1079   .text._vsnprintf:00000000000000a0 $t

UNDEFINED SYMBOLS
__aeabi_uldivmod
