//Copyright (C)2014-2022 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.8.05
//Created Time: Mon Aug 22 16:32:26 2022

`timescale 100 ps/100 ps
module top(
	reset,
	gpio_io
);
input reset;
inout [15:0] gpio_io;
wire GND;
wire VCC;
wire clock;
wire \bridge/Gowin_EMPU_inst/gowin_add_lut4_F_sram0_wren[0] ;
wire \gowin_add_lut4_F_sram0_wren[0]_0 ;
wire \gowin_add_lut4_F_sram0_wren[0]_1 ;
wire \gowin_add_lut4_F_sram0_wren[0]_2 ;
wire \bridge/Gowin_EMPU_inst/gowin_add_lut4_F_sram0_wren[1] ;
wire \gowin_add_lut4_F_sram0_wren[1]_3 ;
wire \gowin_add_lut4_F_sram0_wren[1]_4 ;
wire \gowin_add_lut4_F_sram0_wren[1]_5 ;
wire \bridge/Gowin_EMPU_inst/gowin_add_lut4_F_sram0_wren[2] ;
wire \gowin_add_lut4_F_sram0_wren[2]_6 ;
wire \gowin_add_lut4_F_sram0_wren[2]_7 ;
wire \gowin_add_lut4_F_sram0_wren[2]_8 ;
wire \bridge/Gowin_EMPU_inst/gowin_add_lut4_F_sram0_wren[3] ;
wire \gowin_add_lut4_F_sram0_wren[3]_9 ;
wire \gowin_add_lut4_F_sram0_wren[3]_10 ;
wire \gowin_add_lut4_F_sram0_wren[3]_11 ;
wire [15:0] gpio_io;
wire reset;
wire reset_d;
wire rtc_clock;
wire \pll/clkout ;
wire \pll/clkoutp_o ;
wire \pll/clkoutd3_o ;
wire \pll/lock_o ;
wire \bridge/Gowin_EMPU_inst/uart0_txd ;
wire \bridge/Gowin_EMPU_inst/uart1_txd ;
wire \bridge/Gowin_EMPU_inst/u_emcu_top_0_UART0BAUDTICK ;
wire \bridge/Gowin_EMPU_inst/u_emcu_top_0_UART1BAUDTICK ;
wire \bridge/Gowin_EMPU_inst/u_emcu_top_0_INTMONITOR ;
wire \bridge/Gowin_EMPU_inst/ye ;
wire \bridge/Gowin_EMPU_inst/sram0_cs ;
wire \bridge/Gowin_EMPU_inst/targflash0_hsel ;
wire \bridge/Gowin_EMPU_inst/targflash0_hreadymux ;
wire \bridge/Gowin_EMPU_inst/targexp0_hsel ;
wire \bridge/Gowin_EMPU_inst/targexp0_hwrite ;
wire \bridge/Gowin_EMPU_inst/targexp0_exreq ;
wire \bridge/Gowin_EMPU_inst/targexp0_hmastlock ;
wire \bridge/Gowin_EMPU_inst/targexp0_hreadymux ;
wire \bridge/Gowin_EMPU_inst/targexp0_hauser ;
wire \bridge/Gowin_EMPU_inst/initexp0_hready ;
wire \bridge/Gowin_EMPU_inst/initexp0_hresp ;
wire \bridge/Gowin_EMPU_inst/initexp0_exresp ;
wire \bridge/Gowin_EMPU_inst/apbtargexp2_psel ;
wire \bridge/Gowin_EMPU_inst/apbtargexp2_penable ;
wire \bridge/Gowin_EMPU_inst/apbtargexp2_pwrite ;
wire \bridge/Gowin_EMPU_inst/u_emcu_top_0_DAPTDO ;
wire \bridge/Gowin_EMPU_inst/u_emcu_top_0_DAPJTAGNSW ;
wire \bridge/Gowin_EMPU_inst/u_emcu_top_0_DAPNTDOEN ;
wire \bridge/Gowin_EMPU_inst/trace_clk ;
wire \bridge/Gowin_EMPU_inst/targflash0_readyout ;
wire \bridge/Gowin_EMPU_inst/n100 ;
wire \bridge/Gowin_EMPU_inst/apbtargexp2_pready ;
wire [15:0] \bridge/Gowin_EMPU_inst/io_exp_output_o ;
wire [15:0] \bridge/Gowin_EMPU_inst/io_exp_outputen_o ;
wire [11:0] \bridge/Gowin_EMPU_inst/sram0_addr ;
wire [3:0] \bridge/Gowin_EMPU_inst/sram0_wren ;
wire [31:0] \bridge/Gowin_EMPU_inst/sram0_wdata ;
wire [14:2] \bridge/Gowin_EMPU_inst/targflash0_haddr ;
wire [1:1] \bridge/Gowin_EMPU_inst/targflash0_htrans ;
wire [11:2] \bridge/Gowin_EMPU_inst/apbtargexp2_paddr ;
wire [12:0] \bridge/Gowin_EMPU_inst/apbtargexp2_pwdata ;
wire [15:0] \bridge/Gowin_EMPU_inst/io_exp_input_i ;
wire [31:0] \bridge/Gowin_EMPU_inst/targflash0_hrdata ;
wire [31:0] \bridge/Gowin_EMPU_inst/sram0_rdata ;
wire [12:0] \bridge/Gowin_EMPU_inst/apbtargexp2_prdata ;
wire [12:12] \bridge/Gowin_EMPU_inst/SRAM0ADDR ;
wire [28:0] \bridge/Gowin_EMPU_inst/TARGFLASH0HADDR ;
wire [0:0] \bridge/Gowin_EMPU_inst/TARGFLASH0HTRANS ;
wire [2:0] \bridge/Gowin_EMPU_inst/TARGFLASH0HSIZE ;
wire [2:0] \bridge/Gowin_EMPU_inst/TARGFLASH0HBURST ;
wire [31:0] \bridge/Gowin_EMPU_inst/TARGEXP0HADDR ;
wire [1:0] \bridge/Gowin_EMPU_inst/TARGEXP0HTRANS ;
wire [2:0] \bridge/Gowin_EMPU_inst/TARGEXP0HSIZE ;
wire [2:0] \bridge/Gowin_EMPU_inst/TARGEXP0HBURST ;
wire [3:0] \bridge/Gowin_EMPU_inst/TARGEXP0HPROT ;
wire [1:0] \bridge/Gowin_EMPU_inst/TARGEXP0MEMATTR ;
wire [3:0] \bridge/Gowin_EMPU_inst/TARGEXP0HMASTER ;
wire [31:0] \bridge/Gowin_EMPU_inst/TARGEXP0HWDATA ;
wire [3:0] \bridge/Gowin_EMPU_inst/TARGEXP0HWUSER ;
wire [31:0] \bridge/Gowin_EMPU_inst/INITEXP0HRDATA ;
wire [2:0] \bridge/Gowin_EMPU_inst/INITEXP0HRUSER ;
wire [3:0] \bridge/Gowin_EMPU_inst/APBTARGEXP2PSTRB ;
wire [2:0] \bridge/Gowin_EMPU_inst/APBTARGEXP2PPROT ;
wire [1:0] \bridge/Gowin_EMPU_inst/APBTARGEXP2PADDR ;
wire [31:11] \bridge/Gowin_EMPU_inst/APBTARGEXP2PWDATA ;
wire [3:0] \bridge/Gowin_EMPU_inst/TPIUTRACEDATA ;
wire \bridge/Gowin_EMPU_inst/u_gpio/n5 ;
wire \bridge/Gowin_EMPU_inst/u_gpio/n7 ;
wire \bridge/Gowin_EMPU_inst/u_gpio/n9 ;
wire \bridge/Gowin_EMPU_inst/u_gpio/n11 ;
wire \bridge/Gowin_EMPU_inst/u_gpio/n13 ;
wire \bridge/Gowin_EMPU_inst/u_gpio/n15 ;
wire \bridge/Gowin_EMPU_inst/u_gpio/n17 ;
wire \bridge/Gowin_EMPU_inst/u_gpio/n19 ;
wire \bridge/Gowin_EMPU_inst/u_gpio/n21 ;
wire \bridge/Gowin_EMPU_inst/u_gpio/n23 ;
wire \bridge/Gowin_EMPU_inst/u_gpio/n25 ;
wire \bridge/Gowin_EMPU_inst/u_gpio/n27 ;
wire \bridge/Gowin_EMPU_inst/u_gpio/n29 ;
wire \bridge/Gowin_EMPU_inst/u_gpio/n31 ;
wire \bridge/Gowin_EMPU_inst/u_gpio/n33 ;
wire \bridge/Gowin_EMPU_inst/u_gpio/n35 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/n77 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/n145 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/n146 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/n147 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/n148 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/n149 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/n150 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/n151 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/n152 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/n153 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/n154 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/n155 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/n156 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/n157 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/n214 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/n76 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/n95 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/n77_5 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/hsel_1d ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d ;
wire \bridge/Gowin_EMPU_inst/u_flash_wrap/se_out ;
wire [1:0] \bridge/Gowin_EMPU_inst/u_flash_wrap/bus_cnt ;
wire [12:0] \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d ;
wire [1:1] \bridge/Gowin_EMPU_inst/u_flash_wrap/htrans_1d ;
wire [12:0] \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr ;
wire \bridge/Gowin_EMPU_inst/u_sram_subsystem/n36 ;
wire \bridge/Gowin_EMPU_inst/u_sram_subsystem/n104 ;
wire \bridge/Gowin_EMPU_inst/u_sram_subsystem/n172 ;
wire \bridge/Gowin_EMPU_inst/u_sram_subsystem/n240 ;
wire [31:4] \bridge/Gowin_EMPU_inst/u_sram_subsystem/DO ;
wire [31:4] \bridge/Gowin_EMPU_inst/u_sram_subsystem/DO_0 ;
wire [31:4] \bridge/Gowin_EMPU_inst/u_sram_subsystem/DO_1 ;
wire [31:4] \bridge/Gowin_EMPU_inst/u_sram_subsystem/DO_2 ;
wire [31:4] \bridge/Gowin_EMPU_inst/u_sram_subsystem/DO_3 ;
wire [31:4] \bridge/Gowin_EMPU_inst/u_sram_subsystem/DO_4 ;
wire [31:4] \bridge/Gowin_EMPU_inst/u_sram_subsystem/DO_5 ;
wire [31:4] \bridge/Gowin_EMPU_inst/u_sram_subsystem/DO_6 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_5 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_ACK_O ;
wire [12:0] \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_15 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_0_6 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n88 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n90 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n92 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n95 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n97 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n105 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n108 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n162 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n190 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n313 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n314 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n315 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n316 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n317 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n318 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n320 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n386 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n430 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n431 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n432 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n433 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n434 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n435 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n765 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n778 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data_8 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_8 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_8 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_6 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n614 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n612 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n611 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n610 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n436 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n429 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n478 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n475 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n312 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n311 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n310 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n308 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n88_4 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n90_4 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n313_4 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n314_4 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n315_4 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n316_4 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n317_4 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n318_4 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_4 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_5 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n320_4 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_7 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_8 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n428 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n765_4 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_19 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_20 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_21 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_22 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_9 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_10 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_6 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n613 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_6 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_6 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n313_5 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n314_5 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n315_5 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n316_5 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n317_5 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n318_5 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_6 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n320_5 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_9 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_23 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_24 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_25 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_26 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_7 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_27 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_28 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n428_6 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n613_8 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_10 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n752 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n163 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_14 ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw04_cs ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw08_cs ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw0c_cs ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw10_cs ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_wr ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_dir ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_iroe ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itoe ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itrdy ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_irrdy ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ie ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_sso ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_tmt ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw00_cs ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_Z ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done ;
wire \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ;
wire [12:0] \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data ;
wire [7:0] \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata ;
wire [7:0] \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata ;
wire [1:0] \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel ;
wire [0:0] \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ssmask ;
wire [7:0] \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data ;
wire [4:0] \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt ;
wire [2:0] \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status ;
wire [5:0] \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt ;
wire [2:0] \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR \bridge/Gowin_EMPU_inst/sys_reset  (
	.GSRI(reset_d)
);
IBUF reset_ibuf (
	.I(reset),
	.O(reset_d)
);
IOBUF \bridge/Gowin_EMPU_inst/u_gpio/gpio0  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_output_o [0]),
	.OEN(\bridge/Gowin_EMPU_inst/u_gpio/n5 ),
	.IO(gpio_io[0]),
	.O(\bridge/Gowin_EMPU_inst/io_exp_input_i [0])
);
IOBUF \bridge/Gowin_EMPU_inst/u_gpio/gpio1  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_output_o [1]),
	.OEN(\bridge/Gowin_EMPU_inst/u_gpio/n7 ),
	.IO(gpio_io[1]),
	.O(\bridge/Gowin_EMPU_inst/io_exp_input_i [1])
);
IOBUF \bridge/Gowin_EMPU_inst/u_gpio/gpio2  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_output_o [2]),
	.OEN(\bridge/Gowin_EMPU_inst/u_gpio/n9 ),
	.IO(gpio_io[2]),
	.O(\bridge/Gowin_EMPU_inst/io_exp_input_i [2])
);
IOBUF \bridge/Gowin_EMPU_inst/u_gpio/gpio3  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_output_o [3]),
	.OEN(\bridge/Gowin_EMPU_inst/u_gpio/n11 ),
	.IO(gpio_io[3]),
	.O(\bridge/Gowin_EMPU_inst/io_exp_input_i [3])
);
IOBUF \bridge/Gowin_EMPU_inst/u_gpio/gpio4  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_output_o [4]),
	.OEN(\bridge/Gowin_EMPU_inst/u_gpio/n13 ),
	.IO(gpio_io[4]),
	.O(\bridge/Gowin_EMPU_inst/io_exp_input_i [4])
);
IOBUF \bridge/Gowin_EMPU_inst/u_gpio/gpio5  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_output_o [5]),
	.OEN(\bridge/Gowin_EMPU_inst/u_gpio/n15 ),
	.IO(gpio_io[5]),
	.O(\bridge/Gowin_EMPU_inst/io_exp_input_i [5])
);
IOBUF \bridge/Gowin_EMPU_inst/u_gpio/gpio6  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_output_o [6]),
	.OEN(\bridge/Gowin_EMPU_inst/u_gpio/n17 ),
	.IO(gpio_io[6]),
	.O(\bridge/Gowin_EMPU_inst/io_exp_input_i [6])
);
IOBUF \bridge/Gowin_EMPU_inst/u_gpio/gpio7  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_output_o [7]),
	.OEN(\bridge/Gowin_EMPU_inst/u_gpio/n19 ),
	.IO(gpio_io[7]),
	.O(\bridge/Gowin_EMPU_inst/io_exp_input_i [7])
);
IOBUF \bridge/Gowin_EMPU_inst/u_gpio/gpio8  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_output_o [8]),
	.OEN(\bridge/Gowin_EMPU_inst/u_gpio/n21 ),
	.IO(gpio_io[8]),
	.O(\bridge/Gowin_EMPU_inst/io_exp_input_i [8])
);
IOBUF \bridge/Gowin_EMPU_inst/u_gpio/gpio9  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_output_o [9]),
	.OEN(\bridge/Gowin_EMPU_inst/u_gpio/n23 ),
	.IO(gpio_io[9]),
	.O(\bridge/Gowin_EMPU_inst/io_exp_input_i [9])
);
IOBUF \bridge/Gowin_EMPU_inst/u_gpio/gpio10  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_output_o [10]),
	.OEN(\bridge/Gowin_EMPU_inst/u_gpio/n25 ),
	.IO(gpio_io[10]),
	.O(\bridge/Gowin_EMPU_inst/io_exp_input_i [10])
);
IOBUF \bridge/Gowin_EMPU_inst/u_gpio/gpio11  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_output_o [11]),
	.OEN(\bridge/Gowin_EMPU_inst/u_gpio/n27 ),
	.IO(gpio_io[11]),
	.O(\bridge/Gowin_EMPU_inst/io_exp_input_i [11])
);
IOBUF \bridge/Gowin_EMPU_inst/u_gpio/gpio12  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_output_o [12]),
	.OEN(\bridge/Gowin_EMPU_inst/u_gpio/n29 ),
	.IO(gpio_io[12]),
	.O(\bridge/Gowin_EMPU_inst/io_exp_input_i [12])
);
IOBUF \bridge/Gowin_EMPU_inst/u_gpio/gpio13  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_output_o [13]),
	.OEN(\bridge/Gowin_EMPU_inst/u_gpio/n31 ),
	.IO(gpio_io[13]),
	.O(\bridge/Gowin_EMPU_inst/io_exp_input_i [13])
);
IOBUF \bridge/Gowin_EMPU_inst/u_gpio/gpio14  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_output_o [14]),
	.OEN(\bridge/Gowin_EMPU_inst/u_gpio/n33 ),
	.IO(gpio_io[14]),
	.O(\bridge/Gowin_EMPU_inst/io_exp_input_i [14])
);
IOBUF \bridge/Gowin_EMPU_inst/u_gpio/gpio15  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_output_o [15]),
	.OEN(\bridge/Gowin_EMPU_inst/u_gpio/n35 ),
	.IO(gpio_io[15]),
	.O(\bridge/Gowin_EMPU_inst/io_exp_input_i [15])
);
OSCZ \clokc_gen/osc_inst  (
	.OSCEN(VCC),
	.OSCOUT(clock)
);
defparam \clokc_gen/osc_inst .FREQ_DIV=4;
PLLVR \pll/pllvr_inst  (
	.RESET(GND),
	.RESET_P(GND),
	.CLKIN(clock),
	.CLKFB(GND),
	.VREN(VCC),
	.FBDSEL({GND, GND, GND, GND, GND, GND}),
	.IDSEL({GND, GND, GND, GND, GND, GND}),
	.ODSEL({GND, GND, GND, GND, GND, GND}),
	.PSDA({GND, GND, GND, GND}),
	.FDLY({GND, GND, GND, GND}),
	.DUTYDA({GND, GND, GND, GND}),
	.CLKOUT(\pll/clkout ),
	.LOCK(\pll/lock_o ),
	.CLKOUTP(\pll/clkoutp_o ),
	.CLKOUTD(rtc_clock),
	.CLKOUTD3(\pll/clkoutd3_o )
);
defparam \pll/pllvr_inst .CLKFB_SEL="internal";
defparam \pll/pllvr_inst .DYN_SDIV_SEL=100;
defparam \pll/pllvr_inst .DYN_IDIV_SEL="false";
defparam \pll/pllvr_inst .DYN_ODIV_SEL="false";
defparam \pll/pllvr_inst .IDIV_SEL=11;
defparam \pll/pllvr_inst .DYN_FBDIV_SEL="false";
defparam \pll/pllvr_inst .FBDIV_SEL=58;
defparam \pll/pllvr_inst .DYN_DA_EN="true";
defparam \pll/pllvr_inst .PSDA_SEL="0000";
defparam \pll/pllvr_inst .DUTYDA_SEL="1000";
defparam \pll/pllvr_inst .CLKOUT_BYPASS="false";
defparam \pll/pllvr_inst .CLKOUTD_BYPASS="false";
defparam \pll/pllvr_inst .CLKOUTP_BYPASS="false";
defparam \pll/pllvr_inst .CLKOUTD_SRC="CLKOUT";
defparam \pll/pllvr_inst .CLKOUTD3_SRC="CLKOUT";
defparam \pll/pllvr_inst .CLKOUT_FT_DIR=1'b1;
defparam \pll/pllvr_inst .CLKOUTP_FT_DIR=1'b1;
defparam \pll/pllvr_inst .CLKOUT_DLY_STEP=0;
defparam \pll/pllvr_inst .CLKOUTP_DLY_STEP=0;
defparam \pll/pllvr_inst .FCLKIN="62.5";
defparam \pll/pllvr_inst .ODIV_SEL=2;
defparam \pll/pllvr_inst .DEVICE="GW1NS-4C";
EMCU \bridge/Gowin_EMPU_inst/u_emcu_top  (
	.FCLK(clock),
	.PORESETN(reset_d),
	.SYSRESETN(reset_d),
	.RTCSRCCLK(rtc_clock),
	.UART0RXDI(GND),
	.UART1RXDI(GND),
	.TARGFLASH0HRESP(GND),
	.TARGFLASH0EXRESP(GND),
	.TARGFLASH0HREADYOUT(\bridge/Gowin_EMPU_inst/targflash0_readyout ),
	.TARGEXP0HREADYOUT(GND),
	.TARGEXP0HRESP(VCC),
	.TARGEXP0EXRESP(GND),
	.INITEXP0HSEL(GND),
	.INITEXP0HWRITE(GND),
	.INITEXP0EXREQ(GND),
	.INITEXP0HMASTLOCK(GND),
	.INITEXP0HAUSER(GND),
	.APBTARGEXP2PREADY(\bridge/Gowin_EMPU_inst/apbtargexp2_pready ),
	.APBTARGEXP2PSLVERR(GND),
	.DAPSWDITMS(GND),
	.DAPTDI(GND),
	.DAPNTRST(VCC),
	.DAPSWCLKTCK(GND),
	.FLASHERR(GND),
	.FLASHINT(GND),
	.INITEXP0HTRANS({GND, GND}),
	.IOEXPINPUTI({\bridge/Gowin_EMPU_inst/io_exp_input_i [15:0]}),
	.SRAM0RDATA({\bridge/Gowin_EMPU_inst/sram0_rdata [31:0]}),
	.TARGFLASH0HRDATA({\bridge/Gowin_EMPU_inst/targflash0_hrdata [31:0]}),
	.TARGFLASH0HRUSER({GND, GND, GND}),
	.TARGEXP0HRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TARGEXP0HRUSER({GND, GND, GND}),
	.INITEXP0HADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.INITEXP0HSIZE({GND, GND, GND}),
	.INITEXP0HBURST({GND, GND, GND}),
	.INITEXP0HPROT({GND, GND, GND, GND}),
	.INITEXP0MEMATTR({GND, GND}),
	.INITEXP0HMASTER({GND, GND, GND, GND}),
	.INITEXP0HWDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.INITEXP0HWUSER({GND, GND, GND, GND}),
	.APBTARGEXP2PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \bridge/Gowin_EMPU_inst/apbtargexp2_prdata [12], GND, \bridge/Gowin_EMPU_inst/apbtargexp2_prdata [10:0]}),
	.MTXREMAP({VCC, VCC, VCC, VCC}),
	.GPINT({GND, GND, GND, GND, GND}),
	.UART0TXDO(\bridge/Gowin_EMPU_inst/uart0_txd ),
	.UART1TXDO(\bridge/Gowin_EMPU_inst/uart1_txd ),
	.UART0BAUDTICK(\bridge/Gowin_EMPU_inst/u_emcu_top_0_UART0BAUDTICK ),
	.UART1BAUDTICK(\bridge/Gowin_EMPU_inst/u_emcu_top_0_UART1BAUDTICK ),
	.INTMONITOR(\bridge/Gowin_EMPU_inst/u_emcu_top_0_INTMONITOR ),
	.SRAM0CS(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.MTXHRESETN(\bridge/Gowin_EMPU_inst/ye ),
	.TARGFLASH0HSEL(\bridge/Gowin_EMPU_inst/targflash0_hsel ),
	.TARGFLASH0HREADYMUX(\bridge/Gowin_EMPU_inst/targflash0_hreadymux ),
	.TARGEXP0HSEL(\bridge/Gowin_EMPU_inst/targexp0_hsel ),
	.TARGEXP0HWRITE(\bridge/Gowin_EMPU_inst/targexp0_hwrite ),
	.TARGEXP0EXREQ(\bridge/Gowin_EMPU_inst/targexp0_exreq ),
	.TARGEXP0HMASTLOCK(\bridge/Gowin_EMPU_inst/targexp0_hmastlock ),
	.TARGEXP0HREADYMUX(\bridge/Gowin_EMPU_inst/targexp0_hreadymux ),
	.TARGEXP0HAUSER(\bridge/Gowin_EMPU_inst/targexp0_hauser ),
	.INITEXP0HREADY(\bridge/Gowin_EMPU_inst/initexp0_hready ),
	.INITEXP0HRESP(\bridge/Gowin_EMPU_inst/initexp0_hresp ),
	.INITEXP0EXRESP(\bridge/Gowin_EMPU_inst/initexp0_exresp ),
	.APBTARGEXP2PSEL(\bridge/Gowin_EMPU_inst/apbtargexp2_psel ),
	.APBTARGEXP2PENABLE(\bridge/Gowin_EMPU_inst/apbtargexp2_penable ),
	.APBTARGEXP2PWRITE(\bridge/Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.DAPTDO(\bridge/Gowin_EMPU_inst/u_emcu_top_0_DAPTDO ),
	.DAPNTDOEN(\bridge/Gowin_EMPU_inst/u_emcu_top_0_DAPNTDOEN ),
	.DAPJTAGNSW(\bridge/Gowin_EMPU_inst/u_emcu_top_0_DAPJTAGNSW ),
	.TPIUTRACECLK(\bridge/Gowin_EMPU_inst/trace_clk ),
	.IOEXPOUTPUTO({\bridge/Gowin_EMPU_inst/io_exp_output_o [15:0]}),
	.IOEXPOUTPUTENO({\bridge/Gowin_EMPU_inst/io_exp_outputen_o [15:0]}),
	.SRAM0ADDR({\bridge/Gowin_EMPU_inst/SRAM0ADDR [12], \bridge/Gowin_EMPU_inst/sram0_addr [11:0]}),
	.SRAM0WREN({\bridge/Gowin_EMPU_inst/sram0_wren [3:0]}),
	.SRAM0WDATA({\bridge/Gowin_EMPU_inst/sram0_wdata [31:0]}),
	.TARGFLASH0HADDR({\bridge/Gowin_EMPU_inst/TARGFLASH0HADDR [28:15], \bridge/Gowin_EMPU_inst/targflash0_haddr [14:2], \bridge/Gowin_EMPU_inst/TARGFLASH0HADDR [1:0]}),
	.TARGFLASH0HTRANS({\bridge/Gowin_EMPU_inst/targflash0_htrans [1], \bridge/Gowin_EMPU_inst/TARGFLASH0HTRANS [0]}),
	.TARGFLASH0HSIZE({\bridge/Gowin_EMPU_inst/TARGFLASH0HSIZE [2:0]}),
	.TARGFLASH0HBURST({\bridge/Gowin_EMPU_inst/TARGFLASH0HBURST [2:0]}),
	.TARGEXP0HADDR({\bridge/Gowin_EMPU_inst/TARGEXP0HADDR [31:0]}),
	.TARGEXP0HTRANS({\bridge/Gowin_EMPU_inst/TARGEXP0HTRANS [1:0]}),
	.TARGEXP0MEMATTR({\bridge/Gowin_EMPU_inst/TARGEXP0MEMATTR [1:0]}),
	.TARGEXP0HSIZE({\bridge/Gowin_EMPU_inst/TARGEXP0HSIZE [2:0]}),
	.TARGEXP0HPROT({\bridge/Gowin_EMPU_inst/TARGEXP0HPROT [3:0]}),
	.TARGEXP0HMASTER({\bridge/Gowin_EMPU_inst/TARGEXP0HMASTER [3:0]}),
	.TARGEXP0HWDATA({\bridge/Gowin_EMPU_inst/TARGEXP0HWDATA [31:0]}),
	.TARGEXP0HWUSER({\bridge/Gowin_EMPU_inst/TARGEXP0HWUSER [3:0]}),
	.INITEXP0HRDATA({\bridge/Gowin_EMPU_inst/INITEXP0HRDATA [31:0]}),
	.INITEXP0HRUSER({\bridge/Gowin_EMPU_inst/INITEXP0HRUSER [2:0]}),
	.APBTARGEXP2PSTRB({\bridge/Gowin_EMPU_inst/APBTARGEXP2PSTRB [3:0]}),
	.APBTARGEXP2PPROT({\bridge/Gowin_EMPU_inst/APBTARGEXP2PPROT [2:0]}),
	.APBTARGEXP2PADDR({\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [11:2], \bridge/Gowin_EMPU_inst/APBTARGEXP2PADDR [1:0]}),
	.APBTARGEXP2PWDATA({\bridge/Gowin_EMPU_inst/APBTARGEXP2PWDATA [31:13], \bridge/Gowin_EMPU_inst/apbtargexp2_pwdata [12], \bridge/Gowin_EMPU_inst/APBTARGEXP2PWDATA [11], \bridge/Gowin_EMPU_inst/apbtargexp2_pwdata [10:0]}),
	.TPIUTRACEDATA({\bridge/Gowin_EMPU_inst/TPIUTRACEDATA [3:0]}),
	.TARGEXP0HBURST({\bridge/Gowin_EMPU_inst/TARGEXP0HBURST [2:0]})
);
INV \bridge/Gowin_EMPU_inst/u_gpio/n5_s2  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_outputen_o [0]),
	.O(\bridge/Gowin_EMPU_inst/u_gpio/n5 )
);
INV \bridge/Gowin_EMPU_inst/u_gpio/n7_s2  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_outputen_o [1]),
	.O(\bridge/Gowin_EMPU_inst/u_gpio/n7 )
);
INV \bridge/Gowin_EMPU_inst/u_gpio/n9_s2  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_outputen_o [2]),
	.O(\bridge/Gowin_EMPU_inst/u_gpio/n9 )
);
INV \bridge/Gowin_EMPU_inst/u_gpio/n11_s2  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_outputen_o [3]),
	.O(\bridge/Gowin_EMPU_inst/u_gpio/n11 )
);
INV \bridge/Gowin_EMPU_inst/u_gpio/n13_s2  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_outputen_o [4]),
	.O(\bridge/Gowin_EMPU_inst/u_gpio/n13 )
);
INV \bridge/Gowin_EMPU_inst/u_gpio/n15_s2  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_outputen_o [5]),
	.O(\bridge/Gowin_EMPU_inst/u_gpio/n15 )
);
INV \bridge/Gowin_EMPU_inst/u_gpio/n17_s2  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_outputen_o [6]),
	.O(\bridge/Gowin_EMPU_inst/u_gpio/n17 )
);
INV \bridge/Gowin_EMPU_inst/u_gpio/n19_s2  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_outputen_o [7]),
	.O(\bridge/Gowin_EMPU_inst/u_gpio/n19 )
);
INV \bridge/Gowin_EMPU_inst/u_gpio/n21_s2  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_outputen_o [8]),
	.O(\bridge/Gowin_EMPU_inst/u_gpio/n21 )
);
INV \bridge/Gowin_EMPU_inst/u_gpio/n23_s2  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_outputen_o [9]),
	.O(\bridge/Gowin_EMPU_inst/u_gpio/n23 )
);
INV \bridge/Gowin_EMPU_inst/u_gpio/n25_s2  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_outputen_o [10]),
	.O(\bridge/Gowin_EMPU_inst/u_gpio/n25 )
);
INV \bridge/Gowin_EMPU_inst/u_gpio/n27_s2  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_outputen_o [11]),
	.O(\bridge/Gowin_EMPU_inst/u_gpio/n27 )
);
INV \bridge/Gowin_EMPU_inst/u_gpio/n29_s2  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_outputen_o [12]),
	.O(\bridge/Gowin_EMPU_inst/u_gpio/n29 )
);
INV \bridge/Gowin_EMPU_inst/u_gpio/n31_s2  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_outputen_o [13]),
	.O(\bridge/Gowin_EMPU_inst/u_gpio/n31 )
);
INV \bridge/Gowin_EMPU_inst/u_gpio/n33_s2  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_outputen_o [14]),
	.O(\bridge/Gowin_EMPU_inst/u_gpio/n33 )
);
INV \bridge/Gowin_EMPU_inst/u_gpio/n35_s2  (
	.I(\bridge/Gowin_EMPU_inst/io_exp_outputen_o [15]),
	.O(\bridge/Gowin_EMPU_inst/u_gpio/n35 )
);
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.I1(\bridge/Gowin_EMPU_inst/targflash0_readyout ),
	.I2(\bridge/Gowin_EMPU_inst/u_flash_wrap/n77_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/n77 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s0 .INIT=8'hF1;
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/n145_s0  (
	.I0(\bridge/Gowin_EMPU_inst/targflash0_haddr [14]),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [12]),
	.I2(\bridge/Gowin_EMPU_inst/u_flash_wrap/n77_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/n145 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/n145_s0 .INIT=8'hAC;
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/n146_s0  (
	.I0(\bridge/Gowin_EMPU_inst/targflash0_haddr [13]),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [11]),
	.I2(\bridge/Gowin_EMPU_inst/u_flash_wrap/n77_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/n146 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/n146_s0 .INIT=8'hAC;
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/n147_s0  (
	.I0(\bridge/Gowin_EMPU_inst/targflash0_haddr [12]),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [10]),
	.I2(\bridge/Gowin_EMPU_inst/u_flash_wrap/n77_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/n147 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/n147_s0 .INIT=8'hAC;
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/n148_s0  (
	.I0(\bridge/Gowin_EMPU_inst/targflash0_haddr [11]),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [9]),
	.I2(\bridge/Gowin_EMPU_inst/u_flash_wrap/n77_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/n148 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/n148_s0 .INIT=8'hAC;
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/n149_s0  (
	.I0(\bridge/Gowin_EMPU_inst/targflash0_haddr [10]),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [8]),
	.I2(\bridge/Gowin_EMPU_inst/u_flash_wrap/n77_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/n149 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/n149_s0 .INIT=8'hAC;
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/n150_s0  (
	.I0(\bridge/Gowin_EMPU_inst/targflash0_haddr [9]),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [7]),
	.I2(\bridge/Gowin_EMPU_inst/u_flash_wrap/n77_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/n150 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/n150_s0 .INIT=8'hAC;
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/n151_s0  (
	.I0(\bridge/Gowin_EMPU_inst/targflash0_haddr [8]),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [6]),
	.I2(\bridge/Gowin_EMPU_inst/u_flash_wrap/n77_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/n151 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/n151_s0 .INIT=8'hAC;
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/n152_s0  (
	.I0(\bridge/Gowin_EMPU_inst/targflash0_haddr [7]),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [5]),
	.I2(\bridge/Gowin_EMPU_inst/u_flash_wrap/n77_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/n152 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/n152_s0 .INIT=8'hAC;
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/n153_s0  (
	.I0(\bridge/Gowin_EMPU_inst/targflash0_haddr [6]),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [4]),
	.I2(\bridge/Gowin_EMPU_inst/u_flash_wrap/n77_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/n153 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/n153_s0 .INIT=8'hAC;
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/n154_s0  (
	.I0(\bridge/Gowin_EMPU_inst/targflash0_haddr [5]),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [3]),
	.I2(\bridge/Gowin_EMPU_inst/u_flash_wrap/n77_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/n154 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/n154_s0 .INIT=8'hAC;
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/n155_s0  (
	.I0(\bridge/Gowin_EMPU_inst/targflash0_haddr [4]),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [2]),
	.I2(\bridge/Gowin_EMPU_inst/u_flash_wrap/n77_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/n155 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/n155_s0 .INIT=8'hAC;
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/n156_s0  (
	.I0(\bridge/Gowin_EMPU_inst/targflash0_haddr [3]),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [1]),
	.I2(\bridge/Gowin_EMPU_inst/u_flash_wrap/n77_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/n156 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/n156_s0 .INIT=8'hAC;
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/n157_s0  (
	.I0(\bridge/Gowin_EMPU_inst/targflash0_haddr [2]),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [0]),
	.I2(\bridge/Gowin_EMPU_inst/u_flash_wrap/n77_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/n157 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/n157_s0 .INIT=8'hAC;
LUT4 \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4  (
	.I0(\bridge/Gowin_EMPU_inst/u_flash_wrap/n95 ),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ),
	.I2(\bridge/Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1]),
	.I3(\bridge/Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4 .INIT=16'h000D;
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s3  (
	.I0(\bridge/Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1]),
	.I2(\bridge/Gowin_EMPU_inst/targflash0_readyout ),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s3 .INIT=8'hF4;
LUT2 \bridge/Gowin_EMPU_inst/u_flash_wrap/n214_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_flash_wrap/se_out ),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12 ),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/n214 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/n214_s1 .INIT=4'h4;
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/n76_s1  (
	.I0(\bridge/Gowin_EMPU_inst/targflash0_readyout ),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.I2(\bridge/Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1]),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/n76 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/n76_s1 .INIT=8'h14;
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1  (
	.I0(\bridge/Gowin_EMPU_inst/targflash0_hsel ),
	.I1(\bridge/Gowin_EMPU_inst/targflash0_readyout ),
	.I2(\bridge/Gowin_EMPU_inst/targflash0_htrans [1]),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/n95 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/n95_s1 .INIT=8'h7F;
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1]),
	.I2(\bridge/Gowin_EMPU_inst/u_flash_wrap/n95 ),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/n77_5 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/n77_s1 .INIT=8'h01;
LUT3 \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5  (
	.I0(\bridge/Gowin_EMPU_inst/u_flash_wrap/hsel_1d ),
	.I1(\bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d ),
	.I2(\bridge/Gowin_EMPU_inst/u_flash_wrap/htrans_1d [1]),
	.F(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5 .INIT=8'h80;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_flash_wrap/n77 ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0  (
	.D(\bridge/Gowin_EMPU_inst/targflash0_haddr [14]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [12])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0  (
	.D(\bridge/Gowin_EMPU_inst/targflash0_haddr [13]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [11])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_10_s0  (
	.D(\bridge/Gowin_EMPU_inst/targflash0_haddr [12]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [10])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_10_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0  (
	.D(\bridge/Gowin_EMPU_inst/targflash0_haddr [11]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [9])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0  (
	.D(\bridge/Gowin_EMPU_inst/targflash0_haddr [10]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [8])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0  (
	.D(\bridge/Gowin_EMPU_inst/targflash0_haddr [9]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [7])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_6_s0  (
	.D(\bridge/Gowin_EMPU_inst/targflash0_haddr [8]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [6])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_6_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_5_s0  (
	.D(\bridge/Gowin_EMPU_inst/targflash0_haddr [7]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [5])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_5_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_4_s0  (
	.D(\bridge/Gowin_EMPU_inst/targflash0_haddr [6]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [4])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_4_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_3_s0  (
	.D(\bridge/Gowin_EMPU_inst/targflash0_haddr [5]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [3])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_3_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0  (
	.D(\bridge/Gowin_EMPU_inst/targflash0_haddr [4]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [2])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_1_s0  (
	.D(\bridge/Gowin_EMPU_inst/targflash0_haddr [3]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [1])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_1_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0  (
	.D(\bridge/Gowin_EMPU_inst/targflash0_haddr [2]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d [0])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0  (
	.D(\bridge/Gowin_EMPU_inst/targflash0_hsel ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/hsel_1d )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0  (
	.D(\bridge/Gowin_EMPU_inst/targflash0_htrans [1]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/htrans_1d [1])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0  (
	.D(\bridge/Gowin_EMPU_inst/targflash0_readyout ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/se_out_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_flash_wrap/n214 ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/se_out )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/se_out_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_flash_wrap/n76 ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0 .INIT=1'b0;
DFFPE \bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1  (
	.D(\bridge/Gowin_EMPU_inst/u_flash_wrap/n95 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out ),
	.PRESET(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/targflash0_readyout )
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1 .INIT=1'b1;
DFFNCE \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3  (
	.D(\bridge/Gowin_EMPU_inst/u_flash_wrap/n145 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr [12])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3 .INIT=1'b0;
DFFNCE \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s3  (
	.D(\bridge/Gowin_EMPU_inst/u_flash_wrap/n146 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr [11])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s3 .INIT=1'b0;
DFFNCE \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3  (
	.D(\bridge/Gowin_EMPU_inst/u_flash_wrap/n147 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr [10])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3 .INIT=1'b0;
DFFNCE \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s3  (
	.D(\bridge/Gowin_EMPU_inst/u_flash_wrap/n148 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr [9])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s3 .INIT=1'b0;
DFFNCE \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s3  (
	.D(\bridge/Gowin_EMPU_inst/u_flash_wrap/n149 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr [8])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s3 .INIT=1'b0;
DFFNCE \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3  (
	.D(\bridge/Gowin_EMPU_inst/u_flash_wrap/n150 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr [7])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3 .INIT=1'b0;
DFFNCE \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3  (
	.D(\bridge/Gowin_EMPU_inst/u_flash_wrap/n151 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr [6])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3 .INIT=1'b0;
DFFNCE \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s3  (
	.D(\bridge/Gowin_EMPU_inst/u_flash_wrap/n152 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr [5])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s3 .INIT=1'b0;
DFFNCE \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3  (
	.D(\bridge/Gowin_EMPU_inst/u_flash_wrap/n153 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr [4])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3 .INIT=1'b0;
DFFNCE \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3  (
	.D(\bridge/Gowin_EMPU_inst/u_flash_wrap/n154 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr [3])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3 .INIT=1'b0;
DFFNCE \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3  (
	.D(\bridge/Gowin_EMPU_inst/u_flash_wrap/n155 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr [2])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3 .INIT=1'b0;
DFFNCE \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3  (
	.D(\bridge/Gowin_EMPU_inst/u_flash_wrap/n156 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr [1])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3 .INIT=1'b0;
DFFNCE \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s3  (
	.D(\bridge/Gowin_EMPU_inst/u_flash_wrap/n157 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/n100 ),
	.Q(\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr [0])
);
defparam \bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s3 .INIT=1'b0;
INV \bridge/Gowin_EMPU_inst/u_flash_wrap/n100_s2  (
	.I(\bridge/Gowin_EMPU_inst/ye ),
	.O(\bridge/Gowin_EMPU_inst/n100 )
);
FLASH256K \bridge/Gowin_EMPU_inst/u_flash_wrap/u_flash/flash_inst  (
	.XE(\bridge/Gowin_EMPU_inst/ye ),
	.YE(\bridge/Gowin_EMPU_inst/ye ),
	.SE(\bridge/Gowin_EMPU_inst/u_flash_wrap/se_out ),
	.PROG(GND),
	.ERASE(GND),
	.NVSTR(GND),
	.XADR({\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr [12:6]}),
	.YADR({\bridge/Gowin_EMPU_inst/u_flash_wrap/rom_addr [5:0]}),
	.DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DOUT({\bridge/Gowin_EMPU_inst/targflash0_hrdata [31:0]})
);
SDPB \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_00  (
	.CLKA(clock),
	.CEA(\bridge/Gowin_EMPU_inst/gowin_add_lut4_F_sram0_wren[0] ),
	.RESETA(GND),
	.CLKB(clock),
	.CEB(\gowin_add_lut4_F_sram0_wren[0]_0 ),
	.RESETB(\bridge/Gowin_EMPU_inst/n100 ),
	.OCE(VCC),
	.BLKSELA({VCC, VCC, VCC}),
	.BLKSELB({VCC, VCC, VCC}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \bridge/Gowin_EMPU_inst/sram0_wdata [3:0]}),
	.ADA({\bridge/Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.ADB({\bridge/Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\bridge/Gowin_EMPU_inst/u_sram_subsystem/DO [31:4], \bridge/Gowin_EMPU_inst/sram0_rdata [3:0]})
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_00 .READ_MODE=1'b0;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_00 .BIT_WIDTH_0=4;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_00 .BIT_WIDTH_1=4;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_00 .RESET_MODE="SYNC";
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_00 .BLK_SEL_0=3'b111;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_00 .BLK_SEL_1=3'b111;
SDPB \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_01  (
	.CLKA(clock),
	.CEA(\gowin_add_lut4_F_sram0_wren[0]_1 ),
	.RESETA(GND),
	.CLKB(clock),
	.CEB(\gowin_add_lut4_F_sram0_wren[0]_2 ),
	.RESETB(\bridge/Gowin_EMPU_inst/n100 ),
	.OCE(VCC),
	.BLKSELA({VCC, VCC, VCC}),
	.BLKSELB({VCC, VCC, VCC}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \bridge/Gowin_EMPU_inst/sram0_wdata [7:4]}),
	.ADA({\bridge/Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.ADB({\bridge/Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\bridge/Gowin_EMPU_inst/u_sram_subsystem/DO_0 [31:4], \bridge/Gowin_EMPU_inst/sram0_rdata [7:4]})
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_01 .READ_MODE=1'b0;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_01 .BIT_WIDTH_0=4;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_01 .BIT_WIDTH_1=4;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_01 .RESET_MODE="SYNC";
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_01 .BLK_SEL_0=3'b111;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_01 .BLK_SEL_1=3'b111;
SDPB \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_10  (
	.CLKA(clock),
	.CEA(\bridge/Gowin_EMPU_inst/gowin_add_lut4_F_sram0_wren[1] ),
	.RESETA(GND),
	.CLKB(clock),
	.CEB(\gowin_add_lut4_F_sram0_wren[1]_3 ),
	.RESETB(\bridge/Gowin_EMPU_inst/n100 ),
	.OCE(VCC),
	.BLKSELA({VCC, VCC, VCC}),
	.BLKSELB({VCC, VCC, VCC}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \bridge/Gowin_EMPU_inst/sram0_wdata [11:8]}),
	.ADA({\bridge/Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.ADB({\bridge/Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\bridge/Gowin_EMPU_inst/u_sram_subsystem/DO_1 [31:4], \bridge/Gowin_EMPU_inst/sram0_rdata [11:8]})
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_10 .READ_MODE=1'b0;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_10 .BIT_WIDTH_0=4;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_10 .BIT_WIDTH_1=4;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_10 .RESET_MODE="SYNC";
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_10 .BLK_SEL_0=3'b111;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_10 .BLK_SEL_1=3'b111;
SDPB \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11  (
	.CLKA(clock),
	.CEA(\gowin_add_lut4_F_sram0_wren[1]_4 ),
	.RESETA(GND),
	.CLKB(clock),
	.CEB(\gowin_add_lut4_F_sram0_wren[1]_5 ),
	.RESETB(\bridge/Gowin_EMPU_inst/n100 ),
	.OCE(VCC),
	.BLKSELA({VCC, VCC, VCC}),
	.BLKSELB({VCC, VCC, VCC}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \bridge/Gowin_EMPU_inst/sram0_wdata [15:12]}),
	.ADA({\bridge/Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.ADB({\bridge/Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\bridge/Gowin_EMPU_inst/u_sram_subsystem/DO_2 [31:4], \bridge/Gowin_EMPU_inst/sram0_rdata [15:12]})
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11 .READ_MODE=1'b0;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11 .BIT_WIDTH_0=4;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11 .BIT_WIDTH_1=4;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11 .RESET_MODE="SYNC";
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11 .BLK_SEL_0=3'b111;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11 .BLK_SEL_1=3'b111;
SDPB \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20  (
	.CLKA(clock),
	.CEA(\bridge/Gowin_EMPU_inst/gowin_add_lut4_F_sram0_wren[2] ),
	.RESETA(GND),
	.CLKB(clock),
	.CEB(\gowin_add_lut4_F_sram0_wren[2]_6 ),
	.RESETB(\bridge/Gowin_EMPU_inst/n100 ),
	.OCE(VCC),
	.BLKSELA({VCC, VCC, VCC}),
	.BLKSELB({VCC, VCC, VCC}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \bridge/Gowin_EMPU_inst/sram0_wdata [19:16]}),
	.ADA({\bridge/Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.ADB({\bridge/Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\bridge/Gowin_EMPU_inst/u_sram_subsystem/DO_3 [31:4], \bridge/Gowin_EMPU_inst/sram0_rdata [19:16]})
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20 .READ_MODE=1'b0;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20 .BIT_WIDTH_0=4;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20 .BIT_WIDTH_1=4;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20 .RESET_MODE="SYNC";
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20 .BLK_SEL_0=3'b111;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20 .BLK_SEL_1=3'b111;
SDPB \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21  (
	.CLKA(clock),
	.CEA(\gowin_add_lut4_F_sram0_wren[2]_7 ),
	.RESETA(GND),
	.CLKB(clock),
	.CEB(\gowin_add_lut4_F_sram0_wren[2]_8 ),
	.RESETB(\bridge/Gowin_EMPU_inst/n100 ),
	.OCE(VCC),
	.BLKSELA({VCC, VCC, VCC}),
	.BLKSELB({VCC, VCC, VCC}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \bridge/Gowin_EMPU_inst/sram0_wdata [23:20]}),
	.ADA({\bridge/Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.ADB({\bridge/Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\bridge/Gowin_EMPU_inst/u_sram_subsystem/DO_4 [31:4], \bridge/Gowin_EMPU_inst/sram0_rdata [23:20]})
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21 .READ_MODE=1'b0;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21 .BIT_WIDTH_0=4;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21 .BIT_WIDTH_1=4;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21 .RESET_MODE="SYNC";
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21 .BLK_SEL_0=3'b111;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21 .BLK_SEL_1=3'b111;
SDPB \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30  (
	.CLKA(clock),
	.CEA(\bridge/Gowin_EMPU_inst/gowin_add_lut4_F_sram0_wren[3] ),
	.RESETA(GND),
	.CLKB(clock),
	.CEB(\gowin_add_lut4_F_sram0_wren[3]_9 ),
	.RESETB(\bridge/Gowin_EMPU_inst/n100 ),
	.OCE(VCC),
	.BLKSELA({VCC, VCC, VCC}),
	.BLKSELB({VCC, VCC, VCC}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \bridge/Gowin_EMPU_inst/sram0_wdata [27:24]}),
	.ADA({\bridge/Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.ADB({\bridge/Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\bridge/Gowin_EMPU_inst/u_sram_subsystem/DO_5 [31:4], \bridge/Gowin_EMPU_inst/sram0_rdata [27:24]})
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30 .READ_MODE=1'b0;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30 .BIT_WIDTH_0=4;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30 .BIT_WIDTH_1=4;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30 .RESET_MODE="SYNC";
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30 .BLK_SEL_0=3'b111;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30 .BLK_SEL_1=3'b111;
SDPB \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_31  (
	.CLKA(clock),
	.CEA(\gowin_add_lut4_F_sram0_wren[3]_10 ),
	.RESETA(GND),
	.CLKB(clock),
	.CEB(\gowin_add_lut4_F_sram0_wren[3]_11 ),
	.RESETB(\bridge/Gowin_EMPU_inst/n100 ),
	.OCE(VCC),
	.BLKSELA({VCC, VCC, VCC}),
	.BLKSELB({VCC, VCC, VCC}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \bridge/Gowin_EMPU_inst/sram0_wdata [31:28]}),
	.ADA({\bridge/Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.ADB({\bridge/Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\bridge/Gowin_EMPU_inst/u_sram_subsystem/DO_6 [31:4], \bridge/Gowin_EMPU_inst/sram0_rdata [31:28]})
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_31 .READ_MODE=1'b0;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_31 .BIT_WIDTH_0=4;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_31 .BIT_WIDTH_1=4;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_31 .RESET_MODE="SYNC";
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_31 .BLK_SEL_0=3'b111;
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_31 .BLK_SEL_1=3'b111;
INV \bridge/Gowin_EMPU_inst/u_sram_subsystem/n36_s2  (
	.I(\bridge/Gowin_EMPU_inst/sram0_wren [0]),
	.O(\bridge/Gowin_EMPU_inst/u_sram_subsystem/n36 )
);
INV \bridge/Gowin_EMPU_inst/u_sram_subsystem/n104_s2  (
	.I(\bridge/Gowin_EMPU_inst/sram0_wren [1]),
	.O(\bridge/Gowin_EMPU_inst/u_sram_subsystem/n104 )
);
INV \bridge/Gowin_EMPU_inst/u_sram_subsystem/n172_s2  (
	.I(\bridge/Gowin_EMPU_inst/sram0_wren [2]),
	.O(\bridge/Gowin_EMPU_inst/u_sram_subsystem/n172 )
);
INV \bridge/Gowin_EMPU_inst/u_sram_subsystem/n240_s2  (
	.I(\bridge/Gowin_EMPU_inst/sram0_wren [3]),
	.O(\bridge/Gowin_EMPU_inst/u_sram_subsystem/n240 )
);
LUT4 \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELA_bram_sdp_00  (
	.I0(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I1(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I2(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I3(\bridge/Gowin_EMPU_inst/sram0_wren [0]),
	.F(\bridge/Gowin_EMPU_inst/gowin_add_lut4_F_sram0_wren[0] )
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELA_bram_sdp_00 .INIT=16'h8000;
LUT4 \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELB_bram_sdp_00  (
	.I0(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I1(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I2(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I3(\bridge/Gowin_EMPU_inst/sram0_wren [0]),
	.F(\gowin_add_lut4_F_sram0_wren[0]_0 )
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELB_bram_sdp_00 .INIT=16'h0080;
LUT4 \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELA_bram_sdp_01  (
	.I0(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I1(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I2(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I3(\bridge/Gowin_EMPU_inst/sram0_wren [0]),
	.F(\gowin_add_lut4_F_sram0_wren[0]_1 )
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELA_bram_sdp_01 .INIT=16'h8000;
LUT4 \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELB_bram_sdp_01  (
	.I0(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I1(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I2(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I3(\bridge/Gowin_EMPU_inst/sram0_wren [0]),
	.F(\gowin_add_lut4_F_sram0_wren[0]_2 )
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELB_bram_sdp_01 .INIT=16'h0080;
LUT4 \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELA_bram_sdp_10  (
	.I0(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I1(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I2(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I3(\bridge/Gowin_EMPU_inst/sram0_wren [1]),
	.F(\bridge/Gowin_EMPU_inst/gowin_add_lut4_F_sram0_wren[1] )
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELA_bram_sdp_10 .INIT=16'h8000;
LUT4 \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELB_bram_sdp_10  (
	.I0(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I1(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I2(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I3(\bridge/Gowin_EMPU_inst/sram0_wren [1]),
	.F(\gowin_add_lut4_F_sram0_wren[1]_3 )
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELB_bram_sdp_10 .INIT=16'h0080;
LUT4 \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELA_bram_sdp_11  (
	.I0(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I1(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I2(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I3(\bridge/Gowin_EMPU_inst/sram0_wren [1]),
	.F(\gowin_add_lut4_F_sram0_wren[1]_4 )
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELA_bram_sdp_11 .INIT=16'h8000;
LUT4 \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELB_bram_sdp_11  (
	.I0(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I1(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I2(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I3(\bridge/Gowin_EMPU_inst/sram0_wren [1]),
	.F(\gowin_add_lut4_F_sram0_wren[1]_5 )
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELB_bram_sdp_11 .INIT=16'h0080;
LUT4 \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELA_bram_sdp_20  (
	.I0(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I1(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I2(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I3(\bridge/Gowin_EMPU_inst/sram0_wren [2]),
	.F(\bridge/Gowin_EMPU_inst/gowin_add_lut4_F_sram0_wren[2] )
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELA_bram_sdp_20 .INIT=16'h8000;
LUT4 \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELB_bram_sdp_20  (
	.I0(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I1(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I2(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I3(\bridge/Gowin_EMPU_inst/sram0_wren [2]),
	.F(\gowin_add_lut4_F_sram0_wren[2]_6 )
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELB_bram_sdp_20 .INIT=16'h0080;
LUT4 \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELA_bram_sdp_21  (
	.I0(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I1(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I2(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I3(\bridge/Gowin_EMPU_inst/sram0_wren [2]),
	.F(\gowin_add_lut4_F_sram0_wren[2]_7 )
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELA_bram_sdp_21 .INIT=16'h8000;
LUT4 \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELB_bram_sdp_21  (
	.I0(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I1(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I2(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I3(\bridge/Gowin_EMPU_inst/sram0_wren [2]),
	.F(\gowin_add_lut4_F_sram0_wren[2]_8 )
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELB_bram_sdp_21 .INIT=16'h0080;
LUT4 \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELA_bram_sdp_30  (
	.I0(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I1(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I2(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I3(\bridge/Gowin_EMPU_inst/sram0_wren [3]),
	.F(\bridge/Gowin_EMPU_inst/gowin_add_lut4_F_sram0_wren[3] )
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELA_bram_sdp_30 .INIT=16'h8000;
LUT4 \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELB_bram_sdp_30  (
	.I0(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I1(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I2(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I3(\bridge/Gowin_EMPU_inst/sram0_wren [3]),
	.F(\gowin_add_lut4_F_sram0_wren[3]_9 )
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELB_bram_sdp_30 .INIT=16'h0080;
LUT4 \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELA_bram_sdp_31  (
	.I0(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I1(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I2(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I3(\bridge/Gowin_EMPU_inst/sram0_wren [3]),
	.F(\gowin_add_lut4_F_sram0_wren[3]_10 )
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELA_bram_sdp_31 .INIT=16'h8000;
LUT4 \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELB_bram_sdp_31  (
	.I0(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I1(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I2(\bridge/Gowin_EMPU_inst/sram0_cs ),
	.I3(\bridge/Gowin_EMPU_inst/sram0_wren [3]),
	.F(\gowin_add_lut4_F_sram0_wren[3]_11 )
);
defparam \bridge/Gowin_EMPU_inst/u_sram_subsystem/gowin_add_lut4_BLKSELB_bram_sdp_31 .INIT=16'h0080;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_s  (
	.I0(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [10]),
	.I1(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [11]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_15 ),
	.I3(\bridge/Gowin_EMPU_inst/apbtargexp2_psel ),
	.F(\bridge/Gowin_EMPU_inst/apbtargexp2_pready )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_s .INIT=16'h01FF;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_0_s  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_5 ),
	.F(\bridge/Gowin_EMPU_inst/apbtargexp2_prdata [0])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_0_s .INIT=4'h8;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_1_s  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [1]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_5 ),
	.F(\bridge/Gowin_EMPU_inst/apbtargexp2_prdata [1])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_1_s .INIT=4'h8;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_2_s  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [2]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_5 ),
	.F(\bridge/Gowin_EMPU_inst/apbtargexp2_prdata [2])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_2_s .INIT=4'h8;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_3_s  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [3]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_5 ),
	.F(\bridge/Gowin_EMPU_inst/apbtargexp2_prdata [3])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_3_s .INIT=4'h8;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_4_s  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [4]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_5 ),
	.F(\bridge/Gowin_EMPU_inst/apbtargexp2_prdata [4])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_4_s .INIT=4'h8;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_5_s  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [5]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_5 ),
	.F(\bridge/Gowin_EMPU_inst/apbtargexp2_prdata [5])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_5_s .INIT=4'h8;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_6_s  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [6]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_5 ),
	.F(\bridge/Gowin_EMPU_inst/apbtargexp2_prdata [6])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_6_s .INIT=4'h8;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_7_s  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [7]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_5 ),
	.F(\bridge/Gowin_EMPU_inst/apbtargexp2_prdata [7])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_7_s .INIT=4'h8;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_8_s  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [8]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_5 ),
	.F(\bridge/Gowin_EMPU_inst/apbtargexp2_prdata [8])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_8_s .INIT=4'h8;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_9_s  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [9]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_5 ),
	.F(\bridge/Gowin_EMPU_inst/apbtargexp2_prdata [9])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_9_s .INIT=4'h8;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_10_s  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [10]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_5 ),
	.F(\bridge/Gowin_EMPU_inst/apbtargexp2_prdata [10])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_10_s .INIT=4'h8;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_12_s  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [12]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_5 ),
	.F(\bridge/Gowin_EMPU_inst/apbtargexp2_prdata [12])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_12_s .INIT=4'h8;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_s0  (
	.I0(\bridge/Gowin_EMPU_inst/apbtargexp2_penable ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_ACK_O ),
	.I2(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I3(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_15 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_s0 .INIT=16'h0700;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_0_s0  (
	.I0(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [10]),
	.I2(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_0_6 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_5 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_0_s0 .INIT=16'h1000;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_0_s1  (
	.I0(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [11]),
	.I1(\bridge/Gowin_EMPU_inst/apbtargexp2_psel ),
	.I2(\bridge/Gowin_EMPU_inst/apbtargexp2_penable ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_0_6 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_0_s1 .INIT=8'h40;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n88_s0  (
	.I0(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I1(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [5]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n88_4 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n88 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n88_s0 .INIT=8'h10;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n90_s0  (
	.I0(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I1(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n90_4 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n90 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n90_s0 .INIT=8'h40;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n92_s0  (
	.I0(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n90_4 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n92 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n92_s0 .INIT=8'h40;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n95_s0  (
	.I0(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n90_4 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n95 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n95_s0 .INIT=8'h80;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n97_s0  (
	.I0(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [5]),
	.I1(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n88_4 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n97 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n97_s0 .INIT=8'h40;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n105_s0  (
	.I0(\bridge/Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n105 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n105_s0 .INIT=4'h8;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n108_s0  (
	.I0(\bridge/Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n108 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n108_s0 .INIT=4'h4;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n162_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_wr ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n162 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n162_s0 .INIT=4'h8;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n190_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_wr ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw10_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n190 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n190_s0 .INIT=4'h8;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n313_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n313_4 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata [7]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n313 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n313_s0 .INIT=8'hC5;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n314_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n314_4 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata [6]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n314 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n314_s0 .INIT=8'hC5;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n315_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n315_4 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata [5]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n315 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n315_s0 .INIT=8'hC5;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n316_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n316_4 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata [4]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n316 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n316_s0 .INIT=8'hC5;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n317_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n317_4 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata [3]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n317 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n317_s0 .INIT=8'hC5;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n318_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n318_4 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata [2]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n318 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n318_s0 .INIT=8'hC5;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_4 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_s0 .INIT=8'h8F;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n320_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n320_4 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata [0]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n320 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n320_s0 .INIT=8'hC5;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n386_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_wr ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw0c_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n386 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n386_s0 .INIT=4'h8;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_Z ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_7 ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_8 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s1 .INIT=16'h5CCC;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n430_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [7]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [5]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n430 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n430_s0 .INIT=8'hAC;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n431_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [4]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [6]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n431 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n431_s0 .INIT=8'hCA;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n432_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [3]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [5]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n432 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n432_s0 .INIT=8'hCA;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n433_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [2]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [4]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n433 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n433_s0 .INIT=8'hCA;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n434_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [1]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [3]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n434 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n434_s0 .INIT=8'hCA;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n435_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [2]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_dir ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n435 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n435_s0 .INIT=8'hCA;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status [2]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status [1]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status [0]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_7 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s0 .INIT=16'hBF00;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status [2]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_7 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status [0]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status [1]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742_s0 .INIT=16'h1000;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_8 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s0 .INIT=16'h1000;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n765_s0  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n765_4 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n765 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n765_s0 .INIT=8'hAC;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n778_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n778 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n778_s1 .INIT=16'h0001;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s12  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_19 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_20 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_21 ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_22 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s12 .INIT=16'hFFFE;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data_s3  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n162 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data_8 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data_s3 .INIT=16'hFF10;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_8 ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [2]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4 .INIT=16'hFEFF;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s3  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_9 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_8 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_10 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s3 .INIT=8'hF4;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s3  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw08_cs ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_ACK_O ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_wr ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n752 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_8 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s3 .INIT=16'hFF80;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s3  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_ACK_O ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_8 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s3 .INIT=16'hFF80;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s2  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_8 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [0]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_6 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s2 .INIT=16'h2003;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538_s13  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_20 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [1]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538_s13 .INIT=16'h0B0C;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_10 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_6 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s1 .INIT=8'h01;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n614_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_22 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_6 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [1]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n614 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n614_s1 .INIT=16'h0110;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n612_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [2]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n613 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_10 ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [3]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n612 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n612_s1 .INIT=16'h0708;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n611_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [2]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [3]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n613 ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [4]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n611 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n611_s1 .INIT=16'h7F80;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n610_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [2]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [3]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [4]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n613 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n610 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n610_s1 .INIT=16'h8000;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537_s12  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_21 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_10 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537_s12 .INIT=4'hE;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n436_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_dir ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [1]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n436 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n436_s1 .INIT=4'h8;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n429_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_dir ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [6]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n429 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n429_s1 .INIT=4'h4;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_6 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s1 .INIT=4'h4;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n478_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [1]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_6 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n478 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n478_s1 .INIT=8'h60;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [1]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [2]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_6 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477_s1 .INIT=16'h7800;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [3]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_6 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_6 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s1 .INIT=8'h60;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n475_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [3]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_6 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_6 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n475 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n475_s1 .INIT=8'h80;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n312_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itrdy ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_4 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n312 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n312_s1 .INIT=4'h8;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n311_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_irrdy ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_4 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n311 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n311_s1 .INIT=4'h8;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n310_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ie ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_4 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n310 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n310_s1 .INIT=4'h8;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n308_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_sso ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_4 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n308 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n308_s1 .INIT=4'h8;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n88_s1  (
	.I0(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.I3(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [7]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n88_4 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n88_s1 .INIT=16'h0001;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n90_s1  (
	.I0(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I1(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [5]),
	.I2(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.I3(\bridge/Gowin_EMPU_inst/apbtargexp2_paddr [7]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n90_4 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n90_s1 .INIT=16'h0001;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n313_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n313_5 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw08_cs ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata [7]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n313_4 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n313_s1 .INIT=16'h0FBB;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n314_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata [6]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n314_5 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n314_4 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n314_s1 .INIT=8'h5C;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n315_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata [5]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n315_5 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n315_4 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n315_s1 .INIT=8'h5C;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n316_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata [4]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n316_5 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n316_4 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n316_s1 .INIT=8'h5C;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n317_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata [3]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n317_5 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n317_4 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n317_s1 .INIT=8'h5C;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n318_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata [2]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n318_5 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n318_4 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n318_s1 .INIT=8'h5C;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw08_cs ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_6 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_4 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_s1 .INIT=16'h0100;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_s2  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata [1]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata [1]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_5 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_s2 .INIT=16'h0F77;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n320_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw08_cs ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n320_5 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata [0]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n320_4 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n320_s1 .INIT=16'h0FEE;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s3  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [0]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_7 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s3 .INIT=8'h40;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [2]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [3]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [4]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_9 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_8 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4 .INIT=16'h0100;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n428_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_Z ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n428 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n428_s1 .INIT=4'h9;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n765_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw00_cs ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_ACK_O ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n765_4 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n765_s1 .INIT=8'h80;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s13  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_19 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s13 .INIT=8'h10;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s14  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_8 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_23 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_24 ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_7 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_20 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s14 .INIT=16'h7F00;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s15  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_8 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_25 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [2]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_21 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s15 .INIT=16'h0700;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s16  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_26 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_8 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_22 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s16 .INIT=16'h4000;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s4  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n428 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [1]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_9 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s4 .INIT=16'hF83F;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_7 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_8 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_23 ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_24 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_10 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5 .INIT=16'h8000;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s2  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [1]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_7 ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_8 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_6 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s2 .INIT=16'h4000;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n613_s2  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [1]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n613 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n613_s2 .INIT=4'h8;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status [1]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status [2]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status [0]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_8 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_6 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2 .INIT=16'h00FE;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s2  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [1]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [2]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_6 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s2 .INIT=8'h80;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n313_s2  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n313_5 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n313_s2 .INIT=4'h1;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n314_s2  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itoe ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_6 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw08_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n314_5 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n314_s2 .INIT=16'h0F77;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n315_s2  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_iroe ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_6 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw08_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n315_5 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n315_s2 .INIT=16'h0F77;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n316_s2  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel [1]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_6 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_tmt ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw08_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n316_5 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n316_s2 .INIT=16'h0F77;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n317_s2  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_6 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw08_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n317_5 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n317_s2 .INIT=16'h0F77;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n318_s2  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_6 ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw08_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n318_5 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n318_s2 .INIT=16'h0F77;
LUT2 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_s3  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw0c_cs ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw10_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_6 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319_s3 .INIT=4'h4;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n320_s2  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw10_cs ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_dir ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ssmask [0]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw0c_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n320_5 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n320_s2 .INIT=16'h0F77;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel [0]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [1]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel [1]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_9 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5 .INIT=16'h9009;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s17  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [4]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [5]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_Z ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_23 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s17 .INIT=16'h0110;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_27 ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [1]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [2]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_24 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18 .INIT=16'h4001;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s19  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [0]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [1]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_28 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_25 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s19 .INIT=16'h4000;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s20  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [1]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_28 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_26 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s20 .INIT=16'h1000;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s3  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [2]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [1]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_28 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_7 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s3 .INIT=8'h80;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [3]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_27 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21 .INIT=16'hEB7D;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s22  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [2]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [3]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [4]),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [5]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_28 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s22 .INIT=16'h0001;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n428_s2  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_Z ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_8 ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_7 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n428_6 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n428_s2 .INIT=16'h9000;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n613_s3  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [2]),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [0]),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [1]),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n613_8 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n613_s3 .INIT=8'h6A;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s4  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_wr ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_ACK_O ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_10 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s4 .INIT=16'hFF80;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n752_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_ACK_O ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_wr ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n752 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n752_s1 .INIT=16'h4000;
LUT3 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n163_s1  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_wr ),
	.I2(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw04_cs ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n163 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n163_s1 .INIT=8'h80;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s5  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_ACK_O ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done ),
	.I2(\bridge/Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s5 .INIT=16'h5400;
LUT4 \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s7  (
	.I0(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_ACK_O ),
	.I1(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done ),
	.I2(\bridge/Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.I3(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_5 ),
	.F(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_14 )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s7 .INIT=16'h4544;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw04_cs_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n90 ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw04_cs )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw04_cs_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw08_cs_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n92 ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw08_cs )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw08_cs_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw0c_cs_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n95 ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw0c_cs )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw0c_cs_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw10_cs_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n97 ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw10_cs )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw10_cs_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_wr_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n105 ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_wr )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_wr_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n108 ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_12_s0  (
	.D(\bridge/Gowin_EMPU_inst/apbtargexp2_pwdata [12]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [12])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_12_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_10_s0  (
	.D(\bridge/Gowin_EMPU_inst/apbtargexp2_pwdata [10]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [10])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_10_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_9_s0  (
	.D(\bridge/Gowin_EMPU_inst/apbtargexp2_pwdata [9]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [9])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_9_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_8_s0  (
	.D(\bridge/Gowin_EMPU_inst/apbtargexp2_pwdata [8]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [8])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_8_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_7_s0  (
	.D(\bridge/Gowin_EMPU_inst/apbtargexp2_pwdata [7]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [7])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_7_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_6_s0  (
	.D(\bridge/Gowin_EMPU_inst/apbtargexp2_pwdata [6]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [6])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_6_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_5_s0  (
	.D(\bridge/Gowin_EMPU_inst/apbtargexp2_pwdata [5]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [5])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_5_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_4_s0  (
	.D(\bridge/Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [4])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_4_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_3_s0  (
	.D(\bridge/Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [3])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_3_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_2_s0  (
	.D(\bridge/Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [2])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_2_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_1_s0  (
	.D(\bridge/Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [1])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_1_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_0_s0  (
	.D(\bridge/Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [0])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_0_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_7_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [7]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata [7])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_7_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_6_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [6]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata [6])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_6_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_5_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [5]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata [5])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_5_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [4]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata [4])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_3_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [3]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata [3])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_3_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_2_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [2]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata [2])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_2_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_1_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [1]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata [1])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_1_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_0_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [0]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata [0])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_0_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata_7_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [7]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n163 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata [7])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata_7_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata_6_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [6]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n163 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata [6])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata_6_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata_5_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [5]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n163 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata [5])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata_5_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata_4_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [4]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n163 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata [4])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata_4_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata_3_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [3]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n163 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata [3])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata_3_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata_2_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [2]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n163 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata [2])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata_2_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata_1_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [1]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n163 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata [1])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata_1_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata_0_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [0]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n163 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata [0])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_txdata_0_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_dir_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [0]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n190 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_dir )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_dir_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [1]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n190 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [2]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n190 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpol_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [4]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n190 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel [1])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_0_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [3]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n190 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel [0])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_0_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_iroe_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [5]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n190 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_iroe )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_iroe_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itoe_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [6]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n190 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itoe )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itoe_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itrdy_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [8]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n190 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itrdy )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itrdy_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_irrdy_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [9]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n190 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_irrdy )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_irrdy_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ie_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [10]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n190 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ie )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ie_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_sso_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [12]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n190 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_sso )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_sso_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_12_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n308 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [12])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_12_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_10_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n310 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [10])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_10_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_9_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n311 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [9])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_9_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n312 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [8])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_7_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n313 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [7])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_7_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_6_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n314 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [6])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_6_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n315 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [5])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_4_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n316 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [4])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_4_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_3_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n317 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [3])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_3_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_2_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n318 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [2])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_2_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_1_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n319 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [1])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_1_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_0_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n320 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_DAT_O [0])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_0_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ssmask_0_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data [0]),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n386 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ssmask [0])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ssmask_0_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n429 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n428_6 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [7])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_6_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n430 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n428_6 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [6])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_6_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_5_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n431 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n428_6 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [5])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_5_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_4_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n432 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n428_6 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [4])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_4_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_3_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n433 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n428_6 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [3])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_3_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_2_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n434 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n428_6 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [2])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_2_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_1_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n435 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n428_6 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [1])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_1_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n436 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n428_6 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data [0])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460 ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_4_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n475 ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [4])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_4_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476 ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [3])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477 ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [2])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n478 ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [1])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479 ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt [0])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status_2_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status [2]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [2])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status_2_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status_1_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status [1]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [1])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status_1_s0 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status_0_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status [0]),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status [0])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status_0_s0 .INIT=1'b0;
DFFP \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_tmt_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n778 ),
	.CLK(clock),
	.PRESET(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_tmt )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_tmt_s0 .INIT=1'b1;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw00_cs_s0  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n88 ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw00_cs )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/dw00_cs_s0 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data_s1  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n162 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data_8 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data_s1 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s1  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n610 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [5])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s1 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n611 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [4])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n612 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [3])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n613_8 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [2])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n614 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [1])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt [0])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1 .INIT=1'b0;
DFFPE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_10 ),
	.PRESET(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1 .INIT=1'b1;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s1  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n752 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_8 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s1 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_8 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n765 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1 .INIT=1'b0;
DFFCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_6 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_Z )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1 .INIT=1'b0;
DFFNCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status [2])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3 .INIT=1'b0;
DFFNCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status [1])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3 .INIT=1'b0;
DFFNCE \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539 ),
	.CLK(clock),
	.CE(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1 ),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status [0])
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225 ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/SPI_ACK_O )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4 .INIT=1'b0;
DFFC \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s5  (
	.D(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_14 ),
	.CLK(clock),
	.CLEAR(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I ),
	.Q(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done )
);
defparam \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s5 .INIT=1'b0;
INV \bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I_s2  (
	.I(reset_d),
	.O(\bridge/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/RST_I )
);
endmodule
