
*** Running vivado
    with args -log system_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 302.297 ; gain = 71.496
Command: synth_design -top system_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6440 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 460.945 ; gain = 106.836
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/AXI_DMA_SLAVE.v:70]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_32s_32s_3bkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mul_32s_32s_3bkb.v:20]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_32s_32s_3bkb_Mul_LUT_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mul_32s_32s_3bkb.v:11]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_32s_32s_3bkb_Mul_LUT_0' (1#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mul_32s_32s_3bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_32s_32s_3bkb' (2#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mul_32s_32s_3bkb.v:20]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_1cud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mul_mul_16s_1cud.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_1cud_DSP48_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mul_mul_16s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_1cud_DSP48_0' (3#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mul_mul_16s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_1cud' (4#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mul_mul_16s_1cud.v:14]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (5#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:82]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s_dEe.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_dEe_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s_dEe.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe_ram' (6#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe' (7#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s_eOg.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_eOg_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s_eOg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg_ram' (8#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg' (9#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_dadd_64ns_64nfYi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_dadd_64ns_64nfYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dadd_2_full_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/ip/cnn_ap_dadd_2_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/ip/cnn_ap_dadd_2_full_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dadd_2_full_dsp_64' (36#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/ip/cnn_ap_dadd_2_full_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dadd_64ns_64nfYi' (37#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_dadd_64ns_64nfYi.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_dmul_64ns_64ng8j' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_dmul_64ns_64ng8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dmul_2_max_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/ip/cnn_ap_dmul_2_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/ip/cnn_ap_dmul_2_max_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dmul_2_max_dsp_64' (44#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/ip/cnn_ap_dmul_2_max_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dmul_64ns_64ng8j' (45#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_dmul_64ns_64ng8j.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_sitodp_32s_64hbi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_sitodp_32s_64hbi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_sitodp_1_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/ip/cnn_ap_sitodp_1_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/ip/cnn_ap_sitodp_1_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_sitodp_1_no_dsp_32' (48#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/ip/cnn_ap_sitodp_1_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_sitodp_32s_64hbi' (49#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_sitodp_32s_64hbi.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:1878]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:2200]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:2202]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:2208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:2214]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:2224]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:2240]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:2244]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:2300]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:2318]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:2320]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:2326]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:2328]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:2436]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:2466]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:2472]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:2474]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s' (50#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_4_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage16 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage17 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage18 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage19 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage20 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage21 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage22 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage23 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage24 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage25 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage26 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage27 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage28 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage29 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage30 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage31 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage32 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage33 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage34 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage35 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage36 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage37 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage38 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage39 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage40 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage41 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage42 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage43 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage44 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage45 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage46 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage47 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage48 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage49 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage50 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage51 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage52 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage53 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage54 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage55 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage56 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage57 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage58 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage59 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage60 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage61 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage62 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage63 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage64 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage65 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage66 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage67 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage68 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage69 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage70 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage71 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage72 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage73 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage74 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage75 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage76 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage77 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage78 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage79 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage80 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage81 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage82 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage83 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage84 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage85 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage86 bound to: 160'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage87 bound to: 160'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage88 bound to: 160'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage89 bound to: 160'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage90 bound to: 160'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage91 bound to: 160'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage92 bound to: 160'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage93 bound to: 160'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage94 bound to: 160'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage95 bound to: 160'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage96 bound to: 160'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage97 bound to: 160'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage98 bound to: 160'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage99 bound to: 160'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage100 bound to: 160'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage101 bound to: 160'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage102 bound to: 160'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage103 bound to: 160'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage104 bound to: 160'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage105 bound to: 160'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage106 bound to: 160'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage107 bound to: 160'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage108 bound to: 160'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage109 bound to: 160'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage110 bound to: 160'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage111 bound to: 160'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage112 bound to: 160'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage113 bound to: 160'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage114 bound to: 160'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage115 bound to: 160'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage116 bound to: 160'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage117 bound to: 160'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage118 bound to: 160'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage119 bound to: 160'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage120 bound to: 160'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage121 bound to: 160'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage122 bound to: 160'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage123 bound to: 160'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage124 bound to: 160'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage125 bound to: 160'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage126 bound to: 160'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage127 bound to: 160'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage128 bound to: 160'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage129 bound to: 160'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage130 bound to: 160'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage131 bound to: 160'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage132 bound to: 160'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage133 bound to: 160'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage134 bound to: 160'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage135 bound to: 160'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage136 bound to: 160'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage137 bound to: 160'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage138 bound to: 160'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage139 bound to: 160'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage140 bound to: 160'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage141 bound to: 160'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage142 bound to: 160'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage143 bound to: 160'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state603 bound to: 160'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 160'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state606 bound to: 160'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:217]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_4_3_s_ibs' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s_ibs.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 576 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_4_3_s_ibs_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s_ibs.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 576 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s_ibs.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_4_3_s_ibs_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s_ibs.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_4_3_s_ibs_ram' (51#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s_ibs.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_4_3_s_ibs' (52#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s_ibs.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_4_3_s_jbC' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s_jbC.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 10816 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_4_3_s_jbC_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s_jbC.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10816 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s_jbC.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_4_3_s_jbC_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s_jbC.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_4_3_s_jbC_ram' (53#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s_jbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_4_3_s_jbC' (54#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s_jbC.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5nkbM' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mac_muladd_5nkbM.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5nkbM_DSP48_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mac_muladd_5nkbM.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5nkbM_DSP48_1' (55#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mac_muladd_5nkbM.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5nkbM' (56#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mac_muladd_5nkbM.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:10206]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:12710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:12712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:12720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:12728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:12732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:12738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:12744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:12748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:12766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:12770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:12810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13880]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13882]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_4_3_s' (57#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_4_24_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:80]
INFO: [Synth 8-6157] synthesizing module 'Pool_4_24_3_s_A_V_2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s_A_V_2.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_4_24_3_s_A_V_2_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s_A_V_2.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2304 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s_A_V_2.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_4_24_3_s_A_V_2_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s_A_V_2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_4_24_3_s_A_V_2_ram' (58#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s_A_V_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_4_24_3_s_A_V_2' (59#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s_A_V_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_dcmp_64ns_64nlbW' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_dcmp_64ns_64nlbW.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dcmp_0_no_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dcmp_0_no_dsp_64' (62#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dcmp_64ns_64nlbW' (63#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_dcmp_64ns_64nlbW.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1922]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1978]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1980]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:2078]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:2080]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:2086]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:2088]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:2220]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:2262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:2268]
INFO: [Synth 8-6155] done synthesizing module 'Pool_4_24_3_s' (64#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_256_10_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:82]
INFO: [Synth 8-6157] synthesizing module 'FC_256_10_s_A_V_2_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_A_V_2_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 52 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_256_10_s_A_V_2_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_A_V_2_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_A_V_2_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_256_10_s_A_V_2_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_A_V_2_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_256_10_s_A_V_2_0_ram' (65#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_A_V_2_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_256_10_s_A_V_2_0' (66#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_A_V_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_256_10_s_A_V_2_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_A_V_2_4.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_256_10_s_A_V_2_4_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_A_V_2_4.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_A_V_2_4.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_256_10_s_A_V_2_4_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_A_V_2_4.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_256_10_s_A_V_2_4_ram' (67#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_A_V_2_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_256_10_s_A_V_2_4' (68#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_A_V_2_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_256_10_s_B_V_2_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_B_V_2_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 520 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_256_10_s_B_V_2_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_B_V_2_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 520 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_B_V_2_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_256_10_s_B_V_2_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_B_V_2_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_256_10_s_B_V_2_0_ram' (69#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_B_V_2_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_256_10_s_B_V_2_0' (70#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_B_V_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_256_10_s_B_V_2_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_B_V_2_4.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 480 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_256_10_s_B_V_2_4_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_B_V_2_4.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 480 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_B_V_2_4.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_256_10_s_B_V_2_4_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_B_V_2_4.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_256_10_s_B_V_2_4_ram' (71#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_B_V_2_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_256_10_s_B_V_2_4' (72#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s_B_V_2_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_dadd_64ns_64nmb6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_dadd_64ns_64nmb6.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dadd_2_no_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/ip/cnn_ap_dadd_2_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/ip/cnn_ap_dadd_2_no_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dadd_2_no_dsp_64' (74#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/ip/cnn_ap_dadd_2_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dadd_64ns_64nmb6' (75#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_dadd_64ns_64nmb6.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_7ns_ncg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_8ns_7ns_ncg.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_7ns_ncg_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_8ns_7ns_ncg.v:70]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_7ns_ncg_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_8ns_7ns_ncg.v:10]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_8ns_7ns_ncg.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_7ns_ncg_div_u' (76#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_8ns_7ns_ncg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_7ns_ncg_div' (77#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_8ns_7ns_ncg.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_7ns_ncg' (78#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_8ns_7ns_ncg.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_9ns_7ns_ocq' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_9ns_7ns_ocq.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_9ns_7ns_ocq_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_9ns_7ns_ocq.v:70]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_9ns_7ns_ocq_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_9ns_7ns_ocq.v:10]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
	Parameter cal_WIDTH bound to: 9 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_9ns_7ns_ocq.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_9ns_7ns_ocq_div_u' (79#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_9ns_7ns_ocq.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_9ns_7ns_ocq_div' (80#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_9ns_7ns_ocq.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_9ns_7ns_ocq' (81#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_9ns_7ns_ocq.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_pcA' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mul_mul_11ns_pcA.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_pcA_DSP48_2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mul_mul_11ns_pcA.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_pcA_DSP48_2' (82#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mul_mul_11ns_pcA.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_pcA' (83#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mul_mul_11ns_pcA.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_9ns_1qcK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mul_mul_9ns_1qcK.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_9ns_1qcK_DSP48_3' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mul_mul_9ns_1qcK.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_9ns_1qcK_DSP48_3' (84#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mul_mul_9ns_1qcK.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_9ns_1qcK' (85#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mul_mul_9ns_1qcK.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4nrcU' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mac_muladd_4nrcU.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4nrcU_DSP48_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mac_muladd_4nrcU.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4nrcU_DSP48_4' (86#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mac_muladd_4nrcU.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4nrcU' (87#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mac_muladd_4nrcU.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:2096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:2364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:2374]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:2380]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:2384]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:2430]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:2434]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:2440]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:2498]
INFO: [Synth 8-6155] done synthesizing module 'FC_256_10_s' (88#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state14 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/AXI_DMA_MASTER.v:62]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (89#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d800_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/fifo_w16_d800_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 800 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d800_A' (90#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/fifo_w16_d800_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_sc4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_Conv_1_sc4.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_sc4_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_Conv_1_sc4.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_sc4_shiftReg' (91#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_Conv_1_sc4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_sc4' (92#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_Conv_1_sc4.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16tde' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_Conv_16tde.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16tde_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_Conv_16tde.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16tde_shiftReg' (93#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_Conv_16tde.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16tde' (94#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_Conv_16tde.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_4_udo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_Pool_4_udo.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_4_udo_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_Pool_4_udo.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_4_udo_shiftReg' (95#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_Pool_4_udo.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_4_udo' (96#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_Pool_4_udo.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_256_vdy' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_FC_256_vdy.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_256_vdy_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_FC_256_vdy.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_256_vdy_shiftReg' (97#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_FC_256_vdy.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_256_vdy' (98#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_FC_256_vdy.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAwdI' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_AXI_DMAwdI.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAwdI_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_AXI_DMAwdI.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAwdI_shiftReg' (99#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_AXI_DMAwdI.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAwdI' (100#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/start_for_AXI_DMAwdI.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (101#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_0' (102#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design cnn_urem_9ns_7ns_ocq_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_8ns_7ns_ncg_div_u has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized12 has unconnected port B[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized14 has unconnected port B[26]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:08 ; elapsed = 00:01:28 . Memory (MB): peak = 714.262 ; gain = 360.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:34 . Memory (MB): peak = 714.262 ; gain = 360.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:34 . Memory (MB): peak = 714.262 ; gain = 360.152
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2037 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  FDE => FDRE: 10 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.894 . Memory (MB): peak = 1197.594 ; gain = 14.402
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:56 ; elapsed = 00:02:24 . Memory (MB): peak = 1197.594 ; gain = 843.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:56 ; elapsed = 00:02:24 . Memory (MB): peak = 1197.594 ; gain = 843.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:02:24 . Memory (MB): peak = 1197.594 ; gain = 843.484
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_108_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_134_0_3_mid2_reg_1742_reg[1:0]' into 'tmp_50_mid2_reg_1736_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:2350]
INFO: [Synth 8-4471] merging register 'tmp_134_0_6_mid2_reg_1749_reg[1:0]' into 'tmp_50_mid2_reg_1736_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:2362]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:1321]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:1319]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:1317]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:1315]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_138_0_7_reg_1870_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:1105]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_138_0_8_reg_1875_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:1106]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_138_0_5_reg_1860_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:1103]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_138_0_6_reg_1865_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:1104]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_50_mid2_reg_1736_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:1059]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_426_reg_1714_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:1058]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_559_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_42_fu_564_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_612_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_731_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1478_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1496_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_749_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_828_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_559_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_42_fu_564_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_612_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_731_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1478_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1496_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_749_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_828_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_134_0_3_mid_fu_806_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_125_reg_9101_reg[3:0]' into 'tmp_123_reg_9082_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:12948]
INFO: [Synth 8-4471] merging register 'ib_cast_reg_9153_reg[5:5]' into 'tmp_35_reg_9052_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:12824]
INFO: [Synth 8-4471] merging register 'tmp_108_0_1_cast1997_reg_9572_reg[11:10]' into 'tmp_38_cast2000_cast_reg_9545_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13624]
INFO: [Synth 8-4471] merging register 'tmp_108_0_2_cast1994_reg_9599_reg[11:10]' into 'tmp_38_cast2000_cast_reg_9545_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13688]
INFO: [Synth 8-4471] merging register 'tmp_108_0_3_cast1991_reg_9626_reg[11:10]' into 'tmp_38_cast2000_cast_reg_9545_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13754]
INFO: [Synth 8-4471] merging register 'tmp_108_0_4_cast1988_reg_9648_reg[11:10]' into 'tmp_38_cast2000_cast_reg_9545_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13818]
INFO: [Synth 8-4471] merging register 'tmp_108_0_5_cast1985_reg_9675_reg[11:10]' into 'tmp_38_cast2000_cast_reg_9545_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13896]
INFO: [Synth 8-4471] merging register 'tmp_108_0_6_cast1982_reg_9702_reg[11:10]' into 'tmp_38_cast2000_cast_reg_9545_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13960]
INFO: [Synth 8-4471] merging register 'tmp_108_0_7_cast1979_reg_9729_reg[11:10]' into 'tmp_38_cast2000_cast_reg_9545_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:14034]
INFO: [Synth 8-4471] merging register 'tmp_108_0_8_cast1976_reg_9763_reg[11:10]' into 'tmp_38_cast2000_cast_reg_9545_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:14096]
INFO: [Synth 8-4471] merging register 'tmp_108_0_1_cast2_reg_10187_reg[12:10]' into 'tmp_38_cast2_reg_10159_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13636]
INFO: [Synth 8-4471] merging register 'tmp_108_0_2_cast2_reg_10215_reg[12:10]' into 'tmp_38_cast2_reg_10159_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13702]
INFO: [Synth 8-4471] merging register 'tmp_108_0_3_cast2_reg_10243_reg[12:10]' into 'tmp_38_cast2_reg_10159_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13766]
INFO: [Synth 8-4471] merging register 'tmp_108_0_4_cast2_reg_10271_reg[12:10]' into 'tmp_38_cast2_reg_10159_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13830]
INFO: [Synth 8-4471] merging register 'tmp_108_0_5_cast2_reg_10299_reg[12:10]' into 'tmp_38_cast2_reg_10159_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13908]
INFO: [Synth 8-4471] merging register 'tmp_108_0_6_cast2_reg_10327_reg[12:10]' into 'tmp_38_cast2_reg_10159_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13974]
INFO: [Synth 8-4471] merging register 'tmp_108_0_7_cast2_reg_10355_reg[12:10]' into 'tmp_38_cast2_reg_10159_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:14046]
INFO: [Synth 8-4471] merging register 'tmp_108_0_8_cast2_reg_10395_reg[12:10]' into 'tmp_38_cast2_reg_10159_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:14108]
INFO: [Synth 8-4471] merging register 'tmp_38_cast1_reg_11383_reg[13:10]' into 'tmp_123_reg_9082_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13598]
INFO: [Synth 8-4471] merging register 'tmp_108_0_1_cast1_reg_11411_reg[13:10]' into 'tmp_123_reg_9082_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13662]
INFO: [Synth 8-4471] merging register 'tmp_108_0_2_cast1_reg_11439_reg[13:10]' into 'tmp_123_reg_9082_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13726]
INFO: [Synth 8-4471] merging register 'tmp_108_0_3_cast1_reg_11467_reg[13:10]' into 'tmp_123_reg_9082_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13792]
INFO: [Synth 8-4471] merging register 'tmp_108_0_4_cast1_reg_11495_reg[13:10]' into 'tmp_123_reg_9082_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13854]
INFO: [Synth 8-4471] merging register 'tmp_108_0_5_cast1_reg_11523_reg[13:10]' into 'tmp_123_reg_9082_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13934]
INFO: [Synth 8-4471] merging register 'tmp_108_0_6_cast1_reg_11551_reg[13:10]' into 'tmp_123_reg_9082_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:13998]
INFO: [Synth 8-4471] merging register 'tmp_108_0_7_cast1_reg_11579_reg[13:10]' into 'tmp_123_reg_9082_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:14070]
INFO: [Synth 8-4471] merging register 'tmp_108_0_8_cast1_reg_11619_reg[13:10]' into 'tmp_123_reg_9082_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:14132]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_125_reg_9101_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:5106]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_225_reg_11154_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:6071]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_215_reg_10962_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:6016]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_205_reg_10770_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:5961]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_195_reg_10578_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:5906]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_185_reg_10378_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:5850]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_175_reg_10122_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:5787]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_165_reg_9935_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:5732]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_155_reg_9746_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:5676]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_145_reg_9513_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:5613]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_275_reg_12186_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:5510]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_265_reg_11994_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:5455]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_255_reg_11802_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:5400]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_245_reg_11602_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:5345]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_235_reg_11346_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:5281]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_135_reg_9343_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:5232]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_2877_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_25_fu_2882_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_2930_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_2996_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_7917_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_7935_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_2948_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_7963_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_3014_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_3077_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_2877_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_25_fu_2882_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_2930_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_2996_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_7917_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_7935_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_2948_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_7963_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_3014_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_3077_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_51_3_mid2_reg_2158_reg[2:0]' into 'tmp_11_mid2_reg_2152_reg[2:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:2108]
INFO: [Synth 8-4471] merging register 'tmp_51_6_mid2_reg_2165_reg[2:0]' into 'tmp_11_mid2_reg_2152_reg[2:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:2114]
INFO: [Synth 8-4471] merging register 'ib_cast6_reg_2177_reg[10:5]' into 'tmp_16_reg_2133_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:2108]
INFO: [Synth 8-4471] merging register 'tmp_53_1_cast_reg_2193_reg[10:5]' into 'tmp_16_reg_2133_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:2110]
INFO: [Synth 8-4471] merging register 'tmp_53_2_cast_reg_2209_reg[10:5]' into 'tmp_16_reg_2133_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:2112]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1043]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1043]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1041]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1041]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1039]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1039]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_89_reg_2240_reg' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:979]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_92_reg_2245_reg' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:980]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_70_reg_2230_reg' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:977]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_95_reg_2250_reg' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:981]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_81_reg_2235_reg' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:978]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_2133_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:907]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_462_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_652_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_480_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs1_fu_1179_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs2_fu_1260_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs4_fu_1359_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs6_fu_1463_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs8_fu_1558_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs10_fu_1653_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs12_fu_1743_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_670_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs14_fu_1833_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_s_fu_413_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_1161_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_462_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_652_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_480_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs1_fu_1179_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs2_fu_1260_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs4_fu_1359_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs6_fu_1463_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs8_fu_1558_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs10_fu_1653_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs12_fu_1743_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_670_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs14_fu_1833_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_s_fu_413_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_1161_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_51_3_mid_fu_738_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_3_fu_2004_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_8ns_7ns_ncg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_8ns_7ns_ncg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_8ns_7ns_ncg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_8ns_7ns_ncg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_8ns_7ns_ncg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_8ns_7ns_ncg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_8ns_7ns_ncg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_9ns_7ns_ocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_9ns_7ns_ocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_9ns_7ns_ocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_9ns_7ns_ocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_9ns_7ns_ocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_9ns_7ns_ocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_9ns_7ns_ocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_9ns_7ns_ocq.v:53]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_B_V_2_load_phi_reg_657_reg[15:0]' into 'ap_phi_reg_pp2_iter1_A_V_2_load_phi_reg_642_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:1271]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_B_V_2_load_phi_reg_657_reg[15:0]' into 'ap_phi_reg_pp2_iter2_A_V_2_load_phi_reg_642_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:1278]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_B_V_2_load_phi_reg_657_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:1271]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_B_V_2_load_phi_reg_657_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:1278]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_110_reg_1451_reg' and it is trimmed from '6' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:1409]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_719_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_fu_724_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_772_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_835_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_873_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1188_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_891_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_1206_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element arrayNo8_reg_1480_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:1334]
INFO: [Synth 8-5546] ROM "tmp_s_fu_719_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_fu_724_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_772_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_835_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_873_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1188_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_891_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_1206_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_118_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/fifo_w16_d800_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:16 ; elapsed = 00:02:46 . Memory (MB): peak = 1197.594 ; gain = 843.484
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized1) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized7) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (delay__parameterized7) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized46) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized46) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized7) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized46) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized46) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U18' (cnn_mul_mul_16s_1cud) to 'inst/Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U19'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U18' (cnn_mul_mul_16s_1cud) to 'inst/Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U20'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U18' (cnn_mul_mul_16s_1cud) to 'inst/Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U21'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U18' (cnn_mul_mul_16s_1cud) to 'inst/Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U22'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U18' (cnn_mul_mul_16s_1cud) to 'inst/Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U23'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U18' (cnn_mul_mul_16s_1cud) to 'inst/Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U24'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U18' (cnn_mul_mul_16s_1cud) to 'inst/Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U25'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U18' (cnn_mul_mul_16s_1cud) to 'inst/Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U26'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U42'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U43'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U44'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U45'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U46'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U47'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U48'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U49'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U50'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U51'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U52'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U53'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U54'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U55'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U56'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U57'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U58'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U59'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U60'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U61'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U62'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U63'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U64'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U65'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U66'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U67'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U68'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U69'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U70'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U71'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U72'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U73'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U74'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U75'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U76'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U77'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U78'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U79'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U80'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U81'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U82'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U83'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U84'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U85'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U86'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U87'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U88'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U89'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U90'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U91'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U92'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U93'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U94'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U95'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U96'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U97'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U98'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U99'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U100'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U101'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U102'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U103'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U104'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U105'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U106'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U107'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U108'
INFO: [Synth 8-223] decloning instance 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U41' (cnn_mul_mul_16s_1cud) to 'inst/Conv_16_26_4_3_U0/cnn_mul_mul_16s_1cud_U109'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |muxpart__31           |           1|     46909|
|2     |Conv_16_26_4_3_s__GB1 |           1|      6292|
|3     |Conv_16_26_4_3_s__GB2 |           1|      9279|
|4     |Conv_16_26_4_3_s__GB3 |           1|     11603|
|5     |Conv_16_26_4_3_s__GB4 |           1|     29881|
|6     |Conv_16_26_4_3_s__GB5 |           1|     14744|
|7     |Conv_16_26_4_3_s__GB6 |           1|     17394|
|8     |cnn__GCB0             |           1|     26543|
|9     |cnn__GCB1             |           1|     15629|
|10    |cnn__GCB2             |           1|     31580|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30915]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30914]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31474]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31473]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.INVALID_OP_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31472]
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cnn_dmul_64ns_64ng8j_U35/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dmul_64ns_64ng8j_U35/din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_38_cast2000_cast_reg_9545_reg[11] )
INFO: [Synth 8-5546] ROM "tmp_25_fu_2882_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_2877_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_3014_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_2930_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_7917_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_2996_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_7935_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_2948_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element A_V_3_U/Conv_16_26_4_3_s_jbC_ram_U/q0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s_jbC.v:36]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_40_reg_8971_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:7590]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_46_reg_8981_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:3059]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_42_reg_8976_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:3047]
WARNING: [Synth 8-6014] Unused sequential element j2_mid2_reg_9036_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_16_26_4_3_s.v:5170]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mac_muladd_5nkbM.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mac_muladd_5nkbM.v:26]
DSP Report: Generating DSP cnn_mac_muladd_5nkbM_U40/cnn_mac_muladd_5nkbM_DSP48_1_U/p, operation Mode is: C'+(A:0x2a4)*B2.
DSP Report: register B is absorbed into DSP cnn_mac_muladd_5nkbM_U40/cnn_mac_muladd_5nkbM_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP cnn_mac_muladd_5nkbM_U40/cnn_mac_muladd_5nkbM_DSP48_1_U/p.
DSP Report: operator cnn_mac_muladd_5nkbM_U40/cnn_mac_muladd_5nkbM_DSP48_1_U/p is absorbed into DSP cnn_mac_muladd_5nkbM_U40/cnn_mac_muladd_5nkbM_DSP48_1_U/p.
DSP Report: operator cnn_mac_muladd_5nkbM_U40/cnn_mac_muladd_5nkbM_DSP48_1_U/m is absorbed into DSP cnn_mac_muladd_5nkbM_U40/cnn_mac_muladd_5nkbM_DSP48_1_U/p.
DSP Report: Generating DSP cnn_mul_mul_16s_1cud_U41/cnn_mul_mul_16s_1cud_DSP48_0_U/p, operation Mode is: A*B2.
DSP Report: register A_V_3_U/Conv_16_26_4_3_s_jbC_ram_U/q0_reg is absorbed into DSP cnn_mul_mul_16s_1cud_U41/cnn_mul_mul_16s_1cud_DSP48_0_U/p.
DSP Report: operator cnn_mul_mul_16s_1cud_U41/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP cnn_mul_mul_16s_1cud_U41/cnn_mul_mul_16s_1cud_DSP48_0_U/p.
DSP Report: Generating DSP tmp3_reg_8999_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_46_reg_8981_reg is absorbed into DSP tmp3_reg_8999_reg.
DSP Report: register tmp_V_40_reg_8971_reg is absorbed into DSP tmp3_reg_8999_reg.
DSP Report: register tmp3_reg_8999_reg is absorbed into DSP tmp3_reg_8999_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U39/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp3_reg_8999_reg.
DSP Report: Generating DSP tmp2_reg_8994_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_42_reg_8976_reg is absorbed into DSP tmp2_reg_8994_reg.
DSP Report: register tmp_V_40_reg_8971_reg is absorbed into DSP tmp2_reg_8994_reg.
DSP Report: register tmp2_reg_8994_reg is absorbed into DSP tmp2_reg_8994_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U38/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp2_reg_8994_reg.
INFO: [Synth 8-3886] merging instance 'tmp_205_reg_10770_reg[0]' (FD) to 'tmp_135_reg_9343_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_205_reg_10770_reg[1]' (FD) to 'tmp_135_reg_9343_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_205_reg_10770_reg[2]' (FD) to 'tmp_135_reg_9343_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_125_reg_9101_reg[4]' (FDE) to 'tmp_125_reg_9101_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_125_reg_9101_reg[5]' (FDE) to 'tmp_125_reg_9101_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_125_reg_9101_reg[6]' (FDE) to 'tmp_125_reg_9101_reg[9]'
INFO: [Synth 8-3886] merging instance 'tmp_125_reg_9101_reg[7]' (FDE) to 'tmp_123_reg_9082_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_125_reg_9101_reg[8]' (FDE) to 'tmp_123_reg_9082_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_125_reg_9101_reg[9]' (FDE) to 'tmp_123_reg_9082_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_135_reg_9343_reg[0]' (FD) to 'tmp_135_reg_9343_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_135_reg_9343_reg[1]' (FD) to 'tmp_135_reg_9343_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_135_reg_9343_reg[2]' (FD) to 'tmp_145_reg_9513_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_135_reg_9343_reg[3]' (FD) to 'tmp_145_reg_9513_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_145_reg_9513_reg[0]' (FD) to 'tmp_145_reg_9513_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_145_reg_9513_reg[1]' (FD) to 'tmp_155_reg_9746_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_145_reg_9513_reg[2]' (FD) to 'tmp_145_reg_9513_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_145_reg_9513_reg[3]' (FD) to 'tmp_155_reg_9746_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_155_reg_9746_reg[0]' (FD) to 'tmp_155_reg_9746_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_155_reg_9746_reg[1]' (FD) to 'tmp_155_reg_9746_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_155_reg_9746_reg[2]' (FD) to 'tmp_165_reg_9935_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_155_reg_9746_reg[3]' (FD) to 'tmp_165_reg_9935_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_165_reg_9935_reg[0]' (FD) to 'tmp_165_reg_9935_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_165_reg_9935_reg[1]' (FD) to 'tmp_165_reg_9935_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_165_reg_9935_reg[2]' (FD) to 'tmp_175_reg_10122_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_165_reg_9935_reg[3]' (FD) to 'tmp_175_reg_10122_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_175_reg_10122_reg[0]' (FD) to 'tmp_175_reg_10122_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_175_reg_10122_reg[1]' (FD) to 'tmp_185_reg_10378_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_175_reg_10122_reg[2]' (FD) to 'tmp_175_reg_10122_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_175_reg_10122_reg[3]' (FD) to 'tmp_185_reg_10378_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_185_reg_10378_reg[0]' (FD) to 'tmp_185_reg_10378_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_185_reg_10378_reg[1]' (FD) to 'tmp_185_reg_10378_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_185_reg_10378_reg[2]' (FD) to 'tmp_195_reg_10578_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_185_reg_10378_reg[3]' (FD) to 'tmp_215_reg_10962_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_195_reg_10578_reg[0]' (FD) to 'tmp_195_reg_10578_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_195_reg_10578_reg[1]' (FD) to 'tmp_195_reg_10578_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_195_reg_10578_reg[2]' (FD) to 'tmp_195_reg_10578_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_195_reg_10578_reg[3]' (FD) to 'tmp_205_reg_10770_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_205_reg_10770_reg[3]' (FD) to 'tmp_215_reg_10962_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_215_reg_10962_reg[0]' (FD) to 'tmp_225_reg_11154_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_215_reg_10962_reg[1]' (FD) to 'tmp_215_reg_10962_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_215_reg_10962_reg[2]' (FD) to 'tmp_215_reg_10962_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_215_reg_10962_reg[3]' (FD) to 'tmp_225_reg_11154_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_225_reg_11154_reg[0]' (FD) to 'tmp_225_reg_11154_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_225_reg_11154_reg[1]' (FD) to 'tmp_225_reg_11154_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_225_reg_11154_reg[2]' (FD) to 'tmp_235_reg_11346_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_225_reg_11154_reg[3]' (FD) to 'tmp_235_reg_11346_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_235_reg_11346_reg[0]' (FD) to 'tmp_235_reg_11346_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_235_reg_11346_reg[1]' (FD) to 'tmp_245_reg_11602_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_235_reg_11346_reg[2]' (FD) to 'tmp_235_reg_11346_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_235_reg_11346_reg[3]' (FD) to 'tmp_245_reg_11602_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_245_reg_11602_reg[0]' (FD) to 'tmp_245_reg_11602_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_245_reg_11602_reg[1]' (FD) to 'tmp_255_reg_11802_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_245_reg_11602_reg[2]' (FD) to 'tmp_245_reg_11602_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_245_reg_11602_reg[3]' (FD) to 'tmp_255_reg_11802_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_255_reg_11802_reg[0]' (FD) to 'tmp_255_reg_11802_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_255_reg_11802_reg[1]' (FD) to 'tmp_255_reg_11802_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_255_reg_11802_reg[2]' (FD) to 'tmp_265_reg_11994_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_255_reg_11802_reg[3]' (FD) to 'tmp_265_reg_11994_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_265_reg_11994_reg[0]' (FD) to 'tmp_123_reg_9082_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_265_reg_11994_reg[1]' (FD) to 'tmp_265_reg_11994_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_265_reg_11994_reg[2]' (FD) to 'tmp_265_reg_11994_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_265_reg_11994_reg[3]' (FD) to 'tmp_275_reg_12186_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_275_reg_12186_reg[0]' (FD) to 'tmp_275_reg_12186_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_275_reg_12186_reg[1]' (FD) to 'tmp_275_reg_12186_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_275_reg_12186_reg[2] )
INFO: [Synth 8-3886] merging instance 'tmp_275_reg_12186_reg[3]' (FD) to 'tmp_123_reg_9082_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_35_reg_9052_reg[0]' (FD) to 'tmp_123_reg_9082_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_123_reg_9082_reg[0]' (FD) to 'tmp_123_reg_9082_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_123_reg_9082_reg[1]' (FD) to 'tmp_123_reg_9082_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_123_reg_9082_reg[2]' (FD) to 'tmp_123_reg_9082_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_123_reg_9082_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_35_mid2_reg_9141_reg[0] )
INFO: [Synth 8-5546] ROM "tmp_15_fu_724_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_719_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_772_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_873_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1188_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1206_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31474]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31473]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.INVALID_OP_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31472]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30915]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30914]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_7ns_ncg_div_U/cnn_urem_8ns_7ns_ncg_div_u_0/loop[7].dividend_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_8ns_7ns_ncg.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_7ns_ncg_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_8ns_7ns_ncg.v:121]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/loop[8].dividend_tmp_reg[9] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_9ns_7ns_ocq.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_9ns_7ns_ocq_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_urem_9ns_7ns_ocq.v:121]
WARNING: [Synth 8-6014] Unused sequential element arrayNo1_reg_1631_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:1284]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_21_reg_1358_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:1439]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_27_reg_1368_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:774]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_23_reg_1363_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:762]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_B_V_2_load_phi_reg_657_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:797]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_2_load_phi_reg_642_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/FC_256_10_s.v:798]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mac_muladd_4nrcU.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/cnn_mac_muladd_4nrcU.v:26]
DSP Report: Generating DSP cnn_mac_muladd_4nrcU_U210/cnn_mac_muladd_4nrcU_DSP48_4_U/p, operation Mode is: C+(A:0x34)*B''.
DSP Report: register B is absorbed into DSP cnn_mac_muladd_4nrcU_U210/cnn_mac_muladd_4nrcU_DSP48_4_U/p.
DSP Report: register B is absorbed into DSP cnn_mac_muladd_4nrcU_U210/cnn_mac_muladd_4nrcU_DSP48_4_U/p.
DSP Report: operator cnn_mac_muladd_4nrcU_U210/cnn_mac_muladd_4nrcU_DSP48_4_U/p is absorbed into DSP cnn_mac_muladd_4nrcU_U210/cnn_mac_muladd_4nrcU_DSP48_4_U/p.
DSP Report: operator cnn_mac_muladd_4nrcU_U210/cnn_mac_muladd_4nrcU_DSP48_4_U/m is absorbed into DSP cnn_mac_muladd_4nrcU_U210/cnn_mac_muladd_4nrcU_DSP48_4_U/p.
DSP Report: Generating DSP tmp3_reg_1386_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_27_reg_1368_reg is absorbed into DSP tmp3_reg_1386_reg.
DSP Report: register tmp_V_21_reg_1358_reg is absorbed into DSP tmp3_reg_1386_reg.
DSP Report: register tmp3_reg_1386_reg is absorbed into DSP tmp3_reg_1386_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U206/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp3_reg_1386_reg.
DSP Report: Generating DSP tmp2_reg_1381_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_23_reg_1363_reg is absorbed into DSP tmp2_reg_1381_reg.
DSP Report: register tmp_V_21_reg_1358_reg is absorbed into DSP tmp2_reg_1381_reg.
DSP Report: register tmp2_reg_1381_reg is absorbed into DSP tmp2_reg_1381_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U205/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp2_reg_1381_reg.
DSP Report: Generating DSP r_V_reg_1589_reg, operation Mode is: (A2*B2)'.
DSP Report: register ap_phi_reg_pp2_iter3_A_V_2_load_phi_reg_642_reg is absorbed into DSP r_V_reg_1589_reg.
DSP Report: register ap_phi_reg_pp2_iter3_B_V_2_load_phi_reg_657_reg is absorbed into DSP r_V_reg_1589_reg.
DSP Report: register r_V_reg_1589_reg is absorbed into DSP r_V_reg_1589_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U208/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP r_V_reg_1589_reg.
DSP Report: Generating DSP cnn_mul_mul_11ns_pcA_U207/cnn_mul_mul_11ns_pcA_DSP48_2_U/p, operation Mode is: (A:0xccd)*B.
DSP Report: operator cnn_mul_mul_11ns_pcA_U207/cnn_mul_mul_11ns_pcA_DSP48_2_U/p is absorbed into DSP cnn_mul_mul_11ns_pcA_U207/cnn_mul_mul_11ns_pcA_DSP48_2_U/p.
DSP Report: Generating DSP cnn_mul_mul_9ns_1qcK_U209/cnn_mul_mul_9ns_1qcK_DSP48_3_U/p, operation Mode is: ((A:0x277)*B)'.
DSP Report: register P is absorbed into DSP cnn_mul_mul_9ns_1qcK_U209/cnn_mul_mul_9ns_1qcK_DSP48_3_U/p.
DSP Report: operator cnn_mul_mul_9ns_1qcK_U209/cnn_mul_mul_9ns_1qcK_DSP48_3_U/p is absorbed into DSP cnn_mul_mul_9ns_1qcK_U209/cnn_mul_mul_9ns_1qcK_DSP48_3_U/p.
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/tmp_V_82_reg_233_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/AXI_DMA_MASTER.v:540]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/tmp_V_83_reg_239_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/AXI_DMA_MASTER.v:236]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/tmp_V_86_reg_245_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/AXI_DMA_MASTER.v:552]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/reg_108_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/AXI_DMA_MASTER.v:259]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/reg_113_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/AXI_DMA_MASTER.v:248]
DSP Report: Generating DSP AXI_DMA_MASTER_U0/tmp6_reg_256_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_MASTER_U0/reg_113_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_256_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_82_reg_233_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_256_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp6_reg_256_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_256_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U226/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_256_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_U0/tmp5_reg_251_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_83_reg_239_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_251_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_82_reg_233_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_251_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp5_reg_251_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_251_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U225/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_251_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_U0/tmp3_reg_266_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_MASTER_U0/reg_113_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_266_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_86_reg_245_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_266_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp3_reg_266_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_266_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U228/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_266_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_U0/tmp2_reg_261_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_86_reg_245_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_261_reg.
DSP Report: register AXI_DMA_MASTER_U0/reg_108_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_261_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp2_reg_261_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_261_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U227/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_261_reg.
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[0]' (FDE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[0]' (FDE) to 'FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[1]' (FDE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[2]' (FDE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[3]' (FDE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[4]' (FDE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[6] )
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/cnn_urem_8ns_7ns_ncg_div_U/cnn_urem_8ns_7ns_ncg_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/cnn_urem_8ns_7ns_ncg_div_U/cnn_urem_8ns_7ns_ncg_div_u_0/divisor_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[1]' (FDE) to 'FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[2]' (FDE) to 'FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[3]' (FDE) to 'FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[4]' (FDE) to 'FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[6] )
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/loop[0].divisor_tmp_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/divisor_tmp_reg[0][6]' (FDE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/arrayNo1_reg_1631_pp3_iter1_reg_reg[4]' (FDE) to 'FC_256_10_U0/arrayNo1_reg_1631_pp3_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/arrayNo1_reg_1631_pp3_iter1_reg_reg[5]' (FDE) to 'FC_256_10_U0/arrayNo1_reg_1631_pp3_iter1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/arrayNo1_reg_1631_pp3_iter1_reg_reg[6]' (FDE) to 'FC_256_10_U0/arrayNo1_reg_1631_pp3_iter1_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'FC_256_10_U0/arrayNo1_reg_1631_pp3_iter1_reg_reg[7]' (FDE) to 'FC_256_10_U0/arrayNo1_reg_1631_pp3_iter1_reg_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/\arrayNo1_reg_1631_pp3_iter1_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/cnn_urem_8ns_7ns_ncg_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/\tmp_110_reg_1451_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/\arrayNo8_reg_1480_pp2_iter1_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_sitodp_32s_64hbi_U201/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_dadd_64ns_64nmb6_U199/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_dmul_64ns_64ng8j_U200/\din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_dmul_64ns_64ng8j_U200/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_dmul_64ns_64ng8j_U200/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_DMA_MASTER_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/\arrayNo1_reg_1631_pp3_iter2_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/\arrayNo8_reg_1480_pp2_iter1_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/cnn_urem_8ns_7ns_ncg_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/\arrayNo1_reg_1631_pp3_iter2_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/loop[1].remd_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/cnn_urem_8ns_7ns_ncg_div_u_0/loop[1].remd_tmp_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/\arrayNo1_reg_1631_pp3_iter2_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/loop[2].remd_tmp_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/cnn_urem_8ns_7ns_ncg_div_u_0/loop[2].remd_tmp_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/\arrayNo1_reg_1631_pp3_iter2_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/loop[3].remd_tmp_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/cnn_urem_8ns_7ns_ncg_div_u_0/loop[3].remd_tmp_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/\arrayNo1_reg_1631_pp3_iter2_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/loop[4].remd_tmp_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/cnn_urem_8ns_7ns_ncg_div_u_0/loop[4].remd_tmp_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/\arrayNo1_reg_1631_pp3_iter2_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/loop[5].remd_tmp_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/cnn_urem_8ns_7ns_ncg_div_u_0/loop[5].remd_tmp_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/\arrayNo1_reg_1631_pp3_iter2_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/loop[6].remd_tmp_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_8ns_7ns_ncg_U203/\cnn_urem_8ns_7ns_ncg_div_U/cnn_urem_8ns_7ns_ncg_div_u_0/loop[5].remd_tmp_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/\arrayNo1_reg_1631_pp3_iter2_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/cnn_urem_9ns_7ns_ocq_U204/\cnn_urem_9ns_7ns_ocq_div_U/cnn_urem_9ns_7ns_ocq_div_u_0/loop[6].remd_tmp_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/\arrayNo1_reg_1631_pp3_iter2_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_256_10_U0/\arrayNo1_reg_1631_pp3_iter2_reg_reg[8] )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized7.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[63]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[62]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[61]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[60]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[59]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[58]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[57]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[56]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[55]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[54]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[53]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[52]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[51]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[50]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[49]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[48]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[47]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[46]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[45]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[44]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[43]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[42]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[41]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[40]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[39]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[38]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[37]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[36]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[35]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[34]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[33]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[32]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[27]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[26]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[25]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[24]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[23]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[22]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[21]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[20]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[19]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[18]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[17]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[16]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[15]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[14]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[13]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[12]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[11]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[10]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[9]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[8]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[7]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[6]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[5]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[4]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[3]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[2]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[1]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[0]) is unused and will be removed from module cnn_dadd_64ns_64nmb6.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[63]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[62]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[61]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[60]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[59]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[58]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[57]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[56]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[55]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[54]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[53]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[52]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[51]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[50]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[49]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[48]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[47]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[46]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[45]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[44]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[43]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[42]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[41]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30915]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30914]
INFO: [Synth 8-5545] ROM "notrhs1_fu_1179_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs_fu_1161_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs2_fu_1260_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs4_fu_1359_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs6_fu_1463_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs8_fu_1558_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs10_fu_1653_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs12_fu_1743_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs14_fu_1833_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element tmp_V_4_reg_2045_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:1011]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_10_reg_2055_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:633]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_6_reg_2050_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Pool_4_24_3_s.v:621]
DSP Report: Generating DSP tmp3_reg_2065_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_10_reg_2055_reg is absorbed into DSP tmp3_reg_2065_reg.
DSP Report: register tmp_V_4_reg_2045_reg is absorbed into DSP tmp3_reg_2065_reg.
DSP Report: register tmp3_reg_2065_reg is absorbed into DSP tmp3_reg_2065_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U194/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp3_reg_2065_reg.
DSP Report: Generating DSP tmp2_reg_2060_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_6_reg_2050_reg is absorbed into DSP tmp2_reg_2060_reg.
DSP Report: register tmp_V_4_reg_2045_reg is absorbed into DSP tmp2_reg_2060_reg.
DSP Report: register tmp2_reg_2060_reg is absorbed into DSP tmp2_reg_2060_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U193/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp2_reg_2060_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Pool_4_24_3_U0/\tmp_16_reg_2133_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Pool_4_24_3_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Pool_4_24_3_s.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Pool_4_24_3_U0/\tmp_51_3_mid2_reg_2158_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Pool_4_24_3_U0/\tmp_11_mid2_reg_2152_reg[10] )
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31474]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31473]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.INVALID_OP_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31472]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30915]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30914]
WARNING: [Synth 8-6014] Unused sequential element A_V_U/Conv_1_28_16_3_s_eOg_ram_U/q0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s_eOg.v:36]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_59_reg_1635_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:1277]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_65_reg_1645_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:639]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_61_reg_1640_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/Conv_1_28_16_3_s.v:627]
DSP Report: Generating DSP tmp3_reg_1663_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_65_reg_1645_reg is absorbed into DSP tmp3_reg_1663_reg.
DSP Report: register tmp_V_59_reg_1635_reg is absorbed into DSP tmp3_reg_1663_reg.
DSP Report: register tmp3_reg_1663_reg is absorbed into DSP tmp3_reg_1663_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U17/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp3_reg_1663_reg.
DSP Report: Generating DSP tmp2_reg_1658_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_61_reg_1640_reg is absorbed into DSP tmp2_reg_1658_reg.
DSP Report: register tmp_V_59_reg_1635_reg is absorbed into DSP tmp2_reg_1658_reg.
DSP Report: register tmp2_reg_1658_reg is absorbed into DSP tmp2_reg_1658_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U16/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp2_reg_1658_reg.
DSP Report: Generating DSP cnn_mul_mul_16s_1cud_U18/cnn_mul_mul_16s_1cud_DSP48_0_U/p, operation Mode is: A*B2.
DSP Report: register A_V_U/Conv_1_28_16_3_s_eOg_ram_U/q0_reg is absorbed into DSP cnn_mul_mul_16s_1cud_U18/cnn_mul_mul_16s_1cud_DSP48_0_U/p.
DSP Report: operator cnn_mul_mul_16s_1cud_U18/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP cnn_mul_mul_16s_1cud_U18/cnn_mul_mul_16s_1cud_DSP48_0_U/p.
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_1_reg_198_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/AXI_DMA_SLAVE.v:241]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_203_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/AXI_DMA_SLAVE.v:468]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_5_reg_219_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/AXI_DMA_SLAVE.v:230]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_208_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/AXI_DMA_SLAVE.v:218]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_214_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/a0d4/hdl/verilog/AXI_DMA_SLAVE.v:480]
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_208_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_214_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp3_reg_239_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_214_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_1_reg_198_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp2_reg_234_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_5_reg_219_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_203_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp6_reg_229_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_208_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_203_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp5_reg_224_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_1_28_16_3_U0/\tmp_50_mid2_reg_1736_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_1_28_16_3_U0/\tmp_50_mid2_reg_1736_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_1_28_16_3_U0/\ib_cast_reg_1761_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Conv_1_28_16_3_U0/cnn_dmul_64ns_64ng8j_U13/\din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_1_28_16_3_U0/cnn_dmul_64ns_64ng8j_U13/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_DMA_SLAVE_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_1_28_16_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
WARNING: [Synth 8-3332] Sequential element (din1_buf1_reg[61]) is unused and will be removed from module cnn_dmul_64ns_64ng8j.
WARNING: [Synth 8-3332] Sequential element (din1_buf1_reg[51]) is unused and will be removed from module cnn_dmul_64ns_64ng8j.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:08 ; elapsed = 00:05:57 . Memory (MB): peak = 1197.594 ; gain = 843.484
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_3_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_256_10_U0/B_V_2_0_U/FC_256_10_s_B_V_2_0_ram_U/i_/B_V_2_0_U/FC_256_10_s_B_V_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_256_10_U0/B_V_2_1_U/FC_256_10_s_B_V_2_0_ram_U/i_/B_V_2_1_U/FC_256_10_s_B_V_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_256_10_U0/B_V_2_2_U/FC_256_10_s_B_V_2_0_ram_U/i_/B_V_2_2_U/FC_256_10_s_B_V_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_256_10_U0/B_V_2_3_U/FC_256_10_s_B_V_2_0_ram_U/i_/B_V_2_3_U/FC_256_10_s_B_V_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_256_10_U0/i_14_0/B_V_2_4_U/FC_256_10_s_B_V_2_4_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_0/connect_4_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/i_14_0/connect_2_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/i_14_1/connect_1_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/i_14_2/connect_0_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/Conv_1_28_16_3_U0/i_14_0/B_V_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |muxpart__31           |           1|     46909|
|2     |Conv_16_26_4_3_s__GB1 |           1|      6299|
|3     |Conv_16_26_4_3_s__GB2 |           1|      9224|
|4     |Conv_16_26_4_3_s__GB3 |           1|      9154|
|5     |Conv_16_26_4_3_s__GB4 |           1|     29881|
|6     |Conv_16_26_4_3_s__GB5 |           1|      6284|
|7     |Conv_16_26_4_3_s__GB6 |           1|     10345|
|8     |cnn__GCB0             |           1|     14939|
|9     |cnn__GCB1             |           1|      8979|
|10    |cnn__GCB2             |           1|     19716|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:31 ; elapsed = 00:06:23 . Memory (MB): peak = 1197.594 ; gain = 843.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_4_3_U0i_14_9/ap_done_reg_reg)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:55 ; elapsed = 00:06:47 . Memory (MB): peak = 1261.762 ; gain = 907.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |muxpart__31           |           1|     46909|
|2     |Conv_16_26_4_3_s__GB1 |           1|      6299|
|3     |Conv_16_26_4_3_s__GB2 |           1|      9224|
|4     |Conv_16_26_4_3_s__GB3 |           1|      9153|
|5     |Conv_16_26_4_3_s__GB4 |           1|     29881|
|6     |Conv_16_26_4_3_s__GB5 |           1|      6274|
|7     |Conv_16_26_4_3_s__GB6 |           1|     10314|
|8     |cnn__GCB0             |           1|     14939|
|9     |cnn__GCB1             |           1|      8979|
|10    |cnn__GCB2             |           1|     19716|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/connect_4_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_4_3_U0i_7_9/Conv_16_26_4_3_U0/B_V_1_U/Conv_16_26_4_3_s_ibs_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/connect_3_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_2_0_U/FC_256_10_s_B_V_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_2_1_U/FC_256_10_s_B_V_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_2_2_U/FC_256_10_s_B_V_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_2_3_U/FC_256_10_s_B_V_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/FC_256_10_U0/B_V_2_4_U/FC_256_10_s_B_V_2_4_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2/connect_2_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2/connect_1_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2/connect_0_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2/Conv_1_28_16_3_U0/B_V_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:00 ; elapsed = 00:08:08 . Memory (MB): peak = 1282.621 ; gain = 928.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |muxpart__31           |           1|      4339|
|2     |Conv_16_26_4_3_s__GB1 |           1|      6214|
|3     |Conv_16_26_4_3_s__GB2 |           1|      9039|
|4     |Conv_16_26_4_3_s__GB3 |           1|      6208|
|5     |Conv_16_26_4_3_s__GB4 |           1|      7183|
|6     |Conv_16_26_4_3_s__GB5 |           1|      2405|
|7     |Conv_16_26_4_3_s__GB6 |           1|      5016|
|8     |cnn__GCB0             |           1|      6542|
|9     |cnn__GCB1             |           1|      4234|
|10    |cnn__GCB2             |           1|      8761|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_4_3_U0/B_V_1_U/Conv_16_26_4_3_s_ibs_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_3_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_2_0_U/FC_256_10_s_B_V_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_2_1_U/FC_256_10_s_B_V_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_2_2_U/FC_256_10_s_B_V_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_2_3_U/FC_256_10_s_B_V_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_256_10_U0/B_V_2_4_U/FC_256_10_s_B_V_2_4_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_4_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_0_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_1_28_16_3_U0/B_V_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6064] Net AXI_DMA_SLAVE_U0_stream_out_V_V_din[15] is driving 73 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net connect_4_V_V_dout[15] is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:22 ; elapsed = 00:08:32 . Memory (MB): peak = 1354.070 ; gain = 999.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:23 ; elapsed = 00:08:33 . Memory (MB): peak = 1354.070 ; gain = 999.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:33 ; elapsed = 00:08:43 . Memory (MB): peak = 1354.070 ; gain = 999.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:35 ; elapsed = 00:08:45 . Memory (MB): peak = 1354.070 ; gain = 999.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:38 ; elapsed = 00:08:47 . Memory (MB): peak = 1354.070 ; gain = 999.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:38 ; elapsed = 00:08:47 . Memory (MB): peak = 1354.070 ; gain = 999.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1237|
|2     |DSP48E1    |     6|
|3     |DSP48E1_1  |     6|
|4     |DSP48E1_12 |     1|
|5     |DSP48E1_13 |     1|
|6     |DSP48E1_14 |     1|
|7     |DSP48E1_15 |    16|
|8     |DSP48E1_16 |     1|
|9     |DSP48E1_17 |     1|
|10    |DSP48E1_2  |     3|
|11    |DSP48E1_3  |     3|
|12    |DSP48E1_4  |     3|
|13    |DSP48E1_5  |     3|
|14    |DSP48E1_6  |     6|
|15    |DSP48E1_7  |     9|
|16    |DSP48E1_8  |     1|
|17    |DSP48E1_9  |     1|
|18    |LUT1       |   778|
|19    |LUT2       |  2750|
|20    |LUT3       |  2822|
|21    |LUT4       |  2509|
|22    |LUT5       |  2995|
|23    |LUT6       | 13687|
|24    |MUXCY      |  1142|
|25    |MUXF7      |   451|
|26    |MUXF8      |   163|
|27    |RAM64M     |   940|
|28    |RAM64X1D   |   182|
|29    |RAMB18E1   |     7|
|30    |RAMB18E1_1 |     5|
|31    |RAMB36E1_1 |     2|
|32    |SRL16E     |    28|
|33    |XORCY      |   684|
|34    |FDE        |    10|
|35    |FDRE       | 30070|
|36    |FDSE       |    32|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:38 ; elapsed = 00:08:47 . Memory (MB): peak = 1354.070 ; gain = 999.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 400 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:47 ; elapsed = 00:08:10 . Memory (MB): peak = 1354.070 ; gain = 516.629
Synthesis Optimization Complete : Time (s): cpu = 00:06:38 ; elapsed = 00:08:54 . Memory (MB): peak = 1354.070 ; gain = 999.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4885 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1536 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 404 instances
  FDE => FDRE: 10 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 940 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 182 instances

INFO: [Common 17-83] Releasing license: Synthesis
794 Infos, 373 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:03 ; elapsed = 00:09:24 . Memory (MB): peak = 1359.438 ; gain = 1016.801
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/system_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1359.438 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1359.438 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1359.438 ; gain = 0.000
