// Seed: 2003777745
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_4 = 1'b0;
  logic id_5, id_6 = -1;
  assign id_4 = id_3;
  logic id_7, id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13[-1/"" :-1],
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout logic [7:0] id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  module_0 modCall_1 (
      id_21,
      id_12,
      id_26
  );
  assign modCall_1.id_5 = 0;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_28 = 1;
  tri0 id_29, id_30, id_31, id_32;
  assign id_30 = -1;
  assign id_16 = id_22;
endmodule
