Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/17.0/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off SANDBOX -c NEW --vector_source="C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/Waveform.vwf" --testbench_file="C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/qsim/Waveform.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Wed Jan 24 20:43:23 2018
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off SANDBOX -c NEW --vector_source=C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/Waveform.vwf --testbench_file=C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/qsim/Waveform.vwf.vht

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/qsim/" SANDBOX -c NEW

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Wed Jan 24 20:43:24 2018
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/qsim/ SANDBOX -c NEW
Info (204019): Generated file NEW.vho in folder "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 652 megabytes
    Info: Processing ended: Wed Jan 24 20:43:26 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/qsim/SANDBOX.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/17.0/modelsim_ase/win32aloem//vsim -c -do SANDBOX.do

Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do SANDBOX.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:27 on Jan 24,2018
# vcom -work work NEW.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity SANDBOX
# -- Compiling architecture structure of SANDBOX

# End time: 20:43:28 on Jan 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:28 on Jan 24,2018
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SANDBOX_vhd_vec_tst
# -- Compiling architecture SANDBOX_arch of SANDBOX_vhd_vec_tst
# End time: 20:43:28 on Jan 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.SANDBOX_vhd_vec_tst 
# Start time: 20:43:29 on Jan 24,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sandbox_vhd_vec_tst(sandbox_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.sandbox(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_clkena(behavior)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# Loading cyclonev.cyclonev_ram_block(block_arch)
# Loading sv_std.std
# Loading altera_lnsim.generic_m10k
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.common_28nm_ram_block
# Loading altera_lnsim.common_28nm_ram_register
# Loading altera_lnsim.common_28nm_ram_pulse_generator
# ** Warning: Design size of 686859 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.

# after#34

# End time: 20:43:32 on Jan 24,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/Waveform.vwf...

Reading C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/qsim/SANDBOX.msim.vcd...

Processing channel transitions... 

Warning: PCV1S1:inst|DFFQ:PC_register_R|Q[11] - signal not found in VCD.

Warning: PCV1S1:inst|DFFQ:PC_register_R|Q[10] - signal not found in VCD.

Warning: PCV1S1:inst|DFFQ:PC_register_R|Q[9] - signal not found in VCD.

Warning: PCV1S1:inst|DFFQ:PC_register_R|Q[8] - signal not found in VCD.

Warning: PCV1S1:inst|DFFQ:PC_register_R|Q[7] - signal not found in VCD.

Warning: PCV1S1:inst|DFFQ:PC_register_R|Q[6] - signal not found in VCD.

Warning: PCV1S1:inst|DFFQ:PC_register_R|Q[5] - signal not found in VCD.

Warning: PCV1S1:inst|DFFQ:PC_register_R|Q[4] - signal not found in VCD.

Warning: PCV1S1:inst|DFFQ:PC_register_R|Q[3] - signal not found in VCD.

Warning: PCV1S1:inst|DFFQ:PC_register_R|Q[2] - signal not found in VCD.

Warning: PCV1S1:inst|DFFQ:PC_register_R|Q[1] - signal not found in VCD.

Warning: PCV1S1:inst|DFFQ:PC_register_R|Q[0] - signal not found in VCD.

Writing the resulting VWF to C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/qsim/SANDBOX_20180124204333.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.