<def f='llvm/llvm/include/llvm/ADT/APInt.h' l='854' ll='861' type='llvm::APInt &amp; llvm::APInt::operator|=(uint64_t RHS)'/>
<use f='llvm/llvm/include/llvm/ADT/APInt.h' l='2078' u='c' c='_ZN4llvmorENS_5APIntEm'/>
<use f='llvm/llvm/include/llvm/ADT/APInt.h' l='2083' u='c' c='_ZN4llvmorEmNS_5APIntE'/>
<doc f='llvm/llvm/include/llvm/ADT/APInt.h' l='849'>/// Bitwise OR assignment operator.
  ///
  /// Performs a bitwise OR operation on this APInt and RHS. RHS is
  /// logically zero-extended or truncated to match the bit-width of
  /// the LHS.</doc>
<use f='llvm/llvm/lib/Analysis/ConstantFolding.cpp' l='645' u='c' c='_ZN12_GLOBAL__N_131FoldReinterpretLoadFromConstPtrEPN4llvm8ConstantEPNS0_4TypeERKNS0_10DataLayoutE'/>
<use f='llvm/llvm/lib/Analysis/ConstantFolding.cpp' l='651' u='c' c='_ZN12_GLOBAL__N_131FoldReinterpretLoadFromConstPtrEPN4llvm8ConstantEPNS0_4TypeERKNS0_10DataLayoutE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='5963' u='c' c='_ZL18getMemsetStringValN4llvm3EVTERKNS_5SDLocERNS_12SelectionDAGERKNS_14TargetLoweringERKNS_22ConstantDataArraySliceE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='5966' u='c' c='_ZL18getMemsetStringValN4llvm3EVTERKNS_5SDLocERNS_12SelectionDAGERKNS_14TargetLoweringERKNS_22ConstantDataArraySliceE'/>
<use f='llvm/llvm/lib/Support/APInt.cpp' l='711' u='c' c='_ZNK4llvm5APInt11reverseBitsEv'/>
<use f='llvm/llvm/lib/Support/StringRef.cpp' l='570' u='c' c='_ZNK4llvm9StringRef12getAsIntegerEjRNS_5APIntE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4491' u='c' c='_ZNK4llvm20AMDGPUTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4492' u='c' c='_ZNK4llvm20AMDGPUTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4495' u='c' c='_ZNK4llvm20AMDGPUTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4496' u='c' c='_ZNK4llvm20AMDGPUTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4498' u='c' c='_ZNK4llvm20AMDGPUTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4500' u='c' c='_ZNK4llvm20AMDGPUTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='2594' u='c' c='_ZL23lowerVECTOR_SHUFFLE_SHFN4llvm7SDValueENS_3EVTENS_11SmallVectorIiLj16EEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstCombineIntrinsic.cpp' l='1874' u='c' c='_ZNK4llvm10X86TTIImpl35simplifyDemandedVectorEltsIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstENS_5APIntERS5_S6_S6_St8functionIFvPNS_11InstructionEjS5_S6_EE'/>
