module testbench();

reg[3:0] a;
reg[3:0] b;
reg c_in;
reg[3:0] sum;
reg c_out;

initial begin
  a = 4'b0000;
  b = 4'b0000;
  c_in = 1'b0;
  
  #10;
  a = 4'b0011;
  b = 4'b1010;
  c_in = 1'b0;
  
  #10;
  a = 4'b0110;
  b = 4'b1011;
  c_in = 1'b1;
  
  #10;
  a = 4'b0101;
  b = 4'b1101;
  c_in = 1'b1;
  
  #10;
end


endmodule