
bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000586c  08000258  08000258  00001258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  08005ac4  08005ac4  00006ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f70  08005f70  0000702c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005f70  08005f70  00006f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f78  08005f78  0000702c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f78  08005f78  00006f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f7c  08005f7c  00006f7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  08005f80  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006280  20000030  08005fac  00007030  2**4
                  ALLOC
 10 ._user_heap_stack 00000600  200062b0  08005fac  000072b0  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000702c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d9e8  00000000  00000000  00007062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f81  00000000  00000000  00024a4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  000289d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001b60  00000000  00000000  000296d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020c1d  00000000  00000000  0002b238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f70c  00000000  00000000  0004be55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c37ce  00000000  00000000  0006b561  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012ed2f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000268c  00000000  00000000  0012ed74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000e84d  00000000  00000000  00131400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  0013fc4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	20000030 	.word	0x20000030
 8000274:	00000000 	.word	0x00000000
 8000278:	08005aac 	.word	0x08005aac

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	20000034 	.word	0x20000034
 8000294:	08005aac 	.word	0x08005aac

08000298 <__aeabi_uldivmod>:
 8000298:	b953      	cbnz	r3, 80002b0 <__aeabi_uldivmod+0x18>
 800029a:	b94a      	cbnz	r2, 80002b0 <__aeabi_uldivmod+0x18>
 800029c:	2900      	cmp	r1, #0
 800029e:	bf08      	it	eq
 80002a0:	2800      	cmpeq	r0, #0
 80002a2:	bf1c      	itt	ne
 80002a4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002ac:	f000 b9b0 	b.w	8000610 <__aeabi_idiv0>
 80002b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b8:	f000 f806 	bl	80002c8 <__udivmoddi4>
 80002bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c4:	b004      	add	sp, #16
 80002c6:	4770      	bx	lr

080002c8 <__udivmoddi4>:
 80002c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002cc:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ce:	4688      	mov	r8, r1
 80002d0:	4604      	mov	r4, r0
 80002d2:	468e      	mov	lr, r1
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d14a      	bne.n	800036e <__udivmoddi4+0xa6>
 80002d8:	428a      	cmp	r2, r1
 80002da:	4617      	mov	r7, r2
 80002dc:	d95f      	bls.n	800039e <__udivmoddi4+0xd6>
 80002de:	fab2 f682 	clz	r6, r2
 80002e2:	b14e      	cbz	r6, 80002f8 <__udivmoddi4+0x30>
 80002e4:	f1c6 0320 	rsb	r3, r6, #32
 80002e8:	fa01 fe06 	lsl.w	lr, r1, r6
 80002ec:	40b7      	lsls	r7, r6
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	ea43 0e0e 	orr.w	lr, r3, lr
 80002f8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002fc:	fa1f fc87 	uxth.w	ip, r7
 8000300:	0c23      	lsrs	r3, r4, #16
 8000302:	fbbe f1f8 	udiv	r1, lr, r8
 8000306:	fb08 ee11 	mls	lr, r8, r1, lr
 800030a:	fb01 f20c 	mul.w	r2, r1, ip
 800030e:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x5e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x5c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 8154 	bhi.w	80005cc <__udivmoddi4+0x304>
 8000324:	4601      	mov	r1, r0
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	b2a2      	uxth	r2, r4
 800032a:	fbb3 f0f8 	udiv	r0, r3, r8
 800032e:	fb08 3310 	mls	r3, r8, r0, r3
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800033a:	4594      	cmp	ip, r2
 800033c:	d90b      	bls.n	8000356 <__udivmoddi4+0x8e>
 800033e:	18ba      	adds	r2, r7, r2
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000344:	bf2c      	ite	cs
 8000346:	2401      	movcs	r4, #1
 8000348:	2400      	movcc	r4, #0
 800034a:	4594      	cmp	ip, r2
 800034c:	d902      	bls.n	8000354 <__udivmoddi4+0x8c>
 800034e:	2c00      	cmp	r4, #0
 8000350:	f000 813f 	beq.w	80005d2 <__udivmoddi4+0x30a>
 8000354:	4618      	mov	r0, r3
 8000356:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800035a:	eba2 020c 	sub.w	r2, r2, ip
 800035e:	2100      	movs	r1, #0
 8000360:	b11d      	cbz	r5, 800036a <__udivmoddi4+0xa2>
 8000362:	40f2      	lsrs	r2, r6
 8000364:	2300      	movs	r3, #0
 8000366:	e9c5 2300 	strd	r2, r3, [r5]
 800036a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800036e:	428b      	cmp	r3, r1
 8000370:	d905      	bls.n	800037e <__udivmoddi4+0xb6>
 8000372:	b10d      	cbz	r5, 8000378 <__udivmoddi4+0xb0>
 8000374:	e9c5 0100 	strd	r0, r1, [r5]
 8000378:	2100      	movs	r1, #0
 800037a:	4608      	mov	r0, r1
 800037c:	e7f5      	b.n	800036a <__udivmoddi4+0xa2>
 800037e:	fab3 f183 	clz	r1, r3
 8000382:	2900      	cmp	r1, #0
 8000384:	d14e      	bne.n	8000424 <__udivmoddi4+0x15c>
 8000386:	4543      	cmp	r3, r8
 8000388:	f0c0 8112 	bcc.w	80005b0 <__udivmoddi4+0x2e8>
 800038c:	4282      	cmp	r2, r0
 800038e:	f240 810f 	bls.w	80005b0 <__udivmoddi4+0x2e8>
 8000392:	4608      	mov	r0, r1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e8      	beq.n	800036a <__udivmoddi4+0xa2>
 8000398:	e9c5 4e00 	strd	r4, lr, [r5]
 800039c:	e7e5      	b.n	800036a <__udivmoddi4+0xa2>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f000 80ac 	beq.w	80004fc <__udivmoddi4+0x234>
 80003a4:	fab2 f682 	clz	r6, r2
 80003a8:	2e00      	cmp	r6, #0
 80003aa:	f040 80bb 	bne.w	8000524 <__udivmoddi4+0x25c>
 80003ae:	1a8b      	subs	r3, r1, r2
 80003b0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003b4:	b2bc      	uxth	r4, r7
 80003b6:	2101      	movs	r1, #1
 80003b8:	0c02      	lsrs	r2, r0, #16
 80003ba:	b280      	uxth	r0, r0
 80003bc:	fbb3 fcfe 	udiv	ip, r3, lr
 80003c0:	fb0e 331c 	mls	r3, lr, ip, r3
 80003c4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003c8:	fb04 f20c 	mul.w	r2, r4, ip
 80003cc:	429a      	cmp	r2, r3
 80003ce:	d90e      	bls.n	80003ee <__udivmoddi4+0x126>
 80003d0:	18fb      	adds	r3, r7, r3
 80003d2:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003d6:	bf2c      	ite	cs
 80003d8:	f04f 0901 	movcs.w	r9, #1
 80003dc:	f04f 0900 	movcc.w	r9, #0
 80003e0:	429a      	cmp	r2, r3
 80003e2:	d903      	bls.n	80003ec <__udivmoddi4+0x124>
 80003e4:	f1b9 0f00 	cmp.w	r9, #0
 80003e8:	f000 80ec 	beq.w	80005c4 <__udivmoddi4+0x2fc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f8fe 	udiv	r8, r3, lr
 80003f4:	fb0e 3318 	mls	r3, lr, r8, r3
 80003f8:	fb04 f408 	mul.w	r4, r4, r8
 80003fc:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000400:	4294      	cmp	r4, r2
 8000402:	d90b      	bls.n	800041c <__udivmoddi4+0x154>
 8000404:	18ba      	adds	r2, r7, r2
 8000406:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800040a:	bf2c      	ite	cs
 800040c:	2001      	movcs	r0, #1
 800040e:	2000      	movcc	r0, #0
 8000410:	4294      	cmp	r4, r2
 8000412:	d902      	bls.n	800041a <__udivmoddi4+0x152>
 8000414:	2800      	cmp	r0, #0
 8000416:	f000 80d1 	beq.w	80005bc <__udivmoddi4+0x2f4>
 800041a:	4698      	mov	r8, r3
 800041c:	1b12      	subs	r2, r2, r4
 800041e:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000422:	e79d      	b.n	8000360 <__udivmoddi4+0x98>
 8000424:	f1c1 0620 	rsb	r6, r1, #32
 8000428:	408b      	lsls	r3, r1
 800042a:	fa08 f401 	lsl.w	r4, r8, r1
 800042e:	fa00 f901 	lsl.w	r9, r0, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	fa28 f806 	lsr.w	r8, r8, r6
 800043a:	408a      	lsls	r2, r1
 800043c:	431f      	orrs	r7, r3
 800043e:	fa20 f306 	lsr.w	r3, r0, r6
 8000442:	0c38      	lsrs	r0, r7, #16
 8000444:	4323      	orrs	r3, r4
 8000446:	fa1f fc87 	uxth.w	ip, r7
 800044a:	0c1c      	lsrs	r4, r3, #16
 800044c:	fbb8 fef0 	udiv	lr, r8, r0
 8000450:	fb00 881e 	mls	r8, r0, lr, r8
 8000454:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000458:	fb0e f80c 	mul.w	r8, lr, ip
 800045c:	45a0      	cmp	r8, r4
 800045e:	d90e      	bls.n	800047e <__udivmoddi4+0x1b6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000466:	bf2c      	ite	cs
 8000468:	f04f 0b01 	movcs.w	fp, #1
 800046c:	f04f 0b00 	movcc.w	fp, #0
 8000470:	45a0      	cmp	r8, r4
 8000472:	d903      	bls.n	800047c <__udivmoddi4+0x1b4>
 8000474:	f1bb 0f00 	cmp.w	fp, #0
 8000478:	f000 80b8 	beq.w	80005ec <__udivmoddi4+0x324>
 800047c:	46d6      	mov	lr, sl
 800047e:	eba4 0408 	sub.w	r4, r4, r8
 8000482:	fa1f f883 	uxth.w	r8, r3
 8000486:	fbb4 f3f0 	udiv	r3, r4, r0
 800048a:	fb00 4413 	mls	r4, r0, r3, r4
 800048e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000492:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000496:	45a4      	cmp	ip, r4
 8000498:	d90e      	bls.n	80004b8 <__udivmoddi4+0x1f0>
 800049a:	193c      	adds	r4, r7, r4
 800049c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004a0:	bf2c      	ite	cs
 80004a2:	f04f 0801 	movcs.w	r8, #1
 80004a6:	f04f 0800 	movcc.w	r8, #0
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d903      	bls.n	80004b6 <__udivmoddi4+0x1ee>
 80004ae:	f1b8 0f00 	cmp.w	r8, #0
 80004b2:	f000 809f 	beq.w	80005f4 <__udivmoddi4+0x32c>
 80004b6:	4603      	mov	r3, r0
 80004b8:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004bc:	eba4 040c 	sub.w	r4, r4, ip
 80004c0:	fba0 ec02 	umull	lr, ip, r0, r2
 80004c4:	4564      	cmp	r4, ip
 80004c6:	4673      	mov	r3, lr
 80004c8:	46e0      	mov	r8, ip
 80004ca:	d302      	bcc.n	80004d2 <__udivmoddi4+0x20a>
 80004cc:	d107      	bne.n	80004de <__udivmoddi4+0x216>
 80004ce:	45f1      	cmp	r9, lr
 80004d0:	d205      	bcs.n	80004de <__udivmoddi4+0x216>
 80004d2:	ebbe 0302 	subs.w	r3, lr, r2
 80004d6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	46e0      	mov	r8, ip
 80004de:	b15d      	cbz	r5, 80004f8 <__udivmoddi4+0x230>
 80004e0:	ebb9 0203 	subs.w	r2, r9, r3
 80004e4:	eb64 0408 	sbc.w	r4, r4, r8
 80004e8:	fa04 f606 	lsl.w	r6, r4, r6
 80004ec:	fa22 f301 	lsr.w	r3, r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	431e      	orrs	r6, r3
 80004f4:	e9c5 6400 	strd	r6, r4, [r5]
 80004f8:	2100      	movs	r1, #0
 80004fa:	e736      	b.n	800036a <__udivmoddi4+0xa2>
 80004fc:	fbb1 fcf2 	udiv	ip, r1, r2
 8000500:	0c01      	lsrs	r1, r0, #16
 8000502:	4614      	mov	r4, r2
 8000504:	b280      	uxth	r0, r0
 8000506:	4696      	mov	lr, r2
 8000508:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800050c:	2620      	movs	r6, #32
 800050e:	4690      	mov	r8, r2
 8000510:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000514:	4610      	mov	r0, r2
 8000516:	fbb1 f1f2 	udiv	r1, r1, r2
 800051a:	eba3 0308 	sub.w	r3, r3, r8
 800051e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000522:	e74b      	b.n	80003bc <__udivmoddi4+0xf4>
 8000524:	40b7      	lsls	r7, r6
 8000526:	f1c6 0320 	rsb	r3, r6, #32
 800052a:	fa01 f206 	lsl.w	r2, r1, r6
 800052e:	fa21 f803 	lsr.w	r8, r1, r3
 8000532:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000536:	fa20 f303 	lsr.w	r3, r0, r3
 800053a:	b2bc      	uxth	r4, r7
 800053c:	40b0      	lsls	r0, r6
 800053e:	4313      	orrs	r3, r2
 8000540:	0c02      	lsrs	r2, r0, #16
 8000542:	0c19      	lsrs	r1, r3, #16
 8000544:	b280      	uxth	r0, r0
 8000546:	fbb8 f9fe 	udiv	r9, r8, lr
 800054a:	fb0e 8819 	mls	r8, lr, r9, r8
 800054e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000552:	fb09 f804 	mul.w	r8, r9, r4
 8000556:	4588      	cmp	r8, r1
 8000558:	d951      	bls.n	80005fe <__udivmoddi4+0x336>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000560:	bf2c      	ite	cs
 8000562:	f04f 0a01 	movcs.w	sl, #1
 8000566:	f04f 0a00 	movcc.w	sl, #0
 800056a:	4588      	cmp	r8, r1
 800056c:	d902      	bls.n	8000574 <__udivmoddi4+0x2ac>
 800056e:	f1ba 0f00 	cmp.w	sl, #0
 8000572:	d031      	beq.n	80005d8 <__udivmoddi4+0x310>
 8000574:	eba1 0108 	sub.w	r1, r1, r8
 8000578:	fbb1 f9fe 	udiv	r9, r1, lr
 800057c:	fb09 f804 	mul.w	r8, r9, r4
 8000580:	fb0e 1119 	mls	r1, lr, r9, r1
 8000584:	b29b      	uxth	r3, r3
 8000586:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800058a:	4543      	cmp	r3, r8
 800058c:	d235      	bcs.n	80005fa <__udivmoddi4+0x332>
 800058e:	18fb      	adds	r3, r7, r3
 8000590:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000594:	bf2c      	ite	cs
 8000596:	f04f 0a01 	movcs.w	sl, #1
 800059a:	f04f 0a00 	movcc.w	sl, #0
 800059e:	4543      	cmp	r3, r8
 80005a0:	d2bb      	bcs.n	800051a <__udivmoddi4+0x252>
 80005a2:	f1ba 0f00 	cmp.w	sl, #0
 80005a6:	d1b8      	bne.n	800051a <__udivmoddi4+0x252>
 80005a8:	f1a9 0102 	sub.w	r1, r9, #2
 80005ac:	443b      	add	r3, r7
 80005ae:	e7b4      	b.n	800051a <__udivmoddi4+0x252>
 80005b0:	1a84      	subs	r4, r0, r2
 80005b2:	eb68 0203 	sbc.w	r2, r8, r3
 80005b6:	2001      	movs	r0, #1
 80005b8:	4696      	mov	lr, r2
 80005ba:	e6eb      	b.n	8000394 <__udivmoddi4+0xcc>
 80005bc:	443a      	add	r2, r7
 80005be:	f1a8 0802 	sub.w	r8, r8, #2
 80005c2:	e72b      	b.n	800041c <__udivmoddi4+0x154>
 80005c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c8:	443b      	add	r3, r7
 80005ca:	e710      	b.n	80003ee <__udivmoddi4+0x126>
 80005cc:	3902      	subs	r1, #2
 80005ce:	443b      	add	r3, r7
 80005d0:	e6a9      	b.n	8000326 <__udivmoddi4+0x5e>
 80005d2:	443a      	add	r2, r7
 80005d4:	3802      	subs	r0, #2
 80005d6:	e6be      	b.n	8000356 <__udivmoddi4+0x8e>
 80005d8:	eba7 0808 	sub.w	r8, r7, r8
 80005dc:	f1a9 0c02 	sub.w	ip, r9, #2
 80005e0:	4441      	add	r1, r8
 80005e2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e6:	fb09 f804 	mul.w	r8, r9, r4
 80005ea:	e7c9      	b.n	8000580 <__udivmoddi4+0x2b8>
 80005ec:	f1ae 0e02 	sub.w	lr, lr, #2
 80005f0:	443c      	add	r4, r7
 80005f2:	e744      	b.n	800047e <__udivmoddi4+0x1b6>
 80005f4:	3b02      	subs	r3, #2
 80005f6:	443c      	add	r4, r7
 80005f8:	e75e      	b.n	80004b8 <__udivmoddi4+0x1f0>
 80005fa:	4649      	mov	r1, r9
 80005fc:	e78d      	b.n	800051a <__udivmoddi4+0x252>
 80005fe:	eba1 0108 	sub.w	r1, r1, r8
 8000602:	46cc      	mov	ip, r9
 8000604:	fbb1 f9fe 	udiv	r9, r1, lr
 8000608:	fb09 f804 	mul.w	r8, r9, r4
 800060c:	e7b8      	b.n	8000580 <__udivmoddi4+0x2b8>
 800060e:	bf00      	nop

08000610 <__aeabi_idiv0>:
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop

08000614 <MX_GPDMA1_Init>:

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 8000614:	2200      	movs	r2, #0
{
 8000616:	b500      	push	{lr}
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8000618:	4b0f      	ldr	r3, [pc, #60]	@ (8000658 <MX_GPDMA1_Init+0x44>)
{
 800061a:	b083      	sub	sp, #12
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 800061c:	f8d3 1088 	ldr.w	r1, [r3, #136]	@ 0x88
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 8000620:	201b      	movs	r0, #27
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8000622:	f041 0101 	orr.w	r1, r1, #1
 8000626:	f8c3 1088 	str.w	r1, [r3, #136]	@ 0x88
 800062a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 800062e:	4611      	mov	r1, r2
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8000630:	f003 0301 	and.w	r3, r3, #1
 8000634:	9301      	str	r3, [sp, #4]
 8000636:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 8000638:	f000 fbc8 	bl	8000dcc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 800063c:	201b      	movs	r0, #27
 800063e:	f000 fc01 	bl	8000e44 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(GPDMA1_Channel1_IRQn, 0, 0);
 8000642:	2200      	movs	r2, #0
 8000644:	201c      	movs	r0, #28
 8000646:	4611      	mov	r1, r2
 8000648:	f000 fbc0 	bl	8000dcc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel1_IRQn);
 800064c:	201c      	movs	r0, #28
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 800064e:	b003      	add	sp, #12
 8000650:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(GPDMA1_Channel1_IRQn);
 8000654:	f000 bbf6 	b.w	8000e44 <HAL_NVIC_EnableIRQ>
 8000658:	44020c00 	.word	0x44020c00

0800065c <MX_GPIO_Init>:
*/
void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800065c:	4b0d      	ldr	r3, [pc, #52]	@ (8000694 <MX_GPIO_Init+0x38>)
{
 800065e:	b082      	sub	sp, #8
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000660:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8000664:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000668:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800066c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8000670:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000674:	9200      	str	r2, [sp, #0]
 8000676:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000678:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800067c:	f042 0201 	orr.w	r2, r2, #1
 8000680:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8000684:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000688:	f003 0301 	and.w	r3, r3, #1
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	9b01      	ldr	r3, [sp, #4]

}
 8000690:	b002      	add	sp, #8
 8000692:	4770      	bx	lr
 8000694:	44020c00 	.word	0x44020c00

08000698 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800069a:	b09d      	sub	sp, #116	@ 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069c:	2220      	movs	r2, #32
 800069e:	2100      	movs	r1, #0
 80006a0:	a80a      	add	r0, sp, #40	@ 0x28
 80006a2:	f005 f9c9 	bl	8005a38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a6:	2300      	movs	r3, #0
 80006a8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80006ac:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80006b0:	e9cd 3306 	strd	r3, r3, [sp, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006b4:	4a21      	ldr	r2, [pc, #132]	@ (800073c <SystemClock_Config+0xa4>)
 80006b6:	6913      	ldr	r3, [r2, #16]
 80006b8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80006bc:	f043 0320 	orr.w	r3, r3, #32
 80006c0:	6113      	str	r3, [r2, #16]
 80006c2:	6913      	ldr	r3, [r2, #16]
 80006c4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80006c8:	9301      	str	r3, [sp, #4]
 80006ca:	9b01      	ldr	r3, [sp, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006cc:	6953      	ldr	r3, [r2, #20]
 80006ce:	071b      	lsls	r3, r3, #28
 80006d0:	d5fc      	bpl.n	80006cc <SystemClock_Config+0x34>
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 6;
 80006d2:	2206      	movs	r2, #6
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006d4:	2001      	movs	r0, #1
 80006d6:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006da:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLM = 6;
 80006dc:	9214      	str	r2, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 80006de:	2503      	movs	r5, #3
  RCC_OscInitStruct.PLL.PLLN = 100;
 80006e0:	2264      	movs	r2, #100	@ 0x64
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 80006e2:	2408      	movs	r4, #8
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80006e4:	2600      	movs	r6, #0
 80006e6:	2700      	movs	r7, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006e8:	e9cd 0108 	strd	r0, r1, [sp, #32]
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ec:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 80006ee:	e9cd 3512 	strd	r3, r5, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006f2:	e9cd 3316 	strd	r3, r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006f6:	9318      	str	r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80006f8:	e9cd 671a 	strd	r6, r7, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLN = 100;
 80006fc:	9215      	str	r2, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 80006fe:	9419      	str	r4, [sp, #100]	@ 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000700:	f001 fa76 	bl	8001bf0 <HAL_RCC_OscConfig>
 8000704:	4603      	mov	r3, r0
 8000706:	b108      	cbz	r0, 800070c <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000708:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800070a:	e7fe      	b.n	800070a <SystemClock_Config+0x72>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800070c:	e9cd 4304 	strd	r4, r3, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000710:	231f      	movs	r3, #31
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000712:	2105      	movs	r1, #5
 8000714:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000716:	e9cd 6706 	strd	r6, r7, [sp, #24]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800071a:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800071c:	9302      	str	r3, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800071e:	f001 fdbd 	bl	800229c <HAL_RCC_ClockConfig>
 8000722:	b108      	cbz	r0, 8000728 <SystemClock_Config+0x90>
 8000724:	b672      	cpsid	i
  while (1)
 8000726:	e7fe      	b.n	8000726 <SystemClock_Config+0x8e>
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8000728:	4a05      	ldr	r2, [pc, #20]	@ (8000740 <SystemClock_Config+0xa8>)
 800072a:	6813      	ldr	r3, [r2, #0]
 800072c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000730:	f043 0320 	orr.w	r3, r3, #32
 8000734:	6013      	str	r3, [r2, #0]
}
 8000736:	b01d      	add	sp, #116	@ 0x74
 8000738:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800073a:	bf00      	nop
 800073c:	44020800 	.word	0x44020800
 8000740:	40022000 	.word	0x40022000

08000744 <main>:
	SCB->VTOR = 0x08000000;
 8000744:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
{
 8000748:	b508      	push	{r3, lr}
	SCB->VTOR = 0x08000000;
 800074a:	4b16      	ldr	r3, [pc, #88]	@ (80007a4 <main+0x60>)
 800074c:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 800074e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000752:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8000756:	f000 fadd 	bl	8000d14 <HAL_Init>
  __ASM volatile ("cpsie i" : : : "memory");
 800075a:	b662      	cpsie	i
  SystemClock_Config();
 800075c:	f7ff ff9c 	bl	8000698 <SystemClock_Config>
  MX_GPIO_Init();
 8000760:	f7ff ff7c 	bl	800065c <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8000764:	f7ff ff56 	bl	8000614 <MX_GPDMA1_Init>
  MX_USART1_UART_Init();
 8000768:	f000 f8e0 	bl	800092c <MX_USART1_UART_Init>
  IAP_Init();
 800076c:	f004 f96a 	bl	8004a44 <IAP_Init>
     HAL_UART_Transmit(&huart1, "boot run\n", 9, 100);
 8000770:	2364      	movs	r3, #100	@ 0x64
 8000772:	2209      	movs	r2, #9
 8000774:	490c      	ldr	r1, [pc, #48]	@ (80007a8 <main+0x64>)
 8000776:	480d      	ldr	r0, [pc, #52]	@ (80007ac <main+0x68>)
 8000778:	f003 f8f0 	bl	800395c <HAL_UART_Transmit>
     HAL_UART_Transmit(&huart1, "boot run\n", 9, 100);
 800077c:	2364      	movs	r3, #100	@ 0x64
 800077e:	2209      	movs	r2, #9
 8000780:	4909      	ldr	r1, [pc, #36]	@ (80007a8 <main+0x64>)
 8000782:	480a      	ldr	r0, [pc, #40]	@ (80007ac <main+0x68>)
 8000784:	f003 f8ea 	bl	800395c <HAL_UART_Transmit>
     HAL_UART_Transmit(&huart1, "boot run\n", 9, 100);
 8000788:	2364      	movs	r3, #100	@ 0x64
 800078a:	2209      	movs	r2, #9
 800078c:	4906      	ldr	r1, [pc, #24]	@ (80007a8 <main+0x64>)
 800078e:	4807      	ldr	r0, [pc, #28]	@ (80007ac <main+0x68>)
 8000790:	f003 f8e4 	bl	800395c <HAL_UART_Transmit>
	  if( !IAP_Update())
 8000794:	f004 f9f2 	bl	8004b7c <IAP_Update>
 8000798:	b908      	cbnz	r0, 800079e <main+0x5a>
		  IAP_RunApp();
 800079a:	f004 f963 	bl	8004a64 <IAP_RunApp>
	  IAP_RunApp();
 800079e:	f004 f961 	bl	8004a64 <IAP_RunApp>
	  if( !IAP_Update())
 80007a2:	e7f7      	b.n	8000794 <main+0x50>
 80007a4:	e000ed00 	.word	0xe000ed00
 80007a8:	08005ac4 	.word	0x08005ac4
 80007ac:	20000140 	.word	0x20000140

080007b0 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 80007b0:	b672      	cpsid	i
  while (1)
 80007b2:	e7fe      	b.n	80007b2 <Error_Handler+0x2>

080007b4 <HAL_MspInit>:
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop

080007b8 <NMI_Handler>:
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  volatile uint32_t nmi_source = 0;  // For debugging NMI source observation
 80007b8:	2200      	movs	r2, #0
  
  // 1. Check HSE Clock Security System
  if (__HAL_RCC_GET_IT(RCC_IT_HSECSS))
 80007ba:	4b1e      	ldr	r3, [pc, #120]	@ (8000834 <NMI_Handler+0x7c>)
{
 80007bc:	b082      	sub	sp, #8
  volatile uint32_t nmi_source = 0;  // For debugging NMI source observation
 80007be:	9200      	str	r2, [sp, #0]
  if (__HAL_RCC_GET_IT(RCC_IT_HSECSS))
 80007c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80007c2:	0550      	lsls	r0, r2, #21
 80007c4:	d424      	bmi.n	8000810 <NMI_Handler+0x58>
//    nmi_source = 2;  // LSE CSS
//    __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
//  }
  
  // 3. Check Flash ECC error (double-bit error triggers NMI)
  if (READ_BIT(FLASH->ECCDETR, FLASH_ECCR_ECCD) != 0U)
 80007c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000838 <NMI_Handler+0x80>)
 80007c8:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 80007cc:	2a00      	cmp	r2, #0
 80007ce:	db11      	blt.n	80007f4 <NMI_Handler+0x3c>
    SET_BIT(FLASH->ECCDETR, FLASH_ECCR_ECCD);  // Clear flag
    (void)ecc_addr;  // Prevent compiler optimization
  }
  
  // 4. Check SRAM ECC error
  if (READ_BIT(RAMCFG_SRAM1->IER, RAMCFG_IER_ECCNMI) != 0U)
 80007d0:	4b1a      	ldr	r3, [pc, #104]	@ (800083c <NMI_Handler+0x84>)
 80007d2:	685a      	ldr	r2, [r3, #4]
 80007d4:	0711      	lsls	r1, r2, #28
 80007d6:	d508      	bpl.n	80007ea <NMI_Handler+0x32>
  {
    if (READ_BIT(RAMCFG_SRAM1->ISR, RAMCFG_ISR_DED) != 0U)
 80007d8:	689a      	ldr	r2, [r3, #8]
 80007da:	0792      	lsls	r2, r2, #30
 80007dc:	d505      	bpl.n	80007ea <NMI_Handler+0x32>
    {
      nmi_source = 4;  // SRAM ECC error
 80007de:	2204      	movs	r2, #4
 80007e0:	9200      	str	r2, [sp, #0]
      SET_BIT(RAMCFG_SRAM1->ICR, RAMCFG_ICR_CDED);  // Clear flag
 80007e2:	695a      	ldr	r2, [r3, #20]
 80007e4:	f042 0202 	orr.w	r2, r2, #2
 80007e8:	615a      	str	r2, [r3, #20]
    }
  }
  
  // 5. If no explicit NMI source found, could be hardware issue or stack overflow
  if (nmi_source == 0)
 80007ea:	9b00      	ldr	r3, [sp, #0]
 80007ec:	b90b      	cbnz	r3, 80007f2 <NMI_Handler+0x3a>
  {
    nmi_source = 99;  // Unknown NMI source
 80007ee:	2363      	movs	r3, #99	@ 0x63
 80007f0:	9300      	str	r3, [sp, #0]
  
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  // 在调试器中设置断点查看 nmi_source 的值
  // 1 = HSE CSS, 2 = LSE CSS, 3 = Flash ECC, 4 = SRAM ECC, 99 = 未知
  while (1)
 80007f2:	e7fe      	b.n	80007f2 <NMI_Handler+0x3a>
    nmi_source = 3;  // Flash ECC Double Detection
 80007f4:	2203      	movs	r2, #3
 80007f6:	9200      	str	r2, [sp, #0]
    volatile uint32_t ecc_addr = FLASH->ECCDR & FLASH_ECCR_ADDR_ECC;
 80007f8:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80007fc:	b292      	uxth	r2, r2
 80007fe:	9201      	str	r2, [sp, #4]
    SET_BIT(FLASH->ECCDETR, FLASH_ECCR_ECCD);  // Clear flag
 8000800:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8000804:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8000808:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
    (void)ecc_addr;  // Prevent compiler optimization
 800080c:	9b01      	ldr	r3, [sp, #4]
 800080e:	e7df      	b.n	80007d0 <NMI_Handler+0x18>
    nmi_source = 1;  // HSE CSS
 8000810:	2101      	movs	r1, #1
    __HAL_RCC_CLEAR_IT(RCC_IT_HSECSS);
 8000812:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    nmi_source = 1;  // HSE CSS
 8000816:	9100      	str	r1, [sp, #0]
    __HAL_RCC_CLEAR_IT(RCC_IT_HSECSS);
 8000818:	659a      	str	r2, [r3, #88]	@ 0x58
  __ASM volatile ("dsb 0xF":::"memory");
 800081a:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800081e:	4908      	ldr	r1, [pc, #32]	@ (8000840 <NMI_Handler+0x88>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000820:	4b08      	ldr	r3, [pc, #32]	@ (8000844 <NMI_Handler+0x8c>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000822:	68ca      	ldr	r2, [r1, #12]
 8000824:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000828:	4313      	orrs	r3, r2
 800082a:	60cb      	str	r3, [r1, #12]
 800082c:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000830:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8000832:	e7fd      	b.n	8000830 <NMI_Handler+0x78>
 8000834:	44020c00 	.word	0x44020c00
 8000838:	40022000 	.word	0x40022000
 800083c:	40026000 	.word	0x40026000
 8000840:	e000ed00 	.word	0xe000ed00
 8000844:	05fa0004 	.word	0x05fa0004

08000848 <HardFault_Handler>:
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */
	   uint32_t cfsr = SCB->CFSR;    // 配置错误状态寄存器
 8000848:	4b02      	ldr	r3, [pc, #8]	@ (8000854 <HardFault_Handler+0xc>)
 800084a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
	    uint32_t hfsr = SCB->HFSR;    // HardFault状态寄存器
 800084c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
	    uint32_t mmfar = SCB->MMFAR;  // 内存管理fault地址
 800084e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
	    uint32_t bfar = SCB->BFAR;    // 总线fault地址
 8000850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000852:	e7fe      	b.n	8000852 <HardFault_Handler+0xa>
 8000854:	e000ed00 	.word	0xe000ed00

08000858 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000858:	e7fe      	b.n	8000858 <MemManage_Handler>
 800085a:	bf00      	nop

0800085c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800085c:	e7fe      	b.n	800085c <BusFault_Handler>
 800085e:	bf00      	nop

08000860 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000860:	e7fe      	b.n	8000860 <UsageFault_Handler>
 8000862:	bf00      	nop

08000864 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop

08000868 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop

0800086c <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop

08000870 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000870:	f000 ba76 	b.w	8000d60 <HAL_IncTick>

08000874 <GPDMA1_Channel0_IRQHandler>:
void GPDMA1_Channel0_IRQHandler(void)
{
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 8000874:	4801      	ldr	r0, [pc, #4]	@ (800087c <GPDMA1_Channel0_IRQHandler+0x8>)
 8000876:	f000 bd47 	b.w	8001308 <HAL_DMA_IRQHandler>
 800087a:	bf00      	nop
 800087c:	20000050 	.word	0x20000050

08000880 <GPDMA1_Channel1_IRQHandler>:
void GPDMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN GPDMA1_Channel1_IRQn 0 */

  /* USER CODE END GPDMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel1);
 8000880:	4801      	ldr	r0, [pc, #4]	@ (8000888 <GPDMA1_Channel1_IRQHandler+0x8>)
 8000882:	f000 bd41 	b.w	8001308 <HAL_DMA_IRQHandler>
 8000886:	bf00      	nop
 8000888:	200000c8 	.word	0x200000c8

0800088c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800088c:	4801      	ldr	r0, [pc, #4]	@ (8000894 <USART1_IRQHandler+0x8>)
 800088e:	f003 bab7 	b.w	8003e00 <HAL_UART_IRQHandler>
 8000892:	bf00      	nop
 8000894:	20000140 	.word	0x20000140

08000898 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000898:	b4f0      	push	{r4, r5, r6, r7}
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800089a:	2200      	movs	r2, #0
  RCC->CR = RCC_CR_HSION;
 800089c:	2701      	movs	r7, #1

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800089e:	f04f 6600 	mov.w	r6, #134217728	@ 0x8000000
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80008a2:	491b      	ldr	r1, [pc, #108]	@ (8000910 <SystemInit+0x78>)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80008a4:	481b      	ldr	r0, [pc, #108]	@ (8000914 <SystemInit+0x7c>)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80008a6:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
  RCC->PLL1DIVR = 0x01010280U;
 80008aa:	4d1b      	ldr	r5, [pc, #108]	@ (8000918 <SystemInit+0x80>)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80008ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  RCC->CR = RCC_CR_HSION;
 80008b4:	4b19      	ldr	r3, [pc, #100]	@ (800091c <SystemInit+0x84>)
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80008b6:	4c1a      	ldr	r4, [pc, #104]	@ (8000920 <SystemInit+0x88>)
  RCC->CR = RCC_CR_HSION;
 80008b8:	601f      	str	r7, [r3, #0]
  RCC->CFGR1 = 0U;
 80008ba:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80008bc:	621a      	str	r2, [r3, #32]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80008be:	681f      	ldr	r7, [r3, #0]
 80008c0:	4038      	ands	r0, r7
 80008c2:	6018      	str	r0, [r3, #0]
  RCC->PLL1CFGR = 0U;
 80008c4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80008c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC->PLL1DIVR = 0x01010280U;
 80008c8:	635d      	str	r5, [r3, #52]	@ 0x34
  RCC->PLL1FRACR = 0x00000000U;
 80008ca:	639a      	str	r2, [r3, #56]	@ 0x38
  RCC->PLL2DIVR = 0x01010280U;
 80008cc:	63dd      	str	r5, [r3, #60]	@ 0x3c
  RCC->PLL2FRACR = 0x00000000U;
 80008ce:	641a      	str	r2, [r3, #64]	@ 0x40
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80008d0:	6818      	ldr	r0, [r3, #0]
 80008d2:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
 80008d6:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0U;
 80008d8:	651a      	str	r2, [r3, #80]	@ 0x50
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80008da:	608e      	str	r6, [r1, #8]
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80008dc:	69a3      	ldr	r3, [r4, #24]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 80008de:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80008e2:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80008e6:	d001      	beq.n	80008ec <SystemInit+0x54>
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
  }
}
 80008e8:	bcf0      	pop	{r4, r5, r6, r7}
 80008ea:	4770      	bx	lr
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80008ec:	69e3      	ldr	r3, [r4, #28]
 80008ee:	07db      	lsls	r3, r3, #31
 80008f0:	d503      	bpl.n	80008fa <SystemInit+0x62>
      FLASH->OPTKEYR = 0x08192A3BU;
 80008f2:	4a0c      	ldr	r2, [pc, #48]	@ (8000924 <SystemInit+0x8c>)
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80008f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000928 <SystemInit+0x90>)
      FLASH->OPTKEYR = 0x08192A3BU;
 80008f6:	60e2      	str	r2, [r4, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80008f8:	60e3      	str	r3, [r4, #12]
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80008fa:	4b09      	ldr	r3, [pc, #36]	@ (8000920 <SystemInit+0x88>)
}
 80008fc:	bcf0      	pop	{r4, r5, r6, r7}
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80008fe:	69da      	ldr	r2, [r3, #28]
 8000900:	f042 0202 	orr.w	r2, r2, #2
 8000904:	61da      	str	r2, [r3, #28]
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000906:	69da      	ldr	r2, [r3, #28]
 8000908:	f042 0201 	orr.w	r2, r2, #1
 800090c:	61da      	str	r2, [r3, #28]
}
 800090e:	4770      	bx	lr
 8000910:	e000ed00 	.word	0xe000ed00
 8000914:	fae2eae3 	.word	0xfae2eae3
 8000918:	01010280 	.word	0x01010280
 800091c:	44020c00 	.word	0x44020c00
 8000920:	40022000 	.word	0x40022000
 8000924:	08192a3b 	.word	0x08192a3b
 8000928:	4c5d6e7f 	.word	0x4c5d6e7f

0800092c <MX_USART1_UART_Init>:
  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800092c:	2300      	movs	r3, #0
  huart1.Init.BaudRate = 115200;
 800092e:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000932:	220c      	movs	r2, #12
{
 8000934:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 8000936:	481f      	ldr	r0, [pc, #124]	@ (80009b4 <MX_USART1_UART_Init+0x88>)
 8000938:	4c1f      	ldr	r4, [pc, #124]	@ (80009b8 <MX_USART1_UART_Init+0x8c>)
  huart1.Init.BaudRate = 115200;
 800093a:	e9c0 1301 	strd	r1, r3, [r0, #4]
  huart1.Init.Parity = UART_PARITY_NONE;
 800093e:	e9c0 3303 	strd	r3, r3, [r0, #12]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000942:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000946:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800094a:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
  huart1.Instance = USART1;
 800094e:	6004      	str	r4, [r0, #0]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000950:	f003 fe02 	bl	8004558 <HAL_UART_Init>
 8000954:	b980      	cbnz	r0, 8000978 <MX_USART1_UART_Init+0x4c>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000956:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800095a:	4816      	ldr	r0, [pc, #88]	@ (80009b4 <MX_USART1_UART_Init+0x88>)
 800095c:	f003 ffca 	bl	80048f4 <HAL_UARTEx_SetTxFifoThreshold>
 8000960:	b998      	cbnz	r0, 800098a <MX_USART1_UART_Init+0x5e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000962:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8000966:	4813      	ldr	r0, [pc, #76]	@ (80009b4 <MX_USART1_UART_Init+0x88>)
 8000968:	f004 f806 	bl	8004978 <HAL_UARTEx_SetRxFifoThreshold>
 800096c:	b9b0      	cbnz	r0, 800099c <MX_USART1_UART_Init+0x70>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 800096e:	4811      	ldr	r0, [pc, #68]	@ (80009b4 <MX_USART1_UART_Init+0x88>)
 8000970:	f003 ff82 	bl	8004878 <HAL_UARTEx_EnableFifoMode>
 8000974:	b9c8      	cbnz	r0, 80009aa <MX_USART1_UART_Init+0x7e>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000976:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000978:	f7ff ff1a 	bl	80007b0 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_2) != HAL_OK)
 800097c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8000980:	480c      	ldr	r0, [pc, #48]	@ (80009b4 <MX_USART1_UART_Init+0x88>)
 8000982:	f003 ffb7 	bl	80048f4 <HAL_UARTEx_SetTxFifoThreshold>
 8000986:	2800      	cmp	r0, #0
 8000988:	d0eb      	beq.n	8000962 <MX_USART1_UART_Init+0x36>
    Error_Handler();
 800098a:	f7ff ff11 	bl	80007b0 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_2) != HAL_OK)
 800098e:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8000992:	4808      	ldr	r0, [pc, #32]	@ (80009b4 <MX_USART1_UART_Init+0x88>)
 8000994:	f003 fff0 	bl	8004978 <HAL_UARTEx_SetRxFifoThreshold>
 8000998:	2800      	cmp	r0, #0
 800099a:	d0e8      	beq.n	800096e <MX_USART1_UART_Init+0x42>
    Error_Handler();
 800099c:	f7ff ff08 	bl	80007b0 <Error_Handler>
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 80009a0:	4804      	ldr	r0, [pc, #16]	@ (80009b4 <MX_USART1_UART_Init+0x88>)
 80009a2:	f003 ff69 	bl	8004878 <HAL_UARTEx_EnableFifoMode>
 80009a6:	2800      	cmp	r0, #0
 80009a8:	d0e5      	beq.n	8000976 <MX_USART1_UART_Init+0x4a>
}
 80009aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80009ae:	f7ff beff 	b.w	80007b0 <Error_Handler>
 80009b2:	bf00      	nop
 80009b4:	20000140 	.word	0x20000140
 80009b8:	40013800 	.word	0x40013800

080009bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80009bc:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009be:	2100      	movs	r1, #0
{
 80009c0:	4604      	mov	r4, r0
 80009c2:	b0ab      	sub	sp, #172	@ 0xac
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009c4:	2288      	movs	r2, #136	@ 0x88
 80009c6:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c8:	e9cd 1103 	strd	r1, r1, [sp, #12]
 80009cc:	e9cd 1105 	strd	r1, r1, [sp, #20]
 80009d0:	9107      	str	r1, [sp, #28]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009d2:	f005 f831 	bl	8005a38 <memset>
  if(uartHandle->Instance==USART1)
 80009d6:	4b53      	ldr	r3, [pc, #332]	@ (8000b24 <HAL_UART_MspInit+0x168>)
 80009d8:	6822      	ldr	r2, [r4, #0]
 80009da:	429a      	cmp	r2, r3
 80009dc:	d001      	beq.n	80009e2 <HAL_UART_MspInit+0x26>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80009de:	b02b      	add	sp, #172	@ 0xac
 80009e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80009e2:	2201      	movs	r2, #1
 80009e4:	2300      	movs	r3, #0
    PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_HSE;
 80009e6:	2103      	movs	r1, #3
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80009e8:	e9cd 2308 	strd	r2, r3, [sp, #32]
    PeriphClkInitStruct.PLL2.PLL2M = 6;
 80009ec:	2206      	movs	r2, #6
    PeriphClkInitStruct.PLL2.PLL2N = 36;
 80009ee:	2324      	movs	r3, #36	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_HSE;
 80009f0:	910a      	str	r1, [sp, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2N = 36;
 80009f2:	e9cd 230b 	strd	r2, r3, [sp, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80009f6:	2102      	movs	r1, #2
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80009f8:	2202      	movs	r2, #2
 80009fa:	2302      	movs	r3, #2
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80009fc:	910d      	str	r1, [sp, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80009fe:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 8000a02:	2108      	movs	r1, #8
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVQ;
 8000a04:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PLL2Q;
 8000a08:	2301      	movs	r3, #1
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a0a:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 8000a0c:	9110      	str	r1, [sp, #64]	@ 0x40
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVQ;
 8000a0e:	9213      	str	r2, [sp, #76]	@ 0x4c
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PLL2Q;
 8000a10:	9315      	str	r3, [sp, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a12:	f001 ff4d 	bl	80028b0 <HAL_RCCEx_PeriphCLKConfig>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	d174      	bne.n	8000b04 <HAL_UART_MspInit+0x148>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000a1a:	2506      	movs	r5, #6
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1c:	2002      	movs	r0, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1e:	2600      	movs	r6, #0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART1;
 8000a20:	2708      	movs	r7, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a22:	4b41      	ldr	r3, [pc, #260]	@ (8000b28 <HAL_UART_MspInit+0x16c>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a24:	a903      	add	r1, sp, #12
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a26:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8000a2a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000a2e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8000a32:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8000a36:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000a3a:	9201      	str	r2, [sp, #4]
 8000a3c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3e:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8000a42:	f042 0201 	orr.w	r2, r2, #1
 8000a46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8000a4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a4e:	e9cd 5003 	strd	r5, r0, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a52:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a56:	4835      	ldr	r0, [pc, #212]	@ (8000b2c <HAL_UART_MspInit+0x170>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a58:	9302      	str	r3, [sp, #8]
    handle_GPDMA1_Channel1.Instance = GPDMA1_Channel1;
 8000a5a:	4d35      	ldr	r5, [pc, #212]	@ (8000b30 <HAL_UART_MspInit+0x174>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a5c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5e:	e9cd 6605 	strd	r6, r6, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART1;
 8000a62:	9707      	str	r7, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a64:	f000 ff00 	bl	8001868 <HAL_GPIO_Init>
    handle_GPDMA1_Channel1.Instance = GPDMA1_Channel1;
 8000a68:	4b32      	ldr	r3, [pc, #200]	@ (8000b34 <HAL_UART_MspInit+0x178>)
    handle_GPDMA1_Channel1.Init.Request = GPDMA1_REQUEST_USART1_TX;
 8000a6a:	2216      	movs	r2, #22
    handle_GPDMA1_Channel1.Instance = GPDMA1_Channel1;
 8000a6c:	602b      	str	r3, [r5, #0]
    handle_GPDMA1_Channel1.Init.SrcBurstLength = 1;
 8000a6e:	2301      	movs	r3, #1
    handle_GPDMA1_Channel1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a70:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    handle_GPDMA1_Channel1.Init.DestBurstLength = 1;
 8000a74:	e9c5 3309 	strd	r3, r3, [r5, #36]	@ 0x24
    handle_GPDMA1_Channel1.Init.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
 8000a78:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
    if (HAL_DMA_Init(&handle_GPDMA1_Channel1) != HAL_OK)
 8000a7c:	4628      	mov	r0, r5
    handle_GPDMA1_Channel1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a7e:	e9c5 1703 	strd	r1, r7, [r5, #12]
    handle_GPDMA1_Channel1.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000a82:	e9c5 2601 	strd	r2, r6, [r5, #4]
    handle_GPDMA1_Channel1.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8000a86:	e9c5 6605 	strd	r6, r6, [r5, #20]
    handle_GPDMA1_Channel1.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000a8a:	e9c5 660b 	strd	r6, r6, [r5, #44]	@ 0x2c
    handle_GPDMA1_Channel1.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8000a8e:	61ee      	str	r6, [r5, #28]
    handle_GPDMA1_Channel1.Init.Mode = DMA_NORMAL;
 8000a90:	636e      	str	r6, [r5, #52]	@ 0x34
    handle_GPDMA1_Channel1.Init.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
 8000a92:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&handle_GPDMA1_Channel1) != HAL_OK)
 8000a94:	f000 fa5e 	bl	8000f54 <HAL_DMA_Init>
 8000a98:	2800      	cmp	r0, #0
 8000a9a:	d13f      	bne.n	8000b1c <HAL_UART_MspInit+0x160>
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel1, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000a9c:	2110      	movs	r1, #16
 8000a9e:	4824      	ldr	r0, [pc, #144]	@ (8000b30 <HAL_UART_MspInit+0x174>)
    __HAL_LINKDMA(uartHandle, hdmatx, handle_GPDMA1_Channel1);
 8000aa0:	67e5      	str	r5, [r4, #124]	@ 0x7c
 8000aa2:	65ec      	str	r4, [r5, #92]	@ 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel1, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000aa4:	f000 fcf2 	bl	800148c <HAL_DMA_ConfigChannelAttributes>
 8000aa8:	bba8      	cbnz	r0, 8000b16 <HAL_UART_MspInit+0x15a>
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_INCREMENTED;
 8000aaa:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8000aae:	4d22      	ldr	r5, [pc, #136]	@ (8000b38 <HAL_UART_MspInit+0x17c>)
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000ab0:	2300      	movs	r3, #0
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_USART1_RX;
 8000ab2:	2015      	movs	r0, #21
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 8000ab4:	2201      	movs	r2, #1
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_INCREMENTED;
 8000ab6:	6169      	str	r1, [r5, #20]
    handle_GPDMA1_Channel0.Init.Priority = DMA_HIGH_PRIORITY;
 8000ab8:	f44f 0140 	mov.w	r1, #12582912	@ 0xc00000
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000abc:	e9c5 0301 	strd	r0, r3, [r5, #4]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_FIXED;
 8000ac0:	e9c5 3303 	strd	r3, r3, [r5, #12]
    handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8000ac4:	e9c5 3306 	strd	r3, r3, [r5, #24]
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000ac8:	e9c5 330b 	strd	r3, r3, [r5, #44]	@ 0x2c
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 8000acc:	636b      	str	r3, [r5, #52]	@ 0x34
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8000ace:	4b1b      	ldr	r3, [pc, #108]	@ (8000b3c <HAL_UART_MspInit+0x180>)
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8000ad0:	4628      	mov	r0, r5
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 8000ad2:	e9c5 2209 	strd	r2, r2, [r5, #36]	@ 0x24
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8000ad6:	602b      	str	r3, [r5, #0]
    handle_GPDMA1_Channel0.Init.Priority = DMA_HIGH_PRIORITY;
 8000ad8:	6229      	str	r1, [r5, #32]
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8000ada:	f000 fa3b 	bl	8000f54 <HAL_DMA_Init>
 8000ade:	b9b8      	cbnz	r0, 8000b10 <HAL_UART_MspInit+0x154>
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000ae0:	2110      	movs	r1, #16
 8000ae2:	4815      	ldr	r0, [pc, #84]	@ (8000b38 <HAL_UART_MspInit+0x17c>)
    __HAL_LINKDMA(uartHandle, hdmarx, handle_GPDMA1_Channel0);
 8000ae4:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
 8000ae8:	65ec      	str	r4, [r5, #92]	@ 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000aea:	f000 fccf 	bl	800148c <HAL_DMA_ConfigChannelAttributes>
 8000aee:	b960      	cbnz	r0, 8000b0a <HAL_UART_MspInit+0x14e>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000af0:	2200      	movs	r2, #0
 8000af2:	203a      	movs	r0, #58	@ 0x3a
 8000af4:	4611      	mov	r1, r2
 8000af6:	f000 f969 	bl	8000dcc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000afa:	203a      	movs	r0, #58	@ 0x3a
 8000afc:	f000 f9a2 	bl	8000e44 <HAL_NVIC_EnableIRQ>
}
 8000b00:	b02b      	add	sp, #172	@ 0xac
 8000b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 8000b04:	f7ff fe54 	bl	80007b0 <Error_Handler>
 8000b08:	e787      	b.n	8000a1a <HAL_UART_MspInit+0x5e>
      Error_Handler();
 8000b0a:	f7ff fe51 	bl	80007b0 <Error_Handler>
 8000b0e:	e7ef      	b.n	8000af0 <HAL_UART_MspInit+0x134>
      Error_Handler();
 8000b10:	f7ff fe4e 	bl	80007b0 <Error_Handler>
 8000b14:	e7e4      	b.n	8000ae0 <HAL_UART_MspInit+0x124>
      Error_Handler();
 8000b16:	f7ff fe4b 	bl	80007b0 <Error_Handler>
 8000b1a:	e7c6      	b.n	8000aaa <HAL_UART_MspInit+0xee>
      Error_Handler();
 8000b1c:	f7ff fe48 	bl	80007b0 <Error_Handler>
 8000b20:	e7bc      	b.n	8000a9c <HAL_UART_MspInit+0xe0>
 8000b22:	bf00      	nop
 8000b24:	40013800 	.word	0x40013800
 8000b28:	44020c00 	.word	0x44020c00
 8000b2c:	42020000 	.word	0x42020000
 8000b30:	200000c8 	.word	0x200000c8
 8000b34:	400200d0 	.word	0x400200d0
 8000b38:	20000050 	.word	0x20000050
 8000b3c:	40020050 	.word	0x40020050

08000b40 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==USART1)
 8000b40:	4b0e      	ldr	r3, [pc, #56]	@ (8000b7c <HAL_UART_MspDeInit+0x3c>)
 8000b42:	6802      	ldr	r2, [r0, #0]
 8000b44:	429a      	cmp	r2, r3
 8000b46:	d000      	beq.n	8000b4a <HAL_UART_MspDeInit+0xa>
 8000b48:	4770      	bx	lr
{
 8000b4a:	b510      	push	{r4, lr}
 8000b4c:	4604      	mov	r4, r0
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8000b4e:	4a0c      	ldr	r2, [pc, #48]	@ (8000b80 <HAL_UART_MspDeInit+0x40>)

    /**USART1 GPIO Configuration
    PA1     ------> USART1_RX
    PA2     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2);
 8000b50:	2106      	movs	r1, #6
    __HAL_RCC_USART1_CLK_DISABLE();
 8000b52:	f8d2 30a4 	ldr.w	r3, [r2, #164]	@ 0xa4
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2);
 8000b56:	480b      	ldr	r0, [pc, #44]	@ (8000b84 <HAL_UART_MspDeInit+0x44>)
    __HAL_RCC_USART1_CLK_DISABLE();
 8000b58:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000b5c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2);
 8000b60:	f000 ff46 	bl	80019f0 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8000b64:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8000b66:	f000 fac7 	bl	80010f8 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8000b6a:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8000b6e:	f000 fac3 	bl	80010f8 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8000b72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8000b76:	203a      	movs	r0, #58	@ 0x3a
 8000b78:	f000 b972 	b.w	8000e60 <HAL_NVIC_DisableIRQ>
 8000b7c:	40013800 	.word	0x40013800
 8000b80:	44020c00 	.word	0x44020c00
 8000b84:	42020000 	.word	0x42020000

08000b88 <HAL_UARTEx_RxEventCallback>:
//extern uint8_t cmdStr[128];
uint16_t rx_len = 0;
extern uint8_t rx_buffer[MAX_FRAME_SIZE];
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
	if (huart->Instance == USART1)
 8000b88:	4a0c      	ldr	r2, [pc, #48]	@ (8000bbc <HAL_UARTEx_RxEventCallback+0x34>)
 8000b8a:	6803      	ldr	r3, [r0, #0]
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d000      	beq.n	8000b92 <HAL_UARTEx_RxEventCallback+0xa>
 8000b90:	4770      	bx	lr
	{
		// Update mode processing
		if (UART1_in_update_mode)
 8000b92:	4a0b      	ldr	r2, [pc, #44]	@ (8000bc0 <HAL_UARTEx_RxEventCallback+0x38>)
 8000b94:	7812      	ldrb	r2, [r2, #0]
 8000b96:	2a00      	cmp	r2, #0
 8000b98:	d0fa      	beq.n	8000b90 <HAL_UARTEx_RxEventCallback+0x8>
		{
			// Only set flag, don't calculate rx_len in interrupt
			// rx_len will be calculated in main loop by reading DMA counter (more stable)
			UART1_Complete_flag = 1;
 8000b9a:	f04f 0c01 	mov.w	ip, #1
 8000b9e:	4a09      	ldr	r2, [pc, #36]	@ (8000bc4 <HAL_UARTEx_RxEventCallback+0x3c>)
{
 8000ba0:	b410      	push	{r4}
			
			// Clear flags to prevent interference
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8000ba2:	2008      	movs	r0, #8
			UART1_Complete_flag = 1;
 8000ba4:	f882 c000 	strb.w	ip, [r2]
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8000ba8:	2410      	movs	r4, #16
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8000baa:	2104      	movs	r1, #4
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8000bac:	2202      	movs	r2, #2
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8000bae:	621c      	str	r4, [r3, #32]
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8000bb0:	6218      	str	r0, [r3, #32]
//			__HAL_UART_CLEAR_IDLEFLAG(huart);
//			UART1_flag=1;
//		}
//		HAL_UARTEx_ReceiveToIdle_IT(&huart1, cmdStr, 128);
	}
}
 8000bb2:	f85d 4b04 	ldr.w	r4, [sp], #4
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8000bb6:	6219      	str	r1, [r3, #32]
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8000bb8:	621a      	str	r2, [r3, #32]
}
 8000bba:	4770      	bx	lr
 8000bbc:	40013800 	.word	0x40013800
 8000bc0:	2000004f 	.word	0x2000004f
 8000bc4:	2000004e 	.word	0x2000004e

08000bc8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000bc8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c00 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000bcc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000bce:	e003      	b.n	8000bd8 <LoopCopyDataInit>

08000bd0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c04 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000bd2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000bd4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000bd6:	3104      	adds	r1, #4

08000bd8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000bd8:	480b      	ldr	r0, [pc, #44]	@ (8000c08 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000bda:	4b0c      	ldr	r3, [pc, #48]	@ (8000c0c <LoopForever+0xe>)
	adds	r2, r0, r1
 8000bdc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000bde:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000be0:	d3f6      	bcc.n	8000bd0 <CopyDataInit>
	ldr	r2, =_sbss
 8000be2:	4a0b      	ldr	r2, [pc, #44]	@ (8000c10 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000be4:	e002      	b.n	8000bec <LoopFillZerobss>

08000be6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000be6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000be8:	f842 3b04 	str.w	r3, [r2], #4

08000bec <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000bec:	4b09      	ldr	r3, [pc, #36]	@ (8000c14 <LoopForever+0x16>)
	cmp	r2, r3
 8000bee:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000bf0:	d3f9      	bcc.n	8000be6 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bf2:	f7ff fe51 	bl	8000898 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bf6:	f004 ff27 	bl	8005a48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bfa:	f7ff fda3 	bl	8000744 <main>

08000bfe <LoopForever>:

LoopForever:
    b LoopForever
 8000bfe:	e7fe      	b.n	8000bfe <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000c00:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8000c04:	08005f80 	.word	0x08005f80
	ldr	r0, =_sdata
 8000c08:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000c0c:	2000002c 	.word	0x2000002c
	ldr	r2, =_sbss
 8000c10:	20000030 	.word	0x20000030
	ldr	r3, = _ebss
 8000c14:	200062b0 	.word	0x200062b0

08000c18 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c18:	e7fe      	b.n	8000c18 <ADC1_IRQHandler>
	...

08000c1c <HAL_MspDeInit>:

/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop

08000c20 <HAL_DeInit>:
{
 8000c20:	b538      	push	{r3, r4, r5, lr}
  __HAL_RCC_APB1_RELEASE_RESET();
 8000c22:	2400      	movs	r4, #0
  __HAL_RCC_APB1_FORCE_RESET();
 8000c24:	4b0c      	ldr	r3, [pc, #48]	@ (8000c58 <HAL_DeInit+0x38>)
 8000c26:	490d      	ldr	r1, [pc, #52]	@ (8000c5c <HAL_DeInit+0x3c>)
 8000c28:	4a0d      	ldr	r2, [pc, #52]	@ (8000c60 <HAL_DeInit+0x40>)
 8000c2a:	6759      	str	r1, [r3, #116]	@ 0x74
  __HAL_RCC_APB3_FORCE_RESET();
 8000c2c:	480d      	ldr	r0, [pc, #52]	@ (8000c64 <HAL_DeInit+0x44>)
  __HAL_RCC_APB1_FORCE_RESET();
 8000c2e:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_AHB1_FORCE_RESET();
 8000c30:	490d      	ldr	r1, [pc, #52]	@ (8000c68 <HAL_DeInit+0x48>)
  __HAL_RCC_AHB2_FORCE_RESET();
 8000c32:	4a0e      	ldr	r2, [pc, #56]	@ (8000c6c <HAL_DeInit+0x4c>)
  __HAL_RCC_APB2_FORCE_RESET();
 8000c34:	4d0e      	ldr	r5, [pc, #56]	@ (8000c70 <HAL_DeInit+0x50>)
  __HAL_RCC_APB1_RELEASE_RESET();
 8000c36:	675c      	str	r4, [r3, #116]	@ 0x74
 8000c38:	679c      	str	r4, [r3, #120]	@ 0x78
  __HAL_RCC_APB2_FORCE_RESET();
 8000c3a:	67dd      	str	r5, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
 8000c3c:	67dc      	str	r4, [r3, #124]	@ 0x7c
  __HAL_RCC_APB3_FORCE_RESET();
 8000c3e:	f8c3 0080 	str.w	r0, [r3, #128]	@ 0x80
  __HAL_RCC_APB3_RELEASE_RESET();
 8000c42:	f8c3 4080 	str.w	r4, [r3, #128]	@ 0x80
  __HAL_RCC_AHB1_FORCE_RESET();
 8000c46:	6619      	str	r1, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000c48:	661c      	str	r4, [r3, #96]	@ 0x60
  __HAL_RCC_AHB2_FORCE_RESET();
 8000c4a:	665a      	str	r2, [r3, #100]	@ 0x64
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000c4c:	665c      	str	r4, [r3, #100]	@ 0x64
  HAL_MspDeInit();
 8000c4e:	f7ff ffe5 	bl	8000c1c <HAL_MspDeInit>
}
 8000c52:	4620      	mov	r0, r4
 8000c54:	bd38      	pop	{r3, r4, r5, pc}
 8000c56:	bf00      	nop
 8000c58:	44020c00 	.word	0x44020c00
 8000c5c:	dffec1ff 	.word	0xdffec1ff
 8000c60:	4080062b 	.word	0x4080062b
 8000c64:	001008e0 	.word	0x001008e0
 8000c68:	010ad003 	.word	0x010ad003
 8000c6c:	001f1dff 	.word	0x001f1dff
 8000c70:	017f7800 	.word	0x017f7800

08000c74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c74:	b570      	push	{r4, r5, r6, lr}
  uint32_t ticknumber = 0U;
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000c76:	4e24      	ldr	r6, [pc, #144]	@ (8000d08 <HAL_InitTick+0x94>)
 8000c78:	7832      	ldrb	r2, [r6, #0]
 8000c7a:	b1ea      	cbz	r2, 8000cb8 <HAL_InitTick+0x44>
  {
    return HAL_ERROR;
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000c7c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000c80:	691c      	ldr	r4, [r3, #16]
 8000c82:	4605      	mov	r5, r0
 8000c84:	f014 0404 	ands.w	r4, r4, #4
 8000c88:	d018      	beq.n	8000cbc <HAL_InitTick+0x48>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000c8a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000c8e:	fbb1 f2f2 	udiv	r2, r1, r2
 8000c92:	4b1e      	ldr	r3, [pc, #120]	@ (8000d0c <HAL_InitTick+0x98>)
 8000c94:	681c      	ldr	r4, [r3, #0]
 8000c96:	fbb4 f4f2 	udiv	r4, r4, r2
        break;
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000c9a:	4620      	mov	r0, r4
 8000c9c:	f000 f8f2 	bl	8000e84 <HAL_SYSTICK_Config>
 8000ca0:	4604      	mov	r4, r0
 8000ca2:	b948      	cbnz	r0, 8000cb8 <HAL_InitTick+0x44>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ca4:	4602      	mov	r2, r0
 8000ca6:	4629      	mov	r1, r5
 8000ca8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 f88e 	bl	8000dcc <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000cb0:	4b17      	ldr	r3, [pc, #92]	@ (8000d10 <HAL_InitTick+0x9c>)
 8000cb2:	4620      	mov	r0, r4
 8000cb4:	601d      	str	r5, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 8000cb6:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8000cb8:	2001      	movs	r0, #1
}
 8000cba:	bd70      	pop	{r4, r5, r6, pc}
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000cbc:	f000 f930 	bl	8000f20 <HAL_SYSTICK_GetCLKSourceConfig>
    switch (systicksel)
 8000cc0:	2801      	cmp	r0, #1
 8000cc2:	d00d      	beq.n	8000ce0 <HAL_InitTick+0x6c>
 8000cc4:	2802      	cmp	r0, #2
 8000cc6:	d015      	beq.n	8000cf4 <HAL_InitTick+0x80>
 8000cc8:	2800      	cmp	r0, #0
 8000cca:	d1e6      	bne.n	8000c9a <HAL_InitTick+0x26>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000ccc:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8000cd0:	7831      	ldrb	r1, [r6, #0]
 8000cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d0c <HAL_InitTick+0x98>)
 8000cd4:	fbb2 f2f1 	udiv	r2, r2, r1
 8000cd8:	681c      	ldr	r4, [r3, #0]
 8000cda:	fbb4 f4f2 	udiv	r4, r4, r2
        break;
 8000cde:	e7dc      	b.n	8000c9a <HAL_InitTick+0x26>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000ce0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ce4:	7831      	ldrb	r1, [r6, #0]
 8000ce6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8000cea:	fbb2 f2f1 	udiv	r2, r2, r1
 8000cee:	fbb3 f4f2 	udiv	r4, r3, r2
        break;
 8000cf2:	e7d2      	b.n	8000c9a <HAL_InitTick+0x26>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000cf4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000cf8:	7831      	ldrb	r1, [r6, #0]
 8000cfa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000cfe:	fbb2 f2f1 	udiv	r2, r2, r1
 8000d02:	fbb3 f4f2 	udiv	r4, r3, r2
        break;
 8000d06:	e7c8      	b.n	8000c9a <HAL_InitTick+0x26>
 8000d08:	20000004 	.word	0x20000004
 8000d0c:	20000000 	.word	0x20000000
 8000d10:	20000008 	.word	0x20000008

08000d14 <HAL_Init>:
{
 8000d14:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d16:	2003      	movs	r0, #3
 8000d18:	f000 f846 	bl	8000da8 <HAL_NVIC_SetPriorityGrouping>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000d1c:	f001 fc14 	bl	8002548 <HAL_RCC_GetSysClockFreq>
 8000d20:	4603      	mov	r3, r0
 8000d22:	4a0c      	ldr	r2, [pc, #48]	@ (8000d54 <HAL_Init+0x40>)
 8000d24:	480c      	ldr	r0, [pc, #48]	@ (8000d58 <HAL_Init+0x44>)
 8000d26:	6a12      	ldr	r2, [r2, #32]
 8000d28:	490c      	ldr	r1, [pc, #48]	@ (8000d5c <HAL_Init+0x48>)
 8000d2a:	f002 020f 	and.w	r2, r2, #15
 8000d2e:	5c82      	ldrb	r2, [r0, r2]
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000d30:	2004      	movs	r0, #4
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000d32:	40d3      	lsrs	r3, r2
 8000d34:	600b      	str	r3, [r1, #0]
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000d36:	f000 f8b5 	bl	8000ea4 <HAL_SYSTICK_CLKSourceConfig>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d3a:	200f      	movs	r0, #15
 8000d3c:	f7ff ff9a 	bl	8000c74 <HAL_InitTick>
 8000d40:	b110      	cbz	r0, 8000d48 <HAL_Init+0x34>
    return HAL_ERROR;
 8000d42:	2401      	movs	r4, #1
}
 8000d44:	4620      	mov	r0, r4
 8000d46:	bd10      	pop	{r4, pc}
 8000d48:	4604      	mov	r4, r0
  HAL_MspInit();
 8000d4a:	f7ff fd33 	bl	80007b4 <HAL_MspInit>
}
 8000d4e:	4620      	mov	r0, r4
 8000d50:	bd10      	pop	{r4, pc}
 8000d52:	bf00      	nop
 8000d54:	44020c00 	.word	0x44020c00
 8000d58:	08005b38 	.word	0x08005b38
 8000d5c:	20000000 	.word	0x20000000

08000d60 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000d60:	4a03      	ldr	r2, [pc, #12]	@ (8000d70 <HAL_IncTick+0x10>)
 8000d62:	4b04      	ldr	r3, [pc, #16]	@ (8000d74 <HAL_IncTick+0x14>)
 8000d64:	6811      	ldr	r1, [r2, #0]
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	440b      	add	r3, r1
 8000d6a:	6013      	str	r3, [r2, #0]
}
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	200001d4 	.word	0x200001d4
 8000d74:	20000004 	.word	0x20000004

08000d78 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000d78:	4b01      	ldr	r3, [pc, #4]	@ (8000d80 <HAL_GetTick+0x8>)
 8000d7a:	6818      	ldr	r0, [r3, #0]
}
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	200001d4 	.word	0x200001d4

08000d84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d84:	b538      	push	{r3, r4, r5, lr}
 8000d86:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000d88:	f7ff fff6 	bl	8000d78 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d8c:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000d8e:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8000d90:	d002      	beq.n	8000d98 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d92:	4b04      	ldr	r3, [pc, #16]	@ (8000da4 <HAL_Delay+0x20>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d98:	f7ff ffee 	bl	8000d78 <HAL_GetTick>
 8000d9c:	1b40      	subs	r0, r0, r5
 8000d9e:	42a0      	cmp	r0, r4
 8000da0:	d3fa      	bcc.n	8000d98 <HAL_Delay+0x14>
  {
  }
}
 8000da2:	bd38      	pop	{r3, r4, r5, pc}
 8000da4:	20000004 	.word	0x20000004

08000da8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000da8:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dac:	4906      	ldr	r1, [pc, #24]	@ (8000dc8 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dae:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000db0:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000db2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000db6:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000dc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000dc4:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000dc6:	4770      	bx	lr
 8000dc8:	e000ed00 	.word	0xe000ed00

08000dcc <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dcc:	4b1b      	ldr	r3, [pc, #108]	@ (8000e3c <HAL_NVIC_SetPriority+0x70>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dce:	b500      	push	{lr}
 8000dd0:	68db      	ldr	r3, [r3, #12]
 8000dd2:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dd6:	f1c3 0e07 	rsb	lr, r3, #7
 8000dda:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dde:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000de2:	bf28      	it	cs
 8000de4:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000de8:	f1bc 0f06 	cmp.w	ip, #6
 8000dec:	d91c      	bls.n	8000e28 <HAL_NVIC_SetPriority+0x5c>
 8000dee:	f1a3 0c03 	sub.w	ip, r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000df2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000df6:	fa03 f30c 	lsl.w	r3, r3, ip
 8000dfa:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dfe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e02:	fa03 f30e 	lsl.w	r3, r3, lr
 8000e06:	ea21 0303 	bic.w	r3, r1, r3
 8000e0a:	fa03 f30c 	lsl.w	r3, r3, ip
 8000e0e:	4313      	orrs	r3, r2
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e10:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8000e12:	2800      	cmp	r0, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e14:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8000e16:	db0a      	blt.n	8000e2e <HAL_NVIC_SetPriority+0x62>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e18:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000e1c:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000e20:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000e24:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e28:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e2a:	4694      	mov	ip, r2
 8000e2c:	e7e7      	b.n	8000dfe <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e2e:	4a04      	ldr	r2, [pc, #16]	@ (8000e40 <HAL_NVIC_SetPriority+0x74>)
 8000e30:	f000 000f 	and.w	r0, r0, #15
 8000e34:	4402      	add	r2, r0
 8000e36:	7613      	strb	r3, [r2, #24]
 8000e38:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e3c:	e000ed00 	.word	0xe000ed00
 8000e40:	e000ecfc 	.word	0xe000ecfc

08000e44 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000e44:	2800      	cmp	r0, #0
 8000e46:	db07      	blt.n	8000e58 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e48:	2301      	movs	r3, #1
 8000e4a:	f000 011f 	and.w	r1, r0, #31
 8000e4e:	4a03      	ldr	r2, [pc, #12]	@ (8000e5c <HAL_NVIC_EnableIRQ+0x18>)
 8000e50:	0940      	lsrs	r0, r0, #5
 8000e52:	408b      	lsls	r3, r1
 8000e54:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	e000e100 	.word	0xe000e100

08000e60 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000e60:	2800      	cmp	r0, #0
 8000e62:	db0c      	blt.n	8000e7e <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e64:	2201      	movs	r2, #1
 8000e66:	4906      	ldr	r1, [pc, #24]	@ (8000e80 <HAL_NVIC_DisableIRQ+0x20>)
 8000e68:	0943      	lsrs	r3, r0, #5
 8000e6a:	f000 001f 	and.w	r0, r0, #31
 8000e6e:	3320      	adds	r3, #32
 8000e70:	4082      	lsls	r2, r0
 8000e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000e76:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000e7a:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8000e7e:	4770      	bx	lr
 8000e80:	e000e100 	.word	0xe000e100

08000e84 <HAL_SYSTICK_Config>:
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e84:	1e43      	subs	r3, r0, #1
 8000e86:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e8a:	d209      	bcs.n	8000ea0 <HAL_SYSTICK_Config+0x1c>
    /* Reload value impossible */
    return (1UL);
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000e8c:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000e90:	2000      	movs	r0, #0
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000e92:	6153      	str	r3, [r2, #20]
  WRITE_REG(SysTick->VAL, 0UL);
 8000e94:	6190      	str	r0, [r2, #24]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000e96:	6913      	ldr	r3, [r2, #16]
 8000e98:	f043 0303 	orr.w	r3, r3, #3
 8000e9c:	6113      	str	r3, [r2, #16]

  /* Function successful */
  return (0UL);
 8000e9e:	4770      	bx	lr
    return (1UL);
 8000ea0:	2001      	movs	r0, #1
}
 8000ea2:	4770      	bx	lr

08000ea4 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000ea4:	2804      	cmp	r0, #4
 8000ea6:	d813      	bhi.n	8000ed0 <HAL_SYSTICK_CLKSourceConfig+0x2c>
 8000ea8:	e8df f000 	tbb	[pc, r0]
 8000eac:	12031a2a 	.word	0x12031a2a
 8000eb0:	13          	.byte	0x13
 8000eb1:	00          	.byte	0x00
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
      break;
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000eb2:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
 8000eb6:	690b      	ldr	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8000eb8:	4a18      	ldr	r2, [pc, #96]	@ (8000f1c <HAL_SYSTICK_CLKSourceConfig+0x78>)
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000eba:	f023 0304 	bic.w	r3, r3, #4
 8000ebe:	610b      	str	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8000ec0:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8000ec4:	f023 030c 	bic.w	r3, r3, #12
 8000ec8:	f043 0308 	orr.w	r3, r3, #8
 8000ecc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
    default:
      /* Nothing to do */
      break;
  }
}
 8000ed0:	4770      	bx	lr
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000ed2:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8000ed6:	6913      	ldr	r3, [r2, #16]
 8000ed8:	f043 0304 	orr.w	r3, r3, #4
 8000edc:	6113      	str	r3, [r2, #16]
      break;
 8000ede:	4770      	bx	lr
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000ee0:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
 8000ee4:	690b      	ldr	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8000ee6:	4a0d      	ldr	r2, [pc, #52]	@ (8000f1c <HAL_SYSTICK_CLKSourceConfig+0x78>)
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000ee8:	f023 0304 	bic.w	r3, r3, #4
 8000eec:	610b      	str	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8000eee:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8000ef2:	f023 030c 	bic.w	r3, r3, #12
 8000ef6:	f043 0304 	orr.w	r3, r3, #4
 8000efa:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000efe:	4770      	bx	lr
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000f00:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
 8000f04:	690b      	ldr	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8000f06:	4a05      	ldr	r2, [pc, #20]	@ (8000f1c <HAL_SYSTICK_CLKSourceConfig+0x78>)
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000f08:	f023 0304 	bic.w	r3, r3, #4
 8000f0c:	610b      	str	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8000f0e:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8000f12:	f023 030c 	bic.w	r3, r3, #12
 8000f16:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000f1a:	4770      	bx	lr
 8000f1c:	44020c00 	.word	0x44020c00

08000f20 <HAL_SYSTICK_GetCLKSourceConfig>:
{
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8000f20:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000f24:	691b      	ldr	r3, [r3, #16]
 8000f26:	075b      	lsls	r3, r3, #29
 8000f28:	d40f      	bmi.n	8000f4a <HAL_SYSTICK_GetCLKSourceConfig+0x2a>
    systick_source = SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8000f2a:	4b09      	ldr	r3, [pc, #36]	@ (8000f50 <HAL_SYSTICK_GetCLKSourceConfig+0x30>)
 8000f2c:	f8d3 00e4 	ldr.w	r0, [r3, #228]	@ 0xe4
 8000f30:	f000 000c 	and.w	r0, r0, #12

    switch (systick_rcc_source)
 8000f34:	2804      	cmp	r0, #4
 8000f36:	d006      	beq.n	8000f46 <HAL_SYSTICK_GetCLKSourceConfig+0x26>
 8000f38:	f1a0 0008 	sub.w	r0, r0, #8
 8000f3c:	fab0 f080 	clz	r0, r0
 8000f40:	0940      	lsrs	r0, r0, #5
 8000f42:	0040      	lsls	r0, r0, #1
 8000f44:	4770      	bx	lr
 8000f46:	2001      	movs	r0, #1
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
        break;
    }
  }
  return systick_source;
}
 8000f48:	4770      	bx	lr
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8000f4a:	2004      	movs	r0, #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	44020c00 	.word	0x44020c00

08000f54 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8000f54:	b570      	push	{r4, r5, r6, lr}
 8000f56:	4604      	mov	r4, r0
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8000f58:	f7ff ff0e 	bl	8000d78 <HAL_GetTick>

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8000f5c:	2c00      	cmp	r4, #0
 8000f5e:	f000 80b3 	beq.w	80010c8 <HAL_DMA_Init+0x174>
  if (hdma->Init.Mode == DMA_PFCTRL)
  {
    assert_param(IS_DMA_PFREQ_INSTANCE(hdma->Instance));
  }
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8000f62:	4605      	mov	r5, r0
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000f64:	2000      	movs	r0, #0

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
 8000f66:	f894 1054 	ldrb.w	r1, [r4, #84]	@ 0x54
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8000f6a:	6823      	ldr	r3, [r4, #0]
  if (hdma->State == HAL_DMA_STATE_RESET)
 8000f6c:	f001 02ff 	and.w	r2, r1, #255	@ 0xff
  __HAL_UNLOCK(hdma);
 8000f70:	f884 004c 	strb.w	r0, [r4, #76]	@ 0x4c
  if (hdma->State == HAL_DMA_STATE_RESET)
 8000f74:	2900      	cmp	r1, #0
 8000f76:	d066      	beq.n	8001046 <HAL_DMA_Init+0xf2>
    hdma->XferAbortCallback    = NULL;
    hdma->XferSuspendCallback  = NULL;
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f78:	2202      	movs	r2, #2
 8000f7a:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8000f7e:	695a      	ldr	r2, [r3, #20]
 8000f80:	f042 0206 	orr.w	r2, r2, #6
 8000f84:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8000f86:	e006      	b.n	8000f96 <HAL_DMA_Init+0x42>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8000f88:	f7ff fef6 	bl	8000d78 <HAL_GetTick>
 8000f8c:	1b43      	subs	r3, r0, r5
 8000f8e:	2b05      	cmp	r3, #5
 8000f90:	f200 8095 	bhi.w	80010be <HAL_DMA_Init+0x16a>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8000f94:	6823      	ldr	r3, [r4, #0]
 8000f96:	695a      	ldr	r2, [r3, #20]
 8000f98:	07d2      	lsls	r2, r2, #31
 8000f9a:	d4f5      	bmi.n	8000f88 <HAL_DMA_Init+0x34>

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8000f9c:	6959      	ldr	r1, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8000f9e:	6962      	ldr	r2, [r4, #20]
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8000fa0:	e9d4 5007 	ldrd	r5, r0, [r4, #28]
 8000fa4:	f421 0143 	bic.w	r1, r1, #12779520	@ 0xc30000
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8000fa8:	432a      	orrs	r2, r5
 8000faa:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8000fac:	4301      	orrs	r1, r0
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8000fae:	69a0      	ldr	r0, [r4, #24]
 8000fb0:	432a      	orrs	r2, r5
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8000fb2:	6159      	str	r1, [r3, #20]
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8000fb4:	4302      	orrs	r2, r0
#else
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
#endif /* DMA_CTR1_SSEC */

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8000fb6:	68a1      	ldr	r1, [r4, #8]
 8000fb8:	6b20      	ldr	r0, [r4, #48]	@ 0x30

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000fba:	68e5      	ldr	r5, [r4, #12]
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8000fbc:	4301      	orrs	r1, r0
 8000fbe:	7920      	ldrb	r0, [r4, #4]
 8000fc0:	4301      	orrs	r1, r0
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8000fc2:	484a      	ldr	r0, [pc, #296]	@ (80010ec <HAL_DMA_Init+0x198>)
 8000fc4:	4283      	cmp	r3, r0
 8000fc6:	d044      	beq.n	8001052 <HAL_DMA_Init+0xfe>
 8000fc8:	3080      	adds	r0, #128	@ 0x80
 8000fca:	4283      	cmp	r3, r0
 8000fcc:	d041      	beq.n	8001052 <HAL_DMA_Init+0xfe>
 8000fce:	3080      	adds	r0, #128	@ 0x80
 8000fd0:	4283      	cmp	r3, r0
 8000fd2:	d03e      	beq.n	8001052 <HAL_DMA_Init+0xfe>
 8000fd4:	3080      	adds	r0, #128	@ 0x80
 8000fd6:	4283      	cmp	r3, r0
 8000fd8:	d03b      	beq.n	8001052 <HAL_DMA_Init+0xfe>
 8000fda:	3080      	adds	r0, #128	@ 0x80
 8000fdc:	4283      	cmp	r3, r0
 8000fde:	d038      	beq.n	8001052 <HAL_DMA_Init+0xfe>
 8000fe0:	3080      	adds	r0, #128	@ 0x80
 8000fe2:	4283      	cmp	r3, r0
 8000fe4:	d035      	beq.n	8001052 <HAL_DMA_Init+0xfe>
 8000fe6:	3080      	adds	r0, #128	@ 0x80
 8000fe8:	4283      	cmp	r3, r0
 8000fea:	d032      	beq.n	8001052 <HAL_DMA_Init+0xfe>
 8000fec:	3080      	adds	r0, #128	@ 0x80
 8000fee:	4283      	cmp	r3, r0
 8000ff0:	d02f      	beq.n	8001052 <HAL_DMA_Init+0xfe>
 8000ff2:	f500 6048 	add.w	r0, r0, #3200	@ 0xc80
 8000ff6:	4283      	cmp	r3, r0
 8000ff8:	d02b      	beq.n	8001052 <HAL_DMA_Init+0xfe>
 8000ffa:	3080      	adds	r0, #128	@ 0x80
 8000ffc:	4283      	cmp	r3, r0
 8000ffe:	d028      	beq.n	8001052 <HAL_DMA_Init+0xfe>
 8001000:	3080      	adds	r0, #128	@ 0x80
 8001002:	4283      	cmp	r3, r0
 8001004:	d025      	beq.n	8001052 <HAL_DMA_Init+0xfe>
 8001006:	3080      	adds	r0, #128	@ 0x80
 8001008:	4283      	cmp	r3, r0
 800100a:	d022      	beq.n	8001052 <HAL_DMA_Init+0xfe>
 800100c:	3080      	adds	r0, #128	@ 0x80
 800100e:	4283      	cmp	r3, r0
 8001010:	d01f      	beq.n	8001052 <HAL_DMA_Init+0xfe>
 8001012:	3080      	adds	r0, #128	@ 0x80
 8001014:	4283      	cmp	r3, r0
 8001016:	d01c      	beq.n	8001052 <HAL_DMA_Init+0xfe>
 8001018:	3080      	adds	r0, #128	@ 0x80
 800101a:	4283      	cmp	r3, r0
 800101c:	d019      	beq.n	8001052 <HAL_DMA_Init+0xfe>
 800101e:	3080      	adds	r0, #128	@ 0x80
 8001020:	4283      	cmp	r3, r0
 8001022:	d016      	beq.n	8001052 <HAL_DMA_Init+0xfe>
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001024:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
 8001028:	641a      	str	r2, [r3, #64]	@ 0x40
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800102a:	d055      	beq.n	80010d8 <HAL_DMA_Init+0x184>
    {
      tmpreg |= DMA_CTR2_DREQ;
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 800102c:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8001030:	d04c      	beq.n	80010cc <HAL_DMA_Init+0x178>

  /* Set DMA channel operation mode */
  tmpreg |= hdma->Init.Mode;

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8001032:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001034:	482e      	ldr	r0, [pc, #184]	@ (80010f0 <HAL_DMA_Init+0x19c>)
  tmpreg |= hdma->Init.Mode;
 8001036:	6b65      	ldr	r5, [r4, #52]	@ 0x34
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8001038:	4002      	ands	r2, r0
 800103a:	432a      	orrs	r2, r5
 800103c:	430a      	orrs	r2, r1
                                    DMA_CTR2_PFREQ | DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   |
                                    DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 800103e:	2100      	movs	r1, #0
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8001040:	645a      	str	r2, [r3, #68]	@ 0x44
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8001042:	6499      	str	r1, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8001044:	e033      	b.n	80010ae <HAL_DMA_Init+0x15a>
    hdma->XferCpltCallback     = NULL;
 8001046:	e9c4 2218 	strd	r2, r2, [r4, #96]	@ 0x60
 800104a:	e9c4 221a 	strd	r2, r2, [r4, #104]	@ 0x68
    hdma->XferSuspendCallback  = NULL;
 800104e:	6722      	str	r2, [r4, #112]	@ 0x70
 8001050:	e792      	b.n	8000f78 <HAL_DMA_Init+0x24>
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8001052:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8001054:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001056:	3801      	subs	r0, #1
 8001058:	0500      	lsls	r0, r0, #20
 800105a:	f000 707c 	and.w	r0, r0, #66060288	@ 0x3f00000
 800105e:	4302      	orrs	r2, r0
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8001060:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8001062:	4332      	orrs	r2, r6
 8001064:	3801      	subs	r0, #1
 8001066:	0100      	lsls	r0, r0, #4
 8001068:	f400 707c 	and.w	r0, r0, #1008	@ 0x3f0
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 800106c:	4302      	orrs	r2, r0
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800106e:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
 8001072:	641a      	str	r2, [r3, #64]	@ 0x40
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001074:	d02d      	beq.n	80010d2 <HAL_DMA_Init+0x17e>
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8001076:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800107a:	d027      	beq.n	80010cc <HAL_DMA_Init+0x178>
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 800107c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800107e:	481c      	ldr	r0, [pc, #112]	@ (80010f0 <HAL_DMA_Init+0x19c>)
  tmpreg |= hdma->Init.Mode;
 8001080:	6b65      	ldr	r5, [r4, #52]	@ 0x34
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8001082:	4002      	ands	r2, r0
 8001084:	432a      	orrs	r2, r5
 8001086:	430a      	orrs	r2, r1
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8001088:	2100      	movs	r1, #0
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 800108a:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 800108c:	4a19      	ldr	r2, [pc, #100]	@ (80010f4 <HAL_DMA_Init+0x1a0>)
  WRITE_REG(hdma->Instance->CBR1, 0U);
 800108e:	6499      	str	r1, [r3, #72]	@ 0x48
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8001090:	4293      	cmp	r3, r2
 8001092:	d009      	beq.n	80010a8 <HAL_DMA_Init+0x154>
 8001094:	3280      	adds	r2, #128	@ 0x80
 8001096:	4293      	cmp	r3, r2
 8001098:	d006      	beq.n	80010a8 <HAL_DMA_Init+0x154>
 800109a:	f502 6278 	add.w	r2, r2, #3968	@ 0xf80
 800109e:	4293      	cmp	r3, r2
 80010a0:	d002      	beq.n	80010a8 <HAL_DMA_Init+0x154>
 80010a2:	3280      	adds	r2, #128	@ 0x80
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d102      	bne.n	80010ae <HAL_DMA_Init+0x15a>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 80010a8:	2200      	movs	r2, #0
 80010aa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 80010ac:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 80010ae:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80010b0:	2201      	movs	r2, #1
  WRITE_REG(hdma->Instance->CLLR, 0U);
 80010b2:	67d8      	str	r0, [r3, #124]	@ 0x7c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010b4:	65a0      	str	r0, [r4, #88]	@ 0x58
  hdma->State = HAL_DMA_STATE_READY;
 80010b6:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
  hdma->Mode = hdma->Init.Mode;
 80010ba:	6525      	str	r5, [r4, #80]	@ 0x50
}
 80010bc:	bd70      	pop	{r4, r5, r6, pc}
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80010be:	2210      	movs	r2, #16
      hdma->State = HAL_DMA_STATE_ERROR;
 80010c0:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80010c2:	65a2      	str	r2, [r4, #88]	@ 0x58
      hdma->State = HAL_DMA_STATE_ERROR;
 80010c4:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 80010c8:	2001      	movs	r0, #1
}
 80010ca:	bd70      	pop	{r4, r5, r6, pc}
    tmpreg |= DMA_CTR2_SWREQ;
 80010cc:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 80010d0:	e7d4      	b.n	800107c <HAL_DMA_Init+0x128>
      tmpreg |= DMA_CTR2_DREQ;
 80010d2:	f441 6180 	orr.w	r1, r1, #1024	@ 0x400
 80010d6:	e7d1      	b.n	800107c <HAL_DMA_Init+0x128>
  WRITE_REG(hdma->Instance->CBR1, 0U);
 80010d8:	2000      	movs	r0, #0
  tmpreg |= hdma->Init.Mode;
 80010da:	6b65      	ldr	r5, [r4, #52]	@ 0x34
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 80010dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80010de:	4e04      	ldr	r6, [pc, #16]	@ (80010f0 <HAL_DMA_Init+0x19c>)
 80010e0:	4329      	orrs	r1, r5
 80010e2:	4032      	ands	r2, r6
 80010e4:	430a      	orrs	r2, r1
 80010e6:	645a      	str	r2, [r3, #68]	@ 0x44
  WRITE_REG(hdma->Instance->CBR1, 0U);
 80010e8:	6498      	str	r0, [r3, #72]	@ 0x48
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 80010ea:	e7e0      	b.n	80010ae <HAL_DMA_Init+0x15a>
 80010ec:	40020050 	.word	0x40020050
 80010f0:	3cc02100 	.word	0x3cc02100
 80010f4:	40020350 	.word	0x40020350

080010f8 <HAL_DMA_DeInit>:
{
 80010f8:	b570      	push	{r4, r5, r6, lr}
 80010fa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80010fc:	f7ff fe3c 	bl	8000d78 <HAL_GetTick>
  if (hdma == NULL)
 8001100:	2c00      	cmp	r4, #0
 8001102:	d052      	beq.n	80011aa <HAL_DMA_DeInit+0xb2>
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8001104:	6826      	ldr	r6, [r4, #0]
 8001106:	4605      	mov	r5, r0
  __HAL_DMA_DISABLE(hdma);
 8001108:	6973      	ldr	r3, [r6, #20]
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 800110a:	4632      	mov	r2, r6
  __HAL_DMA_DISABLE(hdma);
 800110c:	f043 0306 	orr.w	r3, r3, #6
 8001110:	6173      	str	r3, [r6, #20]
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8001112:	e005      	b.n	8001120 <HAL_DMA_DeInit+0x28>
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8001114:	f7ff fe30 	bl	8000d78 <HAL_GetTick>
 8001118:	1b43      	subs	r3, r0, r5
 800111a:	2b05      	cmp	r3, #5
 800111c:	d840      	bhi.n	80011a0 <HAL_DMA_DeInit+0xa8>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 800111e:	6822      	ldr	r2, [r4, #0]
 8001120:	6953      	ldr	r3, [r2, #20]
 8001122:	f013 0301 	ands.w	r3, r3, #1
 8001126:	d1f5      	bne.n	8001114 <HAL_DMA_DeInit+0x1c>
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8001128:	4921      	ldr	r1, [pc, #132]	@ (80011b0 <HAL_DMA_DeInit+0xb8>)
  hdma->Instance->CLBAR = 0U;
 800112a:	6013      	str	r3, [r2, #0]
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 800112c:	428a      	cmp	r2, r1
  hdma->Instance->CCR   = 0U;
 800112e:	6153      	str	r3, [r2, #20]
  hdma->Instance->CTR1  = 0U;
 8001130:	6413      	str	r3, [r2, #64]	@ 0x40
  hdma->Instance->CTR2  = 0U;
 8001132:	6453      	str	r3, [r2, #68]	@ 0x44
  hdma->Instance->CBR1  = 0U;
 8001134:	6493      	str	r3, [r2, #72]	@ 0x48
  hdma->Instance->CSAR  = 0U;
 8001136:	64d3      	str	r3, [r2, #76]	@ 0x4c
  hdma->Instance->CDAR  = 0U;
 8001138:	6513      	str	r3, [r2, #80]	@ 0x50
  hdma->Instance->CLLR  = 0U;
 800113a:	67d3      	str	r3, [r2, #124]	@ 0x7c
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 800113c:	d009      	beq.n	8001152 <HAL_DMA_DeInit+0x5a>
 800113e:	4b1d      	ldr	r3, [pc, #116]	@ (80011b4 <HAL_DMA_DeInit+0xbc>)
 8001140:	429a      	cmp	r2, r3
 8001142:	d006      	beq.n	8001152 <HAL_DMA_DeInit+0x5a>
 8001144:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 8001148:	429a      	cmp	r2, r3
 800114a:	d002      	beq.n	8001152 <HAL_DMA_DeInit+0x5a>
 800114c:	3380      	adds	r3, #128	@ 0x80
 800114e:	429a      	cmp	r2, r3
 8001150:	d102      	bne.n	8001158 <HAL_DMA_DeInit+0x60>
    hdma->Instance->CTR3 = 0U;
 8001152:	2300      	movs	r3, #0
 8001154:	6553      	str	r3, [r2, #84]	@ 0x54
    hdma->Instance->CBR2 = 0U;
 8001156:	6593      	str	r3, [r2, #88]	@ 0x58
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8001158:	2001      	movs	r0, #1
 800115a:	f3c2 030b 	ubfx	r3, r2, #0, #12
 800115e:	3b50      	subs	r3, #80	@ 0x50
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8001160:	f36f 060b 	bfc	r6, #0, #12
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8001164:	f3c3 13c4 	ubfx	r3, r3, #7, #5
 8001168:	6871      	ldr	r1, [r6, #4]
 800116a:	fa00 f303 	lsl.w	r3, r0, r3
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 800116e:	f44f 40fe 	mov.w	r0, #32512	@ 0x7f00
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8001172:	ea21 0103 	bic.w	r1, r1, r3
  hdma->XferCpltCallback     = NULL;
 8001176:	2300      	movs	r3, #0
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8001178:	6071      	str	r1, [r6, #4]
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 800117a:	60d0      	str	r0, [r2, #12]
  if (hdma->Parent != NULL)
 800117c:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
  hdma->XferCpltCallback     = NULL;
 800117e:	e9c4 3318 	strd	r3, r3, [r4, #96]	@ 0x60
 8001182:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
  hdma->LinkedListQueue = NULL;
 8001186:	e9c4 331c 	strd	r3, r3, [r4, #112]	@ 0x70
  if (hdma->Parent != NULL)
 800118a:	b102      	cbz	r2, 800118e <HAL_DMA_DeInit+0x96>
    hdma->Parent = NULL;
 800118c:	65e3      	str	r3, [r4, #92]	@ 0x5c
  hdma->Mode = DMA_NORMAL;
 800118e:	2300      	movs	r3, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001190:	65a3      	str	r3, [r4, #88]	@ 0x58
  __HAL_UNLOCK(hdma);
 8001192:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
  hdma->State = HAL_DMA_STATE_RESET;
 8001196:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
  return HAL_OK;
 800119a:	4618      	mov	r0, r3
  hdma->Mode = DMA_NORMAL;
 800119c:	6523      	str	r3, [r4, #80]	@ 0x50
}
 800119e:	bd70      	pop	{r4, r5, r6, pc}
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80011a0:	2210      	movs	r2, #16
      hdma->State = HAL_DMA_STATE_ERROR;
 80011a2:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80011a4:	65a2      	str	r2, [r4, #88]	@ 0x58
      hdma->State = HAL_DMA_STATE_ERROR;
 80011a6:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 80011aa:	2001      	movs	r0, #1
}
 80011ac:	bd70      	pop	{r4, r5, r6, pc}
 80011ae:	bf00      	nop
 80011b0:	40020350 	.word	0x40020350
 80011b4:	400203d0 	.word	0x400203d0

080011b8 <HAL_DMA_Start_IT>:
  if (hdma == NULL)
 80011b8:	2800      	cmp	r0, #0
 80011ba:	d03f      	beq.n	800123c <HAL_DMA_Start_IT+0x84>
{
 80011bc:	b470      	push	{r4, r5, r6}
  if (hdma->Mode != DMA_NORMAL)
 80011be:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 80011c0:	2c00      	cmp	r4, #0
 80011c2:	d136      	bne.n	8001232 <HAL_DMA_Start_IT+0x7a>
  __HAL_LOCK(hdma);
 80011c4:	f890 c04c 	ldrb.w	ip, [r0, #76]	@ 0x4c
 80011c8:	f1bc 0f01 	cmp.w	ip, #1
 80011cc:	d034      	beq.n	8001238 <HAL_DMA_Start_IT+0x80>
 80011ce:	f04f 0c01 	mov.w	ip, #1
 80011d2:	f880 c04c 	strb.w	ip, [r0, #76]	@ 0x4c
  if (hdma->State == HAL_DMA_STATE_READY)
 80011d6:	f890 c054 	ldrb.w	ip, [r0, #84]	@ 0x54
 80011da:	f1bc 0f01 	cmp.w	ip, #1
 80011de:	d124      	bne.n	800122a <HAL_DMA_Start_IT+0x72>
    hdma->State = HAL_DMA_STATE_BUSY;
 80011e0:	2502      	movs	r5, #2
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80011e2:	f44f 46fe 	mov.w	r6, #32512	@ 0x7f00
    hdma->State = HAL_DMA_STATE_BUSY;
 80011e6:	f880 5054 	strb.w	r5, [r0, #84]	@ 0x54
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011ea:	6584      	str	r4, [r0, #88]	@ 0x58
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 80011ec:	6804      	ldr	r4, [r0, #0]
 80011ee:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 80011f0:	f363 050f 	bfi	r5, r3, #0, #16
 80011f4:	64a5      	str	r5, [r4, #72]	@ 0x48
    if (hdma->XferHalfCpltCallback != NULL)
 80011f6:	6e45      	ldr	r5, [r0, #100]	@ 0x64
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80011f8:	60e6      	str	r6, [r4, #12]
  hdma->Instance->CSAR = SrcAddress;
 80011fa:	64e1      	str	r1, [r4, #76]	@ 0x4c
  hdma->Instance->CDAR = DstAddress;
 80011fc:	6522      	str	r2, [r4, #80]	@ 0x50
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80011fe:	6963      	ldr	r3, [r4, #20]
 8001200:	f443 43ba 	orr.w	r3, r3, #23808	@ 0x5d00
 8001204:	6163      	str	r3, [r4, #20]
    if (hdma->XferHalfCpltCallback != NULL)
 8001206:	b11d      	cbz	r5, 8001210 <HAL_DMA_Start_IT+0x58>
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8001208:	6963      	ldr	r3, [r4, #20]
 800120a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800120e:	6163      	str	r3, [r4, #20]
    if (hdma->XferSuspendCallback != NULL)
 8001210:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 8001212:	b11b      	cbz	r3, 800121c <HAL_DMA_Start_IT+0x64>
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8001214:	6963      	ldr	r3, [r4, #20]
 8001216:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800121a:	6163      	str	r3, [r4, #20]
  return HAL_OK;
 800121c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800121e:	6963      	ldr	r3, [r4, #20]
 8001220:	f043 0301 	orr.w	r3, r3, #1
 8001224:	6163      	str	r3, [r4, #20]
}
 8001226:	bc70      	pop	{r4, r5, r6}
 8001228:	4770      	bx	lr
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800122a:	2340      	movs	r3, #64	@ 0x40
    __HAL_UNLOCK(hdma);
 800122c:	f880 404c 	strb.w	r4, [r0, #76]	@ 0x4c
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001230:	6583      	str	r3, [r0, #88]	@ 0x58
    return HAL_ERROR;
 8001232:	2001      	movs	r0, #1
}
 8001234:	bc70      	pop	{r4, r5, r6}
 8001236:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8001238:	2002      	movs	r0, #2
 800123a:	e7f4      	b.n	8001226 <HAL_DMA_Start_IT+0x6e>
    return HAL_ERROR;
 800123c:	2001      	movs	r0, #1
}
 800123e:	4770      	bx	lr

08001240 <HAL_DMA_Abort>:
{
 8001240:	b538      	push	{r3, r4, r5, lr}
 8001242:	4604      	mov	r4, r0
  uint32_t tickstart =  HAL_GetTick();
 8001244:	f7ff fd98 	bl	8000d78 <HAL_GetTick>
  if (hdma == NULL)
 8001248:	2c00      	cmp	r4, #0
 800124a:	d034      	beq.n	80012b6 <HAL_DMA_Abort+0x76>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800124c:	f894 3054 	ldrb.w	r3, [r4, #84]	@ 0x54
 8001250:	2b02      	cmp	r3, #2
 8001252:	d12b      	bne.n	80012ac <HAL_DMA_Abort+0x6c>
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8001254:	2105      	movs	r1, #5
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8001256:	6823      	ldr	r3, [r4, #0]
 8001258:	4605      	mov	r5, r0
 800125a:	695a      	ldr	r2, [r3, #20]
 800125c:	f042 0204 	orr.w	r2, r2, #4
 8001260:	615a      	str	r2, [r3, #20]
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8001262:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001266:	e005      	b.n	8001274 <HAL_DMA_Abort+0x34>
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8001268:	f7ff fd86 	bl	8000d78 <HAL_GetTick>
 800126c:	1b43      	subs	r3, r0, r5
 800126e:	2b05      	cmp	r3, #5
 8001270:	d823      	bhi.n	80012ba <HAL_DMA_Abort+0x7a>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001272:	6823      	ldr	r3, [r4, #0]
 8001274:	691a      	ldr	r2, [r3, #16]
 8001276:	0491      	lsls	r1, r2, #18
 8001278:	d5f6      	bpl.n	8001268 <HAL_DMA_Abort+0x28>
    hdma->State = HAL_DMA_STATE_ABORT;
 800127a:	2504      	movs	r5, #4
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 800127c:	f44f 40fe 	mov.w	r0, #32512	@ 0x7f00
    hdma->State = HAL_DMA_STATE_READY;
 8001280:	2101      	movs	r1, #1
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001282:	695a      	ldr	r2, [r3, #20]
 8001284:	f042 0202 	orr.w	r2, r2, #2
 8001288:	615a      	str	r2, [r3, #20]
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800128a:	6d22      	ldr	r2, [r4, #80]	@ 0x50
    hdma->State = HAL_DMA_STATE_ABORT;
 800128c:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001290:	0612      	lsls	r2, r2, #24
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001292:	60d8      	str	r0, [r3, #12]
    hdma->State = HAL_DMA_STATE_READY;
 8001294:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001298:	d503      	bpl.n	80012a2 <HAL_DMA_Abort+0x62>
      hdma->Instance->CBR1 = 0U;
 800129a:	2200      	movs	r2, #0
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800129c:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800129e:	7301      	strb	r1, [r0, #12]
      hdma->Instance->CBR1 = 0U;
 80012a0:	649a      	str	r2, [r3, #72]	@ 0x48
    __HAL_UNLOCK(hdma);
 80012a2:	2300      	movs	r3, #0
 80012a4:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
  return HAL_OK;
 80012a8:	4618      	mov	r0, r3
}
 80012aa:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012ac:	2220      	movs	r2, #32
    __HAL_UNLOCK(hdma);
 80012ae:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012b0:	65a2      	str	r2, [r4, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80012b2:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
    return HAL_ERROR;
 80012b6:	2001      	movs	r0, #1
}
 80012b8:	bd38      	pop	{r3, r4, r5, pc}
        hdma->State = HAL_DMA_STATE_ERROR;
 80012ba:	2103      	movs	r1, #3
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80012bc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80012be:	6d22      	ldr	r2, [r4, #80]	@ 0x50
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80012c0:	f043 0310 	orr.w	r3, r3, #16
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80012c4:	0610      	lsls	r0, r2, #24
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80012c6:	65a3      	str	r3, [r4, #88]	@ 0x58
        hdma->State = HAL_DMA_STATE_ERROR;
 80012c8:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80012cc:	d502      	bpl.n	80012d4 <HAL_DMA_Abort+0x94>
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80012ce:	2201      	movs	r2, #1
 80012d0:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 80012d2:	731a      	strb	r2, [r3, #12]
        __HAL_UNLOCK(hdma);
 80012d4:	2300      	movs	r3, #0
 80012d6:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
        return HAL_ERROR;
 80012da:	e7ec      	b.n	80012b6 <HAL_DMA_Abort+0x76>

080012dc <HAL_DMA_Abort_IT>:
  if (hdma == NULL)
 80012dc:	4603      	mov	r3, r0
 80012de:	b128      	cbz	r0, 80012ec <HAL_DMA_Abort_IT+0x10>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80012e0:	f890 2054 	ldrb.w	r2, [r0, #84]	@ 0x54
 80012e4:	2a02      	cmp	r2, #2
 80012e6:	d003      	beq.n	80012f0 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012e8:	2220      	movs	r2, #32
 80012ea:	6582      	str	r2, [r0, #88]	@ 0x58
    return HAL_ERROR;
 80012ec:	2001      	movs	r0, #1
 80012ee:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 80012f0:	2104      	movs	r1, #4
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80012f2:	681a      	ldr	r2, [r3, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80012f4:	f883 1054 	strb.w	r1, [r3, #84]	@ 0x54
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80012f8:	6953      	ldr	r3, [r2, #20]
  return HAL_OK;
 80012fa:	2000      	movs	r0, #0
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80012fc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001300:	430b      	orrs	r3, r1
 8001302:	6153      	str	r3, [r2, #20]
}
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop

08001308 <HAL_DMA_IRQHandler>:
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8001308:	2101      	movs	r1, #1
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 800130a:	6803      	ldr	r3, [r0, #0]
{
 800130c:	b510      	push	{r4, lr}
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 800130e:	f3c3 020b 	ubfx	r2, r3, #0, #12
{
 8001312:	4604      	mov	r4, r0
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8001314:	f423 607f 	bic.w	r0, r3, #4080	@ 0xff0
 8001318:	f020 000f 	bic.w	r0, r0, #15
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 800131c:	3a50      	subs	r2, #80	@ 0x50
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 800131e:	68c0      	ldr	r0, [r0, #12]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8001320:	f3c2 12c4 	ubfx	r2, r2, #7, #5
 8001324:	4091      	lsls	r1, r2
  if (global_active_flag_ns == 0U)
 8001326:	4201      	tst	r1, r0
 8001328:	f000 80a5 	beq.w	8001476 <HAL_DMA_IRQHandler+0x16e>
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 800132c:	691a      	ldr	r2, [r3, #16]
 800132e:	0552      	lsls	r2, r2, #21
 8001330:	d509      	bpl.n	8001346 <HAL_DMA_IRQHandler+0x3e>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8001332:	695a      	ldr	r2, [r3, #20]
 8001334:	0550      	lsls	r0, r2, #21
 8001336:	d506      	bpl.n	8001346 <HAL_DMA_IRQHandler+0x3e>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8001338:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800133c:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 800133e:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001340:	f042 0201 	orr.w	r2, r2, #1
 8001344:	65a2      	str	r2, [r4, #88]	@ 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 8001346:	691a      	ldr	r2, [r3, #16]
 8001348:	0511      	lsls	r1, r2, #20
 800134a:	d509      	bpl.n	8001360 <HAL_DMA_IRQHandler+0x58>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 800134c:	695a      	ldr	r2, [r3, #20]
 800134e:	0512      	lsls	r2, r2, #20
 8001350:	d506      	bpl.n	8001360 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8001352:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001356:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8001358:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800135a:	f042 0202 	orr.w	r2, r2, #2
 800135e:	65a2      	str	r2, [r4, #88]	@ 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 8001360:	691a      	ldr	r2, [r3, #16]
 8001362:	04d0      	lsls	r0, r2, #19
 8001364:	d509      	bpl.n	800137a <HAL_DMA_IRQHandler+0x72>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8001366:	695a      	ldr	r2, [r3, #20]
 8001368:	04d1      	lsls	r1, r2, #19
 800136a:	d506      	bpl.n	800137a <HAL_DMA_IRQHandler+0x72>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 800136c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001370:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8001372:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001374:	f042 0204 	orr.w	r2, r2, #4
 8001378:	65a2      	str	r2, [r4, #88]	@ 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 800137a:	691a      	ldr	r2, [r3, #16]
 800137c:	0452      	lsls	r2, r2, #17
 800137e:	d509      	bpl.n	8001394 <HAL_DMA_IRQHandler+0x8c>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8001380:	695a      	ldr	r2, [r3, #20]
 8001382:	0450      	lsls	r0, r2, #17
 8001384:	d506      	bpl.n	8001394 <HAL_DMA_IRQHandler+0x8c>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8001386:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800138a:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 800138c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800138e:	f042 0208 	orr.w	r2, r2, #8
 8001392:	65a2      	str	r2, [r4, #88]	@ 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 8001394:	691a      	ldr	r2, [r3, #16]
 8001396:	0591      	lsls	r1, r2, #22
 8001398:	d50a      	bpl.n	80013b0 <HAL_DMA_IRQHandler+0xa8>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800139a:	695a      	ldr	r2, [r3, #20]
 800139c:	0592      	lsls	r2, r2, #22
 800139e:	d507      	bpl.n	80013b0 <HAL_DMA_IRQHandler+0xa8>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 80013a0:	f44f 7100 	mov.w	r1, #512	@ 0x200
      if (hdma->XferHalfCpltCallback != NULL)
 80013a4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 80013a6:	60d9      	str	r1, [r3, #12]
      if (hdma->XferHalfCpltCallback != NULL)
 80013a8:	b112      	cbz	r2, 80013b0 <HAL_DMA_IRQHandler+0xa8>
        hdma->XferHalfCpltCallback(hdma);
 80013aa:	4620      	mov	r0, r4
 80013ac:	4790      	blx	r2
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 80013ae:	6823      	ldr	r3, [r4, #0]
 80013b0:	691a      	ldr	r2, [r3, #16]
 80013b2:	0490      	lsls	r0, r2, #18
 80013b4:	d511      	bpl.n	80013da <HAL_DMA_IRQHandler+0xd2>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 80013b6:	695a      	ldr	r2, [r3, #20]
 80013b8:	0491      	lsls	r1, r2, #18
 80013ba:	d50e      	bpl.n	80013da <HAL_DMA_IRQHandler+0xd2>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 80013bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013c0:	60da      	str	r2, [r3, #12]
      if (hdma->State == HAL_DMA_STATE_ABORT)
 80013c2:	f894 2054 	ldrb.w	r2, [r4, #84]	@ 0x54
 80013c6:	2a04      	cmp	r2, #4
 80013c8:	d03d      	beq.n	8001446 <HAL_DMA_IRQHandler+0x13e>
        hdma->State = HAL_DMA_STATE_SUSPEND;
 80013ca:	2105      	movs	r1, #5
        if (hdma->XferSuspendCallback != NULL)
 80013cc:	6f22      	ldr	r2, [r4, #112]	@ 0x70
        hdma->State = HAL_DMA_STATE_SUSPEND;
 80013ce:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
        if (hdma->XferSuspendCallback != NULL)
 80013d2:	b112      	cbz	r2, 80013da <HAL_DMA_IRQHandler+0xd2>
          hdma->XferSuspendCallback(hdma);
 80013d4:	4620      	mov	r0, r4
 80013d6:	4790      	blx	r2
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 80013d8:	6823      	ldr	r3, [r4, #0]
 80013da:	691a      	ldr	r2, [r3, #16]
 80013dc:	05d0      	lsls	r0, r2, #23
 80013de:	d518      	bpl.n	8001412 <HAL_DMA_IRQHandler+0x10a>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80013e0:	695a      	ldr	r2, [r3, #20]
 80013e2:	05d1      	lsls	r1, r2, #23
 80013e4:	d515      	bpl.n	8001412 <HAL_DMA_IRQHandler+0x10a>
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80013e6:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80013e8:	0612      	lsls	r2, r2, #24
 80013ea:	d545      	bpl.n	8001478 <HAL_DMA_IRQHandler+0x170>
        if (hdma->Instance->CLLR == 0U)
 80013ec:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80013ee:	b932      	cbnz	r2, 80013fe <HAL_DMA_IRQHandler+0xf6>
          if (hdma->Instance->CBR1 == 0U)
 80013f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80013f2:	b922      	cbnz	r2, 80013fe <HAL_DMA_IRQHandler+0xf6>
            hdma->State = HAL_DMA_STATE_READY;
 80013f4:	2201      	movs	r2, #1
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80013f6:	6f61      	ldr	r1, [r4, #116]	@ 0x74
            hdma->State = HAL_DMA_STATE_READY;
 80013f8:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80013fc:	730a      	strb	r2, [r1, #12]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 80013fe:	f44f 7040 	mov.w	r0, #768	@ 0x300
      __HAL_UNLOCK(hdma);
 8001402:	2100      	movs	r1, #0
      if (hdma->XferCpltCallback != NULL)
 8001404:	6e22      	ldr	r2, [r4, #96]	@ 0x60
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8001406:	60d8      	str	r0, [r3, #12]
      __HAL_UNLOCK(hdma);
 8001408:	f884 104c 	strb.w	r1, [r4, #76]	@ 0x4c
      if (hdma->XferCpltCallback != NULL)
 800140c:	b10a      	cbz	r2, 8001412 <HAL_DMA_IRQHandler+0x10a>
        hdma->XferCpltCallback(hdma);
 800140e:	4620      	mov	r0, r4
 8001410:	4790      	blx	r2
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001412:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001414:	2b00      	cmp	r3, #0
 8001416:	d02e      	beq.n	8001476 <HAL_DMA_IRQHandler+0x16e>
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001418:	6822      	ldr	r2, [r4, #0]
    hdma->State = HAL_DMA_STATE_READY;
 800141a:	2101      	movs	r1, #1
    hdma->Instance->CCR |= DMA_CCR_RESET;
 800141c:	6953      	ldr	r3, [r2, #20]
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800141e:	6d20      	ldr	r0, [r4, #80]	@ 0x50
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001420:	f043 0302 	orr.w	r3, r3, #2
 8001424:	6153      	str	r3, [r2, #20]
    __HAL_UNLOCK(hdma);
 8001426:	2200      	movs	r2, #0
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001428:	0603      	lsls	r3, r0, #24
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800142a:	bf48      	it	mi
 800142c:	6f63      	ldrmi	r3, [r4, #116]	@ 0x74
    hdma->State = HAL_DMA_STATE_READY;
 800142e:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001432:	bf48      	it	mi
 8001434:	7319      	strbmi	r1, [r3, #12]
    if (hdma->XferErrorCallback != NULL)
 8001436:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
    __HAL_UNLOCK(hdma);
 8001438:	f884 204c 	strb.w	r2, [r4, #76]	@ 0x4c
    if (hdma->XferErrorCallback != NULL)
 800143c:	b1db      	cbz	r3, 8001476 <HAL_DMA_IRQHandler+0x16e>
      hdma->XferErrorCallback(hdma);
 800143e:	4620      	mov	r0, r4
}
 8001440:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hdma->XferErrorCallback(hdma);
 8001444:	4718      	bx	r3
        hdma->State = HAL_DMA_STATE_READY;
 8001446:	2101      	movs	r1, #1
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8001448:	695a      	ldr	r2, [r3, #20]
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800144a:	6d20      	ldr	r0, [r4, #80]	@ 0x50
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 800144c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001450:	615a      	str	r2, [r3, #20]
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8001452:	695a      	ldr	r2, [r3, #20]
 8001454:	f042 0202 	orr.w	r2, r2, #2
 8001458:	615a      	str	r2, [r3, #20]
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800145a:	0602      	lsls	r2, r0, #24
        hdma->State = HAL_DMA_STATE_READY;
 800145c:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001460:	d503      	bpl.n	800146a <HAL_DMA_IRQHandler+0x162>
          hdma->Instance->CBR1 = 0U;
 8001462:	2200      	movs	r2, #0
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001464:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8001466:	7301      	strb	r1, [r0, #12]
          hdma->Instance->CBR1 = 0U;
 8001468:	649a      	str	r2, [r3, #72]	@ 0x48
        __HAL_UNLOCK(hdma);
 800146a:	2200      	movs	r2, #0
        if (hdma->XferAbortCallback != NULL)
 800146c:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
        __HAL_UNLOCK(hdma);
 800146e:	f884 204c 	strb.w	r2, [r4, #76]	@ 0x4c
        if (hdma->XferAbortCallback != NULL)
 8001472:	2b00      	cmp	r3, #0
 8001474:	d1e3      	bne.n	800143e <HAL_DMA_IRQHandler+0x136>
}
 8001476:	bd10      	pop	{r4, pc}
        if (hdma->Instance->CBR1 == 0U)
 8001478:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800147a:	2a00      	cmp	r2, #0
 800147c:	d1bf      	bne.n	80013fe <HAL_DMA_IRQHandler+0xf6>
          hdma->State = HAL_DMA_STATE_READY;
 800147e:	2201      	movs	r2, #1
 8001480:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
 8001484:	e7bb      	b.n	80013fe <HAL_DMA_IRQHandler+0xf6>
 8001486:	bf00      	nop

08001488 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8001488:	6d80      	ldr	r0, [r0, #88]	@ 0x58
}
 800148a:	4770      	bx	lr

0800148c <HAL_DMA_ConfigChannelAttributes>:
  if (hdma == NULL)
 800148c:	b1c0      	cbz	r0, 80014c0 <HAL_DMA_ConfigChannelAttributes+0x34>
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 800148e:	06cb      	lsls	r3, r1, #27
 8001490:	d514      	bpl.n	80014bc <HAL_DMA_ConfigChannelAttributes+0x30>
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8001492:	f04f 0c01 	mov.w	ip, #1
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8001496:	6803      	ldr	r3, [r0, #0]
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8001498:	f001 0111 	and.w	r1, r1, #17
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 800149c:	f3c3 020b 	ubfx	r2, r3, #0, #12
 80014a0:	3a50      	subs	r2, #80	@ 0x50
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 80014a2:	f36f 030b 	bfc	r3, #0, #12
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 80014a6:	2911      	cmp	r1, #17
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80014a8:	f3c2 12c4 	ubfx	r2, r2, #7, #5
      p_dma_instance->PRIVCFGR |= channel_idx;
 80014ac:	6859      	ldr	r1, [r3, #4]
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80014ae:	fa0c f202 	lsl.w	r2, ip, r2
      p_dma_instance->PRIVCFGR |= channel_idx;
 80014b2:	bf0c      	ite	eq
 80014b4:	430a      	orreq	r2, r1
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 80014b6:	ea21 0202 	bicne.w	r2, r1, r2
 80014ba:	605a      	str	r2, [r3, #4]
  return HAL_OK;
 80014bc:	2000      	movs	r0, #0
 80014be:	4770      	bx	lr
    return HAL_ERROR;
 80014c0:	2001      	movs	r0, #1
}
 80014c2:	4770      	bx	lr

080014c4 <HAL_DMAEx_List_Start_IT>:
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 80014c4:	b1f0      	cbz	r0, 8001504 <HAL_DMAEx_List_Start_IT+0x40>
 80014c6:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 80014c8:	b1e3      	cbz	r3, 8001504 <HAL_DMAEx_List_Start_IT+0x40>
  {
    return HAL_ERROR;
  }

  /* Check the DMA Mode is not DMA_NORMAL */
  if (hdma->Mode == DMA_NORMAL)
 80014ca:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 80014cc:	b1d2      	cbz	r2, 8001504 <HAL_DMAEx_List_Start_IT+0x40>
{
 80014ce:	b410      	push	{r4}
  {
    return HAL_ERROR;
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 80014d0:	f890 1054 	ldrb.w	r1, [r0, #84]	@ 0x54
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 80014d4:	6802      	ldr	r2, [r0, #0]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 80014d6:	2901      	cmp	r1, #1
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 80014d8:	6954      	ldr	r4, [r2, #20]
  dma_state = hdma->State;
 80014da:	fa5f fc81 	uxtb.w	ip, r1
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 80014de:	d004      	beq.n	80014ea <HAL_DMAEx_List_Start_IT+0x26>
 80014e0:	f1bc 0f02 	cmp.w	ip, #2
 80014e4:	d110      	bne.n	8001508 <HAL_DMAEx_List_Start_IT+0x44>
 80014e6:	03e1      	lsls	r1, r4, #15
 80014e8:	d50e      	bpl.n	8001508 <HAL_DMAEx_List_Start_IT+0x44>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 80014ea:	f890 1054 	ldrb.w	r1, [r0, #84]	@ 0x54
 80014ee:	2901      	cmp	r1, #1
 80014f0:	b2cc      	uxtb	r4, r1
 80014f2:	d012      	beq.n	800151a <HAL_DMAEx_List_Start_IT+0x56>
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80014f4:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80014f6:	6953      	ldr	r3, [r2, #20]
 80014f8:	f043 0301 	orr.w	r3, r3, #1
 80014fc:	6153      	str	r3, [r2, #20]
}
 80014fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001502:	4770      	bx	lr
    return HAL_ERROR;
 8001504:	2001      	movs	r0, #1
}
 8001506:	4770      	bx	lr
    __HAL_UNLOCK(hdma);
 8001508:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800150a:	2240      	movs	r2, #64	@ 0x40
    __HAL_UNLOCK(hdma);
 800150c:	f880 304c 	strb.w	r3, [r0, #76]	@ 0x4c
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001510:	6582      	str	r2, [r0, #88]	@ 0x58
}
 8001512:	f85d 4b04 	ldr.w	r4, [sp], #4
    return HAL_ERROR;
 8001516:	2001      	movs	r0, #1
}
 8001518:	4770      	bx	lr
      __HAL_LOCK(hdma);
 800151a:	f890 104c 	ldrb.w	r1, [r0, #76]	@ 0x4c
 800151e:	2901      	cmp	r1, #1
 8001520:	d02b      	beq.n	800157a <HAL_DMAEx_List_Start_IT+0xb6>
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8001522:	2100      	movs	r1, #0
      hdma->State                  = HAL_DMA_STATE_BUSY;
 8001524:	f04f 0c02 	mov.w	ip, #2
      __HAL_LOCK(hdma);
 8001528:	f880 404c 	strb.w	r4, [r0, #76]	@ 0x4c
      hdma->State                  = HAL_DMA_STATE_BUSY;
 800152c:	f880 c054 	strb.w	ip, [r0, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 8001530:	f883 c00c 	strb.w	ip, [r3, #12]
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8001534:	6581      	str	r1, [r0, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8001536:	6119      	str	r1, [r3, #16]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8001538:	6951      	ldr	r1, [r2, #20]
      if (hdma->XferHalfCpltCallback != NULL)
 800153a:	6e44      	ldr	r4, [r0, #100]	@ 0x64
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 800153c:	f441 41ba 	orr.w	r1, r1, #23808	@ 0x5d00
 8001540:	6151      	str	r1, [r2, #20]
      if (hdma->XferHalfCpltCallback != NULL)
 8001542:	b11c      	cbz	r4, 800154c <HAL_DMAEx_List_Start_IT+0x88>
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8001544:	6951      	ldr	r1, [r2, #20]
 8001546:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 800154a:	6151      	str	r1, [r2, #20]
      if (hdma->XferSuspendCallback != NULL)
 800154c:	6f01      	ldr	r1, [r0, #112]	@ 0x70
 800154e:	b119      	cbz	r1, 8001558 <HAL_DMAEx_List_Start_IT+0x94>
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8001550:	6951      	ldr	r1, [r2, #20]
 8001552:	f441 5100 	orr.w	r1, r1, #8192	@ 0x2000
 8001556:	6151      	str	r1, [r2, #20]
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 8001558:	681b      	ldr	r3, [r3, #0]
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 800155a:	4c09      	ldr	r4, [pc, #36]	@ (8001580 <HAL_DMAEx_List_Start_IT+0xbc>)
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 800155c:	6a18      	ldr	r0, [r3, #32]
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 800155e:	4909      	ldr	r1, [pc, #36]	@ (8001584 <HAL_DMAEx_List_Start_IT+0xc0>)
 8001560:	f010 0f02 	tst.w	r0, #2
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8001564:	f64f 70fc 	movw	r0, #65532	@ 0xfffc
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8001568:	bf18      	it	ne
 800156a:	4621      	movne	r1, r4
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 800156c:	0c1c      	lsrs	r4, r3, #16
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 800156e:	4003      	ands	r3, r0
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8001570:	0424      	lsls	r4, r4, #16
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8001572:	430b      	orrs	r3, r1
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8001574:	6014      	str	r4, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8001576:	67d3      	str	r3, [r2, #124]	@ 0x7c
 8001578:	e7bc      	b.n	80014f4 <HAL_DMAEx_List_Start_IT+0x30>
      __HAL_LOCK(hdma);
 800157a:	2002      	movs	r0, #2
 800157c:	e7bf      	b.n	80014fe <HAL_DMAEx_List_Start_IT+0x3a>
 800157e:	bf00      	nop
 8001580:	fe010000 	.word	0xfe010000
 8001584:	f8010000 	.word	0xf8010000

08001588 <HAL_FLASH_Program>:
  * @param  DataAddress specifies the address of data to be programmed
  *         This parameter shall be 32-bit aligned
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 8001588:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800158c:	2300      	movs	r3, #0
 800158e:	f8df 90f8 	ldr.w	r9, [pc, #248]	@ 8001688 <HAL_FLASH_Program+0x100>
{
 8001592:	4606      	mov	r6, r0
 8001594:	460f      	mov	r7, r1
 8001596:	4690      	mov	r8, r2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001598:	f8c9 3004 	str.w	r3, [r9, #4]

  uint32_t errorflag;
  const __IO uint32_t *reg_sr;
  __IO uint32_t *reg_ccr;

  uint32_t tickstart = HAL_GetTick();
 800159c:	f7ff fbec 	bl	8000d78 <HAL_GetTick>
#else
  reg_sr = &(FLASH_NS->NSSR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Wait on BSY, WBNE and DBNE flags to be reset */
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 80015a0:	4c38      	ldr	r4, [pc, #224]	@ (8001684 <HAL_FLASH_Program+0xfc>)
  uint32_t tickstart = HAL_GetTick();
 80015a2:	4605      	mov	r5, r0
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 80015a4:	e005      	b.n	80015b2 <HAL_FLASH_Program+0x2a>
  {
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80015a6:	f7ff fbe7 	bl	8000d78 <HAL_GetTick>
 80015aa:	1b40      	subs	r0, r0, r5
 80015ac:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80015b0:	d849      	bhi.n	8001646 <HAL_FLASH_Program+0xbe>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 80015b2:	6a23      	ldr	r3, [r4, #32]
 80015b4:	f013 0f0b 	tst.w	r3, #11
 80015b8:	d1f5      	bne.n	80015a6 <HAL_FLASH_Program+0x1e>
#else
  reg_ccr = &(FLASH_NS->NSCCR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Check FLASH operation error flags */
  errorflag = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 80015ba:	6a23      	ldr	r3, [r4, #32]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  errorflag |= (FLASH->NSSR & FLASH_FLAG_OPTCHANGEERR);
#endif /* __ARM_FEATURE_CMSE */

  /* In case of error reported in Flash SR or OPTSR registers */
  if (errorflag != 0U)
 80015bc:	f413 031e 	ands.w	r3, r3, #10354688	@ 0x9e0000
 80015c0:	d138      	bne.n	8001634 <HAL_FLASH_Program+0xac>

    return HAL_ERROR;
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 80015c2:	6a23      	ldr	r3, [r4, #32]
 80015c4:	03da      	lsls	r2, r3, #15
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_ccr) = FLASH_FLAG_EOP;
 80015c6:	bf48      	it	mi
 80015c8:	f44f 3380 	movmi.w	r3, #65536	@ 0x10000
#else
  reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 80015cc:	4a2d      	ldr	r2, [pc, #180]	@ (8001684 <HAL_FLASH_Program+0xfc>)
    (*reg_ccr) = FLASH_FLAG_EOP;
 80015ce:	bf48      	it	mi
 80015d0:	6323      	strmi	r3, [r4, #48]	@ 0x30
    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 80015d2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
    pFlash.ProcedureOnGoing = TypeProgram;
 80015d6:	f8c9 6008 	str.w	r6, [r9, #8]
    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 80015da:	2b02      	cmp	r3, #2
  SET_BIT((*reg_cr), FLASH_CR_PG);
 80015dc:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80015de:	f043 0302 	orr.w	r3, r3, #2
 80015e2:	6293      	str	r3, [r2, #40]	@ 0x28
    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 80015e4:	d034      	beq.n	8001650 <HAL_FLASH_Program+0xc8>

  /* Set HalfWord_PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);

  /* Program a halfword word (16 bits) */
  *(__IO uint16_t *)FlashAddress = *(__IO uint16_t *)DataAddress;
 80015e6:	f8b8 3000 	ldrh.w	r3, [r8]
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	803b      	strh	r3, [r7, #0]
  uint32_t tickstart = HAL_GetTick();
 80015ee:	f7ff fbc3 	bl	8000d78 <HAL_GetTick>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 80015f2:	4c24      	ldr	r4, [pc, #144]	@ (8001684 <HAL_FLASH_Program+0xfc>)
  uint32_t tickstart = HAL_GetTick();
 80015f4:	4605      	mov	r5, r0
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 80015f6:	e005      	b.n	8001604 <HAL_FLASH_Program+0x7c>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80015f8:	f7ff fbbe 	bl	8000d78 <HAL_GetTick>
 80015fc:	1b40      	subs	r0, r0, r5
 80015fe:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8001602:	d823      	bhi.n	800164c <HAL_FLASH_Program+0xc4>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 8001604:	6a23      	ldr	r3, [r4, #32]
 8001606:	f013 0f0b 	tst.w	r3, #11
 800160a:	d1f5      	bne.n	80015f8 <HAL_FLASH_Program+0x70>
  errorflag = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 800160c:	6a23      	ldr	r3, [r4, #32]
  if (errorflag != 0U)
 800160e:	f413 031e 	ands.w	r3, r3, #10354688	@ 0x9e0000
 8001612:	d12f      	bne.n	8001674 <HAL_FLASH_Program+0xec>
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 8001614:	6a23      	ldr	r3, [r4, #32]
        return HAL_TIMEOUT;
 8001616:	2000      	movs	r0, #0
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 8001618:	03db      	lsls	r3, r3, #15
    (*reg_ccr) = FLASH_FLAG_EOP;
 800161a:	bf44      	itt	mi
 800161c:	f44f 3380 	movmi.w	r3, #65536	@ 0x10000
 8001620:	6323      	strmi	r3, [r4, #48]	@ 0x30
    CLEAR_BIT((*reg_cr), (TypeProgram & ~(FLASH_NON_SECURE_MASK |  FLASH_OTP)));
 8001622:	4a18      	ldr	r2, [pc, #96]	@ (8001684 <HAL_FLASH_Program+0xfc>)
 8001624:	f026 4620 	bic.w	r6, r6, #2684354560	@ 0xa0000000
 8001628:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 800162a:	ea23 0306 	bic.w	r3, r3, r6
 800162e:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8001630:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    pFlash.ErrorCode |= errorflag;
 8001634:	f8d9 2004 	ldr.w	r2, [r9, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001638:	2001      	movs	r0, #1
    pFlash.ErrorCode |= errorflag;
 800163a:	431a      	orrs	r2, r3
 800163c:	f8c9 2004 	str.w	r2, [r9, #4]
    (*reg_ccr) = errorflag & FLASH_FLAG_SR_ERRORS;
 8001640:	6323      	str	r3, [r4, #48]	@ 0x30
}
 8001642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001646:	2003      	movs	r0, #3
}
 8001648:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 800164c:	2003      	movs	r0, #3
 800164e:	e7e8      	b.n	8001622 <HAL_FLASH_Program+0x9a>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001650:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001654:	b672      	cpsid	i
    *dest_addr = *src_addr;
 8001656:	f8d8 2000 	ldr.w	r2, [r8]
 800165a:	603a      	str	r2, [r7, #0]
 800165c:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8001660:	607a      	str	r2, [r7, #4]
 8001662:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8001666:	60ba      	str	r2, [r7, #8]
 8001668:	f8d8 200c 	ldr.w	r2, [r8, #12]
 800166c:	60fa      	str	r2, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800166e:	f383 8810 	msr	PRIMASK, r3
}
 8001672:	e7bc      	b.n	80015ee <HAL_FLASH_Program+0x66>
    pFlash.ErrorCode |= errorflag;
 8001674:	f8d9 2004 	ldr.w	r2, [r9, #4]
    return HAL_ERROR;
 8001678:	2001      	movs	r0, #1
    pFlash.ErrorCode |= errorflag;
 800167a:	431a      	orrs	r2, r3
    (*reg_ccr) = errorflag & FLASH_FLAG_SR_ERRORS;
 800167c:	6323      	str	r3, [r4, #48]	@ 0x30
    pFlash.ErrorCode |= errorflag;
 800167e:	f8c9 2004 	str.w	r2, [r9, #4]
    return HAL_ERROR;
 8001682:	e7ce      	b.n	8001622 <HAL_FLASH_Program+0x9a>
 8001684:	40022000 	.word	0x40022000
 8001688:	2000000c 	.word	0x2000000c

0800168c <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 800168c:	4b06      	ldr	r3, [pc, #24]	@ (80016a8 <HAL_FLASH_Unlock+0x1c>)
 800168e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8001690:	f010 0001 	ands.w	r0, r0, #1
 8001694:	d006      	beq.n	80016a4 <HAL_FLASH_Unlock+0x18>
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 8001696:	4905      	ldr	r1, [pc, #20]	@ (80016ac <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 8001698:	4a05      	ldr	r2, [pc, #20]	@ (80016b0 <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 800169a:	6059      	str	r1, [r3, #4]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 800169c:	605a      	str	r2, [r3, #4]
    if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 800169e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80016a0:	f000 0001 	and.w	r0, r0, #1
}
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	40022000 	.word	0x40022000
 80016ac:	45670123 	.word	0x45670123
 80016b0:	cdef89ab 	.word	0xcdef89ab

080016b4 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->NSCR, FLASH_CR_LOCK);
 80016b4:	4b04      	ldr	r3, [pc, #16]	@ (80016c8 <HAL_FLASH_Lock+0x14>)
 80016b6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80016b8:	f042 0201 	orr.w	r2, r2, #1
 80016bc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) == 0U)
 80016be:	6a98      	ldr	r0, [r3, #40]	@ 0x28
  return status;
 80016c0:	43c0      	mvns	r0, r0
}
 80016c2:	f000 0001 	and.w	r0, r0, #1
 80016c6:	4770      	bx	lr
 80016c8:	40022000 	.word	0x40022000

080016cc <FLASH_WaitForLastOperation>:
{
 80016cc:	b570      	push	{r4, r5, r6, lr}
 80016ce:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80016d0:	f7ff fb52 	bl	8000d78 <HAL_GetTick>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 80016d4:	1c62      	adds	r2, r4, #1
 80016d6:	d118      	bne.n	800170a <FLASH_WaitForLastOperation+0x3e>
 80016d8:	4a13      	ldr	r2, [pc, #76]	@ (8001728 <FLASH_WaitForLastOperation+0x5c>)
 80016da:	6a13      	ldr	r3, [r2, #32]
 80016dc:	f013 0f0b 	tst.w	r3, #11
 80016e0:	d1fb      	bne.n	80016da <FLASH_WaitForLastOperation+0xe>
  errorflag = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 80016e2:	4a11      	ldr	r2, [pc, #68]	@ (8001728 <FLASH_WaitForLastOperation+0x5c>)
 80016e4:	6a13      	ldr	r3, [r2, #32]
  if (errorflag != 0U)
 80016e6:	f413 031e 	ands.w	r3, r3, #10354688	@ 0x9e0000
 80016ea:	d107      	bne.n	80016fc <FLASH_WaitForLastOperation+0x30>
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 80016ec:	6a13      	ldr	r3, [r2, #32]
 80016ee:	03db      	lsls	r3, r3, #15
 80016f0:	d502      	bpl.n	80016f8 <FLASH_WaitForLastOperation+0x2c>
    (*reg_ccr) = FLASH_FLAG_EOP;
 80016f2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016f6:	6313      	str	r3, [r2, #48]	@ 0x30
{
 80016f8:	2000      	movs	r0, #0
}
 80016fa:	bd70      	pop	{r4, r5, r6, pc}
    pFlash.ErrorCode |= errorflag;
 80016fc:	4c0b      	ldr	r4, [pc, #44]	@ (800172c <FLASH_WaitForLastOperation+0x60>)
    return HAL_ERROR;
 80016fe:	2001      	movs	r0, #1
    pFlash.ErrorCode |= errorflag;
 8001700:	6861      	ldr	r1, [r4, #4]
    (*reg_ccr) = errorflag & FLASH_FLAG_SR_ERRORS;
 8001702:	6313      	str	r3, [r2, #48]	@ 0x30
    pFlash.ErrorCode |= errorflag;
 8001704:	4319      	orrs	r1, r3
 8001706:	6061      	str	r1, [r4, #4]
}
 8001708:	bd70      	pop	{r4, r5, r6, pc}
 800170a:	4605      	mov	r5, r0
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 800170c:	4e06      	ldr	r6, [pc, #24]	@ (8001728 <FLASH_WaitForLastOperation+0x5c>)
 800170e:	6a33      	ldr	r3, [r6, #32]
 8001710:	f013 0f0b 	tst.w	r3, #11
 8001714:	d0e5      	beq.n	80016e2 <FLASH_WaitForLastOperation+0x16>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001716:	f7ff fb2f 	bl	8000d78 <HAL_GetTick>
 800171a:	1b43      	subs	r3, r0, r5
 800171c:	42a3      	cmp	r3, r4
 800171e:	d801      	bhi.n	8001724 <FLASH_WaitForLastOperation+0x58>
 8001720:	2c00      	cmp	r4, #0
 8001722:	d1f4      	bne.n	800170e <FLASH_WaitForLastOperation+0x42>
        return HAL_TIMEOUT;
 8001724:	2003      	movs	r0, #3
}
 8001726:	bd70      	pop	{r4, r5, r6, pc}
 8001728:	40022000 	.word	0x40022000
 800172c:	2000000c 	.word	0x2000000c

08001730 <HAL_FLASHEx_Erase>:
  *          the sectors have been correctly erased).
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001730:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001734:	4e48      	ldr	r6, [pc, #288]	@ (8001858 <HAL_FLASHEx_Erase+0x128>)
 8001736:	7833      	ldrb	r3, [r6, #0]
 8001738:	2b01      	cmp	r3, #1
 800173a:	d062      	beq.n	8001802 <HAL_FLASHEx_Erase+0xd2>
 800173c:	2201      	movs	r2, #1

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800173e:	2300      	movs	r3, #0
 8001740:	4604      	mov	r4, r0

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001742:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001746:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8001748:	7032      	strb	r2, [r6, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800174a:	6073      	str	r3, [r6, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800174c:	f7ff ffbe 	bl	80016cc <FLASH_WaitForLastOperation>

  if (status == HAL_OK)
 8001750:	4607      	mov	r7, r0
 8001752:	2800      	cmp	r0, #0
 8001754:	d150      	bne.n	80017f8 <HAL_FLASHEx_Erase+0xc8>
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
    reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 8001756:	f248 0208 	movw	r2, #32776	@ 0x8008
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 800175a:	6823      	ldr	r3, [r4, #0]
 800175c:	60b3      	str	r3, [r6, #8]
    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 800175e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001762:	4293      	cmp	r3, r2
 8001764:	d051      	beq.n	800180a <HAL_FLASHEx_Erase+0xda>
    }
#endif /* FLASH_SR_OBKERR */
    else
    {
      /* Initialization of SectorError variable */
      *SectorError = 0xFFFFFFFFU;
 8001766:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800176a:	f8c8 3000 	str.w	r3, [r8]

      /* Erase by sector by sector to be done*/
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 800176e:	e9d4 5302 	ldrd	r5, r3, [r4, #8]
 8001772:	442b      	add	r3, r5
 8001774:	429d      	cmp	r5, r3
 8001776:	d237      	bcs.n	80017e8 <HAL_FLASHEx_Erase+0xb8>
    (*reg_cr) |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
  }
  else
  {
    /* Reset Sector Number for Bank2 */
    (*reg_cr) &= ~(FLASH_CR_SNB);
 8001778:	f8df b0e0 	ldr.w	fp, [pc, #224]	@ 800185c <HAL_FLASHEx_Erase+0x12c>

    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 800177c:	f8df a0e0 	ldr.w	sl, [pc, #224]	@ 8001860 <HAL_FLASHEx_Erase+0x130>
    (*reg_cr) &= ~(FLASH_CR_SNB | FLASH_CR_BKSEL);
 8001780:	f8df 90e0 	ldr.w	r9, [pc, #224]	@ 8001864 <HAL_FLASHEx_Erase+0x134>
 8001784:	e015      	b.n	80017b2 <HAL_FLASHEx_Erase+0x82>
 8001786:	ea03 0309 	and.w	r3, r3, r9
 800178a:	f8cb 3028 	str.w	r3, [fp, #40]	@ 0x28
    (*reg_cr) |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 800178e:	f8db 3028 	ldr.w	r3, [fp, #40]	@ 0x28
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001792:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
    (*reg_cr) |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 8001796:	4313      	orrs	r3, r2
 8001798:	f043 0324 	orr.w	r3, r3, #36	@ 0x24
 800179c:	f8cb 3028 	str.w	r3, [fp, #40]	@ 0x28
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80017a0:	f7ff ff94 	bl	80016cc <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 80017a4:	b9e8      	cbnz	r0, 80017e2 <HAL_FLASHEx_Erase+0xb2>
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 80017a6:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
           sector_index++)
 80017aa:	3501      	adds	r5, #1
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 80017ac:	4413      	add	r3, r2
 80017ae:	42ab      	cmp	r3, r5
 80017b0:	d91a      	bls.n	80017e8 <HAL_FLASHEx_Erase+0xb8>
  if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80017b2:	6863      	ldr	r3, [r4, #4]
 80017b4:	01aa      	lsls	r2, r5, #6
 80017b6:	f013 0f01 	tst.w	r3, #1
    (*reg_cr) &= ~(FLASH_CR_SNB | FLASH_CR_BKSEL);
 80017ba:	f8db 3028 	ldr.w	r3, [fp, #40]	@ 0x28
  if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80017be:	d1e2      	bne.n	8001786 <HAL_FLASHEx_Erase+0x56>
    (*reg_cr) &= ~(FLASH_CR_SNB);
 80017c0:	f423 53fe 	bic.w	r3, r3, #8128	@ 0x1fc0
 80017c4:	f8cb 3028 	str.w	r3, [fp, #40]	@ 0x28
    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 80017c8:	f8db 3028 	ldr.w	r3, [fp, #40]	@ 0x28
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80017cc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 80017d0:	4313      	orrs	r3, r2
 80017d2:	ea43 030a 	orr.w	r3, r3, sl
 80017d6:	f8cb 3028 	str.w	r3, [fp, #40]	@ 0x28
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80017da:	f7ff ff77 	bl	80016cc <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 80017de:	2800      	cmp	r0, #0
 80017e0:	d0e1      	beq.n	80017a6 <HAL_FLASHEx_Erase+0x76>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80017e2:	4607      	mov	r7, r0
          *SectorError = sector_index;
 80017e4:	f8c8 5000 	str.w	r5, [r8]
    CLEAR_BIT((*reg_cr), (pEraseInit->TypeErase) & (~(FLASH_NON_SECURE_MASK)));
 80017e8:	491c      	ldr	r1, [pc, #112]	@ (800185c <HAL_FLASHEx_Erase+0x12c>)
 80017ea:	6822      	ldr	r2, [r4, #0]
 80017ec:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 80017ee:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80017f2:	ea23 0302 	bic.w	r3, r3, r2
 80017f6:	628b      	str	r3, [r1, #40]	@ 0x28
  __HAL_UNLOCK(&pFlash);
 80017f8:	2300      	movs	r3, #0
 80017fa:	7033      	strb	r3, [r6, #0]
}
 80017fc:	4638      	mov	r0, r7
 80017fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(&pFlash);
 8001802:	2702      	movs	r7, #2
}
 8001804:	4638      	mov	r0, r7
 8001806:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      FLASH_MassErase(pEraseInit->Banks);
 800180a:	6863      	ldr	r3, [r4, #4]
  if ((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 800180c:	f003 0203 	and.w	r2, r3, #3
 8001810:	2a03      	cmp	r2, #3
 8001812:	d019      	beq.n	8001848 <HAL_FLASHEx_Erase+0x118>
    if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8001814:	07da      	lsls	r2, r3, #31
 8001816:	d508      	bpl.n	800182a <HAL_FLASHEx_Erase+0xfa>
      MODIFY_REG((*reg_cr), (FLASH_CR_BKSEL | FLASH_CR_BER | FLASH_CR_START), (FLASH_CR_BER | FLASH_CR_START));
 8001818:	4910      	ldr	r1, [pc, #64]	@ (800185c <HAL_FLASHEx_Erase+0x12c>)
 800181a:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 800181c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001820:	f022 0228 	bic.w	r2, r2, #40	@ 0x28
 8001824:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 8001828:	628a      	str	r2, [r1, #40]	@ 0x28
    if ((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800182a:	079b      	lsls	r3, r3, #30
 800182c:	d506      	bpl.n	800183c <HAL_FLASHEx_Erase+0x10c>
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
 800182e:	4a0b      	ldr	r2, [pc, #44]	@ (800185c <HAL_FLASHEx_Erase+0x12c>)
 8001830:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8001832:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001836:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 800183a:	6293      	str	r3, [r2, #40]	@ 0x28
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800183c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001840:	f7ff ff44 	bl	80016cc <FLASH_WaitForLastOperation>
 8001844:	4607      	mov	r7, r0
 8001846:	e7cf      	b.n	80017e8 <HAL_FLASHEx_Erase+0xb8>
    SET_BIT((*reg_cr), FLASH_CR_MER | FLASH_CR_START);
 8001848:	4a04      	ldr	r2, [pc, #16]	@ (800185c <HAL_FLASHEx_Erase+0x12c>)
 800184a:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 800184c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001850:	f043 0320 	orr.w	r3, r3, #32
 8001854:	6293      	str	r3, [r2, #40]	@ 0x28
 8001856:	e7f1      	b.n	800183c <HAL_FLASHEx_Erase+0x10c>
 8001858:	2000000c 	.word	0x2000000c
 800185c:	40022000 	.word	0x40022000
 8001860:	80000024 	.word	0x80000024
 8001864:	7fffe03f 	.word	0x7fffe03f

08001868 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800186c:	680d      	ldr	r5, [r1, #0]
{
 800186e:	b085      	sub	sp, #20
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001870:	2d00      	cmp	r5, #0
 8001872:	f000 80b6 	beq.w	80019e2 <HAL_GPIO_Init+0x17a>
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        tmp = EXTI->EXTICR[position >> 2U];
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001876:	4a5c      	ldr	r2, [pc, #368]	@ (80019e8 <HAL_GPIO_Init+0x180>)
  uint32_t position = 0U;
 8001878:	2300      	movs	r3, #0
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800187a:	ea02 2290 	and.w	r2, r2, r0, lsr #10
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800187e:	f04f 0b01 	mov.w	fp, #1
        EXTI->EXTICR[position >> 2U] = tmp;

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001882:	f8df a168 	ldr.w	sl, [pc, #360]	@ 80019ec <HAL_GPIO_Init+0x184>
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001886:	9203      	str	r2, [sp, #12]
        tmp = EXTI->RTSR1;
 8001888:	9101      	str	r1, [sp, #4]
 800188a:	e059      	b.n	8001940 <HAL_GPIO_Init+0xd8>
      tmp = GPIOx->MODER;
 800188c:	f8d0 e000 	ldr.w	lr, [r0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001890:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001894:	ea0e 0e06 	and.w	lr, lr, r6
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001898:	ea4e 0e01 	orr.w	lr, lr, r1
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800189c:	f1bc 0f01 	cmp.w	ip, #1
      GPIOx->MODER = tmp;
 80018a0:	f8c0 e000 	str.w	lr, [r0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018a4:	f240 8085 	bls.w	80019b2 <HAL_GPIO_Init+0x14a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80018a8:	9a01      	ldr	r2, [sp, #4]
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80018aa:	f1b8 0f03 	cmp.w	r8, #3
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80018ae:	6892      	ldr	r2, [r2, #8]
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80018b0:	d101      	bne.n	80018b6 <HAL_GPIO_Init+0x4e>
 80018b2:	2a01      	cmp	r2, #1
 80018b4:	d004      	beq.n	80018c0 <HAL_GPIO_Init+0x58>
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80018b6:	40ba      	lsls	r2, r7
        tmp = GPIOx->PUPDR;
 80018b8:	68c7      	ldr	r7, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80018ba:	403e      	ands	r6, r7
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80018bc:	4332      	orrs	r2, r6
        GPIOx->PUPDR = tmp;
 80018be:	60c2      	str	r2, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018c0:	00e2      	lsls	r2, r4, #3
 80018c2:	d539      	bpl.n	8001938 <HAL_GPIO_Init+0xd0>
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80018c4:	210f      	movs	r1, #15
 80018c6:	f023 0603 	bic.w	r6, r3, #3
 80018ca:	f106 4688 	add.w	r6, r6, #1140850688	@ 0x44000000
 80018ce:	f003 0203 	and.w	r2, r3, #3
 80018d2:	f506 3608 	add.w	r6, r6, #139264	@ 0x22000
 80018d6:	00d2      	lsls	r2, r2, #3
        tmp = EXTI->EXTICR[position >> 2U];
 80018d8:	6e37      	ldr	r7, [r6, #96]	@ 0x60
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80018da:	fa01 fc02 	lsl.w	ip, r1, r2
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80018de:	9903      	ldr	r1, [sp, #12]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80018e0:	ea27 070c 	bic.w	r7, r7, ip
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80018e4:	fa01 f202 	lsl.w	r2, r1, r2
 80018e8:	433a      	orrs	r2, r7
        EXTI->EXTICR[position >> 2U] = tmp;
 80018ea:	6632      	str	r2, [r6, #96]	@ 0x60
        tmp &= ~((uint32_t)iocurrent);
 80018ec:	ea6f 0609 	mvn.w	r6, r9
        tmp = EXTI->RTSR1;
 80018f0:	f8da 2000 	ldr.w	r2, [sl]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018f4:	02e7      	lsls	r7, r4, #11
        tmp &= ~((uint32_t)iocurrent);
 80018f6:	bf54      	ite	pl
 80018f8:	4032      	andpl	r2, r6
        {
          tmp |= iocurrent;
 80018fa:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->RTSR1 = tmp;
 80018fe:	f8ca 2000 	str.w	r2, [sl]

        tmp = EXTI->FTSR1;
 8001902:	f8da 2004 	ldr.w	r2, [sl, #4]
        tmp &= ~((uint32_t)iocurrent);
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001906:	02a1      	lsls	r1, r4, #10
        tmp &= ~((uint32_t)iocurrent);
 8001908:	bf54      	ite	pl
 800190a:	4032      	andpl	r2, r6
        {
          tmp |= iocurrent;
 800190c:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->FTSR1 = tmp;
 8001910:	f8ca 2004 	str.w	r2, [sl, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8001914:	f8da 2084 	ldr.w	r2, [sl, #132]	@ 0x84
        tmp &= ~((uint32_t)iocurrent);
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001918:	03a7      	lsls	r7, r4, #14
        tmp &= ~((uint32_t)iocurrent);
 800191a:	bf54      	ite	pl
 800191c:	4032      	andpl	r2, r6
        {
          tmp |= iocurrent;
 800191e:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->EMR1 = tmp;
 8001922:	f8ca 2084 	str.w	r2, [sl, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001926:	f8da 2080 	ldr.w	r2, [sl, #128]	@ 0x80
        tmp &= ~((uint32_t)iocurrent);
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800192a:	03e1      	lsls	r1, r4, #15
        tmp &= ~((uint32_t)iocurrent);
 800192c:	bf54      	ite	pl
 800192e:	4032      	andpl	r2, r6
        {
          tmp |= iocurrent;
 8001930:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->IMR1 = tmp;
 8001934:	f8ca 2080 	str.w	r2, [sl, #128]	@ 0x80
      }
    }

    position++;
 8001938:	3301      	adds	r3, #1
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800193a:	fa35 f203 	lsrs.w	r2, r5, r3
 800193e:	d050      	beq.n	80019e2 <HAL_GPIO_Init+0x17a>
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001940:	fa0b f203 	lsl.w	r2, fp, r3
    if (iocurrent != 0U)
 8001944:	ea12 0905 	ands.w	r9, r2, r5
 8001948:	d0f6      	beq.n	8001938 <HAL_GPIO_Init+0xd0>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800194a:	9901      	ldr	r1, [sp, #4]
 800194c:	005f      	lsls	r7, r3, #1
 800194e:	684c      	ldr	r4, [r1, #4]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001950:	2103      	movs	r1, #3
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001952:	f024 0c10 	bic.w	ip, r4, #16
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001956:	ea04 0801 	and.w	r8, r4, r1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800195a:	fa01 f607 	lsl.w	r6, r1, r7
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800195e:	f1bc 0f02 	cmp.w	ip, #2
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001962:	fa08 f107 	lsl.w	r1, r8, r7
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001966:	ea6f 0606 	mvn.w	r6, r6
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800196a:	9102      	str	r1, [sp, #8]
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800196c:	d18e      	bne.n	800188c <HAL_GPIO_Init+0x24>
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800196e:	9901      	ldr	r1, [sp, #4]
        tmp = GPIOx->AFR[position >> 3U];
 8001970:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001974:	6909      	ldr	r1, [r1, #16]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001976:	f003 0c07 	and.w	ip, r3, #7
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800197a:	f001 0e0f 	and.w	lr, r1, #15
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800197e:	210f      	movs	r1, #15
 8001980:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8001984:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001988:	fa0e fe0c 	lsl.w	lr, lr, ip
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800198c:	fa01 fc0c 	lsl.w	ip, r1, ip
        tmp = GPIOx->AFR[position >> 3U];
 8001990:	f8d8 1020 	ldr.w	r1, [r8, #32]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001994:	ea21 0c0c 	bic.w	ip, r1, ip
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001998:	ea4e 0e0c 	orr.w	lr, lr, ip
        GPIOx->AFR[position >> 3U] = tmp;
 800199c:	f8c8 e020 	str.w	lr, [r8, #32]
      tmp = GPIOx->MODER;
 80019a0:	f8d0 c000 	ldr.w	ip, [r0]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80019a4:	9902      	ldr	r1, [sp, #8]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80019a6:	ea0c 0c06 	and.w	ip, ip, r6
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80019aa:	ea4c 0c01 	orr.w	ip, ip, r1
      GPIOx->MODER = tmp;
 80019ae:	f8c0 c000 	str.w	ip, [r0]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80019b2:	9901      	ldr	r1, [sp, #4]
        tmp = GPIOx->OSPEEDR;
 80019b4:	f8d0 e008 	ldr.w	lr, [r0, #8]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80019b8:	68c9      	ldr	r1, [r1, #12]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80019ba:	ea0e 0e06 	and.w	lr, lr, r6
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80019be:	fa01 fc07 	lsl.w	ip, r1, r7
 80019c2:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->OSPEEDR = tmp;
 80019c6:	f8c0 c008 	str.w	ip, [r0, #8]
        tmp = GPIOx->OTYPER;
 80019ca:	f8d0 c004 	ldr.w	ip, [r0, #4]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80019ce:	9901      	ldr	r1, [sp, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019d0:	ea2c 0c02 	bic.w	ip, ip, r2
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80019d4:	0922      	lsrs	r2, r4, #4
 80019d6:	409a      	lsls	r2, r3
 80019d8:	ea42 020c 	orr.w	r2, r2, ip
        GPIOx->OTYPER = tmp;
 80019dc:	6042      	str	r2, [r0, #4]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80019de:	688a      	ldr	r2, [r1, #8]
 80019e0:	e769      	b.n	80018b6 <HAL_GPIO_Init+0x4e>
  }
}
 80019e2:	b005      	add	sp, #20
 80019e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80019e8:	002f7f7f 	.word	0x002f7f7f
 80019ec:	44022000 	.word	0x44022000

080019f0 <HAL_GPIO_DeInit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80019f0:	2900      	cmp	r1, #0
 80019f2:	d064      	beq.n	8001abe <HAL_GPIO_DeInit+0xce>
{
 80019f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0U;
 80019f8:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 80019fa:	f04f 0b01 	mov.w	fp, #1
    if (iocurrent != 0U)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80019fe:	f04f 080f 	mov.w	r8, #15
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8001a02:	4a2f      	ldr	r2, [pc, #188]	@ (8001ac0 <HAL_GPIO_DeInit+0xd0>)
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001a04:	f8df 90bc 	ldr.w	r9, [pc, #188]	@ 8001ac4 <HAL_GPIO_DeInit+0xd4>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8001a08:	ea02 2a90 	and.w	sl, r2, r0, lsr #10

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
    }

    position++;
 8001a0c:	f023 0403 	bic.w	r4, r3, #3
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001a10:	f003 0203 	and.w	r2, r3, #3
    iocurrent = (GPIO_Pin) & (1UL << position);
 8001a14:	fa0b f503 	lsl.w	r5, fp, r3
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001a18:	00d2      	lsls	r2, r2, #3
 8001a1a:	f104 4488 	add.w	r4, r4, #1140850688	@ 0x44000000
    if (iocurrent != 0U)
 8001a1e:	ea15 0e01 	ands.w	lr, r5, r1
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001a22:	fa08 f702 	lsl.w	r7, r8, r2
 8001a26:	f504 3408 	add.w	r4, r4, #139264	@ 0x22000
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8001a2a:	fa0a f202 	lsl.w	r2, sl, r2
    if (iocurrent != 0U)
 8001a2e:	d040      	beq.n	8001ab2 <HAL_GPIO_DeInit+0xc2>
      tmp = EXTI->EXTICR[position >> 2U];
 8001a30:	6e26      	ldr	r6, [r4, #96]	@ 0x60
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001a32:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001a36:	403e      	ands	r6, r7
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8001a38:	42b2      	cmp	r2, r6
 8001a3a:	d11b      	bne.n	8001a74 <HAL_GPIO_DeInit+0x84>
        EXTI->IMR1 &= ~(iocurrent);
 8001a3c:	f8d9 2080 	ldr.w	r2, [r9, #128]	@ 0x80
 8001a40:	ea22 020e 	bic.w	r2, r2, lr
 8001a44:	f8c9 2080 	str.w	r2, [r9, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8001a48:	f8d9 2084 	ldr.w	r2, [r9, #132]	@ 0x84
 8001a4c:	ea22 020e 	bic.w	r2, r2, lr
 8001a50:	f8c9 2084 	str.w	r2, [r9, #132]	@ 0x84
        EXTI->RTSR1 &= ~(iocurrent);
 8001a54:	f8d9 2000 	ldr.w	r2, [r9]
 8001a58:	ea22 020e 	bic.w	r2, r2, lr
 8001a5c:	f8c9 2000 	str.w	r2, [r9]
        EXTI->FTSR1 &= ~(iocurrent);
 8001a60:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001a64:	ea22 020e 	bic.w	r2, r2, lr
 8001a68:	f8c9 2004 	str.w	r2, [r9, #4]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8001a6c:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8001a6e:	ea22 0207 	bic.w	r2, r2, r7
 8001a72:	6622      	str	r2, [r4, #96]	@ 0x60
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001a74:	2203      	movs	r2, #3
 8001a76:	6806      	ldr	r6, [r0, #0]
 8001a78:	fa02 f40c 	lsl.w	r4, r2, ip
 8001a7c:	4326      	orrs	r6, r4
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001a7e:	fa23 f202 	lsr.w	r2, r3, r2
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001a82:	6006      	str	r6, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001a84:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001a88:	f003 0607 	and.w	r6, r3, #7
 8001a8c:	6a17      	ldr	r7, [r2, #32]
 8001a8e:	00b6      	lsls	r6, r6, #2
 8001a90:	fa08 f606 	lsl.w	r6, r8, r6
 8001a94:	ea27 0606 	bic.w	r6, r7, r6
 8001a98:	6216      	str	r6, [r2, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001a9a:	6882      	ldr	r2, [r0, #8]
 8001a9c:	ea22 0204 	bic.w	r2, r2, r4
 8001aa0:	6082      	str	r2, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8001aa2:	6842      	ldr	r2, [r0, #4]
 8001aa4:	ea22 0205 	bic.w	r2, r2, r5
 8001aa8:	6042      	str	r2, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001aaa:	68c2      	ldr	r2, [r0, #12]
 8001aac:	ea22 0204 	bic.w	r2, r2, r4
 8001ab0:	60c2      	str	r2, [r0, #12]
    position++;
 8001ab2:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0U)
 8001ab4:	fa31 f203 	lsrs.w	r2, r1, r3
 8001ab8:	d1a8      	bne.n	8001a0c <HAL_GPIO_DeInit+0x1c>
  }
}
 8001aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001abe:	4770      	bx	lr
 8001ac0:	002f7f7f 	.word	0x002f7f7f
 8001ac4:	44022000 	.word	0x44022000

08001ac8 <HAL_RCC_GetSysClockFreq.part.0>:
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8001ac8:	4b44      	ldr	r3, [pc, #272]	@ (8001bdc <HAL_RCC_GetSysClockFreq.part.0+0x114>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 8001aca:	b430      	push	{r4, r5}
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8001acc:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8001ace:	6a99      	ldr	r1, [r3, #40]	@ 0x28
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8001ad0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));

    if (pllm != 0U)
 8001ad2:	f411 5f7c 	tst.w	r1, #16128	@ 0x3f00
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8001ad6:	6b9d      	ldr	r5, [r3, #56]	@ 0x38
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8001ad8:	f3c1 2005 	ubfx	r0, r1, #8, #6
    if (pllm != 0U)
 8001adc:	d035      	beq.n	8001b4a <HAL_RCC_GetSysClockFreq.part.0+0x82>
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8001ade:	f3c2 1200 	ubfx	r2, r2, #4, #1
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8001ae2:	f3c5 05cc 	ubfx	r5, r5, #3, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8001ae6:	fb05 f202 	mul.w	r2, r5, r2
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001aea:	ee07 0a90 	vmov	s15, r0
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8001aee:	ee06 2a90 	vmov	s13, r2
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8001af2:	f004 0403 	and.w	r4, r4, #3
      switch (pllsource)
 8001af6:	2c01      	cmp	r4, #1
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001af8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8001afc:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
      switch (pllsource)
 8001b00:	d039      	beq.n	8001b76 <HAL_RCC_GetSysClockFreq.part.0+0xae>
 8001b02:	2c03      	cmp	r4, #3
 8001b04:	d123      	bne.n	8001b4e <HAL_RCC_GetSysClockFreq.part.0+0x86>
          }

          break;

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8001b08:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b10:	ee07 3a90 	vmov	s15, r3
 8001b14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b18:	eddf 5a31 	vldr	s11, [pc, #196]	@ 8001be0 <HAL_RCC_GetSysClockFreq.part.0+0x118>
 8001b1c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001b20:	eec5 6a87 	vdiv.f32	s13, s11, s14
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8001b24:	ee77 7a86 	vadd.f32	s15, s15, s12
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b28:	ee67 7aa6 	vmul.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
          break;
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8001b2c:	4b2b      	ldr	r3, [pc, #172]	@ (8001bdc <HAL_RCC_GetSysClockFreq.part.0+0x114>)
 8001b2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b30:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8001b34:	3301      	adds	r3, #1
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8001b36:	ee07 3a10 	vmov	s14, r3
 8001b3a:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8001b3e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001b42:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8001b46:	ee17 0a90 	vmov	r0, s15
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
  }

  return sysclockfreq;
}
 8001b4a:	bc30      	pop	{r4, r5}
 8001b4c:	4770      	bx	lr
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8001b50:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b58:	ee07 3a90 	vmov	s15, r3
 8001b5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b60:	eddf 5a20 	vldr	s11, [pc, #128]	@ 8001be4 <HAL_RCC_GetSysClockFreq.part.0+0x11c>
 8001b64:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001b68:	eec5 6a87 	vdiv.f32	s13, s11, s14
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8001b6c:	ee77 7a86 	vadd.f32	s15, s15, s12
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b70:	ee67 7aa6 	vmul.f32	s15, s15, s13
          break;
 8001b74:	e7da      	b.n	8001b2c <HAL_RCC_GetSysClockFreq.part.0+0x64>
          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	0692      	lsls	r2, r2, #26
 8001b7a:	d51a      	bpl.n	8001bb2 <HAL_RCC_GetSysClockFreq.part.0+0xea>
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8001b7c:	6819      	ldr	r1, [r3, #0]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8001b80:	4a19      	ldr	r2, [pc, #100]	@ (8001be8 <HAL_RCC_GetSysClockFreq.part.0+0x120>)
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b86:	ee07 3a90 	vmov	s15, r3
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8001b8a:	f3c1 03c1 	ubfx	r3, r1, #3, #2
 8001b8e:	40da      	lsrs	r2, r3
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b94:	ee06 2a10 	vmov	s12, r2
 8001b98:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8001b9c:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8001ba0:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001ba4:	eec6 7a07 	vdiv.f32	s15, s12, s14
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8001ba8:	ee36 7aa5 	vadd.f32	s14, s13, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001bac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bb0:	e7bc      	b.n	8001b2c <HAL_RCC_GetSysClockFreq.part.0+0x64>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001bb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8001bb4:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001bb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bbc:	ee07 3a90 	vmov	s15, r3
 8001bc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bc4:	eddf 5a09 	vldr	s11, [pc, #36]	@ 8001bec <HAL_RCC_GetSysClockFreq.part.0+0x124>
 8001bc8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001bcc:	eec5 6a87 	vdiv.f32	s13, s11, s14
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8001bd0:	ee77 7a86 	vadd.f32	s15, s15, s12
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001bd4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001bd8:	e7a8      	b.n	8001b2c <HAL_RCC_GetSysClockFreq.part.0+0x64>
 8001bda:	bf00      	nop
 8001bdc:	44020c00 	.word	0x44020c00
 8001be0:	4bb71b00 	.word	0x4bb71b00
 8001be4:	4a742400 	.word	0x4a742400
 8001be8:	03d09000 	.word	0x03d09000
 8001bec:	4c742400 	.word	0x4c742400

08001bf0 <HAL_RCC_OscConfig>:
  if (pOscInitStruct == NULL)
 8001bf0:	2800      	cmp	r0, #0
 8001bf2:	f000 8349 	beq.w	8002288 <HAL_RCC_OscConfig+0x698>
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bf6:	4aa3      	ldr	r2, [pc, #652]	@ (8001e84 <HAL_RCC_OscConfig+0x294>)
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001bf8:	6803      	ldr	r3, [r0, #0]
{
 8001bfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bfe:	69d5      	ldr	r5, [r2, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8001c00:	6a96      	ldr	r6, [r2, #40]	@ 0x28
 8001c02:	4604      	mov	r4, r0
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001c04:	06d8      	lsls	r0, r3, #27
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c06:	f005 0518 	and.w	r5, r5, #24
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8001c0a:	f006 0603 	and.w	r6, r6, #3
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001c0e:	d524      	bpl.n	8001c5a <HAL_RCC_OscConfig+0x6a>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8001c10:	2d08      	cmp	r5, #8
 8001c12:	f000 813e 	beq.w	8001e92 <HAL_RCC_OscConfig+0x2a2>
 8001c16:	2d18      	cmp	r5, #24
 8001c18:	f000 8138 	beq.w	8001e8c <HAL_RCC_OscConfig+0x29c>
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8001c1c:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 8001c1e:	4f99      	ldr	r7, [pc, #612]	@ (8001e84 <HAL_RCC_OscConfig+0x294>)
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	f000 80ef 	beq.w	8001e04 <HAL_RCC_OscConfig+0x214>
        __HAL_RCC_CSI_ENABLE();
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c2c:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8001c2e:	f7ff f8a3 	bl	8000d78 <HAL_GetTick>
 8001c32:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001c34:	e006      	b.n	8001c44 <HAL_RCC_OscConfig+0x54>
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001c36:	f7ff f89f 	bl	8000d78 <HAL_GetTick>
 8001c3a:	eba0 0008 	sub.w	r0, r0, r8
 8001c3e:	2802      	cmp	r0, #2
 8001c40:	f200 8169 	bhi.w	8001f16 <HAL_RCC_OscConfig+0x326>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	059a      	lsls	r2, r3, #22
 8001c48:	d5f5      	bpl.n	8001c36 <HAL_RCC_OscConfig+0x46>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	6a22      	ldr	r2, [r4, #32]
 8001c4e:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8001c52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001c56:	61bb      	str	r3, [r7, #24]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c58:	6823      	ldr	r3, [r4, #0]
 8001c5a:	07d8      	lsls	r0, r3, #31
 8001c5c:	d538      	bpl.n	8001cd0 <HAL_RCC_OscConfig+0xe0>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001c5e:	2d10      	cmp	r5, #16
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001c60:	6862      	ldr	r2, [r4, #4]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001c62:	f000 80e5 	beq.w	8001e30 <HAL_RCC_OscConfig+0x240>
 8001c66:	2d18      	cmp	r5, #24
 8001c68:	f000 80df 	beq.w	8001e2a <HAL_RCC_OscConfig+0x23a>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8001c6c:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8001c70:	d018      	beq.n	8001ca4 <HAL_RCC_OscConfig+0xb4>
 8001c72:	2a00      	cmp	r2, #0
 8001c74:	f000 8152 	beq.w	8001f1c <HAL_RCC_OscConfig+0x32c>
 8001c78:	f5b2 2fa0 	cmp.w	r2, #327680	@ 0x50000
 8001c7c:	4b81      	ldr	r3, [pc, #516]	@ (8001e84 <HAL_RCC_OscConfig+0x294>)
 8001c7e:	f000 823e 	beq.w	80020fe <HAL_RCC_OscConfig+0x50e>
 8001c82:	f5b2 1fa8 	cmp.w	r2, #1376256	@ 0x150000
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	f000 82b9 	beq.w	80021fe <HAL_RCC_OscConfig+0x60e>
 8001c8c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8001ca0:	601a      	str	r2, [r3, #0]
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8001ca2:	e004      	b.n	8001cae <HAL_RCC_OscConfig+0xbe>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8001ca4:	4a77      	ldr	r2, [pc, #476]	@ (8001e84 <HAL_RCC_OscConfig+0x294>)
 8001ca6:	6813      	ldr	r3, [r2, #0]
 8001ca8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cac:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001cae:	f7ff f863 	bl	8000d78 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cb2:	f8df 81d0 	ldr.w	r8, [pc, #464]	@ 8001e84 <HAL_RCC_OscConfig+0x294>
        tickstart = HAL_GetTick();
 8001cb6:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cb8:	e005      	b.n	8001cc6 <HAL_RCC_OscConfig+0xd6>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001cba:	f7ff f85d 	bl	8000d78 <HAL_GetTick>
 8001cbe:	1bc0      	subs	r0, r0, r7
 8001cc0:	2864      	cmp	r0, #100	@ 0x64
 8001cc2:	f200 8128 	bhi.w	8001f16 <HAL_RCC_OscConfig+0x326>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cc6:	f8d8 3000 	ldr.w	r3, [r8]
 8001cca:	039a      	lsls	r2, r3, #14
 8001ccc:	d5f5      	bpl.n	8001cba <HAL_RCC_OscConfig+0xca>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cce:	6823      	ldr	r3, [r4, #0]
 8001cd0:	0798      	lsls	r0, r3, #30
 8001cd2:	d524      	bpl.n	8001d1e <HAL_RCC_OscConfig+0x12e>
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001cd4:	68e3      	ldr	r3, [r4, #12]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001cd6:	2d00      	cmp	r5, #0
 8001cd8:	f040 8153 	bne.w	8001f82 <HAL_RCC_OscConfig+0x392>
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	f000 8159 	beq.w	8001f94 <HAL_RCC_OscConfig+0x3a4>
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8001ce2:	4b68      	ldr	r3, [pc, #416]	@ (8001e84 <HAL_RCC_OscConfig+0x294>)
 8001ce4:	6921      	ldr	r1, [r4, #16]
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	f002 0218 	and.w	r2, r2, #24
 8001cec:	428a      	cmp	r2, r1
 8001cee:	f040 8193 	bne.w	8002018 <HAL_RCC_OscConfig+0x428>
        tickstart = HAL_GetTick();
 8001cf2:	f7ff f841 	bl	8000d78 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cf6:	4f63      	ldr	r7, [pc, #396]	@ (8001e84 <HAL_RCC_OscConfig+0x294>)
        tickstart = HAL_GetTick();
 8001cf8:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cfa:	e005      	b.n	8001d08 <HAL_RCC_OscConfig+0x118>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001cfc:	f7ff f83c 	bl	8000d78 <HAL_GetTick>
 8001d00:	1b80      	subs	r0, r0, r6
 8001d02:	2802      	cmp	r0, #2
 8001d04:	f200 8107 	bhi.w	8001f16 <HAL_RCC_OscConfig+0x326>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	079a      	lsls	r2, r3, #30
 8001d0c:	d5f6      	bpl.n	8001cfc <HAL_RCC_OscConfig+0x10c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	6962      	ldr	r2, [r4, #20]
 8001d12:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 8001d16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001d1a:	613b      	str	r3, [r7, #16]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d1c:	6823      	ldr	r3, [r4, #0]
 8001d1e:	0719      	lsls	r1, r3, #28
 8001d20:	d519      	bpl.n	8001d56 <HAL_RCC_OscConfig+0x166>
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8001d22:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_LSI_ENABLE();
 8001d24:	4e57      	ldr	r6, [pc, #348]	@ (8001e84 <HAL_RCC_OscConfig+0x294>)
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	f000 8113 	beq.w	8001f52 <HAL_RCC_OscConfig+0x362>
      __HAL_RCC_LSI_ENABLE();
 8001d2c:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8001d30:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001d34:	f8c6 30f0 	str.w	r3, [r6, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 8001d38:	f7ff f81e 	bl	8000d78 <HAL_GetTick>
 8001d3c:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001d3e:	e005      	b.n	8001d4c <HAL_RCC_OscConfig+0x15c>
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001d40:	f7ff f81a 	bl	8000d78 <HAL_GetTick>
 8001d44:	1bc0      	subs	r0, r0, r7
 8001d46:	2802      	cmp	r0, #2
 8001d48:	f200 80e5 	bhi.w	8001f16 <HAL_RCC_OscConfig+0x326>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001d4c:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8001d50:	011a      	lsls	r2, r3, #4
 8001d52:	d5f5      	bpl.n	8001d40 <HAL_RCC_OscConfig+0x150>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d54:	6823      	ldr	r3, [r4, #0]
 8001d56:	0758      	lsls	r0, r3, #29
 8001d58:	d536      	bpl.n	8001dc8 <HAL_RCC_OscConfig+0x1d8>
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001d5a:	4e4b      	ldr	r6, [pc, #300]	@ (8001e88 <HAL_RCC_OscConfig+0x298>)
 8001d5c:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8001d5e:	07d9      	lsls	r1, r3, #31
 8001d60:	f140 80c9 	bpl.w	8001ef6 <HAL_RCC_OscConfig+0x306>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001d64:	68a3      	ldr	r3, [r4, #8]
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	f000 81d6 	beq.w	8002118 <HAL_RCC_OscConfig+0x528>
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	f000 809f 	beq.w	8001eb0 <HAL_RCC_OscConfig+0x2c0>
 8001d72:	2b05      	cmp	r3, #5
 8001d74:	f000 824f 	beq.w	8002216 <HAL_RCC_OscConfig+0x626>
 8001d78:	2b85      	cmp	r3, #133	@ 0x85
 8001d7a:	4b42      	ldr	r3, [pc, #264]	@ (8001e84 <HAL_RCC_OscConfig+0x294>)
 8001d7c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001d80:	f000 826d 	beq.w	800225e <HAL_RCC_OscConfig+0x66e>
 8001d84:	f022 0201 	bic.w	r2, r2, #1
 8001d88:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001d8c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001d90:	f022 0204 	bic.w	r2, r2, #4
 8001d94:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001d98:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001d9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001da0:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 8001da4:	f7fe ffe8 	bl	8000d78 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001da8:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8001dac:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dae:	4f35      	ldr	r7, [pc, #212]	@ (8001e84 <HAL_RCC_OscConfig+0x294>)
 8001db0:	e005      	b.n	8001dbe <HAL_RCC_OscConfig+0x1ce>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001db2:	f7fe ffe1 	bl	8000d78 <HAL_GetTick>
 8001db6:	1b80      	subs	r0, r0, r6
 8001db8:	4540      	cmp	r0, r8
 8001dba:	f200 80ac 	bhi.w	8001f16 <HAL_RCC_OscConfig+0x326>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dbe:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001dc2:	079b      	lsls	r3, r3, #30
 8001dc4:	d5f5      	bpl.n	8001db2 <HAL_RCC_OscConfig+0x1c2>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001dc6:	6823      	ldr	r3, [r4, #0]
 8001dc8:	0699      	lsls	r1, r3, #26
 8001dca:	d515      	bpl.n	8001df8 <HAL_RCC_OscConfig+0x208>
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001dcc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      __HAL_RCC_HSI48_ENABLE();
 8001dce:	4e2d      	ldr	r6, [pc, #180]	@ (8001e84 <HAL_RCC_OscConfig+0x294>)
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f000 8110 	beq.w	8001ff6 <HAL_RCC_OscConfig+0x406>
      __HAL_RCC_HSI48_ENABLE();
 8001dd6:	6833      	ldr	r3, [r6, #0]
 8001dd8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ddc:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001dde:	f7fe ffcb 	bl	8000d78 <HAL_GetTick>
 8001de2:	4607      	mov	r7, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001de4:	e005      	b.n	8001df2 <HAL_RCC_OscConfig+0x202>
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001de6:	f7fe ffc7 	bl	8000d78 <HAL_GetTick>
 8001dea:	1bc0      	subs	r0, r0, r7
 8001dec:	2802      	cmp	r0, #2
 8001dee:	f200 8092 	bhi.w	8001f16 <HAL_RCC_OscConfig+0x326>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001df2:	6833      	ldr	r3, [r6, #0]
 8001df4:	049a      	lsls	r2, r3, #18
 8001df6:	d5f6      	bpl.n	8001de6 <HAL_RCC_OscConfig+0x1f6>
  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001df8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	f040 80cc 	bne.w	8001f98 <HAL_RCC_OscConfig+0x3a8>
  return HAL_OK;
 8001e00:	2000      	movs	r0, #0
 8001e02:	e089      	b.n	8001f18 <HAL_RCC_OscConfig+0x328>
        __HAL_RCC_CSI_DISABLE();
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e0a:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8001e0c:	f7fe ffb4 	bl	8000d78 <HAL_GetTick>
 8001e10:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001e12:	e005      	b.n	8001e20 <HAL_RCC_OscConfig+0x230>
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001e14:	f7fe ffb0 	bl	8000d78 <HAL_GetTick>
 8001e18:	eba0 0008 	sub.w	r0, r0, r8
 8001e1c:	2802      	cmp	r0, #2
 8001e1e:	d87a      	bhi.n	8001f16 <HAL_RCC_OscConfig+0x326>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	059b      	lsls	r3, r3, #22
 8001e24:	d4f6      	bmi.n	8001e14 <HAL_RCC_OscConfig+0x224>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e26:	6823      	ldr	r3, [r4, #0]
 8001e28:	e717      	b.n	8001c5a <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8001e2a:	2e03      	cmp	r6, #3
 8001e2c:	f47f af1e 	bne.w	8001c6c <HAL_RCC_OscConfig+0x7c>
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001e30:	2a00      	cmp	r2, #0
 8001e32:	f000 80af 	beq.w	8001f94 <HAL_RCC_OscConfig+0x3a4>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e36:	0799      	lsls	r1, r3, #30
 8001e38:	f57f af71 	bpl.w	8001d1e <HAL_RCC_OscConfig+0x12e>
 8001e3c:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001e3e:	4e11      	ldr	r6, [pc, #68]	@ (8001e84 <HAL_RCC_OscConfig+0x294>)
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	f000 80c6 	beq.w	8001fd2 <HAL_RCC_OscConfig+0x3e2>
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001e46:	6833      	ldr	r3, [r6, #0]
 8001e48:	6922      	ldr	r2, [r4, #16]
 8001e4a:	f023 0318 	bic.w	r3, r3, #24
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	6033      	str	r3, [r6, #0]
        __HAL_RCC_HSI_ENABLE();
 8001e52:	6833      	ldr	r3, [r6, #0]
 8001e54:	f043 0301 	orr.w	r3, r3, #1
 8001e58:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001e5a:	f7fe ff8d 	bl	8000d78 <HAL_GetTick>
 8001e5e:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e60:	e004      	b.n	8001e6c <HAL_RCC_OscConfig+0x27c>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001e62:	f7fe ff89 	bl	8000d78 <HAL_GetTick>
 8001e66:	1bc0      	subs	r0, r0, r7
 8001e68:	2802      	cmp	r0, #2
 8001e6a:	d854      	bhi.n	8001f16 <HAL_RCC_OscConfig+0x326>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e6c:	6833      	ldr	r3, [r6, #0]
 8001e6e:	079b      	lsls	r3, r3, #30
 8001e70:	d5f7      	bpl.n	8001e62 <HAL_RCC_OscConfig+0x272>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001e72:	6933      	ldr	r3, [r6, #16]
 8001e74:	6962      	ldr	r2, [r4, #20]
 8001e76:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 8001e7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001e7e:	6133      	str	r3, [r6, #16]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e80:	6823      	ldr	r3, [r4, #0]
 8001e82:	e74c      	b.n	8001d1e <HAL_RCC_OscConfig+0x12e>
 8001e84:	44020c00 	.word	0x44020c00
 8001e88:	44020800 	.word	0x44020800
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8001e8c:	2e02      	cmp	r6, #2
 8001e8e:	f47f aec5 	bne.w	8001c1c <HAL_RCC_OscConfig+0x2c>
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001e92:	69e2      	ldr	r2, [r4, #28]
 8001e94:	2a00      	cmp	r2, #0
 8001e96:	d07d      	beq.n	8001f94 <HAL_RCC_OscConfig+0x3a4>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001e98:	49a8      	ldr	r1, [pc, #672]	@ (800213c <HAL_RCC_OscConfig+0x54c>)
 8001e9a:	6a20      	ldr	r0, [r4, #32]
 8001e9c:	698a      	ldr	r2, [r1, #24]
 8001e9e:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 8001ea2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001ea6:	618a      	str	r2, [r1, #24]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ea8:	07d9      	lsls	r1, r3, #31
 8001eaa:	d566      	bpl.n	8001f7a <HAL_RCC_OscConfig+0x38a>
 8001eac:	6862      	ldr	r2, [r4, #4]
 8001eae:	e6da      	b.n	8001c66 <HAL_RCC_OscConfig+0x76>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001eb0:	4ea2      	ldr	r6, [pc, #648]	@ (800213c <HAL_RCC_OscConfig+0x54c>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eb2:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001eb6:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8001eba:	f023 0301 	bic.w	r3, r3, #1
 8001ebe:	f8c6 30f0 	str.w	r3, [r6, #240]	@ 0xf0
 8001ec2:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8001ec6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001eca:	f8c6 30f0 	str.w	r3, [r6, #240]	@ 0xf0
 8001ece:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8001ed2:	f023 0304 	bic.w	r3, r3, #4
 8001ed6:	f8c6 30f0 	str.w	r3, [r6, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 8001eda:	f7fe ff4d 	bl	8000d78 <HAL_GetTick>
 8001ede:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ee0:	e004      	b.n	8001eec <HAL_RCC_OscConfig+0x2fc>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ee2:	f7fe ff49 	bl	8000d78 <HAL_GetTick>
 8001ee6:	1bc0      	subs	r0, r0, r7
 8001ee8:	4540      	cmp	r0, r8
 8001eea:	d814      	bhi.n	8001f16 <HAL_RCC_OscConfig+0x326>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001eec:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8001ef0:	0798      	lsls	r0, r3, #30
 8001ef2:	d4f6      	bmi.n	8001ee2 <HAL_RCC_OscConfig+0x2f2>
 8001ef4:	e767      	b.n	8001dc6 <HAL_RCC_OscConfig+0x1d6>
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8001ef6:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8001ef8:	f043 0301 	orr.w	r3, r3, #1
 8001efc:	6273      	str	r3, [r6, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8001efe:	f7fe ff3b 	bl	8000d78 <HAL_GetTick>
 8001f02:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001f04:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8001f06:	07da      	lsls	r2, r3, #31
 8001f08:	f53f af2c 	bmi.w	8001d64 <HAL_RCC_OscConfig+0x174>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f0c:	f7fe ff34 	bl	8000d78 <HAL_GetTick>
 8001f10:	1bc0      	subs	r0, r0, r7
 8001f12:	2802      	cmp	r0, #2
 8001f14:	d9f6      	bls.n	8001f04 <HAL_RCC_OscConfig+0x314>
            return HAL_TIMEOUT;
 8001f16:	2003      	movs	r0, #3
}
 8001f18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8001f1c:	4f87      	ldr	r7, [pc, #540]	@ (800213c <HAL_RCC_OscConfig+0x54c>)
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f24:	603b      	str	r3, [r7, #0]
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001f2c:	603b      	str	r3, [r7, #0]
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f34:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8001f36:	f7fe ff1f 	bl	8000d78 <HAL_GetTick>
 8001f3a:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f3c:	e005      	b.n	8001f4a <HAL_RCC_OscConfig+0x35a>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001f3e:	f7fe ff1b 	bl	8000d78 <HAL_GetTick>
 8001f42:	eba0 0008 	sub.w	r0, r0, r8
 8001f46:	2864      	cmp	r0, #100	@ 0x64
 8001f48:	d8e5      	bhi.n	8001f16 <HAL_RCC_OscConfig+0x326>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	039b      	lsls	r3, r3, #14
 8001f4e:	d4f6      	bmi.n	8001f3e <HAL_RCC_OscConfig+0x34e>
 8001f50:	e6bd      	b.n	8001cce <HAL_RCC_OscConfig+0xde>
      __HAL_RCC_LSI_DISABLE();
 8001f52:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8001f56:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001f5a:	f8c6 30f0 	str.w	r3, [r6, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 8001f5e:	f7fe ff0b 	bl	8000d78 <HAL_GetTick>
 8001f62:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001f64:	e004      	b.n	8001f70 <HAL_RCC_OscConfig+0x380>
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001f66:	f7fe ff07 	bl	8000d78 <HAL_GetTick>
 8001f6a:	1bc0      	subs	r0, r0, r7
 8001f6c:	2802      	cmp	r0, #2
 8001f6e:	d8d2      	bhi.n	8001f16 <HAL_RCC_OscConfig+0x326>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001f70:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8001f74:	011b      	lsls	r3, r3, #4
 8001f76:	d4f6      	bmi.n	8001f66 <HAL_RCC_OscConfig+0x376>
 8001f78:	e6ec      	b.n	8001d54 <HAL_RCC_OscConfig+0x164>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f7a:	079a      	lsls	r2, r3, #30
 8001f7c:	f57f aecf 	bpl.w	8001d1e <HAL_RCC_OscConfig+0x12e>
 8001f80:	68e3      	ldr	r3, [r4, #12]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001f82:	2d18      	cmp	r5, #24
 8001f84:	f47f af5b 	bne.w	8001e3e <HAL_RCC_OscConfig+0x24e>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8001f88:	2e01      	cmp	r6, #1
 8001f8a:	f47f af58 	bne.w	8001e3e <HAL_RCC_OscConfig+0x24e>
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	f47f aeaf 	bne.w	8001cf2 <HAL_RCC_OscConfig+0x102>
    return HAL_ERROR;
 8001f94:	2001      	movs	r0, #1
 8001f96:	e7bf      	b.n	8001f18 <HAL_RCC_OscConfig+0x328>
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f98:	2d18      	cmp	r5, #24
 8001f9a:	d069      	beq.n	8002070 <HAL_RCC_OscConfig+0x480>
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	f000 80c3 	beq.w	8002128 <HAL_RCC_OscConfig+0x538>
        __HAL_RCC_PLL1_DISABLE();
 8001fa2:	4c66      	ldr	r4, [pc, #408]	@ (800213c <HAL_RCC_OscConfig+0x54c>)
 8001fa4:	6823      	ldr	r3, [r4, #0]
 8001fa6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001faa:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001fac:	f7fe fee4 	bl	8000d78 <HAL_GetTick>
 8001fb0:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001fb2:	e004      	b.n	8001fbe <HAL_RCC_OscConfig+0x3ce>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001fb4:	f7fe fee0 	bl	8000d78 <HAL_GetTick>
 8001fb8:	1b40      	subs	r0, r0, r5
 8001fba:	2802      	cmp	r0, #2
 8001fbc:	d8ab      	bhi.n	8001f16 <HAL_RCC_OscConfig+0x326>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001fbe:	6823      	ldr	r3, [r4, #0]
 8001fc0:	0199      	lsls	r1, r3, #6
 8001fc2:	d4f7      	bmi.n	8001fb4 <HAL_RCC_OscConfig+0x3c4>
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8001fc4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001fc6:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8001fca:	f023 0303 	bic.w	r3, r3, #3
 8001fce:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001fd0:	e716      	b.n	8001e00 <HAL_RCC_OscConfig+0x210>
        __HAL_RCC_HSI_DISABLE();
 8001fd2:	6833      	ldr	r3, [r6, #0]
 8001fd4:	f023 0301 	bic.w	r3, r3, #1
 8001fd8:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001fda:	f7fe fecd 	bl	8000d78 <HAL_GetTick>
 8001fde:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001fe0:	e004      	b.n	8001fec <HAL_RCC_OscConfig+0x3fc>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001fe2:	f7fe fec9 	bl	8000d78 <HAL_GetTick>
 8001fe6:	1bc0      	subs	r0, r0, r7
 8001fe8:	2802      	cmp	r0, #2
 8001fea:	d894      	bhi.n	8001f16 <HAL_RCC_OscConfig+0x326>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001fec:	6833      	ldr	r3, [r6, #0]
 8001fee:	0798      	lsls	r0, r3, #30
 8001ff0:	d4f7      	bmi.n	8001fe2 <HAL_RCC_OscConfig+0x3f2>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ff2:	6823      	ldr	r3, [r4, #0]
 8001ff4:	e693      	b.n	8001d1e <HAL_RCC_OscConfig+0x12e>
      __HAL_RCC_HSI48_DISABLE();
 8001ff6:	6833      	ldr	r3, [r6, #0]
 8001ff8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001ffc:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001ffe:	f7fe febb 	bl	8000d78 <HAL_GetTick>
 8002002:	4607      	mov	r7, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002004:	e004      	b.n	8002010 <HAL_RCC_OscConfig+0x420>
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002006:	f7fe feb7 	bl	8000d78 <HAL_GetTick>
 800200a:	1bc0      	subs	r0, r0, r7
 800200c:	2802      	cmp	r0, #2
 800200e:	d882      	bhi.n	8001f16 <HAL_RCC_OscConfig+0x326>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002010:	6833      	ldr	r3, [r6, #0]
 8002012:	049b      	lsls	r3, r3, #18
 8002014:	d4f7      	bmi.n	8002006 <HAL_RCC_OscConfig+0x416>
 8002016:	e6ef      	b.n	8001df8 <HAL_RCC_OscConfig+0x208>
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	f022 0218 	bic.w	r2, r2, #24
 800201e:	430a      	orrs	r2, r1
 8002020:	601a      	str	r2, [r3, #0]
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002022:	69da      	ldr	r2, [r3, #28]
 8002024:	f002 0218 	and.w	r2, r2, #24
 8002028:	2a08      	cmp	r2, #8
 800202a:	f000 8129 	beq.w	8002280 <HAL_RCC_OscConfig+0x690>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800202e:	69da      	ldr	r2, [r3, #28]
 8002030:	f012 0f18 	tst.w	r2, #24
 8002034:	f040 8103 	bne.w	800223e <HAL_RCC_OscConfig+0x64e>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	0691      	lsls	r1, r2, #26
 800203c:	f140 810d 	bpl.w	800225a <HAL_RCC_OscConfig+0x66a>
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	4b3f      	ldr	r3, [pc, #252]	@ (8002140 <HAL_RCC_OscConfig+0x550>)
 8002044:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8002048:	40d3      	lsrs	r3, r2
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800204a:	4a3c      	ldr	r2, [pc, #240]	@ (800213c <HAL_RCC_OscConfig+0x54c>)
 800204c:	483d      	ldr	r0, [pc, #244]	@ (8002144 <HAL_RCC_OscConfig+0x554>)
 800204e:	6a12      	ldr	r2, [r2, #32]
 8002050:	493d      	ldr	r1, [pc, #244]	@ (8002148 <HAL_RCC_OscConfig+0x558>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8002052:	f002 020f 	and.w	r2, r2, #15
 8002056:	5c82      	ldrb	r2, [r0, r2]
 8002058:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800205c:	40d3      	lsrs	r3, r2
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800205e:	4a3b      	ldr	r2, [pc, #236]	@ (800214c <HAL_RCC_OscConfig+0x55c>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002060:	600b      	str	r3, [r1, #0]
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002062:	6810      	ldr	r0, [r2, #0]
 8002064:	f7fe fe06 	bl	8000c74 <HAL_InitTick>
 8002068:	2800      	cmp	r0, #0
 800206a:	f43f ae42 	beq.w	8001cf2 <HAL_RCC_OscConfig+0x102>
 800206e:	e791      	b.n	8001f94 <HAL_RCC_OscConfig+0x3a4>
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002070:	4a32      	ldr	r2, [pc, #200]	@ (800213c <HAL_RCC_OscConfig+0x54c>)
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002072:	2b01      	cmp	r3, #1
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002074:	6a91      	ldr	r1, [r2, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002076:	6b55      	ldr	r5, [r2, #52]	@ 0x34
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002078:	d08c      	beq.n	8001f94 <HAL_RCC_OscConfig+0x3a4>
 800207a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800207c:	f001 0303 	and.w	r3, r1, #3
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002080:	4283      	cmp	r3, r0
 8002082:	d187      	bne.n	8001f94 <HAL_RCC_OscConfig+0x3a4>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002084:	6b23      	ldr	r3, [r4, #48]	@ 0x30
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8002086:	f3c1 2105 	ubfx	r1, r1, #8, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800208a:	4299      	cmp	r1, r3
 800208c:	d182      	bne.n	8001f94 <HAL_RCC_OscConfig+0x3a4>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800208e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002090:	f3c5 0108 	ubfx	r1, r5, #0, #9
 8002094:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002096:	4299      	cmp	r1, r3
 8002098:	f47f af7c 	bne.w	8001f94 <HAL_RCC_OscConfig+0x3a4>
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 800209c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800209e:	f3c5 2146 	ubfx	r1, r5, #9, #7
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80020a2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80020a4:	4299      	cmp	r1, r3
 80020a6:	f47f af75 	bne.w	8001f94 <HAL_RCC_OscConfig+0x3a4>
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80020aa:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80020ac:	f3c5 4106 	ubfx	r1, r5, #16, #7
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80020b0:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80020b2:	4299      	cmp	r1, r3
 80020b4:	f47f af6e 	bne.w	8001f94 <HAL_RCC_OscConfig+0x3a4>
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 80020b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80020ba:	f3c5 6506 	ubfx	r5, r5, #24, #7
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 80020be:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80020c0:	429d      	cmp	r5, r3
 80020c2:	f47f af67 	bne.w	8001f94 <HAL_RCC_OscConfig+0x3a4>
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80020c6:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80020c8:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 80020ca:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 80020ce:	4293      	cmp	r3, r2
 80020d0:	f43f ae96 	beq.w	8001e00 <HAL_RCC_OscConfig+0x210>
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80020d4:	4a19      	ldr	r2, [pc, #100]	@ (800213c <HAL_RCC_OscConfig+0x54c>)
 80020d6:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80020d8:	f023 0310 	bic.w	r3, r3, #16
 80020dc:	6293      	str	r3, [r2, #40]	@ 0x28
        tickstart = HAL_GetTick();
 80020de:	f7fe fe4b 	bl	8000d78 <HAL_GetTick>
 80020e2:	4605      	mov	r5, r0
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80020e4:	f7fe fe48 	bl	8000d78 <HAL_GetTick>
 80020e8:	42a8      	cmp	r0, r5
 80020ea:	d0fb      	beq.n	80020e4 <HAL_RCC_OscConfig+0x4f4>
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80020ec:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 80020ee:	4b13      	ldr	r3, [pc, #76]	@ (800213c <HAL_RCC_OscConfig+0x54c>)
 80020f0:	00d2      	lsls	r2, r2, #3
 80020f2:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80020f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020f6:	f042 0210 	orr.w	r2, r2, #16
 80020fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80020fc:	e680      	b.n	8001e00 <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 800210c:	601a      	str	r2, [r3, #0]
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002114:	601a      	str	r2, [r3, #0]
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8002116:	e5ca      	b.n	8001cae <HAL_RCC_OscConfig+0xbe>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8002118:	4a08      	ldr	r2, [pc, #32]	@ (800213c <HAL_RCC_OscConfig+0x54c>)
 800211a:	f8d2 30f0 	ldr.w	r3, [r2, #240]	@ 0xf0
 800211e:	f043 0301 	orr.w	r3, r3, #1
 8002122:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8002126:	e63d      	b.n	8001da4 <HAL_RCC_OscConfig+0x1b4>
        __HAL_RCC_PLL1_DISABLE();
 8002128:	4d04      	ldr	r5, [pc, #16]	@ (800213c <HAL_RCC_OscConfig+0x54c>)
 800212a:	682b      	ldr	r3, [r5, #0]
 800212c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002130:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002132:	f7fe fe21 	bl	8000d78 <HAL_GetTick>
 8002136:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002138:	e010      	b.n	800215c <HAL_RCC_OscConfig+0x56c>
 800213a:	bf00      	nop
 800213c:	44020c00 	.word	0x44020c00
 8002140:	03d09000 	.word	0x03d09000
 8002144:	08005b38 	.word	0x08005b38
 8002148:	20000000 	.word	0x20000000
 800214c:	20000008 	.word	0x20000008
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002150:	f7fe fe12 	bl	8000d78 <HAL_GetTick>
 8002154:	1b80      	subs	r0, r0, r6
 8002156:	2802      	cmp	r0, #2
 8002158:	f63f aedd 	bhi.w	8001f16 <HAL_RCC_OscConfig+0x326>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800215c:	682b      	ldr	r3, [r5, #0]
 800215e:	019f      	lsls	r7, r3, #6
 8002160:	d4f6      	bmi.n	8002150 <HAL_RCC_OscConfig+0x560>
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8002162:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8002164:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002166:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800216a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800216c:	f023 0303 	bic.w	r3, r3, #3
 8002170:	430b      	orrs	r3, r1
 8002172:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002176:	62ab      	str	r3, [r5, #40]	@ 0x28
 8002178:	e9d4 320e 	ldrd	r3, r2, [r4, #56]	@ 0x38
 800217c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800217e:	3b01      	subs	r3, #1
 8002180:	3a01      	subs	r2, #1
 8002182:	025b      	lsls	r3, r3, #9
 8002184:	0412      	lsls	r2, r2, #16
 8002186:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800218a:	3901      	subs	r1, #1
 800218c:	b29b      	uxth	r3, r3
 800218e:	4313      	orrs	r3, r2
 8002190:	f3c1 0208 	ubfx	r2, r1, #0, #9
 8002194:	4313      	orrs	r3, r2
 8002196:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002198:	3a01      	subs	r2, #1
 800219a:	0612      	lsls	r2, r2, #24
 800219c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80021a0:	4313      	orrs	r3, r2
 80021a2:	636b      	str	r3, [r5, #52]	@ 0x34
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80021a4:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80021a6:	f023 0310 	bic.w	r3, r3, #16
 80021aa:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80021ac:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	63ab      	str	r3, [r5, #56]	@ 0x38
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80021b2:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80021b4:	f043 0310 	orr.w	r3, r3, #16
 80021b8:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 80021ba:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80021bc:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80021be:	f023 030c 	bic.w	r3, r3, #12
 80021c2:	4313      	orrs	r3, r2
 80021c4:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 80021c6:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80021c8:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80021ca:	f023 0320 	bic.w	r3, r3, #32
 80021ce:	4313      	orrs	r3, r2
 80021d0:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 80021d2:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80021d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021d8:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_ENABLE();
 80021da:	682b      	ldr	r3, [r5, #0]
 80021dc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021e0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80021e2:	f7fe fdc9 	bl	8000d78 <HAL_GetTick>
 80021e6:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80021e8:	4d28      	ldr	r5, [pc, #160]	@ (800228c <HAL_RCC_OscConfig+0x69c>)
 80021ea:	682b      	ldr	r3, [r5, #0]
 80021ec:	0198      	lsls	r0, r3, #6
 80021ee:	f53f ae07 	bmi.w	8001e00 <HAL_RCC_OscConfig+0x210>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80021f2:	f7fe fdc1 	bl	8000d78 <HAL_GetTick>
 80021f6:	1b00      	subs	r0, r0, r4
 80021f8:	2802      	cmp	r0, #2
 80021fa:	d9f6      	bls.n	80021ea <HAL_RCC_OscConfig+0x5fa>
 80021fc:	e68b      	b.n	8001f16 <HAL_RCC_OscConfig+0x326>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80021fe:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002212:	601a      	str	r2, [r3, #0]
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8002214:	e54b      	b.n	8001cae <HAL_RCC_OscConfig+0xbe>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8002216:	4b1d      	ldr	r3, [pc, #116]	@ (800228c <HAL_RCC_OscConfig+0x69c>)
 8002218:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800221c:	f042 0204 	orr.w	r2, r2, #4
 8002220:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8002224:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002228:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800222c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8002230:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002234:	f042 0201 	orr.w	r2, r2, #1
 8002238:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 800223c:	e5b2      	b.n	8001da4 <HAL_RCC_OscConfig+0x1b4>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800223e:	69da      	ldr	r2, [r3, #28]
 8002240:	f002 0218 	and.w	r2, r2, #24
 8002244:	2a10      	cmp	r2, #16
 8002246:	d01d      	beq.n	8002284 <HAL_RCC_OscConfig+0x694>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002248:	69db      	ldr	r3, [r3, #28]
 800224a:	f003 0318 	and.w	r3, r3, #24
 800224e:	2b18      	cmp	r3, #24
 8002250:	d103      	bne.n	800225a <HAL_RCC_OscConfig+0x66a>
 8002252:	f7ff fc39 	bl	8001ac8 <HAL_RCC_GetSysClockFreq.part.0>
 8002256:	4603      	mov	r3, r0
 8002258:	e6f7      	b.n	800204a <HAL_RCC_OscConfig+0x45a>
      sysclockfreq = (uint32_t) HSI_VALUE;
 800225a:	4b0d      	ldr	r3, [pc, #52]	@ (8002290 <HAL_RCC_OscConfig+0x6a0>)
 800225c:	e6f5      	b.n	800204a <HAL_RCC_OscConfig+0x45a>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 800225e:	f042 0204 	orr.w	r2, r2, #4
 8002262:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8002266:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800226a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800226e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8002272:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002276:	f042 0201 	orr.w	r2, r2, #1
 800227a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 800227e:	e591      	b.n	8001da4 <HAL_RCC_OscConfig+0x1b4>
    sysclockfreq = CSI_VALUE;
 8002280:	4b04      	ldr	r3, [pc, #16]	@ (8002294 <HAL_RCC_OscConfig+0x6a4>)
 8002282:	e6e2      	b.n	800204a <HAL_RCC_OscConfig+0x45a>
    sysclockfreq = HSE_VALUE;
 8002284:	4b04      	ldr	r3, [pc, #16]	@ (8002298 <HAL_RCC_OscConfig+0x6a8>)
 8002286:	e6e0      	b.n	800204a <HAL_RCC_OscConfig+0x45a>
    return HAL_ERROR;
 8002288:	2001      	movs	r0, #1
}
 800228a:	4770      	bx	lr
 800228c:	44020c00 	.word	0x44020c00
 8002290:	03d09000 	.word	0x03d09000
 8002294:	003d0900 	.word	0x003d0900
 8002298:	016e3600 	.word	0x016e3600

0800229c <HAL_RCC_ClockConfig>:
  if (pClkInitStruct == NULL)
 800229c:	2800      	cmp	r0, #0
 800229e:	f000 8133 	beq.w	8002508 <HAL_RCC_ClockConfig+0x26c>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022a2:	4a9e      	ldr	r2, [pc, #632]	@ (800251c <HAL_RCC_ClockConfig+0x280>)
{
 80022a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022a8:	6813      	ldr	r3, [r2, #0]
 80022aa:	4604      	mov	r4, r0
 80022ac:	f003 030f 	and.w	r3, r3, #15
 80022b0:	428b      	cmp	r3, r1
 80022b2:	460d      	mov	r5, r1
 80022b4:	d20c      	bcs.n	80022d0 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022b6:	6813      	ldr	r3, [r2, #0]
 80022b8:	f023 030f 	bic.w	r3, r3, #15
 80022bc:	430b      	orrs	r3, r1
 80022be:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022c0:	6813      	ldr	r3, [r2, #0]
 80022c2:	f003 030f 	and.w	r3, r3, #15
 80022c6:	428b      	cmp	r3, r1
 80022c8:	d002      	beq.n	80022d0 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80022ca:	2001      	movs	r0, #1
}
 80022cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80022d0:	6823      	ldr	r3, [r4, #0]
 80022d2:	06d9      	lsls	r1, r3, #27
 80022d4:	d50d      	bpl.n	80022f2 <HAL_RCC_ClockConfig+0x56>
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80022d6:	4992      	ldr	r1, [pc, #584]	@ (8002520 <HAL_RCC_ClockConfig+0x284>)
 80022d8:	6960      	ldr	r0, [r4, #20]
 80022da:	6a0a      	ldr	r2, [r1, #32]
 80022dc:	0a12      	lsrs	r2, r2, #8
 80022de:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80022e2:	4290      	cmp	r0, r2
 80022e4:	d905      	bls.n	80022f2 <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80022e6:	6a0a      	ldr	r2, [r1, #32]
 80022e8:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 80022ec:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80022f0:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022f2:	071a      	lsls	r2, r3, #28
 80022f4:	d50d      	bpl.n	8002312 <HAL_RCC_ClockConfig+0x76>
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80022f6:	498a      	ldr	r1, [pc, #552]	@ (8002520 <HAL_RCC_ClockConfig+0x284>)
 80022f8:	6920      	ldr	r0, [r4, #16]
 80022fa:	6a0a      	ldr	r2, [r1, #32]
 80022fc:	0912      	lsrs	r2, r2, #4
 80022fe:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8002302:	4290      	cmp	r0, r2
 8002304:	d905      	bls.n	8002312 <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002306:	6a0a      	ldr	r2, [r1, #32]
 8002308:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800230c:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
 8002310:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002312:	075f      	lsls	r7, r3, #29
 8002314:	d50b      	bpl.n	800232e <HAL_RCC_ClockConfig+0x92>
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002316:	4982      	ldr	r1, [pc, #520]	@ (8002520 <HAL_RCC_ClockConfig+0x284>)
 8002318:	68e0      	ldr	r0, [r4, #12]
 800231a:	6a0a      	ldr	r2, [r1, #32]
 800231c:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8002320:	4290      	cmp	r0, r2
 8002322:	d904      	bls.n	800232e <HAL_RCC_ClockConfig+0x92>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002324:	6a0a      	ldr	r2, [r1, #32]
 8002326:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800232a:	4302      	orrs	r2, r0
 800232c:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800232e:	079e      	lsls	r6, r3, #30
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002330:	f003 0201 	and.w	r2, r3, #1
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002334:	f140 80a5 	bpl.w	8002482 <HAL_RCC_ClockConfig+0x1e6>
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002338:	4e79      	ldr	r6, [pc, #484]	@ (8002520 <HAL_RCC_ClockConfig+0x284>)
 800233a:	68a0      	ldr	r0, [r4, #8]
 800233c:	6a31      	ldr	r1, [r6, #32]
 800233e:	f001 010f 	and.w	r1, r1, #15
 8002342:	4288      	cmp	r0, r1
 8002344:	d904      	bls.n	8002350 <HAL_RCC_ClockConfig+0xb4>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002346:	6a31      	ldr	r1, [r6, #32]
 8002348:	f021 010f 	bic.w	r1, r1, #15
 800234c:	4301      	orrs	r1, r0
 800234e:	6231      	str	r1, [r6, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002350:	b382      	cbz	r2, 80023b4 <HAL_RCC_ClockConfig+0x118>
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002352:	6862      	ldr	r2, [r4, #4]
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002354:	4b72      	ldr	r3, [pc, #456]	@ (8002520 <HAL_RCC_ClockConfig+0x284>)
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002356:	2a03      	cmp	r2, #3
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002358:	681b      	ldr	r3, [r3, #0]
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800235a:	f000 809a 	beq.w	8002492 <HAL_RCC_ClockConfig+0x1f6>
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800235e:	2a02      	cmp	r2, #2
 8002360:	f000 80ce 	beq.w	8002500 <HAL_RCC_ClockConfig+0x264>
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002364:	2a01      	cmp	r2, #1
 8002366:	f000 80e7 	beq.w	8002538 <HAL_RCC_ClockConfig+0x29c>
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800236a:	079f      	lsls	r7, r3, #30
 800236c:	d5ad      	bpl.n	80022ca <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800236e:	4e6c      	ldr	r6, [pc, #432]	@ (8002520 <HAL_RCC_ClockConfig+0x284>)
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002370:	f241 3888 	movw	r8, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8002374:	69f3      	ldr	r3, [r6, #28]
 8002376:	f023 0303 	bic.w	r3, r3, #3
 800237a:	4313      	orrs	r3, r2
 800237c:	61f3      	str	r3, [r6, #28]
    tickstart = HAL_GetTick();
 800237e:	f7fe fcfb 	bl	8000d78 <HAL_GetTick>
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002382:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8002384:	4607      	mov	r7, r0
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002386:	2b03      	cmp	r3, #3
 8002388:	f000 808c 	beq.w	80024a4 <HAL_RCC_ClockConfig+0x208>
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800238c:	2b02      	cmp	r3, #2
 800238e:	f000 8094 	beq.w	80024ba <HAL_RCC_ClockConfig+0x21e>
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002392:	2b01      	cmp	r3, #1
 8002394:	d106      	bne.n	80023a4 <HAL_RCC_ClockConfig+0x108>
 8002396:	e09b      	b.n	80024d0 <HAL_RCC_ClockConfig+0x234>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002398:	f7fe fcee 	bl	8000d78 <HAL_GetTick>
 800239c:	1bc0      	subs	r0, r0, r7
 800239e:	4540      	cmp	r0, r8
 80023a0:	f200 80b4 	bhi.w	800250c <HAL_RCC_ClockConfig+0x270>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80023a4:	69f3      	ldr	r3, [r6, #28]
 80023a6:	f013 0f18 	tst.w	r3, #24
 80023aa:	d1f5      	bne.n	8002398 <HAL_RCC_ClockConfig+0xfc>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023ac:	6823      	ldr	r3, [r4, #0]
 80023ae:	079e      	lsls	r6, r3, #30
 80023b0:	d507      	bpl.n	80023c2 <HAL_RCC_ClockConfig+0x126>
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80023b2:	68a0      	ldr	r0, [r4, #8]
 80023b4:	495a      	ldr	r1, [pc, #360]	@ (8002520 <HAL_RCC_ClockConfig+0x284>)
 80023b6:	6a0a      	ldr	r2, [r1, #32]
 80023b8:	f002 020f 	and.w	r2, r2, #15
 80023bc:	4282      	cmp	r2, r0
 80023be:	f200 8099 	bhi.w	80024f4 <HAL_RCC_ClockConfig+0x258>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023c2:	4956      	ldr	r1, [pc, #344]	@ (800251c <HAL_RCC_ClockConfig+0x280>)
 80023c4:	680a      	ldr	r2, [r1, #0]
 80023c6:	f002 020f 	and.w	r2, r2, #15
 80023ca:	42aa      	cmp	r2, r5
 80023cc:	d90a      	bls.n	80023e4 <HAL_RCC_ClockConfig+0x148>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ce:	680a      	ldr	r2, [r1, #0]
 80023d0:	f022 020f 	bic.w	r2, r2, #15
 80023d4:	432a      	orrs	r2, r5
 80023d6:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023d8:	680a      	ldr	r2, [r1, #0]
 80023da:	f002 020f 	and.w	r2, r2, #15
 80023de:	42aa      	cmp	r2, r5
 80023e0:	f47f af73 	bne.w	80022ca <HAL_RCC_ClockConfig+0x2e>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023e4:	075d      	lsls	r5, r3, #29
 80023e6:	d50b      	bpl.n	8002400 <HAL_RCC_ClockConfig+0x164>
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80023e8:	494d      	ldr	r1, [pc, #308]	@ (8002520 <HAL_RCC_ClockConfig+0x284>)
 80023ea:	68e0      	ldr	r0, [r4, #12]
 80023ec:	6a0a      	ldr	r2, [r1, #32]
 80023ee:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80023f2:	4290      	cmp	r0, r2
 80023f4:	d204      	bcs.n	8002400 <HAL_RCC_ClockConfig+0x164>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80023f6:	6a0a      	ldr	r2, [r1, #32]
 80023f8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80023fc:	4302      	orrs	r2, r0
 80023fe:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002400:	0718      	lsls	r0, r3, #28
 8002402:	d50d      	bpl.n	8002420 <HAL_RCC_ClockConfig+0x184>
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002404:	4946      	ldr	r1, [pc, #280]	@ (8002520 <HAL_RCC_ClockConfig+0x284>)
 8002406:	6920      	ldr	r0, [r4, #16]
 8002408:	6a0a      	ldr	r2, [r1, #32]
 800240a:	0912      	lsrs	r2, r2, #4
 800240c:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8002410:	4290      	cmp	r0, r2
 8002412:	d205      	bcs.n	8002420 <HAL_RCC_ClockConfig+0x184>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002414:	6a0a      	ldr	r2, [r1, #32]
 8002416:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800241a:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
 800241e:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002420:	06d9      	lsls	r1, r3, #27
 8002422:	d50d      	bpl.n	8002440 <HAL_RCC_ClockConfig+0x1a4>
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002424:	4a3e      	ldr	r2, [pc, #248]	@ (8002520 <HAL_RCC_ClockConfig+0x284>)
 8002426:	6961      	ldr	r1, [r4, #20]
 8002428:	6a13      	ldr	r3, [r2, #32]
 800242a:	0a1b      	lsrs	r3, r3, #8
 800242c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002430:	4299      	cmp	r1, r3
 8002432:	d205      	bcs.n	8002440 <HAL_RCC_ClockConfig+0x1a4>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002434:	6a13      	ldr	r3, [r2, #32]
 8002436:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800243a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800243e:	6213      	str	r3, [r2, #32]
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002440:	4b37      	ldr	r3, [pc, #220]	@ (8002520 <HAL_RCC_ClockConfig+0x284>)
 8002442:	69da      	ldr	r2, [r3, #28]
 8002444:	f002 0218 	and.w	r2, r2, #24
 8002448:	2a08      	cmp	r2, #8
 800244a:	d061      	beq.n	8002510 <HAL_RCC_ClockConfig+0x274>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800244c:	69da      	ldr	r2, [r3, #28]
 800244e:	f012 0f18 	tst.w	r2, #24
 8002452:	d143      	bne.n	80024dc <HAL_RCC_ClockConfig+0x240>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	0692      	lsls	r2, r2, #26
 8002458:	d54a      	bpl.n	80024f0 <HAL_RCC_ClockConfig+0x254>
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	4b31      	ldr	r3, [pc, #196]	@ (8002524 <HAL_RCC_ClockConfig+0x288>)
 800245e:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8002462:	40d3      	lsrs	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002464:	4a2e      	ldr	r2, [pc, #184]	@ (8002520 <HAL_RCC_ClockConfig+0x284>)
 8002466:	4830      	ldr	r0, [pc, #192]	@ (8002528 <HAL_RCC_ClockConfig+0x28c>)
 8002468:	6a12      	ldr	r2, [r2, #32]
  halstatus = HAL_InitTick(uwTickPrio);
 800246a:	4930      	ldr	r1, [pc, #192]	@ (800252c <HAL_RCC_ClockConfig+0x290>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800246c:	f002 020f 	and.w	r2, r2, #15
 8002470:	5c80      	ldrb	r0, [r0, r2]
 8002472:	4a2f      	ldr	r2, [pc, #188]	@ (8002530 <HAL_RCC_ClockConfig+0x294>)
 8002474:	40c3      	lsrs	r3, r0
}
 8002476:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 800247a:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800247c:	6013      	str	r3, [r2, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 800247e:	f7fe bbf9 	b.w	8000c74 <HAL_InitTick>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002482:	2a00      	cmp	r2, #0
 8002484:	d09d      	beq.n	80023c2 <HAL_RCC_ClockConfig+0x126>
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002486:	6862      	ldr	r2, [r4, #4]
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002488:	4b25      	ldr	r3, [pc, #148]	@ (8002520 <HAL_RCC_ClockConfig+0x284>)
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800248a:	2a03      	cmp	r2, #3
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800248c:	681b      	ldr	r3, [r3, #0]
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800248e:	f47f af66 	bne.w	800235e <HAL_RCC_ClockConfig+0xc2>
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002492:	0198      	lsls	r0, r3, #6
 8002494:	f53f af6b 	bmi.w	800236e <HAL_RCC_ClockConfig+0xd2>
 8002498:	e717      	b.n	80022ca <HAL_RCC_ClockConfig+0x2e>
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800249a:	f7fe fc6d 	bl	8000d78 <HAL_GetTick>
 800249e:	1bc3      	subs	r3, r0, r7
 80024a0:	4543      	cmp	r3, r8
 80024a2:	d833      	bhi.n	800250c <HAL_RCC_ClockConfig+0x270>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024a4:	69f3      	ldr	r3, [r6, #28]
 80024a6:	f003 0318 	and.w	r3, r3, #24
 80024aa:	2b18      	cmp	r3, #24
 80024ac:	d1f5      	bne.n	800249a <HAL_RCC_ClockConfig+0x1fe>
 80024ae:	e77d      	b.n	80023ac <HAL_RCC_ClockConfig+0x110>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80024b0:	f7fe fc62 	bl	8000d78 <HAL_GetTick>
 80024b4:	1bc0      	subs	r0, r0, r7
 80024b6:	4540      	cmp	r0, r8
 80024b8:	d828      	bhi.n	800250c <HAL_RCC_ClockConfig+0x270>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80024ba:	69f3      	ldr	r3, [r6, #28]
 80024bc:	f003 0318 	and.w	r3, r3, #24
 80024c0:	2b10      	cmp	r3, #16
 80024c2:	d1f5      	bne.n	80024b0 <HAL_RCC_ClockConfig+0x214>
 80024c4:	e772      	b.n	80023ac <HAL_RCC_ClockConfig+0x110>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80024c6:	f7fe fc57 	bl	8000d78 <HAL_GetTick>
 80024ca:	1bc0      	subs	r0, r0, r7
 80024cc:	4540      	cmp	r0, r8
 80024ce:	d81d      	bhi.n	800250c <HAL_RCC_ClockConfig+0x270>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80024d0:	69f3      	ldr	r3, [r6, #28]
 80024d2:	f003 0318 	and.w	r3, r3, #24
 80024d6:	2b08      	cmp	r3, #8
 80024d8:	d1f5      	bne.n	80024c6 <HAL_RCC_ClockConfig+0x22a>
 80024da:	e767      	b.n	80023ac <HAL_RCC_ClockConfig+0x110>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024dc:	69da      	ldr	r2, [r3, #28]
 80024de:	f002 0218 	and.w	r2, r2, #24
 80024e2:	2a10      	cmp	r2, #16
 80024e4:	d02c      	beq.n	8002540 <HAL_RCC_ClockConfig+0x2a4>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024e6:	69db      	ldr	r3, [r3, #28]
 80024e8:	f003 0318 	and.w	r3, r3, #24
 80024ec:	2b18      	cmp	r3, #24
 80024ee:	d011      	beq.n	8002514 <HAL_RCC_ClockConfig+0x278>
      sysclockfreq = (uint32_t) HSI_VALUE;
 80024f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002524 <HAL_RCC_ClockConfig+0x288>)
 80024f2:	e7b7      	b.n	8002464 <HAL_RCC_ClockConfig+0x1c8>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80024f4:	6a0a      	ldr	r2, [r1, #32]
 80024f6:	f022 020f 	bic.w	r2, r2, #15
 80024fa:	4302      	orrs	r2, r0
 80024fc:	620a      	str	r2, [r1, #32]
 80024fe:	e760      	b.n	80023c2 <HAL_RCC_ClockConfig+0x126>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002500:	0399      	lsls	r1, r3, #14
 8002502:	f53f af34 	bmi.w	800236e <HAL_RCC_ClockConfig+0xd2>
 8002506:	e6e0      	b.n	80022ca <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8002508:	2001      	movs	r0, #1
}
 800250a:	4770      	bx	lr
          return HAL_TIMEOUT;
 800250c:	2003      	movs	r0, #3
 800250e:	e6dd      	b.n	80022cc <HAL_RCC_ClockConfig+0x30>
    sysclockfreq = CSI_VALUE;
 8002510:	4b08      	ldr	r3, [pc, #32]	@ (8002534 <HAL_RCC_ClockConfig+0x298>)
 8002512:	e7a7      	b.n	8002464 <HAL_RCC_ClockConfig+0x1c8>
 8002514:	f7ff fad8 	bl	8001ac8 <HAL_RCC_GetSysClockFreq.part.0>
 8002518:	4603      	mov	r3, r0
 800251a:	e7a3      	b.n	8002464 <HAL_RCC_ClockConfig+0x1c8>
 800251c:	40022000 	.word	0x40022000
 8002520:	44020c00 	.word	0x44020c00
 8002524:	03d09000 	.word	0x03d09000
 8002528:	08005b38 	.word	0x08005b38
 800252c:	20000008 	.word	0x20000008
 8002530:	20000000 	.word	0x20000000
 8002534:	003d0900 	.word	0x003d0900
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002538:	059b      	lsls	r3, r3, #22
 800253a:	f53f af18 	bmi.w	800236e <HAL_RCC_ClockConfig+0xd2>
 800253e:	e6c4      	b.n	80022ca <HAL_RCC_ClockConfig+0x2e>
    sysclockfreq = HSE_VALUE;
 8002540:	4b00      	ldr	r3, [pc, #0]	@ (8002544 <HAL_RCC_ClockConfig+0x2a8>)
 8002542:	e78f      	b.n	8002464 <HAL_RCC_ClockConfig+0x1c8>
 8002544:	016e3600 	.word	0x016e3600

08002548 <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002548:	4b12      	ldr	r3, [pc, #72]	@ (8002594 <HAL_RCC_GetSysClockFreq+0x4c>)
 800254a:	69da      	ldr	r2, [r3, #28]
 800254c:	f002 0218 	and.w	r2, r2, #24
 8002550:	2a08      	cmp	r2, #8
 8002552:	d018      	beq.n	8002586 <HAL_RCC_GetSysClockFreq+0x3e>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002554:	69da      	ldr	r2, [r3, #28]
 8002556:	f012 0f18 	tst.w	r2, #24
 800255a:	d108      	bne.n	800256e <HAL_RCC_GetSysClockFreq+0x26>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	0692      	lsls	r2, r2, #26
 8002560:	d50f      	bpl.n	8002582 <HAL_RCC_GetSysClockFreq+0x3a>
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	480c      	ldr	r0, [pc, #48]	@ (8002598 <HAL_RCC_GetSysClockFreq+0x50>)
 8002566:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800256a:	40d8      	lsrs	r0, r3
 800256c:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800256e:	69da      	ldr	r2, [r3, #28]
 8002570:	f002 0218 	and.w	r2, r2, #24
 8002574:	2a10      	cmp	r2, #16
 8002576:	d00a      	beq.n	800258e <HAL_RCC_GetSysClockFreq+0x46>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002578:	69db      	ldr	r3, [r3, #28]
 800257a:	f003 0318 	and.w	r3, r3, #24
 800257e:	2b18      	cmp	r3, #24
 8002580:	d003      	beq.n	800258a <HAL_RCC_GetSysClockFreq+0x42>
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002582:	4805      	ldr	r0, [pc, #20]	@ (8002598 <HAL_RCC_GetSysClockFreq+0x50>)
}
 8002584:	4770      	bx	lr
    sysclockfreq = CSI_VALUE;
 8002586:	4805      	ldr	r0, [pc, #20]	@ (800259c <HAL_RCC_GetSysClockFreq+0x54>)
 8002588:	4770      	bx	lr
 800258a:	f7ff ba9d 	b.w	8001ac8 <HAL_RCC_GetSysClockFreq.part.0>
    sysclockfreq = HSE_VALUE;
 800258e:	4804      	ldr	r0, [pc, #16]	@ (80025a0 <HAL_RCC_GetSysClockFreq+0x58>)
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	44020c00 	.word	0x44020c00
 8002598:	03d09000 	.word	0x03d09000
 800259c:	003d0900 	.word	0x003d0900
 80025a0:	016e3600 	.word	0x016e3600

080025a4 <HAL_RCC_GetHCLKFreq>:
{
 80025a4:	b508      	push	{r3, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80025a6:	4b18      	ldr	r3, [pc, #96]	@ (8002608 <HAL_RCC_GetHCLKFreq+0x64>)
 80025a8:	69da      	ldr	r2, [r3, #28]
 80025aa:	f002 0218 	and.w	r2, r2, #24
 80025ae:	2a08      	cmp	r2, #8
 80025b0:	d023      	beq.n	80025fa <HAL_RCC_GetHCLKFreq+0x56>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025b2:	69da      	ldr	r2, [r3, #28]
 80025b4:	f012 0f18 	tst.w	r2, #24
 80025b8:	d113      	bne.n	80025e2 <HAL_RCC_GetHCLKFreq+0x3e>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	0692      	lsls	r2, r2, #26
 80025be:	d51a      	bpl.n	80025f6 <HAL_RCC_GetHCLKFreq+0x52>
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4812      	ldr	r0, [pc, #72]	@ (800260c <HAL_RCC_GetHCLKFreq+0x68>)
 80025c4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80025c8:	40d8      	lsrs	r0, r3
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80025ca:	4b0f      	ldr	r3, [pc, #60]	@ (8002608 <HAL_RCC_GetHCLKFreq+0x64>)
 80025cc:	4910      	ldr	r1, [pc, #64]	@ (8002610 <HAL_RCC_GetHCLKFreq+0x6c>)
 80025ce:	6a1b      	ldr	r3, [r3, #32]
 80025d0:	4a10      	ldr	r2, [pc, #64]	@ (8002614 <HAL_RCC_GetHCLKFreq+0x70>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80025d2:	f003 030f 	and.w	r3, r3, #15
 80025d6:	5ccb      	ldrb	r3, [r1, r3]
 80025d8:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80025dc:	40d8      	lsrs	r0, r3
 80025de:	6010      	str	r0, [r2, #0]

  return SystemCoreClock;
}
 80025e0:	bd08      	pop	{r3, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025e2:	69da      	ldr	r2, [r3, #28]
 80025e4:	f002 0218 	and.w	r2, r2, #24
 80025e8:	2a10      	cmp	r2, #16
 80025ea:	d00b      	beq.n	8002604 <HAL_RCC_GetHCLKFreq+0x60>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025ec:	69db      	ldr	r3, [r3, #28]
 80025ee:	f003 0318 	and.w	r3, r3, #24
 80025f2:	2b18      	cmp	r3, #24
 80025f4:	d003      	beq.n	80025fe <HAL_RCC_GetHCLKFreq+0x5a>
      sysclockfreq = (uint32_t) HSI_VALUE;
 80025f6:	4805      	ldr	r0, [pc, #20]	@ (800260c <HAL_RCC_GetHCLKFreq+0x68>)
 80025f8:	e7e7      	b.n	80025ca <HAL_RCC_GetHCLKFreq+0x26>
    sysclockfreq = CSI_VALUE;
 80025fa:	4807      	ldr	r0, [pc, #28]	@ (8002618 <HAL_RCC_GetHCLKFreq+0x74>)
 80025fc:	e7e5      	b.n	80025ca <HAL_RCC_GetHCLKFreq+0x26>
 80025fe:	f7ff fa63 	bl	8001ac8 <HAL_RCC_GetSysClockFreq.part.0>
 8002602:	e7e2      	b.n	80025ca <HAL_RCC_GetHCLKFreq+0x26>
    sysclockfreq = HSE_VALUE;
 8002604:	4805      	ldr	r0, [pc, #20]	@ (800261c <HAL_RCC_GetHCLKFreq+0x78>)
 8002606:	e7e0      	b.n	80025ca <HAL_RCC_GetHCLKFreq+0x26>
 8002608:	44020c00 	.word	0x44020c00
 800260c:	03d09000 	.word	0x03d09000
 8002610:	08005b38 	.word	0x08005b38
 8002614:	20000000 	.word	0x20000000
 8002618:	003d0900 	.word	0x003d0900
 800261c:	016e3600 	.word	0x016e3600

08002620 <HAL_RCC_GetPCLK1Freq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002620:	4b1d      	ldr	r3, [pc, #116]	@ (8002698 <HAL_RCC_GetPCLK1Freq+0x78>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002622:	b510      	push	{r4, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002624:	69da      	ldr	r2, [r3, #28]
 8002626:	f002 0218 	and.w	r2, r2, #24
 800262a:	2a08      	cmp	r2, #8
 800262c:	d02c      	beq.n	8002688 <HAL_RCC_GetPCLK1Freq+0x68>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800262e:	69da      	ldr	r2, [r3, #28]
 8002630:	f012 0f18 	tst.w	r2, #24
 8002634:	d11c      	bne.n	8002670 <HAL_RCC_GetPCLK1Freq+0x50>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	0692      	lsls	r2, r2, #26
 800263a:	d523      	bpl.n	8002684 <HAL_RCC_GetPCLK1Freq+0x64>
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	4b17      	ldr	r3, [pc, #92]	@ (800269c <HAL_RCC_GetPCLK1Freq+0x7c>)
 8002640:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8002644:	40d3      	lsrs	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002646:	4914      	ldr	r1, [pc, #80]	@ (8002698 <HAL_RCC_GetPCLK1Freq+0x78>)
 8002648:	4c15      	ldr	r4, [pc, #84]	@ (80026a0 <HAL_RCC_GetPCLK1Freq+0x80>)
 800264a:	6a0a      	ldr	r2, [r1, #32]
 800264c:	4815      	ldr	r0, [pc, #84]	@ (80026a4 <HAL_RCC_GetPCLK1Freq+0x84>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800264e:	f002 020f 	and.w	r2, r2, #15
 8002652:	5ca2      	ldrb	r2, [r4, r2]
 8002654:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002658:	40d3      	lsrs	r3, r2
 800265a:	6003      	str	r3, [r0, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 800265c:	6a0a      	ldr	r2, [r1, #32]
 800265e:	4912      	ldr	r1, [pc, #72]	@ (80026a8 <HAL_RCC_GetPCLK1Freq+0x88>)
 8002660:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8002664:	5c88      	ldrb	r0, [r1, r2]
 8002666:	f000 001f 	and.w	r0, r0, #31
}
 800266a:	fa23 f000 	lsr.w	r0, r3, r0
 800266e:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002670:	69da      	ldr	r2, [r3, #28]
 8002672:	f002 0218 	and.w	r2, r2, #24
 8002676:	2a10      	cmp	r2, #16
 8002678:	d00c      	beq.n	8002694 <HAL_RCC_GetPCLK1Freq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800267a:	69db      	ldr	r3, [r3, #28]
 800267c:	f003 0318 	and.w	r3, r3, #24
 8002680:	2b18      	cmp	r3, #24
 8002682:	d003      	beq.n	800268c <HAL_RCC_GetPCLK1Freq+0x6c>
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002684:	4b05      	ldr	r3, [pc, #20]	@ (800269c <HAL_RCC_GetPCLK1Freq+0x7c>)
 8002686:	e7de      	b.n	8002646 <HAL_RCC_GetPCLK1Freq+0x26>
    sysclockfreq = CSI_VALUE;
 8002688:	4b08      	ldr	r3, [pc, #32]	@ (80026ac <HAL_RCC_GetPCLK1Freq+0x8c>)
 800268a:	e7dc      	b.n	8002646 <HAL_RCC_GetPCLK1Freq+0x26>
 800268c:	f7ff fa1c 	bl	8001ac8 <HAL_RCC_GetSysClockFreq.part.0>
 8002690:	4603      	mov	r3, r0
 8002692:	e7d8      	b.n	8002646 <HAL_RCC_GetPCLK1Freq+0x26>
    sysclockfreq = HSE_VALUE;
 8002694:	4b06      	ldr	r3, [pc, #24]	@ (80026b0 <HAL_RCC_GetPCLK1Freq+0x90>)
 8002696:	e7d6      	b.n	8002646 <HAL_RCC_GetPCLK1Freq+0x26>
 8002698:	44020c00 	.word	0x44020c00
 800269c:	03d09000 	.word	0x03d09000
 80026a0:	08005b38 	.word	0x08005b38
 80026a4:	20000000 	.word	0x20000000
 80026a8:	08005b30 	.word	0x08005b30
 80026ac:	003d0900 	.word	0x003d0900
 80026b0:	016e3600 	.word	0x016e3600

080026b4 <HAL_RCC_GetPCLK2Freq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80026b4:	4b1d      	ldr	r3, [pc, #116]	@ (800272c <HAL_RCC_GetPCLK2Freq+0x78>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026b6:	b510      	push	{r4, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80026b8:	69da      	ldr	r2, [r3, #28]
 80026ba:	f002 0218 	and.w	r2, r2, #24
 80026be:	2a08      	cmp	r2, #8
 80026c0:	d02c      	beq.n	800271c <HAL_RCC_GetPCLK2Freq+0x68>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026c2:	69da      	ldr	r2, [r3, #28]
 80026c4:	f012 0f18 	tst.w	r2, #24
 80026c8:	d11c      	bne.n	8002704 <HAL_RCC_GetPCLK2Freq+0x50>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	0692      	lsls	r2, r2, #26
 80026ce:	d523      	bpl.n	8002718 <HAL_RCC_GetPCLK2Freq+0x64>
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	4b17      	ldr	r3, [pc, #92]	@ (8002730 <HAL_RCC_GetPCLK2Freq+0x7c>)
 80026d4:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80026d8:	40d3      	lsrs	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80026da:	4914      	ldr	r1, [pc, #80]	@ (800272c <HAL_RCC_GetPCLK2Freq+0x78>)
 80026dc:	4c15      	ldr	r4, [pc, #84]	@ (8002734 <HAL_RCC_GetPCLK2Freq+0x80>)
 80026de:	6a0a      	ldr	r2, [r1, #32]
 80026e0:	4815      	ldr	r0, [pc, #84]	@ (8002738 <HAL_RCC_GetPCLK2Freq+0x84>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80026e2:	f002 020f 	and.w	r2, r2, #15
 80026e6:	5ca2      	ldrb	r2, [r4, r2]
 80026e8:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80026ec:	40d3      	lsrs	r3, r2
 80026ee:	6003      	str	r3, [r0, #0]
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80026f0:	6a0a      	ldr	r2, [r1, #32]
 80026f2:	4912      	ldr	r1, [pc, #72]	@ (800273c <HAL_RCC_GetPCLK2Freq+0x88>)
 80026f4:	f3c2 2202 	ubfx	r2, r2, #8, #3
 80026f8:	5c88      	ldrb	r0, [r1, r2]
 80026fa:	f000 001f 	and.w	r0, r0, #31
}
 80026fe:	fa23 f000 	lsr.w	r0, r3, r0
 8002702:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002704:	69da      	ldr	r2, [r3, #28]
 8002706:	f002 0218 	and.w	r2, r2, #24
 800270a:	2a10      	cmp	r2, #16
 800270c:	d00c      	beq.n	8002728 <HAL_RCC_GetPCLK2Freq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800270e:	69db      	ldr	r3, [r3, #28]
 8002710:	f003 0318 	and.w	r3, r3, #24
 8002714:	2b18      	cmp	r3, #24
 8002716:	d003      	beq.n	8002720 <HAL_RCC_GetPCLK2Freq+0x6c>
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002718:	4b05      	ldr	r3, [pc, #20]	@ (8002730 <HAL_RCC_GetPCLK2Freq+0x7c>)
 800271a:	e7de      	b.n	80026da <HAL_RCC_GetPCLK2Freq+0x26>
    sysclockfreq = CSI_VALUE;
 800271c:	4b08      	ldr	r3, [pc, #32]	@ (8002740 <HAL_RCC_GetPCLK2Freq+0x8c>)
 800271e:	e7dc      	b.n	80026da <HAL_RCC_GetPCLK2Freq+0x26>
 8002720:	f7ff f9d2 	bl	8001ac8 <HAL_RCC_GetSysClockFreq.part.0>
 8002724:	4603      	mov	r3, r0
 8002726:	e7d8      	b.n	80026da <HAL_RCC_GetPCLK2Freq+0x26>
    sysclockfreq = HSE_VALUE;
 8002728:	4b06      	ldr	r3, [pc, #24]	@ (8002744 <HAL_RCC_GetPCLK2Freq+0x90>)
 800272a:	e7d6      	b.n	80026da <HAL_RCC_GetPCLK2Freq+0x26>
 800272c:	44020c00 	.word	0x44020c00
 8002730:	03d09000 	.word	0x03d09000
 8002734:	08005b38 	.word	0x08005b38
 8002738:	20000000 	.word	0x20000000
 800273c:	08005b30 	.word	0x08005b30
 8002740:	003d0900 	.word	0x003d0900
 8002744:	016e3600 	.word	0x016e3600

08002748 <HAL_RCC_GetPCLK3Freq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002748:	4b1d      	ldr	r3, [pc, #116]	@ (80027c0 <HAL_RCC_GetPCLK3Freq+0x78>)
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800274a:	b510      	push	{r4, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800274c:	69da      	ldr	r2, [r3, #28]
 800274e:	f002 0218 	and.w	r2, r2, #24
 8002752:	2a08      	cmp	r2, #8
 8002754:	d02c      	beq.n	80027b0 <HAL_RCC_GetPCLK3Freq+0x68>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002756:	69da      	ldr	r2, [r3, #28]
 8002758:	f012 0f18 	tst.w	r2, #24
 800275c:	d11c      	bne.n	8002798 <HAL_RCC_GetPCLK3Freq+0x50>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	0692      	lsls	r2, r2, #26
 8002762:	d523      	bpl.n	80027ac <HAL_RCC_GetPCLK3Freq+0x64>
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	4b17      	ldr	r3, [pc, #92]	@ (80027c4 <HAL_RCC_GetPCLK3Freq+0x7c>)
 8002768:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800276c:	40d3      	lsrs	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800276e:	4914      	ldr	r1, [pc, #80]	@ (80027c0 <HAL_RCC_GetPCLK3Freq+0x78>)
 8002770:	4c15      	ldr	r4, [pc, #84]	@ (80027c8 <HAL_RCC_GetPCLK3Freq+0x80>)
 8002772:	6a0a      	ldr	r2, [r1, #32]
 8002774:	4815      	ldr	r0, [pc, #84]	@ (80027cc <HAL_RCC_GetPCLK3Freq+0x84>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8002776:	f002 020f 	and.w	r2, r2, #15
 800277a:	5ca2      	ldrb	r2, [r4, r2]
 800277c:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002780:	40d3      	lsrs	r3, r2
 8002782:	6003      	str	r3, [r0, #0]
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8002784:	6a0a      	ldr	r2, [r1, #32]
 8002786:	4912      	ldr	r1, [pc, #72]	@ (80027d0 <HAL_RCC_GetPCLK3Freq+0x88>)
 8002788:	f3c2 3202 	ubfx	r2, r2, #12, #3
 800278c:	5c88      	ldrb	r0, [r1, r2]
 800278e:	f000 001f 	and.w	r0, r0, #31
}
 8002792:	fa23 f000 	lsr.w	r0, r3, r0
 8002796:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002798:	69da      	ldr	r2, [r3, #28]
 800279a:	f002 0218 	and.w	r2, r2, #24
 800279e:	2a10      	cmp	r2, #16
 80027a0:	d00c      	beq.n	80027bc <HAL_RCC_GetPCLK3Freq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027a2:	69db      	ldr	r3, [r3, #28]
 80027a4:	f003 0318 	and.w	r3, r3, #24
 80027a8:	2b18      	cmp	r3, #24
 80027aa:	d003      	beq.n	80027b4 <HAL_RCC_GetPCLK3Freq+0x6c>
      sysclockfreq = (uint32_t) HSI_VALUE;
 80027ac:	4b05      	ldr	r3, [pc, #20]	@ (80027c4 <HAL_RCC_GetPCLK3Freq+0x7c>)
 80027ae:	e7de      	b.n	800276e <HAL_RCC_GetPCLK3Freq+0x26>
    sysclockfreq = CSI_VALUE;
 80027b0:	4b08      	ldr	r3, [pc, #32]	@ (80027d4 <HAL_RCC_GetPCLK3Freq+0x8c>)
 80027b2:	e7dc      	b.n	800276e <HAL_RCC_GetPCLK3Freq+0x26>
 80027b4:	f7ff f988 	bl	8001ac8 <HAL_RCC_GetSysClockFreq.part.0>
 80027b8:	4603      	mov	r3, r0
 80027ba:	e7d8      	b.n	800276e <HAL_RCC_GetPCLK3Freq+0x26>
    sysclockfreq = HSE_VALUE;
 80027bc:	4b06      	ldr	r3, [pc, #24]	@ (80027d8 <HAL_RCC_GetPCLK3Freq+0x90>)
 80027be:	e7d6      	b.n	800276e <HAL_RCC_GetPCLK3Freq+0x26>
 80027c0:	44020c00 	.word	0x44020c00
 80027c4:	03d09000 	.word	0x03d09000
 80027c8:	08005b38 	.word	0x08005b38
 80027cc:	20000000 	.word	0x20000000
 80027d0:	08005b30 	.word	0x08005b30
 80027d4:	003d0900 	.word	0x003d0900
 80027d8:	016e3600 	.word	0x016e3600

080027dc <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80027dc:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80027de:	4c33      	ldr	r4, [pc, #204]	@ (80028ac <RCCEx_PLL2_Config+0xd0>)
{
 80027e0:	4606      	mov	r6, r0
  __HAL_RCC_PLL2_DISABLE();
 80027e2:	6823      	ldr	r3, [r4, #0]
 80027e4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80027e8:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80027ea:	f7fe fac5 	bl	8000d78 <HAL_GetTick>
 80027ee:	4605      	mov	r5, r0

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80027f0:	e004      	b.n	80027fc <RCCEx_PLL2_Config+0x20>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80027f2:	f7fe fac1 	bl	8000d78 <HAL_GetTick>
 80027f6:	1b40      	subs	r0, r0, r5
 80027f8:	2802      	cmp	r0, #2
 80027fa:	d855      	bhi.n	80028a8 <RCCEx_PLL2_Config+0xcc>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80027fc:	6823      	ldr	r3, [r4, #0]
 80027fe:	011a      	lsls	r2, r3, #4
 8002800:	d4f7      	bmi.n	80027f2 <RCCEx_PLL2_Config+0x16>
      return HAL_TIMEOUT;
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8002802:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002804:	6831      	ldr	r1, [r6, #0]
 8002806:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800280a:	6872      	ldr	r2, [r6, #4]
 800280c:	f023 0303 	bic.w	r3, r3, #3
 8002810:	430b      	orrs	r3, r1
 8002812:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002816:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002818:	e9d6 3203 	ldrd	r3, r2, [r6, #12]
 800281c:	3b01      	subs	r3, #1
 800281e:	3a01      	subs	r2, #1
 8002820:	025b      	lsls	r3, r3, #9
 8002822:	0412      	lsls	r2, r2, #16
 8002824:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8002828:	b29b      	uxth	r3, r3
 800282a:	68b1      	ldr	r1, [r6, #8]
 800282c:	4313      	orrs	r3, r2
 800282e:	6972      	ldr	r2, [r6, #20]
 8002830:	3901      	subs	r1, #1
 8002832:	3a01      	subs	r2, #1
 8002834:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002838:	0612      	lsls	r2, r2, #24
 800283a:	430b      	orrs	r3, r1
 800283c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8002840:	4313      	orrs	r3, r2
 8002842:	63e3      	str	r3, [r4, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8002844:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002846:	69b2      	ldr	r2, [r6, #24]
 8002848:	f023 030c 	bic.w	r3, r3, #12
 800284c:	4313      	orrs	r3, r2
 800284e:	62e3      	str	r3, [r4, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8002850:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002852:	69f2      	ldr	r2, [r6, #28]
 8002854:	f023 0320 	bic.w	r3, r3, #32
 8002858:	4313      	orrs	r3, r2
 800285a:	62e3      	str	r3, [r4, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800285c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800285e:	6a72      	ldr	r2, [r6, #36]	@ 0x24

  /* Get Start Tick*/
  tickstart = HAL_GetTick();

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8002860:	4d12      	ldr	r5, [pc, #72]	@ (80028ac <RCCEx_PLL2_Config+0xd0>)
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8002862:	4313      	orrs	r3, r2
 8002864:	62e3      	str	r3, [r4, #44]	@ 0x2c
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8002866:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002868:	f023 0310 	bic.w	r3, r3, #16
 800286c:	62e3      	str	r3, [r4, #44]	@ 0x2c
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800286e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002870:	6a32      	ldr	r2, [r6, #32]
 8002872:	f36f 03cf 	bfc	r3, #3, #13
 8002876:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800287a:	6423      	str	r3, [r4, #64]	@ 0x40
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800287c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800287e:	f043 0310 	orr.w	r3, r3, #16
 8002882:	62e3      	str	r3, [r4, #44]	@ 0x2c
  __HAL_RCC_PLL2_ENABLE();
 8002884:	6823      	ldr	r3, [r4, #0]
 8002886:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800288a:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800288c:	f7fe fa74 	bl	8000d78 <HAL_GetTick>
 8002890:	4604      	mov	r4, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8002892:	e004      	b.n	800289e <RCCEx_PLL2_Config+0xc2>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002894:	f7fe fa70 	bl	8000d78 <HAL_GetTick>
 8002898:	1b00      	subs	r0, r0, r4
 800289a:	2802      	cmp	r0, #2
 800289c:	d804      	bhi.n	80028a8 <RCCEx_PLL2_Config+0xcc>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800289e:	682b      	ldr	r3, [r5, #0]
 80028a0:	011b      	lsls	r3, r3, #4
 80028a2:	d5f7      	bpl.n	8002894 <RCCEx_PLL2_Config+0xb8>
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 80028a4:	2000      	movs	r0, #0

}
 80028a6:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_TIMEOUT;
 80028a8:	2003      	movs	r0, #3
}
 80028aa:	bd70      	pop	{r4, r5, r6, pc}
 80028ac:	44020c00 	.word	0x44020c00

080028b0 <HAL_RCCEx_PeriphCLKConfig>:
{
 80028b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80028b4:	e9d0 3200 	ldrd	r3, r2, [r0]
 80028b8:	01de      	lsls	r6, r3, #7
{
 80028ba:	4604      	mov	r4, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80028bc:	d508      	bpl.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x20>
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80028be:	48ae      	ldr	r0, [pc, #696]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80028c0:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80028c2:	f8d0 10e8 	ldr.w	r1, [r0, #232]	@ 0xe8
 80028c6:	f021 4140 	bic.w	r1, r1, #3221225472	@ 0xc0000000
 80028ca:	4329      	orrs	r1, r5
 80028cc:	f8c0 10e8 	str.w	r1, [r0, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80028d0:	f013 0601 	ands.w	r6, r3, #1
 80028d4:	d00a      	beq.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x3c>
    switch (pPeriphClkInit->Usart1ClockSelection)
 80028d6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80028d8:	2901      	cmp	r1, #1
 80028da:	f000 8301 	beq.w	8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x630>
 80028de:	f240 82ad 	bls.w	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x58c>
 80028e2:	1ec8      	subs	r0, r1, #3
 80028e4:	2802      	cmp	r0, #2
 80028e6:	f240 82aa 	bls.w	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x58e>
 80028ea:	2601      	movs	r6, #1
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80028ec:	079d      	lsls	r5, r3, #30
 80028ee:	f140 812d 	bpl.w	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x29c>
    switch (pPeriphClkInit->Usart2ClockSelection)
 80028f2:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80028f4:	2908      	cmp	r1, #8
 80028f6:	f000 82e7 	beq.w	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x618>
 80028fa:	f240 8123 	bls.w	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x294>
 80028fe:	3918      	subs	r1, #24
 8002900:	2910      	cmp	r1, #16
 8002902:	f200 8122 	bhi.w	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8002906:	489d      	ldr	r0, [pc, #628]	@ (8002b7c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002908:	fa20 f101 	lsr.w	r1, r0, r1
 800290c:	07c8      	lsls	r0, r1, #31
 800290e:	f140 811c 	bpl.w	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8002912:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 8002914:	2d00      	cmp	r5, #0
 8002916:	f040 82e1 	bne.w	8002edc <HAL_RCCEx_PeriphCLKConfig+0x62c>
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800291a:	4f97      	ldr	r7, [pc, #604]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800291c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800291e:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 8002922:	f021 0138 	bic.w	r1, r1, #56	@ 0x38
 8002926:	4301      	orrs	r1, r0
 8002928:	f8c7 10d8 	str.w	r1, [r7, #216]	@ 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800292c:	0759      	lsls	r1, r3, #29
 800292e:	f100 8111 	bmi.w	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002932:	04df      	lsls	r7, r3, #19
 8002934:	d512      	bpl.n	800295c <HAL_RCCEx_PeriphCLKConfig+0xac>
    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8002936:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002938:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 800293c:	f000 81cd 	beq.w	8002cda <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8002940:	f240 8339 	bls.w	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x706>
 8002944:	f021 7080 	bic.w	r0, r1, #16777216	@ 0x1000000
 8002948:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 800294c:	f000 81cc 	beq.w	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x438>
 8002950:	f1b1 7f40 	cmp.w	r1, #50331648	@ 0x3000000
 8002954:	f000 81c8 	beq.w	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x438>
 8002958:	2601      	movs	r6, #1
 800295a:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800295c:	0498      	lsls	r0, r3, #18
 800295e:	d50e      	bpl.n	800297e <HAL_RCCEx_PeriphCLKConfig+0xce>
    switch (pPeriphClkInit->I2c1ClockSelection)
 8002960:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002962:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8002966:	f000 829c 	beq.w	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
 800296a:	f240 82d4 	bls.w	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x666>
 800296e:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8002972:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8002976:	f000 829b 	beq.w	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x600>
 800297a:	2601      	movs	r6, #1
 800297c:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800297e:	0459      	lsls	r1, r3, #17
 8002980:	d50e      	bpl.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0xf0>
    switch (pPeriphClkInit->I2c2ClockSelection)
 8002982:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002984:	f5b1 2f80 	cmp.w	r1, #262144	@ 0x40000
 8002988:	f000 8278 	beq.w	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800298c:	f240 82ca 	bls.w	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x674>
 8002990:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8002994:	f5b1 2f00 	cmp.w	r1, #524288	@ 0x80000
 8002998:	f000 8277 	beq.w	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x5da>
 800299c:	2601      	movs	r6, #1
 800299e:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80029a0:	03df      	lsls	r7, r3, #15
 80029a2:	d50a      	bpl.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x10a>
    switch (pPeriphClkInit->I3c1ClockSelection)
 80029a4:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 80029a6:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 80029aa:	f000 81e7 	beq.w	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x4cc>
 80029ae:	f031 7100 	bics.w	r1, r1, #33554432	@ 0x2000000
 80029b2:	f000 81ea 	beq.w	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80029b6:	2601      	movs	r6, #1
 80029b8:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 80029ba:	04d0      	lsls	r0, r2, #19
 80029bc:	d50a      	bpl.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    switch (pPeriphClkInit->I3c2ClockSelection)
 80029be:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80029c0:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 80029c4:	f000 81ee 	beq.w	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 80029c8:	f031 6100 	bics.w	r1, r1, #134217728	@ 0x8000000
 80029cc:	f000 81f1 	beq.w	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x502>
 80029d0:	2601      	movs	r6, #1
 80029d2:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80029d4:	0511      	lsls	r1, r2, #20
 80029d6:	d509      	bpl.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0x13c>
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 80029d8:	4967      	ldr	r1, [pc, #412]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80029da:	69c8      	ldr	r0, [r1, #28]
 80029dc:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 80029e0:	61c8      	str	r0, [r1, #28]
 80029e2:	69c8      	ldr	r0, [r1, #28]
 80029e4:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 80029e8:	4338      	orrs	r0, r7
 80029ea:	61c8      	str	r0, [r1, #28]
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80029ec:	039f      	lsls	r7, r3, #14
 80029ee:	d512      	bpl.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x166>
    switch (pPeriphClkInit->Lptim1ClockSelection)
 80029f0:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 80029f2:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80029f6:	f000 815c 	beq.w	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x402>
 80029fa:	f240 82e8 	bls.w	8002fce <HAL_RCCEx_PeriphCLKConfig+0x71e>
 80029fe:	f421 7080 	bic.w	r0, r1, #256	@ 0x100
 8002a02:	f5b0 6f80 	cmp.w	r0, #1024	@ 0x400
 8002a06:	f000 815b 	beq.w	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8002a0a:	f5b1 7f40 	cmp.w	r1, #768	@ 0x300
 8002a0e:	f000 8157 	beq.w	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8002a12:	2601      	movs	r6, #1
 8002a14:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002a16:	0358      	lsls	r0, r3, #13
 8002a18:	d512      	bpl.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x190>
    switch (pPeriphClkInit->Lptim2ClockSelection)
 8002a1a:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8002a1c:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8002a20:	f000 816f 	beq.w	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x452>
 8002a24:	f240 82c1 	bls.w	8002faa <HAL_RCCEx_PeriphCLKConfig+0x6fa>
 8002a28:	f421 5080 	bic.w	r0, r1, #4096	@ 0x1000
 8002a2c:	f5b0 4f80 	cmp.w	r0, #16384	@ 0x4000
 8002a30:	f000 816e 	beq.w	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x460>
 8002a34:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 8002a38:	f000 816a 	beq.w	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x460>
 8002a3c:	2601      	movs	r6, #1
 8002a3e:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8002a40:	0299      	lsls	r1, r3, #10
 8002a42:	d50b      	bpl.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch (pPeriphClkInit->AdcDacClockSelection)
 8002a44:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8002a46:	2902      	cmp	r1, #2
 8002a48:	f000 809a 	beq.w	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8002a4c:	f240 809f 	bls.w	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8002a50:	3903      	subs	r1, #3
 8002a52:	2902      	cmp	r1, #2
 8002a54:	f240 809b 	bls.w	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8002a58:	2601      	movs	r6, #1
 8002a5a:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8002a5c:	0597      	lsls	r7, r2, #22
 8002a5e:	d506      	bpl.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8002a60:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8002a62:	f031 0008 	bics.w	r0, r1, #8
 8002a66:	f000 80b5 	beq.w	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8002a6a:	2601      	movs	r6, #1
 8002a6c:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a6e:	0198      	lsls	r0, r3, #6
 8002a70:	f100 80be 	bmi.w	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x340>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002a74:	0158      	lsls	r0, r3, #5
 8002a76:	d50c      	bpl.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    switch (pPeriphClkInit->RngClockSelection)
 8002a78:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8002a7a:	2910      	cmp	r1, #16
 8002a7c:	f000 81e9 	beq.w	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8002a80:	f240 8242 	bls.w	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x658>
 8002a84:	f021 0010 	bic.w	r0, r1, #16
 8002a88:	2820      	cmp	r0, #32
 8002a8a:	f000 81e7 	beq.w	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002a8e:	2601      	movs	r6, #1
 8002a90:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8002a92:	0119      	lsls	r1, r3, #4
 8002a94:	d516      	bpl.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x214>
    switch (pPeriphClkInit->Spi1ClockSelection)
 8002a96:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8002a98:	2901      	cmp	r1, #1
 8002a9a:	f000 825e 	beq.w	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8002a9e:	f200 8194 	bhi.w	8002dca <HAL_RCCEx_PeriphCLKConfig+0x51a>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002aa2:	4835      	ldr	r0, [pc, #212]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002aa4:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8002aa6:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8002aaa:	6281      	str	r1, [r0, #40]	@ 0x28
    if (ret == HAL_OK)
 8002aac:	2d00      	cmp	r5, #0
 8002aae:	f040 825e 	bne.w	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x6be>
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8002ab2:	4f31      	ldr	r7, [pc, #196]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002ab4:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8002ab6:	f8d7 10e0 	ldr.w	r1, [r7, #224]	@ 0xe0
 8002aba:	f021 0107 	bic.w	r1, r1, #7
 8002abe:	4301      	orrs	r1, r0
 8002ac0:	f8c7 10e0 	str.w	r1, [r7, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8002ac4:	00df      	lsls	r7, r3, #3
 8002ac6:	d50d      	bpl.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x234>
    switch (pPeriphClkInit->Spi2ClockSelection)
 8002ac8:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8002aca:	2908      	cmp	r1, #8
 8002acc:	f000 8251 	beq.w	8002f72 <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 8002ad0:	f240 819b 	bls.w	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x55a>
 8002ad4:	2918      	cmp	r1, #24
 8002ad6:	f000 81a0 	beq.w	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x56a>
 8002ada:	2920      	cmp	r1, #32
 8002adc:	f000 819d 	beq.w	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x56a>
 8002ae0:	2601      	movs	r6, #1
 8002ae2:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8002ae4:	0098      	lsls	r0, r3, #2
 8002ae6:	d50e      	bpl.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x256>
    switch (pPeriphClkInit->Spi3ClockSelection)
 8002ae8:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8002aea:	2b40      	cmp	r3, #64	@ 0x40
 8002aec:	f000 8221 	beq.w	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8002af0:	f240 8172 	bls.w	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8002af4:	2bc0      	cmp	r3, #192	@ 0xc0
 8002af6:	f000 8177 	beq.w	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x538>
 8002afa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002afe:	f000 8173 	beq.w	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x538>
 8002b02:	2601      	movs	r6, #1
 8002b04:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002b06:	0751      	lsls	r1, r2, #29
 8002b08:	d50b      	bpl.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x272>
    switch (pPeriphClkInit->FdcanClockSelection)
 8002b0a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002b0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b10:	f000 821a 	beq.w	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x698>
 8002b14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b18:	d046      	beq.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d04a      	beq.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x304>
 8002b1e:	2601      	movs	r6, #1
 8002b20:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002b22:	06d3      	lsls	r3, r2, #27
 8002b24:	f140 8126 	bpl.w	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
    switch (pPeriphClkInit->UsbClockSelection)
 8002b28:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8002b2a:	2b20      	cmp	r3, #32
 8002b2c:	f000 8111 	beq.w	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
 8002b30:	2b30      	cmp	r3, #48	@ 0x30
 8002b32:	f000 8113 	beq.w	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8002b36:	2b10      	cmp	r3, #16
 8002b38:	f000 8229 	beq.w	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x6de>
 8002b3c:	2501      	movs	r5, #1
}
 8002b3e:	4628      	mov	r0, r5
 8002b40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (pPeriphClkInit->Usart2ClockSelection)
 8002b44:	2900      	cmp	r1, #0
 8002b46:	f43f aee4 	beq.w	8002912 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002b4a:	2601      	movs	r6, #1
 8002b4c:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b4e:	0759      	lsls	r1, r3, #29
 8002b50:	f57f aeef 	bpl.w	8002932 <HAL_RCCEx_PeriphCLKConfig+0x82>
    switch (pPeriphClkInit->Usart3ClockSelection)
 8002b54:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8002b56:	2940      	cmp	r1, #64	@ 0x40
 8002b58:	f000 80e7 	beq.w	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8002b5c:	f240 8231 	bls.w	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x712>
 8002b60:	f021 0040 	bic.w	r0, r1, #64	@ 0x40
 8002b64:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8002b68:	f000 80e6 	beq.w	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8002b6c:	29c0      	cmp	r1, #192	@ 0xc0
 8002b6e:	f000 80e3 	beq.w	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8002b72:	2601      	movs	r6, #1
 8002b74:	4635      	mov	r5, r6
 8002b76:	e6dc      	b.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x82>
 8002b78:	44020c00 	.word	0x44020c00
 8002b7c:	00010101 	.word	0x00010101
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002b80:	f104 0008 	add.w	r0, r4, #8
 8002b84:	f7ff fe2a 	bl	80027dc <RCCEx_PLL2_Config>
 8002b88:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8002b8a:	6823      	ldr	r3, [r4, #0]
 8002b8c:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002b8e:	2d00      	cmp	r5, #0
 8002b90:	f040 8152 	bne.w	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x588>
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8002b94:	4fb7      	ldr	r7, [pc, #732]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002b96:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8002b98:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8002b9c:	f021 0107 	bic.w	r1, r1, #7
 8002ba0:	4301      	orrs	r1, r0
 8002ba2:	f8c7 10e8 	str.w	r1, [r7, #232]	@ 0xe8
 8002ba6:	e759      	b.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002ba8:	f104 0008 	add.w	r0, r4, #8
 8002bac:	f7ff fe16 	bl	80027dc <RCCEx_PLL2_Config>
 8002bb0:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002bb2:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002bb4:	2d00      	cmp	r5, #0
 8002bb6:	f040 8124 	bne.w	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x552>
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8002bba:	49ae      	ldr	r1, [pc, #696]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002bbc:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8002bbe:	f8d1 30e8 	ldr.w	r3, [r1, #232]	@ 0xe8
 8002bc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002bc6:	4303      	orrs	r3, r0
 8002bc8:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002bcc:	06d3      	lsls	r3, r2, #27
 8002bce:	f140 80d1 	bpl.w	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 8002bd2:	e7a9      	b.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x278>
    if (ret == HAL_OK)
 8002bd4:	2d00      	cmp	r5, #0
 8002bd6:	f040 81d8 	bne.w	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x6da>
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8002bda:	4fa6      	ldr	r7, [pc, #664]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002bdc:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 8002be0:	f020 0008 	bic.w	r0, r0, #8
 8002be4:	4301      	orrs	r1, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002be6:	0198      	lsls	r0, r3, #6
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8002be8:	f8c7 10e8 	str.w	r1, [r7, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002bec:	f57f af42 	bpl.w	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8002bf0:	4fa1      	ldr	r7, [pc, #644]	@ (8002e78 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf4:	f043 0301 	orr.w	r3, r3, #1
 8002bf8:	627b      	str	r3, [r7, #36]	@ 0x24
    tickstart = HAL_GetTick();
 8002bfa:	f7fe f8bd 	bl	8000d78 <HAL_GetTick>
 8002bfe:	4680      	mov	r8, r0
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002c00:	e006      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x360>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c02:	f7fe f8b9 	bl	8000d78 <HAL_GetTick>
 8002c06:	eba0 0008 	sub.w	r0, r0, r8
 8002c0a:	2802      	cmp	r0, #2
 8002c0c:	f200 81c8 	bhi.w	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c12:	07d9      	lsls	r1, r3, #31
 8002c14:	d5f5      	bpl.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x352>
    if (ret == HAL_OK)
 8002c16:	2d00      	cmp	r5, #0
 8002c18:	f040 81c3 	bne.w	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002c1c:	4f95      	ldr	r7, [pc, #596]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8002c1e:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002c20:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8002c24:	f412 7240 	ands.w	r2, r2, #768	@ 0x300
 8002c28:	d027      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d025      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c2e:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_FORCE();
 8002c32:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 8002c36:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002c3a:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002c3e:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 8002c42:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002c46:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c4a:	f421 7240 	bic.w	r2, r1, #768	@ 0x300
        RCC->BDCR = tmpregister;
 8002c4e:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002c52:	07ca      	lsls	r2, r1, #31
 8002c54:	d511      	bpl.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
        tickstart = HAL_GetTick();
 8002c56:	f7fe f88f 	bl	8000d78 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c5a:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8002c5e:	4680      	mov	r8, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c60:	e006      	b.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c62:	f7fe f889 	bl	8000d78 <HAL_GetTick>
 8002c66:	eba0 0008 	sub.w	r0, r0, r8
 8002c6a:	4548      	cmp	r0, r9
 8002c6c:	f200 81c3 	bhi.w	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x746>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c70:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002c74:	079b      	lsls	r3, r3, #30
 8002c76:	d5f4      	bpl.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8002c78:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8002c7a:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8002c7e:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8002c82:	f000 81ae 	beq.w	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x732>
 8002c86:	497b      	ldr	r1, [pc, #492]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002c88:	69ca      	ldr	r2, [r1, #28]
 8002c8a:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8002c8e:	61ca      	str	r2, [r1, #28]
 8002c90:	4a78      	ldr	r2, [pc, #480]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002c92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c96:	f8d2 10f0 	ldr.w	r1, [r2, #240]	@ 0xf0
 8002c9a:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 8002c9e:	f8c2 10f0 	str.w	r1, [r2, #240]	@ 0xf0
 8002ca2:	f8d2 10f0 	ldr.w	r1, [r2, #240]	@ 0xf0
 8002ca6:	430b      	orrs	r3, r1
 8002ca8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002cac:	e9d4 3200 	ldrd	r3, r2, [r4]
 8002cb0:	e6e0      	b.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002cb2:	f104 0008 	add.w	r0, r4, #8
 8002cb6:	f7ff fd91 	bl	80027dc <RCCEx_PLL2_Config>
 8002cba:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002cbc:	6823      	ldr	r3, [r4, #0]
 8002cbe:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002cc0:	2d00      	cmp	r5, #0
 8002cc2:	f040 811f 	bne.w	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x654>
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8002cc6:	4f6b      	ldr	r7, [pc, #428]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002cc8:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8002cca:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 8002cce:	f421 61e0 	bic.w	r1, r1, #1792	@ 0x700
 8002cd2:	4301      	orrs	r1, r0
 8002cd4:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 8002cd8:	e69d      	b.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x166>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002cda:	f104 0008 	add.w	r0, r4, #8
 8002cde:	f7ff fd7d 	bl	80027dc <RCCEx_PLL2_Config>
 8002ce2:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ce4:	6823      	ldr	r3, [r4, #0]
 8002ce6:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002ce8:	2d00      	cmp	r5, #0
 8002cea:	f040 8105 	bne.w	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x648>
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8002cee:	4f61      	ldr	r7, [pc, #388]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002cf0:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8002cf2:	f8d7 10e0 	ldr.w	r1, [r7, #224]	@ 0xe0
 8002cf6:	f021 61e0 	bic.w	r1, r1, #117440512	@ 0x7000000
 8002cfa:	4301      	orrs	r1, r0
 8002cfc:	f8c7 10e0 	str.w	r1, [r7, #224]	@ 0xe0
 8002d00:	e62c      	b.n	800295c <HAL_RCCEx_PeriphCLKConfig+0xac>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d02:	f104 0008 	add.w	r0, r4, #8
 8002d06:	f7ff fd69 	bl	80027dc <RCCEx_PLL2_Config>
 8002d0a:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8002d0c:	6823      	ldr	r3, [r4, #0]
 8002d0e:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002d10:	2d00      	cmp	r5, #0
 8002d12:	f040 80ef 	bne.w	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x644>
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8002d16:	4f57      	ldr	r7, [pc, #348]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002d18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002d1a:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 8002d1e:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8002d22:	4301      	orrs	r1, r0
 8002d24:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 8002d28:	e68a      	b.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x190>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d2a:	f104 0008 	add.w	r0, r4, #8
 8002d2e:	f7ff fd55 	bl	80027dc <RCCEx_PLL2_Config>
 8002d32:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d34:	6823      	ldr	r3, [r4, #0]
 8002d36:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002d38:	2d00      	cmp	r5, #0
 8002d3a:	f040 80e1 	bne.w	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x650>
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8002d3e:	4f4d      	ldr	r7, [pc, #308]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002d40:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8002d42:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 8002d46:	f421 71e0 	bic.w	r1, r1, #448	@ 0x1c0
 8002d4a:	4301      	orrs	r1, r0
 8002d4c:	f8c7 10d8 	str.w	r1, [r7, #216]	@ 0xd8
 8002d50:	e5ef      	b.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x82>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d52:	f104 0008 	add.w	r0, r4, #8
 8002d56:	f7ff fd41 	bl	80027dc <RCCEx_PLL2_Config>
 8002d5a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8002d5c:	2d00      	cmp	r5, #0
 8002d5e:	f47f aeee 	bne.w	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x28e>
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8002d62:	4a44      	ldr	r2, [pc, #272]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002d64:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8002d66:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8002d6a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002d6e:	430b      	orrs	r3, r1
 8002d70:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
    switch (pPeriphClkInit->FdcanClockSelection)
 8002d74:	4635      	mov	r5, r6
}
 8002d76:	4628      	mov	r0, r5
 8002d78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d7c:	f104 0008 	add.w	r0, r4, #8
 8002d80:	f7ff fd2c 	bl	80027dc <RCCEx_PLL2_Config>
 8002d84:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8002d86:	6823      	ldr	r3, [r4, #0]
 8002d88:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002d8a:	2d00      	cmp	r5, #0
 8002d8c:	f040 80b6 	bne.w	8002efc <HAL_RCCEx_PeriphCLKConfig+0x64c>
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8002d90:	4f38      	ldr	r7, [pc, #224]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002d92:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8002d94:	f8d7 10e4 	ldr.w	r1, [r7, #228]	@ 0xe4
 8002d98:	f021 7140 	bic.w	r1, r1, #50331648	@ 0x3000000
 8002d9c:	4301      	orrs	r1, r0
 8002d9e:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8002da2:	e60a      	b.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x10a>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002da4:	f104 0008 	add.w	r0, r4, #8
 8002da8:	f7ff fd18 	bl	80027dc <RCCEx_PLL2_Config>
 8002dac:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8002dae:	6823      	ldr	r3, [r4, #0]
 8002db0:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002db2:	2d00      	cmp	r5, #0
 8002db4:	d13e      	bne.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x584>
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8002db6:	4f2f      	ldr	r7, [pc, #188]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002db8:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8002dba:	f8d7 10e4 	ldr.w	r1, [r7, #228]	@ 0xe4
 8002dbe:	f021 6140 	bic.w	r1, r1, #201326592	@ 0xc000000
 8002dc2:	4301      	orrs	r1, r0
 8002dc4:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8002dc8:	e604      	b.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    switch (pPeriphClkInit->Spi1ClockSelection)
 8002dca:	3903      	subs	r1, #3
 8002dcc:	2901      	cmp	r1, #1
 8002dce:	f67f ae6d 	bls.w	8002aac <HAL_RCCEx_PeriphCLKConfig+0x1fc>
 8002dd2:	2601      	movs	r6, #1
 8002dd4:	4635      	mov	r5, r6
 8002dd6:	e675      	b.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x214>
    switch (pPeriphClkInit->Spi3ClockSelection)
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f47f ae92 	bne.w	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x252>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002dde:	4925      	ldr	r1, [pc, #148]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002de0:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8002de2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002de6:	628b      	str	r3, [r1, #40]	@ 0x28
    if (ret == HAL_OK)
 8002de8:	2d00      	cmp	r5, #0
 8002dea:	f040 80ab 	bne.w	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x694>
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8002dee:	4921      	ldr	r1, [pc, #132]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002df0:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8002df2:	f8d1 30e0 	ldr.w	r3, [r1, #224]	@ 0xe0
 8002df6:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 8002dfa:	4303      	orrs	r3, r0
 8002dfc:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8002e00:	e681      	b.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x256>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002e02:	06d3      	lsls	r3, r2, #27
      status = ret;
 8002e04:	462e      	mov	r6, r5
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002e06:	d5b5      	bpl.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 8002e08:	e68e      	b.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x278>
    switch (pPeriphClkInit->Spi2ClockSelection)
 8002e0a:	2900      	cmp	r1, #0
 8002e0c:	f47f ae68 	bne.w	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x230>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e10:	4818      	ldr	r0, [pc, #96]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002e12:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8002e14:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8002e18:	6281      	str	r1, [r0, #40]	@ 0x28
    if (ret == HAL_OK)
 8002e1a:	2d00      	cmp	r5, #0
 8002e1c:	f040 80b3 	bne.w	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8002e20:	4f14      	ldr	r7, [pc, #80]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002e22:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8002e24:	f8d7 10e0 	ldr.w	r1, [r7, #224]	@ 0xe0
 8002e28:	f021 0138 	bic.w	r1, r1, #56	@ 0x38
 8002e2c:	4301      	orrs	r1, r0
 8002e2e:	f8c7 10e0 	str.w	r1, [r7, #224]	@ 0xe0
 8002e32:	e657      	b.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x234>
      status = ret;
 8002e34:	462e      	mov	r6, r5
 8002e36:	e5cd      	b.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x124>
      status = ret;
 8002e38:	462e      	mov	r6, r5
 8002e3a:	e60f      	b.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch (pPeriphClkInit->Usart1ClockSelection)
 8002e3c:	2100      	movs	r1, #0
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8002e3e:	4d0d      	ldr	r5, [pc, #52]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e40:	2600      	movs	r6, #0
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8002e42:	f8d5 00d8 	ldr.w	r0, [r5, #216]	@ 0xd8
 8002e46:	f020 0007 	bic.w	r0, r0, #7
 8002e4a:	4301      	orrs	r1, r0
 8002e4c:	f8c5 10d8 	str.w	r1, [r5, #216]	@ 0xd8
 8002e50:	e54c      	b.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x3c>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e52:	4f08      	ldr	r7, [pc, #32]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002e54:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e56:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 8002e5a:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (ret == HAL_OK)
 8002e5c:	2d00      	cmp	r5, #0
 8002e5e:	d158      	bne.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x662>
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8002e60:	4f04      	ldr	r7, [pc, #16]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002e62:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 8002e66:	f020 0030 	bic.w	r0, r0, #48	@ 0x30
 8002e6a:	4301      	orrs	r1, r0
 8002e6c:	f8c7 10e8 	str.w	r1, [r7, #232]	@ 0xe8
 8002e70:	e60f      	b.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002e72:	bf00      	nop
 8002e74:	44020c00 	.word	0x44020c00
 8002e78:	44020800 	.word	0x44020800
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002e7c:	f104 0008 	add.w	r0, r4, #8
 8002e80:	f7ff fcac 	bl	80027dc <RCCEx_PLL2_Config>
 8002e84:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8002e86:	6823      	ldr	r3, [r4, #0]
 8002e88:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002e8a:	2d00      	cmp	r5, #0
 8002e8c:	d14f      	bne.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x67e>
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8002e8e:	4f5c      	ldr	r7, [pc, #368]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8002e90:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8002e92:	f8d7 10e4 	ldr.w	r1, [r7, #228]	@ 0xe4
 8002e96:	f421 2140 	bic.w	r1, r1, #786432	@ 0xc0000
 8002e9a:	4301      	orrs	r1, r0
 8002e9c:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8002ea0:	e57e      	b.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0xf0>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002ea2:	f104 0008 	add.w	r0, r4, #8
 8002ea6:	f7ff fc99 	bl	80027dc <RCCEx_PLL2_Config>
 8002eaa:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002eac:	6823      	ldr	r3, [r4, #0]
 8002eae:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002eb0:	2d00      	cmp	r5, #0
 8002eb2:	d135      	bne.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x670>
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8002eb4:	4f52      	ldr	r7, [pc, #328]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8002eb6:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8002eb8:	f8d7 10e4 	ldr.w	r1, [r7, #228]	@ 0xe4
 8002ebc:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 8002ec0:	4301      	orrs	r1, r0
 8002ec2:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8002ec6:	e55a      	b.n	800297e <HAL_RCCEx_PeriphCLKConfig+0xce>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002ec8:	f104 0008 	add.w	r0, r4, #8
 8002ecc:	f7ff fc86 	bl	80027dc <RCCEx_PLL2_Config>
 8002ed0:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002ed2:	6823      	ldr	r3, [r4, #0]
 8002ed4:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002ed6:	2d00      	cmp	r5, #0
 8002ed8:	f43f ad1f 	beq.w	800291a <HAL_RCCEx_PeriphCLKConfig+0x6a>
      status = ret;
 8002edc:	462e      	mov	r6, r5
 8002ede:	e636      	b.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x29e>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002ee0:	f104 0008 	add.w	r0, r4, #8
 8002ee4:	f7ff fc7a 	bl	80027dc <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8002ee8:	4606      	mov	r6, r0
 8002eea:	2800      	cmp	r0, #0
 8002eec:	d075      	beq.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x72a>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002eee:	e9d4 3200 	ldrd	r3, r2, [r4]
 8002ef2:	e4fb      	b.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x3c>
      status = ret;
 8002ef4:	462e      	mov	r6, r5
 8002ef6:	e5a3      	b.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x190>
      status = ret;
 8002ef8:	462e      	mov	r6, r5
 8002efa:	e52f      	b.n	800295c <HAL_RCCEx_PeriphCLKConfig+0xac>
      status = ret;
 8002efc:	462e      	mov	r6, r5
 8002efe:	e55c      	b.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x10a>
      status = ret;
 8002f00:	462e      	mov	r6, r5
 8002f02:	e516      	b.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x82>
      status = ret;
 8002f04:	462e      	mov	r6, r5
 8002f06:	e586      	b.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x166>
    switch (pPeriphClkInit->RngClockSelection)
 8002f08:	2900      	cmp	r1, #0
 8002f0a:	f47f adc0 	bne.w	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x1de>
    if (ret == HAL_OK)
 8002f0e:	2d00      	cmp	r5, #0
 8002f10:	d0a6      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x5b0>
      status = ret;
 8002f12:	462e      	mov	r6, r5
 8002f14:	e5bd      	b.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    switch (pPeriphClkInit->I2c1ClockSelection)
 8002f16:	2900      	cmp	r1, #0
 8002f18:	f47f ad2f 	bne.w	800297a <HAL_RCCEx_PeriphCLKConfig+0xca>
    if (ret == HAL_OK)
 8002f1c:	2d00      	cmp	r5, #0
 8002f1e:	d0c9      	beq.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x604>
      status = ret;
 8002f20:	462e      	mov	r6, r5
 8002f22:	e52c      	b.n	800297e <HAL_RCCEx_PeriphCLKConfig+0xce>
    switch (pPeriphClkInit->I2c2ClockSelection)
 8002f24:	2900      	cmp	r1, #0
 8002f26:	f47f ad39 	bne.w	800299c <HAL_RCCEx_PeriphCLKConfig+0xec>
    if (ret == HAL_OK)
 8002f2a:	2d00      	cmp	r5, #0
 8002f2c:	d0af      	beq.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x5de>
      status = ret;
 8002f2e:	462e      	mov	r6, r5
 8002f30:	e536      	b.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0xf0>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002f32:	f104 0008 	add.w	r0, r4, #8
 8002f36:	f7ff fc51 	bl	80027dc <RCCEx_PLL2_Config>
 8002f3a:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002f3c:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002f3e:	2d00      	cmp	r5, #0
 8002f40:	f43f af55 	beq.w	8002dee <HAL_RCCEx_PeriphCLKConfig+0x53e>
      status = ret;
 8002f44:	462e      	mov	r6, r5
 8002f46:	e5de      	b.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x256>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f48:	492d      	ldr	r1, [pc, #180]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8002f4a:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8002f4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f50:	628b      	str	r3, [r1, #40]	@ 0x28
    if (ret == HAL_OK)
 8002f52:	2d00      	cmp	r5, #0
 8002f54:	f47f af55 	bne.w	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x552>
 8002f58:	e62f      	b.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x30a>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002f5a:	f104 0008 	add.w	r0, r4, #8
 8002f5e:	f7ff fc3d 	bl	80027dc <RCCEx_PLL2_Config>
 8002f62:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8002f64:	6823      	ldr	r3, [r4, #0]
 8002f66:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002f68:	2d00      	cmp	r5, #0
 8002f6a:	f43f ada2 	beq.w	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0x202>
      status = ret;
 8002f6e:	462e      	mov	r6, r5
 8002f70:	e5a8      	b.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x214>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002f72:	f104 0008 	add.w	r0, r4, #8
 8002f76:	f7ff fc31 	bl	80027dc <RCCEx_PLL2_Config>
 8002f7a:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8002f7c:	6823      	ldr	r3, [r4, #0]
 8002f7e:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002f80:	2d00      	cmp	r5, #0
 8002f82:	f43f af4d 	beq.w	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x570>
      status = ret;
 8002f86:	462e      	mov	r6, r5
 8002f88:	e5ac      	b.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x234>
      status = ret;
 8002f8a:	462e      	mov	r6, r5
 8002f8c:	e56f      	b.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x1be>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f8e:	4a1c      	ldr	r2, [pc, #112]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8002f90:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8002f92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f96:	6293      	str	r3, [r2, #40]	@ 0x28
    if (ret == HAL_OK)
 8002f98:	2d00      	cmp	r5, #0
 8002f9a:	f47f add0 	bne.w	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8002f9e:	e6e0      	b.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        ret = HAL_TIMEOUT;
 8002fa0:	2503      	movs	r5, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002fa2:	e9d4 3200 	ldrd	r3, r2, [r4]
      status = ret;
 8002fa6:	462e      	mov	r6, r5
 8002fa8:	e564      	b.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    switch (pPeriphClkInit->Lptim2ClockSelection)
 8002faa:	2900      	cmp	r1, #0
 8002fac:	f47f ad46 	bne.w	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x18c>
    if (ret == HAL_OK)
 8002fb0:	2d00      	cmp	r5, #0
 8002fb2:	d19f      	bne.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x644>
 8002fb4:	e6af      	b.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x466>
    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8002fb6:	2900      	cmp	r1, #0
 8002fb8:	f47f acce 	bne.w	8002958 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    if (ret == HAL_OK)
 8002fbc:	2d00      	cmp	r5, #0
 8002fbe:	d19b      	bne.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x648>
 8002fc0:	e695      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x43e>
    switch (pPeriphClkInit->Usart3ClockSelection)
 8002fc2:	2900      	cmp	r1, #0
 8002fc4:	f47f add5 	bne.w	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    if (ret == HAL_OK)
 8002fc8:	2d00      	cmp	r5, #0
 8002fca:	d199      	bne.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8002fcc:	e6b7      	b.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x48e>
    switch (pPeriphClkInit->Lptim1ClockSelection)
 8002fce:	2900      	cmp	r1, #0
 8002fd0:	f47f ad1f 	bne.w	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x162>
    if (ret == HAL_OK)
 8002fd4:	2d00      	cmp	r5, #0
 8002fd6:	d195      	bne.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x654>
 8002fd8:	e675      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x416>
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8002fda:	6b61      	ldr	r1, [r4, #52]	@ 0x34
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002fdc:	e9d4 3200 	ldrd	r3, r2, [r4]
 8002fe0:	e72d      	b.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x58e>
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8002fe2:	4807      	ldr	r0, [pc, #28]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8002fe4:	4a07      	ldr	r2, [pc, #28]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8002fe6:	69c1      	ldr	r1, [r0, #28]
 8002fe8:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8002fec:	f421 517c 	bic.w	r1, r1, #16128	@ 0x3f00
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	61c2      	str	r2, [r0, #28]
 8002ff4:	e64c      	b.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
        status = ret;
 8002ff6:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002ff8:	e9d4 3200 	ldrd	r3, r2, [r4]
 8002ffc:	4635      	mov	r5, r6
 8002ffe:	e539      	b.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
 8003000:	44020c00 	.word	0x44020c00
 8003004:	00ffffcf 	.word	0x00ffffcf

08003008 <HAL_RCCEx_GetPLL1ClockFreq>:
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8003008:	4a50      	ldr	r2, [pc, #320]	@ (800314c <HAL_RCCEx_GetPLL1ClockFreq+0x144>)
{
 800300a:	b4f0      	push	{r4, r5, r6, r7}
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800300c:	6b53      	ldr	r3, [r2, #52]	@ 0x34
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800300e:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8003010:	6a96      	ldr	r6, [r2, #40]	@ 0x28
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003012:	6a97      	ldr	r7, [r2, #40]	@ 0x28
  if (pll1m != 0U)
 8003014:	f416 5f7c 	tst.w	r6, #16128	@ 0x3f00
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003018:	6b91      	ldr	r1, [r2, #56]	@ 0x38
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800301a:	f3c6 2405 	ubfx	r4, r6, #8, #6
  if (pll1m != 0U)
 800301e:	d05d      	beq.n	80030dc <HAL_RCCEx_GetPLL1ClockFreq+0xd4>
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003020:	ee07 4a90 	vmov	s15, r4
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003024:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003028:	f3c7 1700 	ubfx	r7, r7, #4, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800302c:	fb07 f101 	mul.w	r1, r7, r1
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8003030:	f3c3 0308 	ubfx	r3, r3, #0, #9
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003034:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003038:	ee07 1a10 	vmov	s14, r1
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800303c:	ee07 3a90 	vmov	s15, r3
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003040:	eddf 5a43 	vldr	s11, [pc, #268]	@ 8003150 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 8003044:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003048:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800304c:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8003050:	eee7 7a25 	vfma.f32	s15, s14, s11
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8003054:	f005 0303 	and.w	r3, r5, #3
    switch (pll1source)
 8003058:	2b02      	cmp	r3, #2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800305a:	ee77 7a86 	vadd.f32	s15, s15, s12
    switch (pll1source)
 800305e:	d067      	beq.n	8003130 <HAL_RCCEx_GetPLL1ClockFreq+0x128>
 8003060:	2b03      	cmp	r3, #3
 8003062:	d06c      	beq.n	800313e <HAL_RCCEx_GetPLL1ClockFreq+0x136>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003064:	6812      	ldr	r2, [r2, #0]
 8003066:	4b3b      	ldr	r3, [pc, #236]	@ (8003154 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>)
 8003068:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800306c:	40d3      	lsrs	r3, r2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800306e:	ee07 3a10 	vmov	s14, r3
 8003072:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003076:	ee87 6a26 	vdiv.f32	s12, s14, s13
 800307a:	ee66 7a27 	vmul.f32	s15, s12, s15
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800307e:	4a33      	ldr	r2, [pc, #204]	@ (800314c <HAL_RCCEx_GetPLL1ClockFreq+0x144>)
 8003080:	6813      	ldr	r3, [r2, #0]
 8003082:	f013 7300 	ands.w	r3, r3, #33554432	@ 0x2000000
 8003086:	d003      	beq.n	8003090 <HAL_RCCEx_GetPLL1ClockFreq+0x88>
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8003088:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 800308a:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 800308e:	d13d      	bne.n	800310c <HAL_RCCEx_GetPLL1ClockFreq+0x104>
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003090:	4a2e      	ldr	r2, [pc, #184]	@ (800314c <HAL_RCCEx_GetPLL1ClockFreq+0x144>)
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8003092:	6003      	str	r3, [r0, #0]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003094:	6813      	ldr	r3, [r2, #0]
 8003096:	f013 7300 	ands.w	r3, r3, #33554432	@ 0x2000000
 800309a:	d003      	beq.n	80030a4 <HAL_RCCEx_GetPLL1ClockFreq+0x9c>
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800309c:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 800309e:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
 80030a2:	d121      	bne.n	80030e8 <HAL_RCCEx_GetPLL1ClockFreq+0xe0>
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80030a4:	4a29      	ldr	r2, [pc, #164]	@ (800314c <HAL_RCCEx_GetPLL1ClockFreq+0x144>)
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80030a6:	6043      	str	r3, [r0, #4]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80030a8:	6813      	ldr	r3, [r2, #0]
 80030aa:	0199      	lsls	r1, r3, #6
 80030ac:	d518      	bpl.n	80030e0 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80030ae:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80030b0:	035b      	lsls	r3, r3, #13
 80030b2:	d515      	bpl.n	80030e0 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
}
 80030b4:	bcf0      	pop	{r4, r5, r6, r7}
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80030b6:	6b53      	ldr	r3, [r2, #52]	@ 0x34
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 80030b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80030bc:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80030c0:	ee06 3a90 	vmov	s13, r3
 80030c4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 80030c8:	ee76 6a87 	vadd.f32	s13, s13, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80030cc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80030d0:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80030d4:	ee17 3a90 	vmov	r3, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 80030d8:	6083      	str	r3, [r0, #8]
}
 80030da:	4770      	bx	lr
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80030dc:	e9c0 4400 	strd	r4, r4, [r0]
}
 80030e0:	bcf0      	pop	{r4, r5, r6, r7}
{
 80030e2:	2300      	movs	r3, #0
        pPLL1_Clocks->PLL1_R_Frequency = \
 80030e4:	6083      	str	r3, [r0, #8]
}
 80030e6:	4770      	bx	lr
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80030e8:	6b53      	ldr	r3, [r2, #52]	@ 0x34
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80030ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80030ee:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80030f2:	ee06 3a90 	vmov	s13, r3
 80030f6:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80030fa:	ee76 6a87 	vadd.f32	s13, s13, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80030fe:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003102:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8003106:	ee17 3a10 	vmov	r3, s14
 800310a:	e7cb      	b.n	80030a4 <HAL_RCCEx_GetPLL1ClockFreq+0x9c>
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800310c:	6b53      	ldr	r3, [r2, #52]	@ 0x34
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800310e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003112:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8003116:	ee06 3a90 	vmov	s13, r3
 800311a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800311e:	ee76 6a87 	vadd.f32	s13, s13, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8003122:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003126:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800312a:	ee17 3a10 	vmov	r3, s14
 800312e:	e7af      	b.n	8003090 <HAL_RCCEx_GetPLL1ClockFreq+0x88>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003130:	ed9f 6a09 	vldr	s12, [pc, #36]	@ 8003158 <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 8003134:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003138:	ee67 7a27 	vmul.f32	s15, s14, s15
        break;
 800313c:	e79f      	b.n	800307e <HAL_RCCEx_GetPLL1ClockFreq+0x76>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800313e:	ed9f 6a07 	vldr	s12, [pc, #28]	@ 800315c <HAL_RCCEx_GetPLL1ClockFreq+0x154>
 8003142:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003146:	ee67 7a27 	vmul.f32	s15, s14, s15
        break;
 800314a:	e798      	b.n	800307e <HAL_RCCEx_GetPLL1ClockFreq+0x76>
 800314c:	44020c00 	.word	0x44020c00
 8003150:	39000000 	.word	0x39000000
 8003154:	03d09000 	.word	0x03d09000
 8003158:	4a742400 	.word	0x4a742400
 800315c:	4bb71b00 	.word	0x4bb71b00

08003160 <HAL_RCCEx_GetPLL2ClockFreq>:
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8003160:	4a50      	ldr	r2, [pc, #320]	@ (80032a4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
{
 8003162:	b4f0      	push	{r4, r5, r6, r7}
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8003164:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8003166:	6ad5      	ldr	r5, [r2, #44]	@ 0x2c
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8003168:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800316a:	6ad7      	ldr	r7, [r2, #44]	@ 0x2c
  if (pll2m != 0U)
 800316c:	f416 5f7c 	tst.w	r6, #16128	@ 0x3f00
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8003170:	6c11      	ldr	r1, [r2, #64]	@ 0x40
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8003172:	f3c6 2405 	ubfx	r4, r6, #8, #6
  if (pll2m != 0U)
 8003176:	d05d      	beq.n	8003234 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003178:	ee07 4a90 	vmov	s15, r4
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800317c:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8003180:	f3c7 1700 	ubfx	r7, r7, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8003184:	fb07 f101 	mul.w	r1, r7, r1
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8003188:	f3c3 0308 	ubfx	r3, r3, #0, #9
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800318c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8003190:	ee07 1a10 	vmov	s14, r1
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8003194:	ee07 3a90 	vmov	s15, r3
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003198:	eddf 5a43 	vldr	s11, [pc, #268]	@ 80032a8 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 800319c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80031a0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80031a4:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80031a8:	eee7 7a25 	vfma.f32	s15, s14, s11
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80031ac:	f005 0303 	and.w	r3, r5, #3
    switch (pll2source)
 80031b0:	2b02      	cmp	r3, #2
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80031b2:	ee77 7a86 	vadd.f32	s15, s15, s12
    switch (pll2source)
 80031b6:	d067      	beq.n	8003288 <HAL_RCCEx_GetPLL2ClockFreq+0x128>
 80031b8:	2b03      	cmp	r3, #3
 80031ba:	d06c      	beq.n	8003296 <HAL_RCCEx_GetPLL2ClockFreq+0x136>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80031bc:	6812      	ldr	r2, [r2, #0]
 80031be:	4b3b      	ldr	r3, [pc, #236]	@ (80032ac <HAL_RCCEx_GetPLL2ClockFreq+0x14c>)
 80031c0:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80031c4:	40d3      	lsrs	r3, r2
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80031c6:	ee07 3a10 	vmov	s14, r3
 80031ca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80031ce:	ee87 6a26 	vdiv.f32	s12, s14, s13
 80031d2:	ee66 7a27 	vmul.f32	s15, s12, s15
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80031d6:	4a33      	ldr	r2, [pc, #204]	@ (80032a4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
 80031d8:	6813      	ldr	r3, [r2, #0]
 80031da:	f013 6300 	ands.w	r3, r3, #134217728	@ 0x8000000
 80031de:	d003      	beq.n	80031e8 <HAL_RCCEx_GetPLL2ClockFreq+0x88>
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80031e0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80031e2:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 80031e6:	d13d      	bne.n	8003264 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80031e8:	4a2e      	ldr	r2, [pc, #184]	@ (80032a4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80031ea:	6003      	str	r3, [r0, #0]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80031ec:	6813      	ldr	r3, [r2, #0]
 80031ee:	f013 6300 	ands.w	r3, r3, #134217728	@ 0x8000000
 80031f2:	d003      	beq.n	80031fc <HAL_RCCEx_GetPLL2ClockFreq+0x9c>
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80031f4:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80031f6:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
 80031fa:	d121      	bne.n	8003240 <HAL_RCCEx_GetPLL2ClockFreq+0xe0>
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80031fc:	4a29      	ldr	r2, [pc, #164]	@ (80032a4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80031fe:	6043      	str	r3, [r0, #4]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003200:	6813      	ldr	r3, [r2, #0]
 8003202:	0119      	lsls	r1, r3, #4
 8003204:	d518      	bpl.n	8003238 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8003206:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003208:	035b      	lsls	r3, r3, #13
 800320a:	d515      	bpl.n	8003238 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
}
 800320c:	bcf0      	pop	{r4, r5, r6, r7}
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800320e:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8003210:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003214:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8003218:	ee06 3a90 	vmov	s13, r3
 800321c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8003220:	ee76 6a87 	vadd.f32	s13, s13, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8003224:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003228:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800322c:	ee17 3a90 	vmov	r3, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8003230:	6083      	str	r3, [r0, #8]
}
 8003232:	4770      	bx	lr
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8003234:	e9c0 4400 	strd	r4, r4, [r0]
}
 8003238:	bcf0      	pop	{r4, r5, r6, r7}
{
 800323a:	2300      	movs	r3, #0
        pPLL2_Clocks->PLL2_R_Frequency = \
 800323c:	6083      	str	r3, [r0, #8]
}
 800323e:	4770      	bx	lr
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003240:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8003242:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003246:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800324a:	ee06 3a90 	vmov	s13, r3
 800324e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8003252:	ee76 6a87 	vadd.f32	s13, s13, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8003256:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800325a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800325e:	ee17 3a10 	vmov	r3, s14
 8003262:	e7cb      	b.n	80031fc <HAL_RCCEx_GetPLL2ClockFreq+0x9c>
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003264:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8003266:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800326a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800326e:	ee06 3a90 	vmov	s13, r3
 8003272:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8003276:	ee76 6a87 	vadd.f32	s13, s13, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800327a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800327e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8003282:	ee17 3a10 	vmov	r3, s14
 8003286:	e7af      	b.n	80031e8 <HAL_RCCEx_GetPLL2ClockFreq+0x88>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003288:	ed9f 6a09 	vldr	s12, [pc, #36]	@ 80032b0 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 800328c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003290:	ee67 7a27 	vmul.f32	s15, s14, s15
        break;
 8003294:	e79f      	b.n	80031d6 <HAL_RCCEx_GetPLL2ClockFreq+0x76>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003296:	ed9f 6a07 	vldr	s12, [pc, #28]	@ 80032b4 <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 800329a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800329e:	ee67 7a27 	vmul.f32	s15, s14, s15
        break;
 80032a2:	e798      	b.n	80031d6 <HAL_RCCEx_GetPLL2ClockFreq+0x76>
 80032a4:	44020c00 	.word	0x44020c00
 80032a8:	39000000 	.word	0x39000000
 80032ac:	03d09000 	.word	0x03d09000
 80032b0:	4a742400 	.word	0x4a742400
 80032b4:	4bb71b00 	.word	0x4bb71b00

080032b8 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80032b8:	f100 437e 	add.w	r3, r0, #4261412864	@ 0xfe000000
 80032bc:	430b      	orrs	r3, r1
 80032be:	d07e      	beq.n	80033be <HAL_RCCEx_GetPeriphCLKFreq+0x106>
{
 80032c0:	b500      	push	{lr}
    switch (PeriphClk)
 80032c2:	f5a0 1300 	sub.w	r3, r0, #2097152	@ 0x200000
 80032c6:	430b      	orrs	r3, r1
{
 80032c8:	b085      	sub	sp, #20
    switch (PeriphClk)
 80032ca:	f000 828d 	beq.w	80037e8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>
 80032ce:	4b99      	ldr	r3, [pc, #612]	@ (8003534 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 80032d0:	4298      	cmp	r0, r3
 80032d2:	f171 0300 	sbcs.w	r3, r1, #0
 80032d6:	d246      	bcs.n	8003366 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
 80032d8:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 80032dc:	430b      	orrs	r3, r1
 80032de:	f000 82a5 	beq.w	800382c <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 80032e2:	f242 0301 	movw	r3, #8193	@ 0x2001
 80032e6:	4298      	cmp	r0, r3
 80032e8:	f171 0300 	sbcs.w	r3, r1, #0
 80032ec:	f080 8088 	bcs.w	8003400 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 80032f0:	1f03      	subs	r3, r0, #4
 80032f2:	430b      	orrs	r3, r1
 80032f4:	f000 822e 	beq.w	8003754 <HAL_RCCEx_GetPeriphCLKFreq+0x49c>
 80032f8:	2805      	cmp	r0, #5
 80032fa:	f171 0300 	sbcs.w	r3, r1, #0
 80032fe:	f080 81bf 	bcs.w	8003680 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
 8003302:	1e43      	subs	r3, r0, #1
 8003304:	430b      	orrs	r3, r1
 8003306:	f000 8121 	beq.w	800354c <HAL_RCCEx_GetPeriphCLKFreq+0x294>
 800330a:	3802      	subs	r0, #2
 800330c:	4308      	orrs	r0, r1
 800330e:	f040 809e 	bne.w	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003312:	4b89      	ldr	r3, [pc, #548]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003314:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8003318:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 800331c:	f000 819d 	beq.w	800365a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8003320:	4a85      	ldr	r2, [pc, #532]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003322:	6812      	ldr	r2, [r2, #0]
 8003324:	0110      	lsls	r0, r2, #4
 8003326:	d502      	bpl.n	800332e <HAL_RCCEx_GetPeriphCLKFreq+0x76>
 8003328:	2b08      	cmp	r3, #8
 800332a:	f000 824f 	beq.w	80037cc <HAL_RCCEx_GetPeriphCLKFreq+0x514>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800332e:	4a82      	ldr	r2, [pc, #520]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003330:	6811      	ldr	r1, [r2, #0]
 8003332:	0789      	lsls	r1, r1, #30
 8003334:	d502      	bpl.n	800333c <HAL_RCCEx_GetPeriphCLKFreq+0x84>
 8003336:	2b18      	cmp	r3, #24
 8003338:	f000 82a3 	beq.w	8003882 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800333c:	4a7e      	ldr	r2, [pc, #504]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800333e:	6812      	ldr	r2, [r2, #0]
 8003340:	0592      	lsls	r2, r2, #22
 8003342:	d502      	bpl.n	800334a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
 8003344:	2b20      	cmp	r3, #32
 8003346:	f000 82e7 	beq.w	8003918 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800334a:	4a7b      	ldr	r2, [pc, #492]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800334c:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8003350:	f010 0002 	ands.w	r0, r0, #2
 8003354:	f000 80a4 	beq.w	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 8003358:	f1a3 0328 	sub.w	r3, r3, #40	@ 0x28
 800335c:	fab3 f383 	clz	r3, r3
 8003360:	095b      	lsrs	r3, r3, #5
 8003362:	03d8      	lsls	r0, r3, #15
 8003364:	e09c      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
    switch (PeriphClk)
 8003366:	2200      	movs	r2, #0
 8003368:	2304      	movs	r3, #4
 800336a:	4299      	cmp	r1, r3
 800336c:	bf08      	it	eq
 800336e:	4290      	cmpeq	r0, r2
 8003370:	f000 8219 	beq.w	80037a6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
 8003374:	4282      	cmp	r2, r0
 8003376:	418b      	sbcs	r3, r1
 8003378:	d36b      	bcc.n	8003452 <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 800337a:	f100 4370 	add.w	r3, r0, #4026531840	@ 0xf0000000
 800337e:	430b      	orrs	r3, r1
 8003380:	f000 81c3 	beq.w	800370a <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 8003384:	4b6d      	ldr	r3, [pc, #436]	@ (800353c <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8003386:	4298      	cmp	r0, r3
 8003388:	f171 0300 	sbcs.w	r3, r1, #0
 800338c:	f080 8129 	bcs.w	80035e2 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8003390:	f100 437c 	add.w	r3, r0, #4227858432	@ 0xfc000000
 8003394:	430b      	orrs	r3, r1
 8003396:	f000 8089 	beq.w	80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 800339a:	f100 4078 	add.w	r0, r0, #4160749568	@ 0xf8000000
 800339e:	4308      	orrs	r0, r1
 80033a0:	d155      	bne.n	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80033a2:	4b65      	ldr	r3, [pc, #404]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80033a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033a8:	f003 0307 	and.w	r3, r3, #7
        switch (srcclk)
 80033ac:	2b04      	cmp	r3, #4
 80033ae:	d84e      	bhi.n	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 80033b0:	e8df f013 	tbh	[pc, r3, lsl #1]
 80033b4:	01290112 	.word	0x01290112
 80033b8:	0151004d 	.word	0x0151004d
 80033bc:	0132      	.short	0x0132
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80033be:	4a5e      	ldr	r2, [pc, #376]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80033c0:	f8d2 30f0 	ldr.w	r3, [r2, #240]	@ 0xf0
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80033c4:	f8d2 20f0 	ldr.w	r2, [r2, #240]	@ 0xf0
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80033c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80033cc:	0791      	lsls	r1, r2, #30
 80033ce:	d502      	bpl.n	80033d6 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 80033d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033d4:	d067      	beq.n	80034a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80033d6:	4a58      	ldr	r2, [pc, #352]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80033d8:	f8d2 20f0 	ldr.w	r2, [r2, #240]	@ 0xf0
 80033dc:	0112      	lsls	r2, r2, #4
 80033de:	d503      	bpl.n	80033e8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 80033e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033e4:	f000 80f5 	beq.w	80035d2 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 80033e8:	4a53      	ldr	r2, [pc, #332]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80033ea:	6810      	ldr	r0, [r2, #0]
 80033ec:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 80033f0:	d005      	beq.n	80033fe <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80033f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80033f6:	f000 8135 	beq.w	8003664 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
        frequency = 0U;
 80033fa:	2000      	movs	r0, #0
 80033fc:	4770      	bx	lr
}
 80033fe:	4770      	bx	lr
    switch (PeriphClk)
 8003400:	f5a0 3300 	sub.w	r3, r0, #131072	@ 0x20000
 8003404:	430b      	orrs	r3, r1
 8003406:	f000 822d 	beq.w	8003864 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
 800340a:	4b4d      	ldr	r3, [pc, #308]	@ (8003540 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800340c:	4298      	cmp	r0, r3
 800340e:	f171 0300 	sbcs.w	r3, r1, #0
 8003412:	f080 8163 	bcs.w	80036dc <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8003416:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 800341a:	430b      	orrs	r3, r1
 800341c:	d06c      	beq.n	80034f8 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 800341e:	f5a0 3080 	sub.w	r0, r0, #65536	@ 0x10000
 8003422:	4308      	orrs	r0, r1
 8003424:	d113      	bne.n	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8003426:	4b44      	ldr	r3, [pc, #272]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003428:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 800342c:	f013 7340 	ands.w	r3, r3, #50331648	@ 0x3000000
 8003430:	f000 8113 	beq.w	800365a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8003434:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003438:	f000 822e 	beq.w	8003898 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800343c:	4a3e      	ldr	r2, [pc, #248]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800343e:	6810      	ldr	r0, [r2, #0]
 8003440:	f010 0002 	ands.w	r0, r0, #2
 8003444:	d02c      	beq.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 8003446:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800344a:	f000 821a 	beq.w	8003882 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
        frequency = 0U;
 800344e:	2000      	movs	r0, #0
 8003450:	e026      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
    switch (PeriphClk)
 8003452:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8003456:	bf08      	it	eq
 8003458:	4290      	cmpeq	r0, r2
 800345a:	f000 8166 	beq.w	800372a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800345e:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8003462:	bf08      	it	eq
 8003464:	4290      	cmpeq	r0, r2
 8003466:	f000 8099 	beq.w	800359c <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 800346a:	2910      	cmp	r1, #16
 800346c:	bf08      	it	eq
 800346e:	4290      	cmpeq	r0, r2
 8003470:	d1ed      	bne.n	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8003472:	4a31      	ldr	r2, [pc, #196]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003474:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8003478:	f003 0330 	and.w	r3, r3, #48	@ 0x30
        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800347c:	2b10      	cmp	r3, #16
 800347e:	f000 80ab 	beq.w	80035d8 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 8003482:	6812      	ldr	r2, [r2, #0]
 8003484:	0112      	lsls	r2, r2, #4
 8003486:	d502      	bpl.n	800348e <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
 8003488:	2b20      	cmp	r3, #32
 800348a:	f000 819f 	beq.w	80037cc <HAL_RCCEx_GetPeriphCLKFreq+0x514>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800348e:	4a2a      	ldr	r2, [pc, #168]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003490:	6810      	ldr	r0, [r2, #0]
 8003492:	f410 5000 	ands.w	r0, r0, #8192	@ 0x2000
 8003496:	d003      	beq.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        frequency = 0U;
 8003498:	2b30      	cmp	r3, #48	@ 0x30
 800349a:	482a      	ldr	r0, [pc, #168]	@ (8003544 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800349c:	bf18      	it	ne
 800349e:	2000      	movne	r0, #0
}
 80034a0:	b005      	add	sp, #20
 80034a2:	f85d fb04 	ldr.w	pc, [sp], #4
      frequency = LSE_VALUE;
 80034a6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80034aa:	4770      	bx	lr
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80034ac:	4a22      	ldr	r2, [pc, #136]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80034ae:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80034b2:	6812      	ldr	r2, [r2, #0]
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80034b4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80034b8:	0492      	lsls	r2, r2, #18
 80034ba:	d502      	bpl.n	80034c2 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f000 8232 	beq.w	8003926 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 80034c2:	4a1d      	ldr	r2, [pc, #116]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80034c4:	6812      	ldr	r2, [r2, #0]
 80034c6:	0190      	lsls	r0, r2, #6
 80034c8:	d502      	bpl.n	80034d0 <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 80034ca:	2b10      	cmp	r3, #16
 80034cc:	f000 8084 	beq.w	80035d8 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 80034d0:	4a19      	ldr	r2, [pc, #100]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80034d2:	f8d2 20f0 	ldr.w	r2, [r2, #240]	@ 0xf0
 80034d6:	0791      	lsls	r1, r2, #30
 80034d8:	d502      	bpl.n	80034e0 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
 80034da:	2b20      	cmp	r3, #32
 80034dc:	f000 821e 	beq.w	800391c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 80034e0:	4a15      	ldr	r2, [pc, #84]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80034e2:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 80034e6:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80034ea:	d0d9      	beq.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        frequency = 0U;
 80034ec:	2b30      	cmp	r3, #48	@ 0x30
 80034ee:	bf0c      	ite	eq
 80034f0:	f44f 40fa 	moveq.w	r0, #32000	@ 0x7d00
 80034f4:	2000      	movne	r0, #0
 80034f6:	e7d3      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80034f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80034fa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80034fe:	f413 2340 	ands.w	r3, r3, #786432	@ 0xc0000
 8003502:	f000 80aa 	beq.w	800365a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 8003506:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800350a:	f000 81c5 	beq.w	8003898 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800350e:	4a0a      	ldr	r2, [pc, #40]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003510:	6811      	ldr	r1, [r2, #0]
 8003512:	0788      	lsls	r0, r1, #30
 8003514:	d503      	bpl.n	800351e <HAL_RCCEx_GetPeriphCLKFreq+0x266>
 8003516:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800351a:	f000 81b2 	beq.w	8003882 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 800351e:	4a06      	ldr	r2, [pc, #24]	@ (8003538 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003520:	6810      	ldr	r0, [r2, #0]
 8003522:	f410 7000 	ands.w	r0, r0, #512	@ 0x200
 8003526:	d0bb      	beq.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        frequency = 0U;
 8003528:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800352c:	4806      	ldr	r0, [pc, #24]	@ (8003548 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800352e:	bf18      	it	ne
 8003530:	2000      	movne	r0, #0
 8003532:	e7b5      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 8003534:	00200001 	.word	0x00200001
 8003538:	44020c00 	.word	0x44020c00
 800353c:	10000001 	.word	0x10000001
 8003540:	00020001 	.word	0x00020001
 8003544:	02dc6c00 	.word	0x02dc6c00
 8003548:	003d0900 	.word	0x003d0900
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800354c:	4aa2      	ldr	r2, [pc, #648]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 800354e:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8003552:	f013 0307 	ands.w	r3, r3, #7
 8003556:	f000 81cb 	beq.w	80038f0 <HAL_RCCEx_GetPeriphCLKFreq+0x638>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 800355a:	6812      	ldr	r2, [r2, #0]
 800355c:	0110      	lsls	r0, r2, #4
 800355e:	d502      	bpl.n	8003566 <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
 8003560:	2b01      	cmp	r3, #1
 8003562:	f000 8133 	beq.w	80037cc <HAL_RCCEx_GetPeriphCLKFreq+0x514>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8003566:	4a9c      	ldr	r2, [pc, #624]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003568:	6811      	ldr	r1, [r2, #0]
 800356a:	0789      	lsls	r1, r1, #30
 800356c:	d502      	bpl.n	8003574 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
 800356e:	2b03      	cmp	r3, #3
 8003570:	f000 8187 	beq.w	8003882 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8003574:	4a98      	ldr	r2, [pc, #608]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003576:	6812      	ldr	r2, [r2, #0]
 8003578:	0592      	lsls	r2, r2, #22
 800357a:	d502      	bpl.n	8003582 <HAL_RCCEx_GetPeriphCLKFreq+0x2ca>
 800357c:	2b04      	cmp	r3, #4
 800357e:	f000 81cb 	beq.w	8003918 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8003582:	4a95      	ldr	r2, [pc, #596]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003584:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8003588:	f010 0002 	ands.w	r0, r0, #2
 800358c:	d088      	beq.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 800358e:	f1a3 0305 	sub.w	r3, r3, #5
 8003592:	fab3 f383 	clz	r3, r3
 8003596:	095b      	lsrs	r3, r3, #5
 8003598:	03d8      	lsls	r0, r3, #15
 800359a:	e781      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 800359c:	4a8e      	ldr	r2, [pc, #568]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 800359e:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 80035a2:	f013 6340 	ands.w	r3, r3, #201326592	@ 0xc000000
 80035a6:	f000 8172 	beq.w	800388e <HAL_RCCEx_GetPeriphCLKFreq+0x5d6>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 80035aa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80035ae:	f000 8173 	beq.w	8003898 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 80035b2:	6810      	ldr	r0, [r2, #0]
 80035b4:	f010 0002 	ands.w	r0, r0, #2
 80035b8:	f43f af72 	beq.w	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 80035bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035c0:	f47f af45 	bne.w	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80035c4:	4b84      	ldr	r3, [pc, #528]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 80035c6:	4885      	ldr	r0, [pc, #532]	@ (80037dc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80035ce:	40d8      	lsrs	r0, r3
 80035d0:	e766      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
      frequency = LSI_VALUE;
 80035d2:	f44f 40fa 	mov.w	r0, #32000	@ 0x7d00
 80035d6:	4770      	bx	lr
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80035d8:	a801      	add	r0, sp, #4
 80035da:	f7ff fd15 	bl	8003008 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80035de:	9802      	ldr	r0, [sp, #8]
            break;
 80035e0:	e75e      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
    switch (PeriphClk)
 80035e2:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80035e6:	4308      	orrs	r0, r1
 80035e8:	f47f af31 	bne.w	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80035ec:	4b7a      	ldr	r3, [pc, #488]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 80035ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035f2:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
        switch (srcclk)
 80035f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80035f8:	d02d      	beq.n	8003656 <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 80035fa:	d809      	bhi.n	8003610 <HAL_RCCEx_GetPeriphCLKFreq+0x358>
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d0eb      	beq.n	80035d8 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 8003600:	2b40      	cmp	r3, #64	@ 0x40
 8003602:	f47f af24 	bne.w	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003606:	a801      	add	r0, sp, #4
 8003608:	f7ff fdaa 	bl	8003160 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800360c:	9801      	ldr	r0, [sp, #4]
            break;
 800360e:	e747      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        switch (srcclk)
 8003610:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003614:	f47f af1b 	bne.w	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8003618:	4a6f      	ldr	r2, [pc, #444]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 800361a:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800361e:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8003620:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8003624:	0788      	lsls	r0, r1, #30
 8003626:	d502      	bpl.n	800362e <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 8003628:	2b00      	cmp	r3, #0
 800362a:	f000 812a 	beq.w	8003882 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800362e:	4a6a      	ldr	r2, [pc, #424]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003630:	6812      	ldr	r2, [r2, #0]
 8003632:	0591      	lsls	r1, r2, #22
 8003634:	d503      	bpl.n	800363e <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 8003636:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800363a:	f000 816d 	beq.w	8003918 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800363e:	4a66      	ldr	r2, [pc, #408]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003640:	6810      	ldr	r0, [r2, #0]
 8003642:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8003646:	f43f af2b 	beq.w	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        frequency = 0U;
 800364a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800364e:	4864      	ldr	r0, [pc, #400]	@ (80037e0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8003650:	bf18      	it	ne
 8003652:	2000      	movne	r0, #0
 8003654:	e724      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
            frequency = EXTERNAL_CLOCK_VALUE;
 8003656:	4863      	ldr	r0, [pc, #396]	@ (80037e4 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8003658:	e722      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
}
 800365a:	b005      	add	sp, #20
 800365c:	f85d eb04 	ldr.w	lr, [sp], #4
            frequency = HAL_RCC_GetPCLK1Freq();
 8003660:	f7fe bfde 	b.w	8002620 <HAL_RCC_GetPCLK1Freq>
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8003664:	69d3      	ldr	r3, [r2, #28]
 8003666:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 800366a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800366e:	f4ff aec4 	bcc.w	80033fa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8003672:	69d3      	ldr	r3, [r2, #28]
 8003674:	485a      	ldr	r0, [pc, #360]	@ (80037e0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8003676:	f3c3 2305 	ubfx	r3, r3, #8, #6
 800367a:	fbb0 f0f3 	udiv	r0, r0, r3
 800367e:	4770      	bx	lr
    switch (PeriphClk)
 8003680:	f5a0 5080 	sub.w	r0, r0, #4096	@ 0x1000
 8003684:	4308      	orrs	r0, r1
 8003686:	f47f aee2 	bne.w	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800368a:	4b53      	ldr	r3, [pc, #332]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 800368c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8003690:	f013 63e0 	ands.w	r3, r3, #117440512	@ 0x7000000
 8003694:	f000 80fb 	beq.w	800388e <HAL_RCCEx_GetPeriphCLKFreq+0x5d6>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8003698:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800369c:	f000 8096 	beq.w	80037cc <HAL_RCCEx_GetPeriphCLKFreq+0x514>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80036a0:	4a4d      	ldr	r2, [pc, #308]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 80036a2:	6811      	ldr	r1, [r2, #0]
 80036a4:	0789      	lsls	r1, r1, #30
 80036a6:	d503      	bpl.n	80036b0 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
 80036a8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80036ac:	f000 80e9 	beq.w	8003882 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 80036b0:	4a49      	ldr	r2, [pc, #292]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 80036b2:	6812      	ldr	r2, [r2, #0]
 80036b4:	0592      	lsls	r2, r2, #22
 80036b6:	d503      	bpl.n	80036c0 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
 80036b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80036bc:	f000 812c 	beq.w	8003918 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80036c0:	4a45      	ldr	r2, [pc, #276]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 80036c2:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 80036c6:	f010 0002 	ands.w	r0, r0, #2
 80036ca:	f43f aee9 	beq.w	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 80036ce:	f1a3 63a0 	sub.w	r3, r3, #83886080	@ 0x5000000
 80036d2:	fab3 f383 	clz	r3, r3
 80036d6:	095b      	lsrs	r3, r3, #5
 80036d8:	03d8      	lsls	r0, r3, #15
 80036da:	e6e1      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
    switch (PeriphClk)
 80036dc:	f5a0 2080 	sub.w	r0, r0, #262144	@ 0x40000
 80036e0:	4308      	orrs	r0, r1
 80036e2:	f47f aeb4 	bne.w	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80036e6:	4a3c      	ldr	r2, [pc, #240]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 80036e8:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 80036ec:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
        switch (srcclk)
 80036f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80036f4:	f000 80f1 	beq.w	80038da <HAL_RCCEx_GetPeriphCLKFreq+0x622>
 80036f8:	f200 80df 	bhi.w	80038ba <HAL_RCCEx_GetPeriphCLKFreq+0x602>
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d0ac      	beq.n	800365a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8003700:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003704:	f43f af7f 	beq.w	8003606 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8003708:	e6a1      	b.n	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800370a:	4933      	ldr	r1, [pc, #204]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 800370c:	f8d1 30e0 	ldr.w	r3, [r1, #224]	@ 0xe0
 8003710:	f003 0338 	and.w	r3, r3, #56	@ 0x38
        switch (srcclk)
 8003714:	2b18      	cmp	r3, #24
 8003716:	d09e      	beq.n	8003656 <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 8003718:	f200 80ef 	bhi.w	80038fa <HAL_RCCEx_GetPeriphCLKFreq+0x642>
 800371c:	2b00      	cmp	r3, #0
 800371e:	f43f af5b 	beq.w	80035d8 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 8003722:	2b08      	cmp	r3, #8
 8003724:	f43f af6f 	beq.w	8003606 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8003728:	e691      	b.n	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800372a:	4b2b      	ldr	r3, [pc, #172]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 800372c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8003730:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8003734:	f002 0208 	and.w	r2, r2, #8
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8003738:	0788      	lsls	r0, r1, #30
 800373a:	f140 80b2 	bpl.w	80038a2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 800373e:	2a00      	cmp	r2, #0
 8003740:	f000 80ec 	beq.w	800391c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8003744:	f8d3 00f0 	ldr.w	r0, [r3, #240]	@ 0xf0
      frequency = LSI_VALUE;
 8003748:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800374c:	bf18      	it	ne
 800374e:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 8003752:	e6a5      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003754:	4a20      	ldr	r2, [pc, #128]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003756:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800375a:	f413 73e0 	ands.w	r3, r3, #448	@ 0x1c0
 800375e:	f43f af7c 	beq.w	800365a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8003762:	6812      	ldr	r2, [r2, #0]
 8003764:	0110      	lsls	r0, r2, #4
 8003766:	d501      	bpl.n	800376c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
 8003768:	2b40      	cmp	r3, #64	@ 0x40
 800376a:	d02f      	beq.n	80037cc <HAL_RCCEx_GetPeriphCLKFreq+0x514>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800376c:	4a1a      	ldr	r2, [pc, #104]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 800376e:	6811      	ldr	r1, [r2, #0]
 8003770:	0789      	lsls	r1, r1, #30
 8003772:	d502      	bpl.n	800377a <HAL_RCCEx_GetPeriphCLKFreq+0x4c2>
 8003774:	2bc0      	cmp	r3, #192	@ 0xc0
 8003776:	f000 8084 	beq.w	8003882 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800377a:	4a17      	ldr	r2, [pc, #92]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 800377c:	6812      	ldr	r2, [r2, #0]
 800377e:	0590      	lsls	r0, r2, #22
 8003780:	d503      	bpl.n	800378a <HAL_RCCEx_GetPeriphCLKFreq+0x4d2>
 8003782:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003786:	f000 80c7 	beq.w	8003918 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800378a:	4a13      	ldr	r2, [pc, #76]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 800378c:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8003790:	f010 0002 	ands.w	r0, r0, #2
 8003794:	f43f ae84 	beq.w	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 8003798:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800379c:	fab3 f383 	clz	r3, r3
 80037a0:	095b      	lsrs	r3, r3, #5
 80037a2:	03d8      	lsls	r0, r3, #15
 80037a4:	e67c      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80037a6:	4a0c      	ldr	r2, [pc, #48]	@ (80037d8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 80037a8:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 80037ac:	6812      	ldr	r2, [r2, #0]
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80037ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 80037b2:	0391      	lsls	r1, r2, #14
 80037b4:	d502      	bpl.n	80037bc <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	f000 80b3 	beq.w	8003922 <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 80037bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037c0:	f43f af0a 	beq.w	80035d8 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 80037c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037c8:	f47f ae41 	bne.w	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80037cc:	a801      	add	r0, sp, #4
 80037ce:	f7ff fcc7 	bl	8003160 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80037d2:	9802      	ldr	r0, [sp, #8]
 80037d4:	e664      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 80037d6:	bf00      	nop
 80037d8:	44020c00 	.word	0x44020c00
 80037dc:	03d09000 	.word	0x03d09000
 80037e0:	016e3600 	.word	0x016e3600
 80037e4:	00bb8000 	.word	0x00bb8000
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80037e8:	4a57      	ldr	r2, [pc, #348]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 80037ea:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80037ee:	f013 0307 	ands.w	r3, r3, #7
 80037f2:	d078      	beq.n	80038e6 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	f000 80a2 	beq.w	800393e <HAL_RCCEx_GetPeriphCLKFreq+0x686>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d04c      	beq.n	8003898 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80037fe:	6812      	ldr	r2, [r2, #0]
 8003800:	0390      	lsls	r0, r2, #14
 8003802:	d502      	bpl.n	800380a <HAL_RCCEx_GetPeriphCLKFreq+0x552>
 8003804:	2b03      	cmp	r3, #3
 8003806:	f000 808c 	beq.w	8003922 <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800380a:	4a4f      	ldr	r2, [pc, #316]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 800380c:	6811      	ldr	r1, [r2, #0]
 800380e:	0789      	lsls	r1, r1, #30
 8003810:	d501      	bpl.n	8003816 <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
 8003812:	2b04      	cmp	r3, #4
 8003814:	d035      	beq.n	8003882 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8003816:	4a4c      	ldr	r2, [pc, #304]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 8003818:	6810      	ldr	r0, [r2, #0]
 800381a:	f410 7000 	ands.w	r0, r0, #512	@ 0x200
 800381e:	f43f ae3f 	beq.w	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        frequency = 0U;
 8003822:	2b05      	cmp	r3, #5
 8003824:	4849      	ldr	r0, [pc, #292]	@ (800394c <HAL_RCCEx_GetPeriphCLKFreq+0x694>)
 8003826:	bf18      	it	ne
 8003828:	2000      	movne	r0, #0
 800382a:	e639      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800382c:	4a46      	ldr	r2, [pc, #280]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 800382e:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8003832:	f413 3340 	ands.w	r3, r3, #196608	@ 0x30000
 8003836:	f43f af10 	beq.w	800365a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 800383a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800383e:	d02b      	beq.n	8003898 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8003840:	6811      	ldr	r1, [r2, #0]
 8003842:	0789      	lsls	r1, r1, #30
 8003844:	d502      	bpl.n	800384c <HAL_RCCEx_GetPeriphCLKFreq+0x594>
 8003846:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800384a:	d01a      	beq.n	8003882 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 800384c:	4a3e      	ldr	r2, [pc, #248]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 800384e:	6810      	ldr	r0, [r2, #0]
 8003850:	f410 7000 	ands.w	r0, r0, #512	@ 0x200
 8003854:	f43f ae24 	beq.w	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        frequency = 0U;
 8003858:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800385c:	483b      	ldr	r0, [pc, #236]	@ (800394c <HAL_RCCEx_GetPeriphCLKFreq+0x694>)
 800385e:	bf18      	it	ne
 8003860:	2000      	movne	r0, #0
 8003862:	e61d      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003864:	4a38      	ldr	r2, [pc, #224]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 8003866:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 800386a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
        switch (srcclk)
 800386e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003872:	d032      	beq.n	80038da <HAL_RCCEx_GetPeriphCLKFreq+0x622>
 8003874:	d829      	bhi.n	80038ca <HAL_RCCEx_GetPeriphCLKFreq+0x612>
 8003876:	b153      	cbz	r3, 800388e <HAL_RCCEx_GetPeriphCLKFreq+0x5d6>
 8003878:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800387c:	f43f aec3 	beq.w	8003606 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8003880:	e5e5      	b.n	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003882:	6813      	ldr	r3, [r2, #0]
 8003884:	4832      	ldr	r0, [pc, #200]	@ (8003950 <HAL_RCCEx_GetPeriphCLKFreq+0x698>)
 8003886:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800388a:	40d8      	lsrs	r0, r3
 800388c:	e608      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
}
 800388e:	b005      	add	sp, #20
 8003890:	f85d eb04 	ldr.w	lr, [sp], #4
            frequency = HAL_RCC_GetPCLK3Freq();
 8003894:	f7fe bf58 	b.w	8002748 <HAL_RCC_GetPCLK3Freq>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003898:	a801      	add	r0, sp, #4
 800389a:	f7ff fc61 	bl	8003160 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800389e:	9803      	ldr	r0, [sp, #12]
 80038a0:	e5fe      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 80038a2:	f8d3 00f0 	ldr.w	r0, [r3, #240]	@ 0xf0
 80038a6:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80038aa:	f43f adf9 	beq.w	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        frequency = 0U;
 80038ae:	2a00      	cmp	r2, #0
 80038b0:	bf14      	ite	ne
 80038b2:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 80038b6:	2000      	moveq	r0, #0
 80038b8:	e5f2      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        switch (srcclk)
 80038ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038be:	d034      	beq.n	800392a <HAL_RCCEx_GetPeriphCLKFreq+0x672>
 80038c0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80038c4:	f43f aea8 	beq.w	8003618 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
 80038c8:	e5c1      	b.n	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        switch (srcclk)
 80038ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038ce:	d02e      	beq.n	800392e <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 80038d0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80038d4:	f43f aea0 	beq.w	8003618 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
 80038d8:	e5b9      	b.n	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80038da:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 80038de:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80038e2:	03c0      	lsls	r0, r0, #15
 80038e4:	e5dc      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
}
 80038e6:	b005      	add	sp, #20
 80038e8:	f85d eb04 	ldr.w	lr, [sp], #4
          frequency = HAL_RCC_GetHCLKFreq();
 80038ec:	f7fe be5a 	b.w	80025a4 <HAL_RCC_GetHCLKFreq>
}
 80038f0:	b005      	add	sp, #20
 80038f2:	f85d eb04 	ldr.w	lr, [sp], #4
          frequency = HAL_RCC_GetPCLK2Freq();
 80038f6:	f7fe bedd 	b.w	80026b4 <HAL_RCC_GetPCLK2Freq>
        switch (srcclk)
 80038fa:	2b20      	cmp	r3, #32
 80038fc:	f47f ada7 	bne.w	800344e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8003900:	f8d1 30e8 	ldr.w	r3, [r1, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8003904:	680a      	ldr	r2, [r1, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8003906:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800390a:	0792      	lsls	r2, r2, #30
 800390c:	f57f ae8f 	bpl.w	800362e <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 8003910:	2b00      	cmp	r3, #0
 8003912:	f47f ae8c 	bne.w	800362e <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 8003916:	e655      	b.n	80035c4 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = CSI_VALUE;
 8003918:	480c      	ldr	r0, [pc, #48]	@ (800394c <HAL_RCCEx_GetPeriphCLKFreq+0x694>)
 800391a:	e5c1      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
      frequency = LSE_VALUE;
 800391c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003920:	e5be      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
          frequency = HSE_VALUE;
 8003922:	480c      	ldr	r0, [pc, #48]	@ (8003954 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>)
 8003924:	e5bc      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
          frequency = HSI48_VALUE;
 8003926:	480c      	ldr	r0, [pc, #48]	@ (8003958 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>)
 8003928:	e5ba      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800392a:	4b07      	ldr	r3, [pc, #28]	@ (8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 800392c:	e70a      	b.n	8003744 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800392e:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
      frequency = LSI_VALUE;
 8003932:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8003936:	bf18      	it	ne
 8003938:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 800393c:	e5b0      	b.n	80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
}
 800393e:	b005      	add	sp, #20
 8003940:	f85d eb04 	ldr.w	lr, [sp], #4
          frequency = HAL_RCC_GetSysClockFreq();
 8003944:	f7fe be00 	b.w	8002548 <HAL_RCC_GetSysClockFreq>
 8003948:	44020c00 	.word	0x44020c00
 800394c:	003d0900 	.word	0x003d0900
 8003950:	03d09000 	.word	0x03d09000
 8003954:	016e3600 	.word	0x016e3600
 8003958:	02dc6c00 	.word	0x02dc6c00

0800395c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800395c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003960:	4616      	mov	r6, r2
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003962:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 8003966:	2a20      	cmp	r2, #32
 8003968:	d16a      	bne.n	8003a40 <HAL_UART_Transmit+0xe4>
  {
    if ((pData == NULL) || (Size == 0U))
 800396a:	460d      	mov	r5, r1
 800396c:	2900      	cmp	r1, #0
 800396e:	d03d      	beq.n	80039ec <HAL_UART_Transmit+0x90>
 8003970:	2e00      	cmp	r6, #0
 8003972:	d03b      	beq.n	80039ec <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8003974:	461f      	mov	r7, r3
 8003976:	6803      	ldr	r3, [r0, #0]
 8003978:	4604      	mov	r4, r0
 800397a:	689a      	ldr	r2, [r3, #8]
 800397c:	0612      	lsls	r2, r2, #24
 800397e:	d462      	bmi.n	8003a46 <HAL_UART_Transmit+0xea>
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003980:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003982:	f04f 0800 	mov.w	r8, #0
 8003986:	f8c4 8090 	str.w	r8, [r4, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800398a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800398e:	f7fd f9f3 	bl	8000d78 <HAL_GetTick>

    huart->TxXferSize  = Size;
    huart->TxXferCount = Size;

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003992:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8003994:	4681      	mov	r9, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003996:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferSize  = Size;
 800399a:	f8a4 6054 	strh.w	r6, [r4, #84]	@ 0x54
    huart->TxXferCount = Size;
 800399e:	f8a4 6056 	strh.w	r6, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039a2:	d055      	beq.n	8003a50 <HAL_UART_Transmit+0xf4>
    {
      pdata8bits  = pData;
      pdata16bits = NULL;
    }

    while (huart->TxXferCount > 0U)
 80039a4:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039a8:	6822      	ldr	r2, [r4, #0]
    while (huart->TxXferCount > 0U)
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d055      	beq.n	8003a5c <HAL_UART_Transmit+0x100>
 80039b0:	1c7b      	adds	r3, r7, #1
 80039b2:	d12d      	bne.n	8003a10 <HAL_UART_Transmit+0xb4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039b4:	69d3      	ldr	r3, [r2, #28]
 80039b6:	061f      	lsls	r7, r3, #24
 80039b8:	d5fc      	bpl.n	80039b4 <HAL_UART_Transmit+0x58>
      if (pdata8bits == NULL)
 80039ba:	2d00      	cmp	r5, #0
 80039bc:	d03b      	beq.n	8003a36 <HAL_UART_Transmit+0xda>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80039be:	f815 3b01 	ldrb.w	r3, [r5], #1
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039c2:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 80039c4:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 80039c8:	3b01      	subs	r3, #1
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80039d0:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d1ec      	bne.n	80039b4 <HAL_UART_Transmit+0x58>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039da:	69d3      	ldr	r3, [r2, #28]
 80039dc:	0659      	lsls	r1, r3, #25
 80039de:	d5fc      	bpl.n	80039da <HAL_UART_Transmit+0x7e>
    huart->gState = HAL_UART_STATE_READY;
 80039e0:	2320      	movs	r3, #32
    return HAL_OK;
 80039e2:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 80039e4:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 80039e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 80039ec:	2001      	movs	r0, #1
}
 80039ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (pdata8bits == NULL)
 80039f2:	2d00      	cmp	r5, #0
 80039f4:	d045      	beq.n	8003a82 <HAL_UART_Transmit+0x126>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80039f6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80039fa:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 80039fc:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 8003a00:	3b01      	subs	r3, #1
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003a08:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	b33b      	cbz	r3, 8003a60 <HAL_UART_Transmit+0x104>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a10:	69d3      	ldr	r3, [r2, #28]
 8003a12:	061e      	lsls	r6, r3, #24
 8003a14:	d4ed      	bmi.n	80039f2 <HAL_UART_Transmit+0x96>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a16:	f7fd f9af 	bl	8000d78 <HAL_GetTick>
 8003a1a:	eba0 0309 	sub.w	r3, r0, r9
 8003a1e:	429f      	cmp	r7, r3
 8003a20:	d303      	bcc.n	8003a2a <HAL_UART_Transmit+0xce>
 8003a22:	b117      	cbz	r7, 8003a2a <HAL_UART_Transmit+0xce>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a24:	6822      	ldr	r2, [r4, #0]
 8003a26:	6813      	ldr	r3, [r2, #0]
 8003a28:	e7f2      	b.n	8003a10 <HAL_UART_Transmit+0xb4>
        huart->gState = HAL_UART_STATE_READY;
 8003a2a:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8003a2c:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 8003a2e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 8003a32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a36:	f838 3b02 	ldrh.w	r3, [r8], #2
 8003a3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a3e:	e7c0      	b.n	80039c2 <HAL_UART_Transmit+0x66>
    return HAL_BUSY;
 8003a40:	2002      	movs	r0, #2
}
 8003a42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003a46:	689a      	ldr	r2, [r3, #8]
 8003a48:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a4c:	609a      	str	r2, [r3, #8]
 8003a4e:	e797      	b.n	8003980 <HAL_UART_Transmit+0x24>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a50:	6923      	ldr	r3, [r4, #16]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d1a6      	bne.n	80039a4 <HAL_UART_Transmit+0x48>
      pdata16bits = (const uint16_t *) pData;
 8003a56:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8003a58:	461d      	mov	r5, r3
 8003a5a:	e7a3      	b.n	80039a4 <HAL_UART_Transmit+0x48>
 8003a5c:	1c78      	adds	r0, r7, #1
 8003a5e:	d0bc      	beq.n	80039da <HAL_UART_Transmit+0x7e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a60:	69d3      	ldr	r3, [r2, #28]
 8003a62:	065b      	lsls	r3, r3, #25
 8003a64:	d4bc      	bmi.n	80039e0 <HAL_UART_Transmit+0x84>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a66:	f7fd f987 	bl	8000d78 <HAL_GetTick>
 8003a6a:	eba0 0309 	sub.w	r3, r0, r9
 8003a6e:	429f      	cmp	r7, r3
 8003a70:	d3db      	bcc.n	8003a2a <HAL_UART_Transmit+0xce>
 8003a72:	2f00      	cmp	r7, #0
 8003a74:	d0d9      	beq.n	8003a2a <HAL_UART_Transmit+0xce>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a76:	6822      	ldr	r2, [r4, #0]
 8003a78:	6813      	ldr	r3, [r2, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a7a:	69d3      	ldr	r3, [r2, #28]
 8003a7c:	065b      	lsls	r3, r3, #25
 8003a7e:	d5f2      	bpl.n	8003a66 <HAL_UART_Transmit+0x10a>
 8003a80:	e7ae      	b.n	80039e0 <HAL_UART_Transmit+0x84>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a82:	f838 3b02 	ldrh.w	r3, [r8], #2
 8003a86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a8a:	e7b6      	b.n	80039fa <HAL_UART_Transmit+0x9e>

08003a8c <HAL_UART_Abort>:
{
 8003a8c:	b538      	push	{r3, r4, r5, lr}
 8003a8e:	4604      	mov	r4, r0
 8003a90:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a92:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003a96:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a9a:	e842 3100 	strex	r1, r3, [r2]
 8003a9e:	2900      	cmp	r1, #0
 8003aa0:	d1f7      	bne.n	8003a92 <HAL_UART_Abort+0x6>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8003aa2:	4833      	ldr	r0, [pc, #204]	@ (8003b70 <HAL_UART_Abort+0xe4>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aa4:	f102 0308 	add.w	r3, r2, #8
 8003aa8:	e853 3f00 	ldrex	r3, [r3]
 8003aac:	4003      	ands	r3, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aae:	f102 0508 	add.w	r5, r2, #8
 8003ab2:	e845 3100 	strex	r1, r3, [r5]
 8003ab6:	2900      	cmp	r1, #0
 8003ab8:	d1f4      	bne.n	8003aa4 <HAL_UART_Abort+0x18>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003aba:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d036      	beq.n	8003b2e <HAL_UART_Abort+0xa2>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8003ac0:	6893      	ldr	r3, [r2, #8]
 8003ac2:	0619      	lsls	r1, r3, #24
 8003ac4:	d508      	bpl.n	8003ad8 <HAL_UART_Abort+0x4c>
    if (huart->hdmatx != NULL)
 8003ac6:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8003ac8:	b130      	cbz	r0, 8003ad8 <HAL_UART_Abort+0x4c>
      huart->hdmatx->XferAbortCallback = NULL;
 8003aca:	2300      	movs	r3, #0
 8003acc:	66c3      	str	r3, [r0, #108]	@ 0x6c
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8003ace:	f7fd fbb7 	bl	8001240 <HAL_DMA_Abort>
 8003ad2:	2800      	cmp	r0, #0
 8003ad4:	d13c      	bne.n	8003b50 <HAL_UART_Abort+0xc4>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ad6:	6822      	ldr	r2, [r4, #0]
 8003ad8:	6893      	ldr	r3, [r2, #8]
 8003ada:	065b      	lsls	r3, r3, #25
 8003adc:	d509      	bpl.n	8003af2 <HAL_UART_Abort+0x66>
    if (huart->hdmarx != NULL)
 8003ade:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8003ae2:	b130      	cbz	r0, 8003af2 <HAL_UART_Abort+0x66>
      huart->hdmarx->XferAbortCallback = NULL;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	66c3      	str	r3, [r0, #108]	@ 0x6c
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8003ae8:	f7fd fbaa 	bl	8001240 <HAL_DMA_Abort>
 8003aec:	2800      	cmp	r0, #0
 8003aee:	d138      	bne.n	8003b62 <HAL_UART_Abort+0xd6>
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003af0:	6822      	ldr	r2, [r4, #0]
  huart->TxXferCount = 0U;
 8003af2:	2300      	movs	r3, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003af4:	200f      	movs	r0, #15
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8003af6:	6e61      	ldr	r1, [r4, #100]	@ 0x64
  huart->TxXferCount = 0U;
 8003af8:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8003afc:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
  huart->RxXferCount = 0U;
 8003b00:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003b04:	6210      	str	r0, [r2, #32]
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8003b06:	d103      	bne.n	8003b10 <HAL_UART_Abort+0x84>
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8003b08:	6993      	ldr	r3, [r2, #24]
 8003b0a:	f043 0310 	orr.w	r3, r3, #16
 8003b0e:	6193      	str	r3, [r2, #24]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b10:	2300      	movs	r3, #0
  huart->gState  = HAL_UART_STATE_READY;
 8003b12:	2520      	movs	r5, #32
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003b14:	6991      	ldr	r1, [r2, #24]
  return HAL_OK;
 8003b16:	4618      	mov	r0, r3
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003b18:	f041 0108 	orr.w	r1, r1, #8
 8003b1c:	6191      	str	r1, [r2, #24]
  huart->gState  = HAL_UART_STATE_READY;
 8003b1e:	f8c4 5088 	str.w	r5, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003b22:	f8c4 508c 	str.w	r5, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b26:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b28:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
}
 8003b2c:	bd38      	pop	{r3, r4, r5, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b2e:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003b32:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b36:	e842 3100 	strex	r1, r3, [r2]
 8003b3a:	2900      	cmp	r1, #0
 8003b3c:	d0c0      	beq.n	8003ac0 <HAL_UART_Abort+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b3e:	e852 3f00 	ldrex	r3, [r2]
 8003b42:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b46:	e842 3100 	strex	r1, r3, [r2]
 8003b4a:	2900      	cmp	r1, #0
 8003b4c:	d1ef      	bne.n	8003b2e <HAL_UART_Abort+0xa2>
 8003b4e:	e7b7      	b.n	8003ac0 <HAL_UART_Abort+0x34>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8003b50:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8003b52:	f7fd fc99 	bl	8001488 <HAL_DMA_GetError>
 8003b56:	2810      	cmp	r0, #16
 8003b58:	d1bd      	bne.n	8003ad6 <HAL_UART_Abort+0x4a>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003b5a:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8003b5e:	2003      	movs	r0, #3
}
 8003b60:	bd38      	pop	{r3, r4, r5, pc}
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003b62:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8003b66:	f7fd fc8f 	bl	8001488 <HAL_DMA_GetError>
 8003b6a:	2810      	cmp	r0, #16
 8003b6c:	d1c0      	bne.n	8003af0 <HAL_UART_Abort+0x64>
 8003b6e:	e7f4      	b.n	8003b5a <HAL_UART_Abort+0xce>
 8003b70:	ef7ffffe 	.word	0xef7ffffe

08003b74 <HAL_UART_AbortReceive>:
{
 8003b74:	b538      	push	{r3, r4, r5, lr}
 8003b76:	4604      	mov	r4, r0
 8003b78:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b7a:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8003b7e:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b82:	e843 2100 	strex	r1, r2, [r3]
 8003b86:	2900      	cmp	r1, #0
 8003b88:	d1f7      	bne.n	8003b7a <HAL_UART_AbortReceive+0x6>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 8003b8a:	4823      	ldr	r0, [pc, #140]	@ (8003c18 <HAL_UART_AbortReceive+0xa4>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b8c:	f103 0208 	add.w	r2, r3, #8
 8003b90:	e852 2f00 	ldrex	r2, [r2]
 8003b94:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b96:	f103 0508 	add.w	r5, r3, #8
 8003b9a:	e845 2100 	strex	r1, r2, [r5]
 8003b9e:	2900      	cmp	r1, #0
 8003ba0:	d1f4      	bne.n	8003b8c <HAL_UART_AbortReceive+0x18>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ba2:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8003ba4:	2a01      	cmp	r2, #1
 8003ba6:	d01a      	beq.n	8003bde <HAL_UART_AbortReceive+0x6a>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ba8:	689a      	ldr	r2, [r3, #8]
 8003baa:	0652      	lsls	r2, r2, #25
 8003bac:	d508      	bpl.n	8003bc0 <HAL_UART_AbortReceive+0x4c>
    if (huart->hdmarx != NULL)
 8003bae:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8003bb2:	b128      	cbz	r0, 8003bc0 <HAL_UART_AbortReceive+0x4c>
      huart->hdmarx->XferAbortCallback = NULL;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	66c3      	str	r3, [r0, #108]	@ 0x6c
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8003bb8:	f7fd fb42 	bl	8001240 <HAL_DMA_Abort>
 8003bbc:	bb00      	cbnz	r0, 8003c00 <HAL_UART_AbortReceive+0x8c>
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003bbe:	6823      	ldr	r3, [r4, #0]
  huart->RxXferCount = 0U;
 8003bc0:	2200      	movs	r2, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003bc2:	210f      	movs	r1, #15
  huart->RxState = HAL_UART_STATE_READY;
 8003bc4:	2520      	movs	r5, #32
  huart->RxXferCount = 0U;
 8003bc6:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003bca:	6219      	str	r1, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003bcc:	6999      	ldr	r1, [r3, #24]
  return HAL_OK;
 8003bce:	4610      	mov	r0, r2
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003bd0:	f041 0108 	orr.w	r1, r1, #8
 8003bd4:	6199      	str	r1, [r3, #24]
  huart->RxState = HAL_UART_STATE_READY;
 8003bd6:	f8c4 508c 	str.w	r5, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bda:	66e2      	str	r2, [r4, #108]	@ 0x6c
}
 8003bdc:	bd38      	pop	{r3, r4, r5, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bde:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003be2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003be6:	e843 2100 	strex	r1, r2, [r3]
 8003bea:	2900      	cmp	r1, #0
 8003bec:	d0dc      	beq.n	8003ba8 <HAL_UART_AbortReceive+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bee:	e853 2f00 	ldrex	r2, [r3]
 8003bf2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bf6:	e843 2100 	strex	r1, r2, [r3]
 8003bfa:	2900      	cmp	r1, #0
 8003bfc:	d1ef      	bne.n	8003bde <HAL_UART_AbortReceive+0x6a>
 8003bfe:	e7d3      	b.n	8003ba8 <HAL_UART_AbortReceive+0x34>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003c00:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8003c04:	f7fd fc40 	bl	8001488 <HAL_DMA_GetError>
 8003c08:	2810      	cmp	r0, #16
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	d1d7      	bne.n	8003bbe <HAL_UART_AbortReceive+0x4a>
          return HAL_TIMEOUT;
 8003c0e:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003c10:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
}
 8003c14:	bd38      	pop	{r3, r4, r5, pc}
 8003c16:	bf00      	nop
 8003c18:	effffffe 	.word	0xeffffffe

08003c1c <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop

08003c20 <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop

08003c24 <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop

08003c28 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop

08003c2c <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003c2c:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
{
 8003c2e:	b510      	push	{r4, lr}

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003c30:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003c32:	f8d0 1088 	ldr.w	r1, [r0, #136]	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003c36:	f8d0 408c 	ldr.w	r4, [r0, #140]	@ 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003c3a:	689a      	ldr	r2, [r3, #8]
 8003c3c:	0612      	lsls	r2, r2, #24
 8003c3e:	d501      	bpl.n	8003c44 <UART_DMAError+0x18>
 8003c40:	2921      	cmp	r1, #33	@ 0x21
 8003c42:	d00d      	beq.n	8003c60 <UART_DMAError+0x34>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003c44:	689a      	ldr	r2, [r3, #8]
 8003c46:	0652      	lsls	r2, r2, #25
 8003c48:	d501      	bpl.n	8003c4e <UART_DMAError+0x22>
 8003c4a:	2c22      	cmp	r4, #34	@ 0x22
 8003c4c:	d023      	beq.n	8003c96 <UART_DMAError+0x6a>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003c4e:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8003c52:	f043 0310 	orr.w	r3, r3, #16
 8003c56:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003c5a:	f7ff ffe5 	bl	8003c28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c5e:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 8003c60:	2200      	movs	r2, #0
 8003c62:	f8a0 2056 	strh.w	r2, [r0, #86]	@ 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c66:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8003c6a:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c6e:	e843 2100 	strex	r1, r2, [r3]
 8003c72:	2900      	cmp	r1, #0
 8003c74:	d1f7      	bne.n	8003c66 <UART_DMAError+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c76:	f103 0208 	add.w	r2, r3, #8
 8003c7a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8003c7e:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c82:	f103 0c08 	add.w	ip, r3, #8
 8003c86:	e84c 2100 	strex	r1, r2, [ip]
 8003c8a:	2900      	cmp	r1, #0
 8003c8c:	d1f3      	bne.n	8003c76 <UART_DMAError+0x4a>
  huart->gState = HAL_UART_STATE_READY;
 8003c8e:	2220      	movs	r2, #32
 8003c90:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
}
 8003c94:	e7d6      	b.n	8003c44 <UART_DMAError+0x18>
    huart->RxXferCount = 0U;
 8003c96:	2200      	movs	r2, #0
 8003c98:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c9c:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003ca0:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ca4:	e843 2100 	strex	r1, r2, [r3]
 8003ca8:	2900      	cmp	r1, #0
 8003caa:	d1f7      	bne.n	8003c9c <UART_DMAError+0x70>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003cac:	4c13      	ldr	r4, [pc, #76]	@ (8003cfc <UART_DMAError+0xd0>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cae:	f103 0208 	add.w	r2, r3, #8
 8003cb2:	e852 2f00 	ldrex	r2, [r2]
 8003cb6:	4022      	ands	r2, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cb8:	f103 0c08 	add.w	ip, r3, #8
 8003cbc:	e84c 2100 	strex	r1, r2, [ip]
 8003cc0:	2900      	cmp	r1, #0
 8003cc2:	d1f4      	bne.n	8003cae <UART_DMAError+0x82>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cc4:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 8003cc6:	2a01      	cmp	r2, #1
 8003cc8:	d006      	beq.n	8003cd8 <UART_DMAError+0xac>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cca:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8003ccc:	2220      	movs	r2, #32
  huart->RxISR = NULL;
 8003cce:	6743      	str	r3, [r0, #116]	@ 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003cd0:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cd4:	66c3      	str	r3, [r0, #108]	@ 0x6c
}
 8003cd6:	e7ba      	b.n	8003c4e <UART_DMAError+0x22>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd8:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cdc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ce0:	e843 2100 	strex	r1, r2, [r3]
 8003ce4:	2900      	cmp	r1, #0
 8003ce6:	d0f0      	beq.n	8003cca <UART_DMAError+0x9e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce8:	e853 2f00 	ldrex	r2, [r3]
 8003cec:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf0:	e843 2100 	strex	r1, r2, [r3]
 8003cf4:	2900      	cmp	r1, #0
 8003cf6:	d1ef      	bne.n	8003cd8 <UART_DMAError+0xac>
 8003cf8:	e7e7      	b.n	8003cca <UART_DMAError+0x9e>
 8003cfa:	bf00      	nop
 8003cfc:	effffffe 	.word	0xeffffffe

08003d00 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003d00:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
  huart->RxXferCount = 0U;
 8003d02:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003d04:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
  huart->RxXferCount = 0U;
 8003d06:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003d0a:	f7ff ff8d 	bl	8003c28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d0e:	bd08      	pop	{r3, pc}

08003d10 <HAL_UART_AbortReceiveCpltCallback>:
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
 8003d10:	4770      	bx	lr
 8003d12:	bf00      	nop

08003d14 <HAL_UART_AbortReceive_IT>:
{
 8003d14:	b538      	push	{r3, r4, r5, lr}
 8003d16:	4605      	mov	r5, r0
 8003d18:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1a:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8003d1e:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d22:	e843 2100 	strex	r1, r2, [r3]
 8003d26:	2900      	cmp	r1, #0
 8003d28:	d1f7      	bne.n	8003d1a <HAL_UART_AbortReceive_IT+0x6>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003d2a:	4c29      	ldr	r4, [pc, #164]	@ (8003dd0 <HAL_UART_AbortReceive_IT+0xbc>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d2c:	f103 0208 	add.w	r2, r3, #8
 8003d30:	e852 2f00 	ldrex	r2, [r2]
 8003d34:	4022      	ands	r2, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d36:	f103 0008 	add.w	r0, r3, #8
 8003d3a:	e840 2100 	strex	r1, r2, [r0]
 8003d3e:	2900      	cmp	r1, #0
 8003d40:	d1f4      	bne.n	8003d2c <HAL_UART_AbortReceive_IT+0x18>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d42:	6eea      	ldr	r2, [r5, #108]	@ 0x6c
 8003d44:	2a01      	cmp	r2, #1
 8003d46:	d012      	beq.n	8003d6e <HAL_UART_AbortReceive_IT+0x5a>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d48:	689a      	ldr	r2, [r3, #8]
 8003d4a:	f012 0240 	ands.w	r2, r2, #64	@ 0x40
 8003d4e:	d031      	beq.n	8003db4 <HAL_UART_AbortReceive_IT+0xa0>
    if (huart->hdmarx != NULL)
 8003d50:	f8d5 2080 	ldr.w	r2, [r5, #128]	@ 0x80
 8003d54:	b1e2      	cbz	r2, 8003d90 <HAL_UART_AbortReceive_IT+0x7c>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8003d56:	4b1f      	ldr	r3, [pc, #124]	@ (8003dd4 <HAL_UART_AbortReceive_IT+0xc0>)
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d58:	4610      	mov	r0, r2
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8003d5a:	66d3      	str	r3, [r2, #108]	@ 0x6c
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d5c:	f7fd fabe 	bl	80012dc <HAL_DMA_Abort_IT>
 8003d60:	b118      	cbz	r0, 8003d6a <HAL_UART_AbortReceive_IT+0x56>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d62:	f8d5 0080 	ldr.w	r0, [r5, #128]	@ 0x80
 8003d66:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8003d68:	4798      	blx	r3
}
 8003d6a:	2000      	movs	r0, #0
 8003d6c:	bd38      	pop	{r3, r4, r5, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d6e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003d72:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d76:	e843 2100 	strex	r1, r2, [r3]
 8003d7a:	2900      	cmp	r1, #0
 8003d7c:	d0e4      	beq.n	8003d48 <HAL_UART_AbortReceive_IT+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d7e:	e853 2f00 	ldrex	r2, [r3]
 8003d82:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d86:	e843 2100 	strex	r1, r2, [r3]
 8003d8a:	2900      	cmp	r1, #0
 8003d8c:	d1ef      	bne.n	8003d6e <HAL_UART_AbortReceive_IT+0x5a>
 8003d8e:	e7db      	b.n	8003d48 <HAL_UART_AbortReceive_IT+0x34>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003d90:	210f      	movs	r1, #15
      huart->RxState = HAL_UART_STATE_READY;
 8003d92:	2420      	movs	r4, #32
      huart->RxXferCount = 0U;
 8003d94:	f8a5 205e 	strh.w	r2, [r5, #94]	@ 0x5e
      huart->pRxBuffPtr = NULL;
 8003d98:	65aa      	str	r2, [r5, #88]	@ 0x58
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003d9a:	6219      	str	r1, [r3, #32]
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003d9c:	6999      	ldr	r1, [r3, #24]
      HAL_UART_AbortReceiveCpltCallback(huart);
 8003d9e:	4628      	mov	r0, r5
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003da0:	f041 0108 	orr.w	r1, r1, #8
 8003da4:	6199      	str	r1, [r3, #24]
      huart->RxState = HAL_UART_STATE_READY;
 8003da6:	f8c5 408c 	str.w	r4, [r5, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003daa:	66ea      	str	r2, [r5, #108]	@ 0x6c
      HAL_UART_AbortReceiveCpltCallback(huart);
 8003dac:	f7ff ffb0 	bl	8003d10 <HAL_UART_AbortReceiveCpltCallback>
}
 8003db0:	2000      	movs	r0, #0
 8003db2:	bd38      	pop	{r3, r4, r5, pc}
    huart->RxState = HAL_UART_STATE_READY;
 8003db4:	2120      	movs	r1, #32
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003db6:	240f      	movs	r4, #15
    huart->RxXferCount = 0U;
 8003db8:	f8a5 205e 	strh.w	r2, [r5, #94]	@ 0x5e
    HAL_UART_AbortReceiveCpltCallback(huart);
 8003dbc:	4628      	mov	r0, r5
    huart->pRxBuffPtr = NULL;
 8003dbe:	65aa      	str	r2, [r5, #88]	@ 0x58
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003dc0:	621c      	str	r4, [r3, #32]
    huart->RxState = HAL_UART_STATE_READY;
 8003dc2:	f8c5 108c 	str.w	r1, [r5, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dc6:	66ea      	str	r2, [r5, #108]	@ 0x6c
    HAL_UART_AbortReceiveCpltCallback(huart);
 8003dc8:	f7ff ffa2 	bl	8003d10 <HAL_UART_AbortReceiveCpltCallback>
}
 8003dcc:	2000      	movs	r0, #0
 8003dce:	bd38      	pop	{r3, r4, r5, pc}
 8003dd0:	effffffe 	.word	0xeffffffe
 8003dd4:	08003dd9 	.word	0x08003dd9

08003dd8 <UART_DMARxOnlyAbortCallback>:
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  huart->RxXferCount = 0U;
 8003dd8:	2100      	movs	r1, #0

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003dda:	220f      	movs	r2, #15
{
 8003ddc:	b510      	push	{r4, lr}

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003dde:	2420      	movs	r4, #32
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003de0:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003de2:	6803      	ldr	r3, [r0, #0]
  huart->RxXferCount = 0U;
 8003de4:	f8a0 105e 	strh.w	r1, [r0, #94]	@ 0x5e
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003de8:	621a      	str	r2, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003dea:	699a      	ldr	r2, [r3, #24]
 8003dec:	f042 0208 	orr.w	r2, r2, #8
 8003df0:	619a      	str	r2, [r3, #24]
  huart->RxState = HAL_UART_STATE_READY;
 8003df2:	f8c0 408c 	str.w	r4, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003df6:	66c1      	str	r1, [r0, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8003df8:	f7ff ff8a 	bl	8003d10 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003dfc:	bd10      	pop	{r4, pc}
 8003dfe:	bf00      	nop

08003e00 <HAL_UART_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003e00:	f640 0c0f 	movw	ip, #2063	@ 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003e04:	6803      	ldr	r3, [r0, #0]
{
 8003e06:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003e08:	69da      	ldr	r2, [r3, #28]
{
 8003e0a:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8003e0c:	ea12 0f0c 	tst.w	r2, ip
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e10:	681d      	ldr	r5, [r3, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e12:	6899      	ldr	r1, [r3, #8]
  if (errorflags == 0U)
 8003e14:	d145      	bne.n	8003ea2 <HAL_UART_IRQHandler+0xa2>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003e16:	0696      	lsls	r6, r2, #26
 8003e18:	d507      	bpl.n	8003e2a <HAL_UART_IRQHandler+0x2a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003e1a:	f005 0c20 	and.w	ip, r5, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003e1e:	f001 5680 	and.w	r6, r1, #268435456	@ 0x10000000
 8003e22:	ea5c 0c06 	orrs.w	ip, ip, r6
 8003e26:	f040 8110 	bne.w	800404a <HAL_UART_IRQHandler+0x24a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e2a:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8003e2c:	2801      	cmp	r0, #1
 8003e2e:	f000 80c0 	beq.w	8003fb2 <HAL_UART_IRQHandler+0x1b2>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003e32:	02d0      	lsls	r0, r2, #11
 8003e34:	d41d      	bmi.n	8003e72 <HAL_UART_IRQHandler+0x72>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003e36:	0610      	lsls	r0, r2, #24
 8003e38:	d506      	bpl.n	8003e48 <HAL_UART_IRQHandler+0x48>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003e3a:	f401 0100 	and.w	r1, r1, #8388608	@ 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003e3e:	f005 0080 	and.w	r0, r5, #128	@ 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003e42:	4308      	orrs	r0, r1
 8003e44:	f040 8108 	bne.w	8004058 <HAL_UART_IRQHandler+0x258>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003e48:	0651      	lsls	r1, r2, #25
 8003e4a:	d51c      	bpl.n	8003e86 <HAL_UART_IRQHandler+0x86>
 8003e4c:	066e      	lsls	r6, r5, #25
 8003e4e:	d51a      	bpl.n	8003e86 <HAL_UART_IRQHandler+0x86>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e50:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e58:	e843 2100 	strex	r1, r2, [r3]
 8003e5c:	2900      	cmp	r1, #0
 8003e5e:	d1f7      	bne.n	8003e50 <HAL_UART_IRQHandler+0x50>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e60:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003e62:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003e64:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 8003e66:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->TxISR = NULL;
 8003e6a:	67a3      	str	r3, [r4, #120]	@ 0x78
  HAL_UART_TxCpltCallback(huart);
 8003e6c:	f7ff fed6 	bl	8003c1c <HAL_UART_TxCpltCallback>
}
 8003e70:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003e72:	024e      	lsls	r6, r1, #9
 8003e74:	d5df      	bpl.n	8003e36 <HAL_UART_IRQHandler+0x36>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003e76:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8003e7a:	4620      	mov	r0, r4
}
 8003e7c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003e80:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8003e82:	f000 bcf3 	b.w	800486c <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003e86:	0210      	lsls	r0, r2, #8
 8003e88:	d502      	bpl.n	8003e90 <HAL_UART_IRQHandler+0x90>
 8003e8a:	0069      	lsls	r1, r5, #1
 8003e8c:	f100 8122 	bmi.w	80040d4 <HAL_UART_IRQHandler+0x2d4>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003e90:	01d3      	lsls	r3, r2, #7
 8003e92:	d5ed      	bpl.n	8003e70 <HAL_UART_IRQHandler+0x70>
 8003e94:	2d00      	cmp	r5, #0
 8003e96:	daeb      	bge.n	8003e70 <HAL_UART_IRQHandler+0x70>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003e98:	4620      	mov	r0, r4
}
 8003e9a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003e9e:	f000 bce7 	b.w	8004870 <HAL_UARTEx_RxFifoFullCallback>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003ea2:	48b0      	ldr	r0, [pc, #704]	@ (8004164 <HAL_UART_IRQHandler+0x364>)
 8003ea4:	4008      	ands	r0, r1
 8003ea6:	f040 810a 	bne.w	80040be <HAL_UART_IRQHandler+0x2be>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003eaa:	4eaf      	ldr	r6, [pc, #700]	@ (8004168 <HAL_UART_IRQHandler+0x368>)
 8003eac:	4235      	tst	r5, r6
 8003eae:	d0bc      	beq.n	8003e2a <HAL_UART_IRQHandler+0x2a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003eb0:	07d6      	lsls	r6, r2, #31
 8003eb2:	d51a      	bpl.n	8003eea <HAL_UART_IRQHandler+0xea>
 8003eb4:	05ee      	lsls	r6, r5, #23
 8003eb6:	f140 80e8 	bpl.w	800408a <HAL_UART_IRQHandler+0x28a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003eba:	2601      	movs	r6, #1
 8003ebc:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ebe:	f8d4 6090 	ldr.w	r6, [r4, #144]	@ 0x90
 8003ec2:	f046 0601 	orr.w	r6, r6, #1
 8003ec6:	f8c4 6090 	str.w	r6, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003eca:	0796      	lsls	r6, r2, #30
 8003ecc:	f140 80e0 	bpl.w	8004090 <HAL_UART_IRQHandler+0x290>
 8003ed0:	07ce      	lsls	r6, r1, #31
 8003ed2:	d50a      	bpl.n	8003eea <HAL_UART_IRQHandler+0xea>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003ed4:	2602      	movs	r6, #2
 8003ed6:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ed8:	f8d4 6090 	ldr.w	r6, [r4, #144]	@ 0x90
 8003edc:	f046 0604 	orr.w	r6, r6, #4
 8003ee0:	f8c4 6090 	str.w	r6, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003ee4:	0756      	lsls	r6, r2, #29
 8003ee6:	f100 80d9 	bmi.w	800409c <HAL_UART_IRQHandler+0x29c>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003eea:	0716      	lsls	r6, r2, #28
 8003eec:	d50b      	bpl.n	8003f06 <HAL_UART_IRQHandler+0x106>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003eee:	f005 0620 	and.w	r6, r5, #32
 8003ef2:	4306      	orrs	r6, r0
 8003ef4:	d007      	beq.n	8003f06 <HAL_UART_IRQHandler+0x106>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003ef6:	2008      	movs	r0, #8
 8003ef8:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003efa:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8003efe:	f040 0008 	orr.w	r0, r0, #8
 8003f02:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003f06:	0516      	lsls	r6, r2, #20
 8003f08:	d50a      	bpl.n	8003f20 <HAL_UART_IRQHandler+0x120>
 8003f0a:	0168      	lsls	r0, r5, #5
 8003f0c:	d508      	bpl.n	8003f20 <HAL_UART_IRQHandler+0x120>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f0e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003f12:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003f14:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8003f18:	f040 0020 	orr.w	r0, r0, #32
 8003f1c:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f20:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8003f24:	2800      	cmp	r0, #0
 8003f26:	d0a3      	beq.n	8003e70 <HAL_UART_IRQHandler+0x70>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003f28:	0696      	lsls	r6, r2, #26
 8003f2a:	d506      	bpl.n	8003f3a <HAL_UART_IRQHandler+0x13a>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003f2c:	f005 0520 	and.w	r5, r5, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003f30:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 8003f34:	430d      	orrs	r5, r1
 8003f36:	f040 80ba 	bne.w	80040ae <HAL_UART_IRQHandler+0x2ae>
      errorcode = huart->ErrorCode;
 8003f3a:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003f3e:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003f40:	f001 0128 	and.w	r1, r1, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003f44:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 8003f48:	ea52 0501 	orrs.w	r5, r2, r1
 8003f4c:	f000 80c7 	beq.w	80040de <HAL_UART_IRQHandler+0x2de>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f50:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003f54:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f58:	e843 2100 	strex	r1, r2, [r3]
 8003f5c:	2900      	cmp	r1, #0
 8003f5e:	d1f7      	bne.n	8003f50 <HAL_UART_IRQHandler+0x150>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003f60:	4882      	ldr	r0, [pc, #520]	@ (800416c <HAL_UART_IRQHandler+0x36c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f62:	f103 0208 	add.w	r2, r3, #8
 8003f66:	e852 2f00 	ldrex	r2, [r2]
 8003f6a:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f6c:	f103 0508 	add.w	r5, r3, #8
 8003f70:	e845 2100 	strex	r1, r2, [r5]
 8003f74:	2900      	cmp	r1, #0
 8003f76:	d1f4      	bne.n	8003f62 <HAL_UART_IRQHandler+0x162>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f78:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8003f7a:	2a01      	cmp	r2, #1
 8003f7c:	d074      	beq.n	8004068 <HAL_UART_IRQHandler+0x268>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f7e:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8003f80:	2120      	movs	r1, #32
 8003f82:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f86:	66e2      	str	r2, [r4, #108]	@ 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f88:	689b      	ldr	r3, [r3, #8]
  huart->RxISR = NULL;
 8003f8a:	6762      	str	r2, [r4, #116]	@ 0x74
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f8c:	065d      	lsls	r5, r3, #25
 8003f8e:	f140 809d 	bpl.w	80040cc <HAL_UART_IRQHandler+0x2cc>
          if (huart->hdmarx != NULL)
 8003f92:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8003f96:	2800      	cmp	r0, #0
 8003f98:	f000 8098 	beq.w	80040cc <HAL_UART_IRQHandler+0x2cc>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f9c:	4b74      	ldr	r3, [pc, #464]	@ (8004170 <HAL_UART_IRQHandler+0x370>)
 8003f9e:	66c3      	str	r3, [r0, #108]	@ 0x6c
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003fa0:	f7fd f99c 	bl	80012dc <HAL_DMA_Abort_IT>
 8003fa4:	2800      	cmp	r0, #0
 8003fa6:	f43f af63 	beq.w	8003e70 <HAL_UART_IRQHandler+0x70>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003faa:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8003fae:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8003fb0:	e04f      	b.n	8004052 <HAL_UART_IRQHandler+0x252>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003fb2:	06d0      	lsls	r0, r2, #27
 8003fb4:	f57f af3d 	bpl.w	8003e32 <HAL_UART_IRQHandler+0x32>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003fb8:	06ee      	lsls	r6, r5, #27
 8003fba:	f57f af3a 	bpl.w	8003e32 <HAL_UART_IRQHandler+0x32>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003fbe:	2110      	movs	r1, #16
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003fc0:	f8b4 205c 	ldrh.w	r2, [r4, #92]	@ 0x5c
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003fc4:	6219      	str	r1, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fc6:	6899      	ldr	r1, [r3, #8]
 8003fc8:	064d      	lsls	r5, r1, #25
 8003fca:	f140 808e 	bpl.w	80040ea <HAL_UART_IRQHandler+0x2ea>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003fce:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8003fd2:	6801      	ldr	r1, [r0, #0]
 8003fd4:	6c89      	ldr	r1, [r1, #72]	@ 0x48
 8003fd6:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 8003fd8:	2900      	cmp	r1, #0
 8003fda:	f000 80bb 	beq.w	8004154 <HAL_UART_IRQHandler+0x354>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003fde:	4291      	cmp	r1, r2
 8003fe0:	f080 80b8 	bcs.w	8004154 <HAL_UART_IRQHandler+0x354>
        huart->RxXferCount = nb_remaining_rx_data;
 8003fe4:	f8a4 105e 	strh.w	r1, [r4, #94]	@ 0x5e
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 8003fe8:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8003fea:	2981      	cmp	r1, #129	@ 0x81
 8003fec:	d023      	beq.n	8004036 <HAL_UART_IRQHandler+0x236>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fee:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ff2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ff6:	e843 2100 	strex	r1, r2, [r3]
 8003ffa:	2900      	cmp	r1, #0
 8003ffc:	d1f7      	bne.n	8003fee <HAL_UART_IRQHandler+0x1ee>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ffe:	f103 0208 	add.w	r2, r3, #8
 8004002:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004006:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800400a:	f103 0508 	add.w	r5, r3, #8
 800400e:	e845 2100 	strex	r1, r2, [r5]
 8004012:	2900      	cmp	r1, #0
 8004014:	d1f3      	bne.n	8003ffe <HAL_UART_IRQHandler+0x1fe>
          huart->RxState = HAL_UART_STATE_READY;
 8004016:	2220      	movs	r2, #32
 8004018:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800401c:	66e1      	str	r1, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800401e:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004022:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004026:	e843 2100 	strex	r1, r2, [r3]
 800402a:	2900      	cmp	r1, #0
 800402c:	d1f7      	bne.n	800401e <HAL_UART_IRQHandler+0x21e>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800402e:	f7fd f907 	bl	8001240 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004032:	f8b4 205c 	ldrh.w	r2, [r4, #92]	@ 0x5c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004036:	2302      	movs	r3, #2
 8004038:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800403a:	f8b4 105e 	ldrh.w	r1, [r4, #94]	@ 0x5e
 800403e:	4620      	mov	r0, r4
 8004040:	1a51      	subs	r1, r2, r1
 8004042:	b289      	uxth	r1, r1
 8004044:	f7fc fda0 	bl	8000b88 <HAL_UARTEx_RxEventCallback>
}
 8004048:	bd70      	pop	{r4, r5, r6, pc}
      if (huart->RxISR != NULL)
 800404a:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 800404c:	2b00      	cmp	r3, #0
 800404e:	f43f af0f 	beq.w	8003e70 <HAL_UART_IRQHandler+0x70>
}
 8004052:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004056:	4718      	bx	r3
    if (huart->TxISR != NULL)
 8004058:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800405a:	2b00      	cmp	r3, #0
 800405c:	f43f af08 	beq.w	8003e70 <HAL_UART_IRQHandler+0x70>
      huart->TxISR(huart);
 8004060:	4620      	mov	r0, r4
}
 8004062:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8004066:	4718      	bx	r3
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004068:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800406c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004070:	e843 2100 	strex	r1, r2, [r3]
 8004074:	2900      	cmp	r1, #0
 8004076:	d082      	beq.n	8003f7e <HAL_UART_IRQHandler+0x17e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004078:	e853 2f00 	ldrex	r2, [r3]
 800407c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004080:	e843 2100 	strex	r1, r2, [r3]
 8004084:	2900      	cmp	r1, #0
 8004086:	d1ef      	bne.n	8004068 <HAL_UART_IRQHandler+0x268>
 8004088:	e779      	b.n	8003f7e <HAL_UART_IRQHandler+0x17e>
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800408a:	0796      	lsls	r6, r2, #30
 800408c:	f53f af2d 	bmi.w	8003eea <HAL_UART_IRQHandler+0xea>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004090:	0756      	lsls	r6, r2, #29
 8004092:	f57f af2a 	bpl.w	8003eea <HAL_UART_IRQHandler+0xea>
 8004096:	07ce      	lsls	r6, r1, #31
 8004098:	f57f af27 	bpl.w	8003eea <HAL_UART_IRQHandler+0xea>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800409c:	2604      	movs	r6, #4
 800409e:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80040a0:	f8d4 6090 	ldr.w	r6, [r4, #144]	@ 0x90
 80040a4:	f046 0602 	orr.w	r6, r6, #2
 80040a8:	f8c4 6090 	str.w	r6, [r4, #144]	@ 0x90
 80040ac:	e71d      	b.n	8003eea <HAL_UART_IRQHandler+0xea>
        if (huart->RxISR != NULL)
 80040ae:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 80040b0:	2a00      	cmp	r2, #0
 80040b2:	f43f af42 	beq.w	8003f3a <HAL_UART_IRQHandler+0x13a>
          huart->RxISR(huart);
 80040b6:	4620      	mov	r0, r4
 80040b8:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80040ba:	6823      	ldr	r3, [r4, #0]
 80040bc:	e73d      	b.n	8003f3a <HAL_UART_IRQHandler+0x13a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80040be:	07d6      	lsls	r6, r2, #31
 80040c0:	f57f af03 	bpl.w	8003eca <HAL_UART_IRQHandler+0xca>
 80040c4:	05ee      	lsls	r6, r5, #23
 80040c6:	f57f af00 	bpl.w	8003eca <HAL_UART_IRQHandler+0xca>
 80040ca:	e6f6      	b.n	8003eba <HAL_UART_IRQHandler+0xba>
            HAL_UART_ErrorCallback(huart);
 80040cc:	4620      	mov	r0, r4
 80040ce:	f7ff fdab 	bl	8003c28 <HAL_UART_ErrorCallback>
}
 80040d2:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80040d4:	4620      	mov	r0, r4
}
 80040d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80040da:	f000 bbcb 	b.w	8004874 <HAL_UARTEx_TxFifoEmptyCallback>
        HAL_UART_ErrorCallback(huart);
 80040de:	4620      	mov	r0, r4
 80040e0:	f7ff fda2 	bl	8003c28 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040e4:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
}
 80040e8:	bd70      	pop	{r4, r5, r6, pc}
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80040ea:	f8b4 005e 	ldrh.w	r0, [r4, #94]	@ 0x5e
      if ((huart->RxXferCount > 0U)
 80040ee:	f8b4 105e 	ldrh.w	r1, [r4, #94]	@ 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80040f2:	b280      	uxth	r0, r0
      if ((huart->RxXferCount > 0U)
 80040f4:	b289      	uxth	r1, r1
 80040f6:	2900      	cmp	r1, #0
 80040f8:	f43f aeba 	beq.w	8003e70 <HAL_UART_IRQHandler+0x70>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80040fc:	1a12      	subs	r2, r2, r0
 80040fe:	b291      	uxth	r1, r2
          && (nb_rx_data > 0U))
 8004100:	2900      	cmp	r1, #0
 8004102:	f43f aeb5 	beq.w	8003e70 <HAL_UART_IRQHandler+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004106:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800410a:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800410e:	e843 2000 	strex	r0, r2, [r3]
 8004112:	2800      	cmp	r0, #0
 8004114:	d1f7      	bne.n	8004106 <HAL_UART_IRQHandler+0x306>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004116:	4d15      	ldr	r5, [pc, #84]	@ (800416c <HAL_UART_IRQHandler+0x36c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004118:	f103 0208 	add.w	r2, r3, #8
 800411c:	e852 2f00 	ldrex	r2, [r2]
 8004120:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004122:	f103 0608 	add.w	r6, r3, #8
 8004126:	e846 2000 	strex	r0, r2, [r6]
 800412a:	2800      	cmp	r0, #0
 800412c:	d1f4      	bne.n	8004118 <HAL_UART_IRQHandler+0x318>
        huart->RxState = HAL_UART_STATE_READY;
 800412e:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 8004130:	6760      	str	r0, [r4, #116]	@ 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004132:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004136:	66e0      	str	r0, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004138:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800413c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004140:	e843 2000 	strex	r0, r2, [r3]
 8004144:	2800      	cmp	r0, #0
 8004146:	d1f7      	bne.n	8004138 <HAL_UART_IRQHandler+0x338>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004148:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800414a:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800414c:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800414e:	f7fc fd1b 	bl	8000b88 <HAL_UARTEx_RxEventCallback>
}
 8004152:	bd70      	pop	{r4, r5, r6, pc}
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004154:	4291      	cmp	r1, r2
 8004156:	f47f ae8b 	bne.w	8003e70 <HAL_UART_IRQHandler+0x70>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800415a:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800415c:	2b81      	cmp	r3, #129	@ 0x81
 800415e:	d0f3      	beq.n	8004148 <HAL_UART_IRQHandler+0x348>
}
 8004160:	bd70      	pop	{r4, r5, r6, pc}
 8004162:	bf00      	nop
 8004164:	10000001 	.word	0x10000001
 8004168:	04000120 	.word	0x04000120
 800416c:	effffffe 	.word	0xeffffffe
 8004170:	08003d01 	.word	0x08003d01

08004174 <UART_DMARxHalfCplt>:
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004174:	2201      	movs	r2, #1
{
 8004176:	b508      	push	{r3, lr}
 8004178:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800417a:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800417c:	6702      	str	r2, [r0, #112]	@ 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800417e:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 8004180:	2a01      	cmp	r2, #1
 8004182:	d112      	bne.n	80041aa <UART_DMARxHalfCplt+0x36>
    huart->RxXferCount = huart->RxXferSize / 2U;
 8004184:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8004188:	681b      	ldr	r3, [r3, #0]
    huart->RxXferCount = huart->RxXferSize / 2U;
 800418a:	084a      	lsrs	r2, r1, #1
 800418c:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8004190:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004192:	b29b      	uxth	r3, r3
    if (nb_remaining_rx_data <= huart->RxXferSize)
 8004194:	4299      	cmp	r1, r3
      huart->RxXferCount = nb_remaining_rx_data;
 8004196:	bf28      	it	cs
 8004198:	f8a0 305e 	strhcs.w	r3, [r0, #94]	@ 0x5e
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800419c:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 80041a0:	1ac9      	subs	r1, r1, r3
 80041a2:	b289      	uxth	r1, r1
 80041a4:	f7fc fcf0 	bl	8000b88 <HAL_UARTEx_RxEventCallback>
}
 80041a8:	bd08      	pop	{r3, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 80041aa:	f7ff fd3b 	bl	8003c24 <HAL_UART_RxHalfCpltCallback>
}
 80041ae:	bd08      	pop	{r3, pc}

080041b0 <UART_DMAReceiveCplt>:
{
 80041b0:	b508      	push	{r3, lr}
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 80041b2:	6d03      	ldr	r3, [r0, #80]	@ 0x50
{
 80041b4:	4684      	mov	ip, r0
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 80041b6:	2b81      	cmp	r3, #129	@ 0x81
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80041b8:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 80041ba:	d01d      	beq.n	80041f8 <UART_DMAReceiveCplt+0x48>
    huart->RxXferCount = 0U;
 80041bc:	2300      	movs	r3, #0
 80041be:	6802      	ldr	r2, [r0, #0]
 80041c0:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041c4:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80041c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041cc:	e842 3100 	strex	r1, r3, [r2]
 80041d0:	2900      	cmp	r1, #0
 80041d2:	d1f7      	bne.n	80041c4 <UART_DMAReceiveCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041d4:	f102 0308 	add.w	r3, r2, #8
 80041d8:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041dc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e0:	f102 0e08 	add.w	lr, r2, #8
 80041e4:	e84e 3100 	strex	r1, r3, [lr]
 80041e8:	2900      	cmp	r1, #0
 80041ea:	d1f3      	bne.n	80041d4 <UART_DMAReceiveCplt+0x24>
    huart->RxState = HAL_UART_STATE_READY;
 80041ec:	2320      	movs	r3, #32
 80041ee:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041f2:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d017      	beq.n	8004228 <UART_DMAReceiveCplt+0x78>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041f8:	2300      	movs	r3, #0
 80041fa:	6703      	str	r3, [r0, #112]	@ 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041fc:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 80041fe:	2a01      	cmp	r2, #1
 8004200:	d123      	bne.n	800424a <UART_DMAReceiveCplt+0x9a>
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8004202:	f8dc 2000 	ldr.w	r2, [ip]
    huart->RxXferCount = 0;
 8004206:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800420a:	6c93      	ldr	r3, [r2, #72]	@ 0x48
    if (nb_remaining_rx_data < huart->RxXferSize)
 800420c:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8004210:	b29b      	uxth	r3, r3
    if (nb_remaining_rx_data < huart->RxXferSize)
 8004212:	4299      	cmp	r1, r3
      huart->RxXferCount = nb_remaining_rx_data;
 8004214:	bf88      	it	hi
 8004216:	f8a0 305e 	strhhi.w	r3, [r0, #94]	@ 0x5e
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800421a:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 800421e:	1ac9      	subs	r1, r1, r3
 8004220:	b289      	uxth	r1, r1
 8004222:	f7fc fcb1 	bl	8000b88 <HAL_UARTEx_RxEventCallback>
}
 8004226:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004228:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800422c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004230:	e842 3100 	strex	r1, r3, [r2]
 8004234:	2900      	cmp	r1, #0
 8004236:	d0df      	beq.n	80041f8 <UART_DMAReceiveCplt+0x48>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004238:	e852 3f00 	ldrex	r3, [r2]
 800423c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004240:	e842 3100 	strex	r1, r3, [r2]
 8004244:	2900      	cmp	r1, #0
 8004246:	d1ef      	bne.n	8004228 <UART_DMAReceiveCplt+0x78>
 8004248:	e7d6      	b.n	80041f8 <UART_DMAReceiveCplt+0x48>
    HAL_UART_RxCpltCallback(huart);
 800424a:	f7ff fce9 	bl	8003c20 <HAL_UART_RxCpltCallback>
}
 800424e:	bd08      	pop	{r3, pc}

08004250 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004250:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 8004252:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004254:	071a      	lsls	r2, r3, #28
 8004256:	d506      	bpl.n	8004266 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004258:	6801      	ldr	r1, [r0, #0]
 800425a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 800425c:	684a      	ldr	r2, [r1, #4]
 800425e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004262:	4322      	orrs	r2, r4
 8004264:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004266:	07dc      	lsls	r4, r3, #31
 8004268:	d506      	bpl.n	8004278 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800426a:	6801      	ldr	r1, [r0, #0]
 800426c:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 800426e:	684a      	ldr	r2, [r1, #4]
 8004270:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8004274:	4322      	orrs	r2, r4
 8004276:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004278:	0799      	lsls	r1, r3, #30
 800427a:	d506      	bpl.n	800428a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800427c:	6801      	ldr	r1, [r0, #0]
 800427e:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8004280:	684a      	ldr	r2, [r1, #4]
 8004282:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004286:	4322      	orrs	r2, r4
 8004288:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800428a:	075a      	lsls	r2, r3, #29
 800428c:	d506      	bpl.n	800429c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800428e:	6801      	ldr	r1, [r0, #0]
 8004290:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8004292:	684a      	ldr	r2, [r1, #4]
 8004294:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004298:	4322      	orrs	r2, r4
 800429a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800429c:	06dc      	lsls	r4, r3, #27
 800429e:	d506      	bpl.n	80042ae <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80042a0:	6801      	ldr	r1, [r0, #0]
 80042a2:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 80042a4:	688a      	ldr	r2, [r1, #8]
 80042a6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80042aa:	4322      	orrs	r2, r4
 80042ac:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042ae:	0699      	lsls	r1, r3, #26
 80042b0:	d506      	bpl.n	80042c0 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042b2:	6801      	ldr	r1, [r0, #0]
 80042b4:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 80042b6:	688a      	ldr	r2, [r1, #8]
 80042b8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80042bc:	4322      	orrs	r2, r4
 80042be:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80042c0:	065a      	lsls	r2, r3, #25
 80042c2:	d50a      	bpl.n	80042da <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80042c4:	6801      	ldr	r1, [r0, #0]
 80042c6:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 80042c8:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80042ca:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80042ce:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80042d2:	ea42 0204 	orr.w	r2, r2, r4
 80042d6:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80042d8:	d00b      	beq.n	80042f2 <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80042da:	061b      	lsls	r3, r3, #24
 80042dc:	d506      	bpl.n	80042ec <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80042de:	6802      	ldr	r2, [r0, #0]
 80042e0:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80042e2:	6853      	ldr	r3, [r2, #4]
 80042e4:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80042e8:	430b      	orrs	r3, r1
 80042ea:	6053      	str	r3, [r2, #4]
}
 80042ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042f0:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80042f2:	684a      	ldr	r2, [r1, #4]
 80042f4:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 80042f6:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 80042fa:	4322      	orrs	r2, r4
 80042fc:	604a      	str	r2, [r1, #4]
 80042fe:	e7ec      	b.n	80042da <UART_AdvFeatureConfig+0x8a>

08004300 <UART_CheckIdleState>:
{
 8004300:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004302:	2300      	movs	r3, #0
{
 8004304:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004306:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 800430a:	f7fc fd35 	bl	8000d78 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800430e:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 8004310:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004312:	6813      	ldr	r3, [r2, #0]
 8004314:	071b      	lsls	r3, r3, #28
 8004316:	d40f      	bmi.n	8004338 <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004318:	6813      	ldr	r3, [r2, #0]
 800431a:	0759      	lsls	r1, r3, #29
 800431c:	d431      	bmi.n	8004382 <UART_CheckIdleState+0x82>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800431e:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8004320:	2220      	movs	r2, #32
  return HAL_OK;
 8004322:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 8004324:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004328:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800432c:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800432e:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 8004330:	2300      	movs	r3, #0
 8004332:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8004336:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004338:	69d3      	ldr	r3, [r2, #28]
 800433a:	0298      	lsls	r0, r3, #10
 800433c:	d4ec      	bmi.n	8004318 <UART_CheckIdleState+0x18>
 800433e:	e00c      	b.n	800435a <UART_CheckIdleState+0x5a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004340:	6819      	ldr	r1, [r3, #0]
 8004342:	461a      	mov	r2, r3
 8004344:	0749      	lsls	r1, r1, #29
 8004346:	d505      	bpl.n	8004354 <UART_CheckIdleState+0x54>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004348:	69d9      	ldr	r1, [r3, #28]
 800434a:	0708      	lsls	r0, r1, #28
 800434c:	d44a      	bmi.n	80043e4 <UART_CheckIdleState+0xe4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800434e:	69d9      	ldr	r1, [r3, #28]
 8004350:	0509      	lsls	r1, r1, #20
 8004352:	d475      	bmi.n	8004440 <UART_CheckIdleState+0x140>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004354:	69db      	ldr	r3, [r3, #28]
 8004356:	0298      	lsls	r0, r3, #10
 8004358:	d4de      	bmi.n	8004318 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800435a:	f7fc fd0d 	bl	8000d78 <HAL_GetTick>
 800435e:	1b43      	subs	r3, r0, r5
 8004360:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004364:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004366:	d3eb      	bcc.n	8004340 <UART_CheckIdleState+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004368:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800436c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004370:	e843 2100 	strex	r1, r2, [r3]
 8004374:	2900      	cmp	r1, #0
 8004376:	d1f7      	bne.n	8004368 <UART_CheckIdleState+0x68>
      huart->gState = HAL_UART_STATE_READY;
 8004378:	2320      	movs	r3, #32
 800437a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 800437e:	2003      	movs	r0, #3
 8004380:	e7d6      	b.n	8004330 <UART_CheckIdleState+0x30>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004382:	69d3      	ldr	r3, [r2, #28]
 8004384:	025b      	lsls	r3, r3, #9
 8004386:	d4ca      	bmi.n	800431e <UART_CheckIdleState+0x1e>
 8004388:	e00d      	b.n	80043a6 <UART_CheckIdleState+0xa6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	0750      	lsls	r0, r2, #29
 800438e:	d507      	bpl.n	80043a0 <UART_CheckIdleState+0xa0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004390:	69da      	ldr	r2, [r3, #28]
 8004392:	0711      	lsls	r1, r2, #28
 8004394:	f100 8082 	bmi.w	800449c <UART_CheckIdleState+0x19c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004398:	69da      	ldr	r2, [r3, #28]
 800439a:	0512      	lsls	r2, r2, #20
 800439c:	f100 80ac 	bmi.w	80044f8 <UART_CheckIdleState+0x1f8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043a0:	69db      	ldr	r3, [r3, #28]
 80043a2:	025b      	lsls	r3, r3, #9
 80043a4:	d4bb      	bmi.n	800431e <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043a6:	f7fc fce7 	bl	8000d78 <HAL_GetTick>
 80043aa:	1b43      	subs	r3, r0, r5
 80043ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80043b0:	6823      	ldr	r3, [r4, #0]
 80043b2:	d3ea      	bcc.n	800438a <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b4:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80043b8:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043bc:	e843 2100 	strex	r1, r2, [r3]
 80043c0:	2900      	cmp	r1, #0
 80043c2:	d1f7      	bne.n	80043b4 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c4:	f103 0208 	add.w	r2, r3, #8
 80043c8:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043cc:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d0:	f103 0008 	add.w	r0, r3, #8
 80043d4:	e840 2100 	strex	r1, r2, [r0]
 80043d8:	2900      	cmp	r1, #0
 80043da:	d1f3      	bne.n	80043c4 <UART_CheckIdleState+0xc4>
      huart->RxState = HAL_UART_STATE_READY;
 80043dc:	2320      	movs	r3, #32
 80043de:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 80043e2:	e7cc      	b.n	800437e <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80043e4:	2208      	movs	r2, #8
 80043e6:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e8:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80043ec:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043f0:	e843 2100 	strex	r1, r2, [r3]
 80043f4:	2900      	cmp	r1, #0
 80043f6:	d1f7      	bne.n	80043e8 <UART_CheckIdleState+0xe8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80043f8:	4856      	ldr	r0, [pc, #344]	@ (8004554 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043fa:	f103 0208 	add.w	r2, r3, #8
 80043fe:	e852 2f00 	ldrex	r2, [r2]
 8004402:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004404:	f103 0508 	add.w	r5, r3, #8
 8004408:	e845 2100 	strex	r1, r2, [r5]
 800440c:	2900      	cmp	r1, #0
 800440e:	d1f4      	bne.n	80043fa <UART_CheckIdleState+0xfa>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004410:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8004412:	2a01      	cmp	r2, #1
 8004414:	d00b      	beq.n	800442e <UART_CheckIdleState+0x12e>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004416:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8004418:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800441a:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800441c:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8004420:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004422:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8004424:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004428:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 800442c:	e79c      	b.n	8004368 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800442e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004432:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004436:	e843 2100 	strex	r1, r2, [r3]
 800443a:	2900      	cmp	r1, #0
 800443c:	d1f7      	bne.n	800442e <UART_CheckIdleState+0x12e>
 800443e:	e7ea      	b.n	8004416 <UART_CheckIdleState+0x116>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004440:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004444:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004446:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800444a:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800444e:	e843 2100 	strex	r1, r2, [r3]
 8004452:	2900      	cmp	r1, #0
 8004454:	d1f7      	bne.n	8004446 <UART_CheckIdleState+0x146>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004456:	483f      	ldr	r0, [pc, #252]	@ (8004554 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004458:	f103 0208 	add.w	r2, r3, #8
 800445c:	e852 2f00 	ldrex	r2, [r2]
 8004460:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004462:	f103 0508 	add.w	r5, r3, #8
 8004466:	e845 2100 	strex	r1, r2, [r5]
 800446a:	2900      	cmp	r1, #0
 800446c:	d1f4      	bne.n	8004458 <UART_CheckIdleState+0x158>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800446e:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8004470:	2a01      	cmp	r2, #1
 8004472:	d00a      	beq.n	800448a <UART_CheckIdleState+0x18a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004474:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8004476:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 8004478:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800447a:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
          __HAL_UNLOCK(huart);
 800447e:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004482:	66e2      	str	r2, [r4, #108]	@ 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004484:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8004488:	e76e      	b.n	8004368 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800448a:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800448e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004492:	e843 2100 	strex	r1, r2, [r3]
 8004496:	2900      	cmp	r1, #0
 8004498:	d1f7      	bne.n	800448a <UART_CheckIdleState+0x18a>
 800449a:	e7eb      	b.n	8004474 <UART_CheckIdleState+0x174>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800449c:	2208      	movs	r2, #8
 800449e:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044a0:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80044a4:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a8:	e843 2100 	strex	r1, r2, [r3]
 80044ac:	2900      	cmp	r1, #0
 80044ae:	d1f7      	bne.n	80044a0 <UART_CheckIdleState+0x1a0>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80044b0:	4828      	ldr	r0, [pc, #160]	@ (8004554 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b2:	f103 0208 	add.w	r2, r3, #8
 80044b6:	e852 2f00 	ldrex	r2, [r2]
 80044ba:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044bc:	f103 0508 	add.w	r5, r3, #8
 80044c0:	e845 2100 	strex	r1, r2, [r5]
 80044c4:	2900      	cmp	r1, #0
 80044c6:	d1f4      	bne.n	80044b2 <UART_CheckIdleState+0x1b2>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044c8:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 80044ca:	2a01      	cmp	r2, #1
 80044cc:	d00b      	beq.n	80044e6 <UART_CheckIdleState+0x1e6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044ce:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80044d0:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80044d2:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 80044d4:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 80044d8:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044da:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 80044dc:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80044e0:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 80044e4:	e766      	b.n	80043b4 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e6:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044ea:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ee:	e843 2100 	strex	r1, r2, [r3]
 80044f2:	2900      	cmp	r1, #0
 80044f4:	d1f7      	bne.n	80044e6 <UART_CheckIdleState+0x1e6>
 80044f6:	e7ea      	b.n	80044ce <UART_CheckIdleState+0x1ce>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80044f8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80044fc:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044fe:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004502:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004506:	e843 2100 	strex	r1, r2, [r3]
 800450a:	2900      	cmp	r1, #0
 800450c:	d1f7      	bne.n	80044fe <UART_CheckIdleState+0x1fe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800450e:	4811      	ldr	r0, [pc, #68]	@ (8004554 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004510:	f103 0208 	add.w	r2, r3, #8
 8004514:	e852 2f00 	ldrex	r2, [r2]
 8004518:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800451a:	f103 0508 	add.w	r5, r3, #8
 800451e:	e845 2100 	strex	r1, r2, [r5]
 8004522:	2900      	cmp	r1, #0
 8004524:	d1f4      	bne.n	8004510 <UART_CheckIdleState+0x210>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004526:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8004528:	2a01      	cmp	r2, #1
 800452a:	d00a      	beq.n	8004542 <UART_CheckIdleState+0x242>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800452c:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800452e:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 8004530:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004532:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
          __HAL_UNLOCK(huart);
 8004536:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800453a:	66e2      	str	r2, [r4, #108]	@ 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800453c:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8004540:	e738      	b.n	80043b4 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004542:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004546:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800454a:	e843 2100 	strex	r1, r2, [r3]
 800454e:	2900      	cmp	r1, #0
 8004550:	d1f7      	bne.n	8004542 <UART_CheckIdleState+0x242>
 8004552:	e7eb      	b.n	800452c <UART_CheckIdleState+0x22c>
 8004554:	effffffe 	.word	0xeffffffe

08004558 <HAL_UART_Init>:
  if (huart == NULL)
 8004558:	2800      	cmp	r0, #0
 800455a:	f000 80dd 	beq.w	8004718 <HAL_UART_Init+0x1c0>
  if (huart->gState == HAL_UART_STATE_RESET)
 800455e:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 8004562:	b570      	push	{r4, r5, r6, lr}
 8004564:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8004566:	2b00      	cmp	r3, #0
 8004568:	f000 80ce 	beq.w	8004708 <HAL_UART_Init+0x1b0>
  huart->gState = HAL_UART_STATE_BUSY;
 800456c:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 800456e:	6825      	ldr	r5, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004570:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8004574:	682b      	ldr	r3, [r5, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004576:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
  __HAL_UART_DISABLE(huart);
 8004578:	f023 0301 	bic.w	r3, r3, #1
 800457c:	602b      	str	r3, [r5, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800457e:	2a00      	cmp	r2, #0
 8004580:	f040 80be 	bne.w	8004700 <HAL_UART_Init+0x1a8>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004584:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
 8004588:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800458a:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800458c:	4313      	orrs	r3, r2
 800458e:	430b      	orrs	r3, r1
 8004590:	69e2      	ldr	r2, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004592:	4977      	ldr	r1, [pc, #476]	@ (8004770 <HAL_UART_Init+0x218>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004594:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004596:	4001      	ands	r1, r0
 8004598:	430b      	orrs	r3, r1
 800459a:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800459c:	686b      	ldr	r3, [r5, #4]
 800459e:	68e1      	ldr	r1, [r4, #12]
 80045a0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80045a4:	430b      	orrs	r3, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80045a6:	4973      	ldr	r1, [pc, #460]	@ (8004774 <HAL_UART_Init+0x21c>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045a8:	606b      	str	r3, [r5, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80045aa:	428d      	cmp	r5, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80045ac:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80045ae:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80045b0:	d068      	beq.n	8004684 <HAL_UART_Init+0x12c>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80045b2:	68a9      	ldr	r1, [r5, #8]
    tmpreg |= huart->Init.OneBitSampling;
 80045b4:	6a26      	ldr	r6, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80045b6:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 80045ba:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 80045be:	4333      	orrs	r3, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80045c0:	430b      	orrs	r3, r1
 80045c2:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80045c4:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80045c6:	496c      	ldr	r1, [pc, #432]	@ (8004778 <HAL_UART_Init+0x220>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80045c8:	f023 030f 	bic.w	r3, r3, #15
 80045cc:	4303      	orrs	r3, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 80045ce:	428d      	cmp	r5, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80045d0:	62eb      	str	r3, [r5, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80045d2:	d02b      	beq.n	800462c <HAL_UART_Init+0xd4>
 80045d4:	4b69      	ldr	r3, [pc, #420]	@ (800477c <HAL_UART_Init+0x224>)
 80045d6:	429d      	cmp	r5, r3
 80045d8:	f000 809b 	beq.w	8004712 <HAL_UART_Init+0x1ba>
 80045dc:	4868      	ldr	r0, [pc, #416]	@ (8004780 <HAL_UART_Init+0x228>)
 80045de:	2100      	movs	r1, #0
 80045e0:	1a28      	subs	r0, r5, r0
 80045e2:	fab0 f080 	clz	r0, r0
 80045e6:	0940      	lsrs	r0, r0, #5
 80045e8:	0080      	lsls	r0, r0, #2
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045ea:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80045ee:	d024      	beq.n	800463a <HAL_UART_Init+0xe2>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80045f0:	f7fe fe62 	bl	80032b8 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 80045f4:	2800      	cmp	r0, #0
 80045f6:	d06c      	beq.n	80046d2 <HAL_UART_Init+0x17a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80045f8:	4a62      	ldr	r2, [pc, #392]	@ (8004784 <HAL_UART_Init+0x22c>)
 80045fa:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80045fc:	6863      	ldr	r3, [r4, #4]
 80045fe:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004602:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004606:	fbb0 f0f1 	udiv	r0, r0, r1
 800460a:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800460e:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004612:	f1a0 0310 	sub.w	r3, r0, #16
 8004616:	4293      	cmp	r3, r2
 8004618:	d853      	bhi.n	80046c2 <HAL_UART_Init+0x16a>
  huart->RxISR = NULL;
 800461a:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800461c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004620:	6822      	ldr	r2, [r4, #0]
 8004622:	60d0      	str	r0, [r2, #12]
  huart->RxISR = NULL;
 8004624:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8004626:	66a1      	str	r1, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8004628:	67a3      	str	r3, [r4, #120]	@ 0x78
  return ret;
 800462a:	e058      	b.n	80046de <HAL_UART_Init+0x186>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800462c:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8004630:	f04f 0001 	mov.w	r0, #1
 8004634:	f04f 0100 	mov.w	r1, #0
 8004638:	d1da      	bne.n	80045f0 <HAL_UART_Init+0x98>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800463a:	f7fe fe3d 	bl	80032b8 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 800463e:	2800      	cmp	r0, #0
 8004640:	d047      	beq.n	80046d2 <HAL_UART_Init+0x17a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004642:	4b50      	ldr	r3, [pc, #320]	@ (8004784 <HAL_UART_Init+0x22c>)
 8004644:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004646:	6862      	ldr	r2, [r4, #4]
 8004648:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800464c:	0853      	lsrs	r3, r2, #1
 800464e:	fbb0 f0f1 	udiv	r0, r0, r1
 8004652:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8004656:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800465a:	f64f 71ef 	movw	r1, #65519	@ 0xffef
 800465e:	f1a3 0210 	sub.w	r2, r3, #16
 8004662:	428a      	cmp	r2, r1
 8004664:	d82d      	bhi.n	80046c2 <HAL_UART_Init+0x16a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004666:	f023 010f 	bic.w	r1, r3, #15
 800466a:	b289      	uxth	r1, r1
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800466c:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8004670:	430b      	orrs	r3, r1
  huart->NbRxDataToProcess = 1;
 8004672:	f04f 1001 	mov.w	r0, #65537	@ 0x10001
  huart->RxISR = NULL;
 8004676:	2100      	movs	r1, #0
        huart->Instance->BRR = brrtemp;
 8004678:	6822      	ldr	r2, [r4, #0]
 800467a:	60d3      	str	r3, [r2, #12]
  huart->RxISR = NULL;
 800467c:	6761      	str	r1, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 800467e:	66a0      	str	r0, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8004680:	67a1      	str	r1, [r4, #120]	@ 0x78
  return ret;
 8004682:	e02c      	b.n	80046de <HAL_UART_Init+0x186>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004684:	68aa      	ldr	r2, [r5, #8]
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8004686:	2100      	movs	r1, #0
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004688:	f022 426e 	bic.w	r2, r2, #3992977408	@ 0xee000000
 800468c:	f422 6230 	bic.w	r2, r2, #2816	@ 0xb00
 8004690:	431a      	orrs	r2, r3
 8004692:	60aa      	str	r2, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004694:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8004696:	f023 030f 	bic.w	r3, r3, #15
 800469a:	4303      	orrs	r3, r0
 800469c:	62eb      	str	r3, [r5, #44]	@ 0x2c
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800469e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80046a2:	f7fe fe09 	bl	80032b8 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 80046a6:	4603      	mov	r3, r0
 80046a8:	2800      	cmp	r0, #0
 80046aa:	d037      	beq.n	800471c <HAL_UART_Init+0x1c4>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80046ac:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80046ae:	4a35      	ldr	r2, [pc, #212]	@ (8004784 <HAL_UART_Init+0x22c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80046b0:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80046b2:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80046b6:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80046ba:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80046be:	428b      	cmp	r3, r1
 80046c0:	d233      	bcs.n	800472a <HAL_UART_Init+0x1d2>
  huart->RxISR = NULL;
 80046c2:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 80046c4:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
}
 80046c8:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 80046ca:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 80046cc:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 80046ce:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 80046d0:	bd70      	pop	{r4, r5, r6, pc}
  huart->NbRxDataToProcess = 1;
 80046d2:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
  huart->TxISR = NULL;
 80046d6:	e9c4 001d 	strd	r0, r0, [r4, #116]	@ 0x74
        huart->Instance->BRR = brrtemp;
 80046da:	6822      	ldr	r2, [r4, #0]
  huart->NbRxDataToProcess = 1;
 80046dc:	66a3      	str	r3, [r4, #104]	@ 0x68
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046de:	6853      	ldr	r3, [r2, #4]
  return (UART_CheckIdleState(huart));
 80046e0:	4620      	mov	r0, r4
}
 80046e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046e6:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80046ea:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046ec:	6893      	ldr	r3, [r2, #8]
 80046ee:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80046f2:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80046f4:	6813      	ldr	r3, [r2, #0]
 80046f6:	f043 0301 	orr.w	r3, r3, #1
 80046fa:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80046fc:	f7ff be00 	b.w	8004300 <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 8004700:	4620      	mov	r0, r4
 8004702:	f7ff fda5 	bl	8004250 <UART_AdvFeatureConfig>
 8004706:	e73d      	b.n	8004584 <HAL_UART_Init+0x2c>
    huart->Lock = HAL_UNLOCKED;
 8004708:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 800470c:	f7fc f956 	bl	80009bc <HAL_UART_MspInit>
 8004710:	e72c      	b.n	800456c <HAL_UART_Init+0x14>
 8004712:	2002      	movs	r0, #2
 8004714:	2100      	movs	r1, #0
 8004716:	e768      	b.n	80045ea <HAL_UART_Init+0x92>
}
 8004718:	2001      	movs	r0, #1
 800471a:	4770      	bx	lr
  huart->NbRxDataToProcess = 1;
 800471c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
  huart->TxISR = NULL;
 8004720:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
          huart->Instance->BRR = usartdiv;
 8004724:	6822      	ldr	r2, [r4, #0]
  huart->NbRxDataToProcess = 1;
 8004726:	66a1      	str	r1, [r4, #104]	@ 0x68
  return ret;
 8004728:	e7d9      	b.n	80046de <HAL_UART_Init+0x186>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800472a:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800472e:	d8c8      	bhi.n	80046c2 <HAL_UART_Init+0x16a>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004730:	2600      	movs	r6, #0
 8004732:	4633      	mov	r3, r6
 8004734:	4631      	mov	r1, r6
 8004736:	f7fb fdaf 	bl	8000298 <__aeabi_uldivmod>
 800473a:	0209      	lsls	r1, r1, #8
 800473c:	ea4f 0c55 	mov.w	ip, r5, lsr #1
 8004740:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8004744:	0200      	lsls	r0, r0, #8
 8004746:	eb10 000c 	adds.w	r0, r0, ip
 800474a:	462a      	mov	r2, r5
 800474c:	4633      	mov	r3, r6
 800474e:	f141 0100 	adc.w	r1, r1, #0
 8004752:	f7fb fda1 	bl	8000298 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004756:	4b0c      	ldr	r3, [pc, #48]	@ (8004788 <HAL_UART_Init+0x230>)
 8004758:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 800475c:	429a      	cmp	r2, r3
 800475e:	d8b0      	bhi.n	80046c2 <HAL_UART_Init+0x16a>
  huart->NbRxDataToProcess = 1;
 8004760:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
          huart->Instance->BRR = usartdiv;
 8004764:	6822      	ldr	r2, [r4, #0]
 8004766:	60d0      	str	r0, [r2, #12]
  huart->TxISR = NULL;
 8004768:	e9c4 661d 	strd	r6, r6, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 800476c:	66a3      	str	r3, [r4, #104]	@ 0x68
  return ret;
 800476e:	e7b6      	b.n	80046de <HAL_UART_Init+0x186>
 8004770:	cfff69f3 	.word	0xcfff69f3
 8004774:	44002400 	.word	0x44002400
 8004778:	40013800 	.word	0x40013800
 800477c:	40004400 	.word	0x40004400
 8004780:	40004800 	.word	0x40004800
 8004784:	08005b48 	.word	0x08005b48
 8004788:	000ffcff 	.word	0x000ffcff

0800478c <UART_Start_Receive_DMA>:
{
 800478c:	b570      	push	{r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800478e:	2500      	movs	r5, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004790:	2622      	movs	r6, #34	@ 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004792:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
{
 8004796:	4604      	mov	r4, r0
  huart->pRxBuffPtr = pData;
 8004798:	6581      	str	r1, [r0, #88]	@ 0x58
  huart->RxXferSize = Size;
 800479a:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800479e:	f8c0 608c 	str.w	r6, [r0, #140]	@ 0x8c
  if (huart->hdmarx != NULL)
 80047a2:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
 80047a6:	b1e8      	cbz	r0, 80047e4 <UART_Start_Receive_DMA+0x58>
    huart->hdmarx->XferAbortCallback = NULL;
 80047a8:	66c5      	str	r5, [r0, #108]	@ 0x6c
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80047aa:	4d2d      	ldr	r5, [pc, #180]	@ (8004860 <UART_Start_Receive_DMA+0xd4>)
 80047ac:	4613      	mov	r3, r2
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047ae:	68a2      	ldr	r2, [r4, #8]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80047b0:	6605      	str	r5, [r0, #96]	@ 0x60
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80047b2:	4d2c      	ldr	r5, [pc, #176]	@ (8004864 <UART_Start_Receive_DMA+0xd8>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047b4:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80047b8:	6645      	str	r5, [r0, #100]	@ 0x64
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80047ba:	4d2b      	ldr	r5, [pc, #172]	@ (8004868 <UART_Start_Receive_DMA+0xdc>)
 80047bc:	6685      	str	r5, [r0, #104]	@ 0x68
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047be:	d037      	beq.n	8004830 <UART_Start_Receive_DMA+0xa4>
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80047c0:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 80047c2:	0612      	lsls	r2, r2, #24
 80047c4:	d53c      	bpl.n	8004840 <UART_Start_Receive_DMA+0xb4>
      if ((huart->hdmarx->LinkedListQueue != NULL) && (huart->hdmarx->LinkedListQueue->Head != NULL))
 80047c6:	6f42      	ldr	r2, [r0, #116]	@ 0x74
 80047c8:	2a00      	cmp	r2, #0
 80047ca:	d041      	beq.n	8004850 <UART_Start_Receive_DMA+0xc4>
 80047cc:	6812      	ldr	r2, [r2, #0]
 80047ce:	2a00      	cmp	r2, #0
 80047d0:	d03e      	beq.n	8004850 <UART_Start_Receive_DMA+0xc4>
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
 80047d2:	6093      	str	r3, [r2, #8]
          (uint32_t)&huart->Instance->RDR;
 80047d4:	6823      	ldr	r3, [r4, #0]
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)huart->pRxBuffPtr;
 80047d6:	6111      	str	r1, [r2, #16]
          (uint32_t)&huart->Instance->RDR;
 80047d8:	3324      	adds	r3, #36	@ 0x24
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =
 80047da:	60d3      	str	r3, [r2, #12]
        status = HAL_DMAEx_List_Start_IT(huart->hdmarx);
 80047dc:	f7fc fe72 	bl	80014c4 <HAL_DMAEx_List_Start_IT>
    if (status != HAL_OK)
 80047e0:	2800      	cmp	r0, #0
 80047e2:	d135      	bne.n	8004850 <UART_Start_Receive_DMA+0xc4>
  if (huart->Init.Parity != UART_PARITY_NONE)
 80047e4:	6923      	ldr	r3, [r4, #16]
 80047e6:	b14b      	cbz	r3, 80047fc <UART_Start_Receive_DMA+0x70>
 80047e8:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ea:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f2:	e843 2100 	strex	r1, r2, [r3]
 80047f6:	2900      	cmp	r1, #0
 80047f8:	d1f7      	bne.n	80047ea <UART_Start_Receive_DMA+0x5e>
 80047fa:	e000      	b.n	80047fe <UART_Start_Receive_DMA+0x72>
 80047fc:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047fe:	f103 0208 	add.w	r2, r3, #8
 8004802:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004806:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800480a:	f103 0008 	add.w	r0, r3, #8
 800480e:	e840 2100 	strex	r1, r2, [r0]
 8004812:	2900      	cmp	r1, #0
 8004814:	d1f3      	bne.n	80047fe <UART_Start_Receive_DMA+0x72>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004816:	f103 0208 	add.w	r2, r3, #8
 800481a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800481e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004822:	f103 0108 	add.w	r1, r3, #8
 8004826:	e841 2000 	strex	r0, r2, [r1]
 800482a:	2800      	cmp	r0, #0
 800482c:	d1f3      	bne.n	8004816 <UART_Start_Receive_DMA+0x8a>
}
 800482e:	bd70      	pop	{r4, r5, r6, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004830:	6922      	ldr	r2, [r4, #16]
 8004832:	2a00      	cmp	r2, #0
 8004834:	d1c4      	bne.n	80047c0 <UART_Start_Receive_DMA+0x34>
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004836:	6d02      	ldr	r2, [r0, #80]	@ 0x50
      nbByte = Size * 2U;
 8004838:	005b      	lsls	r3, r3, #1
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800483a:	0612      	lsls	r2, r2, #24
      nbByte = Size * 2U;
 800483c:	b29b      	uxth	r3, r3
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800483e:	d4c2      	bmi.n	80047c6 <UART_Start_Receive_DMA+0x3a>
      status = HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, nbByte);
 8004840:	6825      	ldr	r5, [r4, #0]
 8004842:	460a      	mov	r2, r1
 8004844:	f105 0124 	add.w	r1, r5, #36	@ 0x24
 8004848:	f7fc fcb6 	bl	80011b8 <HAL_DMA_Start_IT>
    if (status != HAL_OK)
 800484c:	2800      	cmp	r0, #0
 800484e:	d0c9      	beq.n	80047e4 <UART_Start_Receive_DMA+0x58>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004850:	2210      	movs	r2, #16
      huart->RxState = HAL_UART_STATE_READY;
 8004852:	2320      	movs	r3, #32
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004854:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
      return HAL_ERROR;
 8004858:	2001      	movs	r0, #1
      huart->RxState = HAL_UART_STATE_READY;
 800485a:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
}
 800485e:	bd70      	pop	{r4, r5, r6, pc}
 8004860:	080041b1 	.word	0x080041b1
 8004864:	08004175 	.word	0x08004175
 8004868:	08003c2d 	.word	0x08003c2d

0800486c <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop

08004870 <HAL_UARTEx_RxFifoFullCallback>:
/**
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 8004870:	4770      	bx	lr
 8004872:	bf00      	nop

08004874 <HAL_UARTEx_TxFifoEmptyCallback>:
/**
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 8004874:	4770      	bx	lr
 8004876:	bf00      	nop

08004878 <HAL_UARTEx_EnableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004878:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 800487c:	2a01      	cmp	r2, #1
 800487e:	d032      	beq.n	80048e6 <HAL_UARTEx_EnableFifoMode+0x6e>

  huart->gState = HAL_UART_STATE_BUSY;
 8004880:	4603      	mov	r3, r0
 8004882:	2124      	movs	r1, #36	@ 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8004884:	f04f 5c00 	mov.w	ip, #536870912	@ 0x20000000
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004888:	6802      	ldr	r2, [r0, #0]
{
 800488a:	b5f0      	push	{r4, r5, r6, r7, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800488c:	f8c3 1088 	str.w	r1, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004890:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8004892:	6814      	ldr	r4, [r2, #0]
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004894:	ea41 010c 	orr.w	r1, r1, ip
  __HAL_UART_DISABLE(huart);
 8004898:	f024 0401 	bic.w	r4, r4, #1
 800489c:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800489e:	f8c3 c064 	str.w	ip, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80048a2:	6011      	str	r1, [r2, #0]
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80048a4:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80048a6:	6892      	ldr	r2, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80048a8:	4e10      	ldr	r6, [pc, #64]	@ (80048ec <HAL_UARTEx_EnableFifoMode+0x74>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80048aa:	ea4f 7e52 	mov.w	lr, r2, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80048ae:	f3c1 6c42 	ubfx	ip, r1, #25, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 80048b2:	4d0f      	ldr	r5, [pc, #60]	@ (80048f0 <HAL_UARTEx_EnableFifoMode+0x78>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80048b4:	f816 100e 	ldrb.w	r1, [r6, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80048b8:	f816 200c 	ldrb.w	r2, [r6, ip]
                               (uint16_t)denominator[rx_fifo_threshold];
 80048bc:	f815 400c 	ldrb.w	r4, [r5, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 80048c0:	f815 600e 	ldrb.w	r6, [r5, lr]
  __HAL_UNLOCK(huart);
 80048c4:	2000      	movs	r0, #0
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80048c6:	00c9      	lsls	r1, r1, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80048c8:	00d2      	lsls	r2, r2, #3
  huart->gState = HAL_UART_STATE_READY;
 80048ca:	2720      	movs	r7, #32
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80048cc:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80048d0:	fbb2 f2f4 	udiv	r2, r2, r4
  __HAL_UNLOCK(huart);
 80048d4:	f883 0084 	strb.w	r0, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 80048d8:	f8c3 7088 	str.w	r7, [r3, #136]	@ 0x88
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80048dc:	f8a3 106a 	strh.w	r1, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80048e0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80048e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(huart);
 80048e6:	2002      	movs	r0, #2
}
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	08005b68 	.word	0x08005b68
 80048f0:	08005b60 	.word	0x08005b60

080048f4 <HAL_UARTEx_SetTxFifoThreshold>:
  __HAL_LOCK(huart);
 80048f4:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 80048f8:	2a01      	cmp	r2, #1
 80048fa:	d037      	beq.n	800496c <HAL_UARTEx_SetTxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 80048fc:	4603      	mov	r3, r0
 80048fe:	2024      	movs	r0, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004900:	681a      	ldr	r2, [r3, #0]
{
 8004902:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8004904:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004908:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800490a:	6810      	ldr	r0, [r2, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800490c:	6e5d      	ldr	r5, [r3, #100]	@ 0x64
  __HAL_UART_DISABLE(huart);
 800490e:	f020 0001 	bic.w	r0, r0, #1
 8004912:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004914:	6890      	ldr	r0, [r2, #8]
 8004916:	f020 4060 	bic.w	r0, r0, #3758096384	@ 0xe0000000
 800491a:	4301      	orrs	r1, r0
 800491c:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800491e:	b315      	cbz	r5, 8004966 <HAL_UARTEx_SetTxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004920:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004922:	6890      	ldr	r0, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004924:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004928:	4911      	ldr	r1, [pc, #68]	@ (8004970 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
                               (uint16_t)denominator[tx_fifo_threshold];
 800492a:	4d12      	ldr	r5, [pc, #72]	@ (8004974 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800492c:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004930:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004934:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8004938:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 800493c:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004940:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004942:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004944:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004948:	fbb1 f1f5 	udiv	r1, r1, r5
 800494c:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 8004950:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 8004952:	2520      	movs	r5, #32
 8004954:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004958:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800495a:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 800495e:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8004960:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 8004964:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 8004966:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8004968:	4608      	mov	r0, r1
 800496a:	e7ef      	b.n	800494c <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800496c:	2002      	movs	r0, #2
}
 800496e:	4770      	bx	lr
 8004970:	08005b68 	.word	0x08005b68
 8004974:	08005b60 	.word	0x08005b60

08004978 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 8004978:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 800497c:	2a01      	cmp	r2, #1
 800497e:	d037      	beq.n	80049f0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 8004980:	4603      	mov	r3, r0
 8004982:	2024      	movs	r0, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004984:	681a      	ldr	r2, [r3, #0]
{
 8004986:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8004988:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800498c:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800498e:	6810      	ldr	r0, [r2, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004990:	6e5d      	ldr	r5, [r3, #100]	@ 0x64
  __HAL_UART_DISABLE(huart);
 8004992:	f020 0001 	bic.w	r0, r0, #1
 8004996:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004998:	6890      	ldr	r0, [r2, #8]
 800499a:	f020 6060 	bic.w	r0, r0, #234881024	@ 0xe000000
 800499e:	4301      	orrs	r1, r0
 80049a0:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80049a2:	b315      	cbz	r5, 80049ea <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80049a4:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80049a6:	6890      	ldr	r0, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80049a8:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80049ac:	4911      	ldr	r1, [pc, #68]	@ (80049f4 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
                               (uint16_t)denominator[tx_fifo_threshold];
 80049ae:	4d12      	ldr	r5, [pc, #72]	@ (80049f8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80049b0:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80049b4:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80049b8:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 80049bc:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 80049c0:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80049c4:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80049c6:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80049c8:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80049cc:	fbb1 f1f5 	udiv	r1, r1, r5
 80049d0:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 80049d4:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 80049d6:	2520      	movs	r5, #32
 80049d8:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80049dc:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80049de:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 80049e2:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80049e4:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 80049e8:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 80049ea:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80049ec:	4608      	mov	r0, r1
 80049ee:	e7ef      	b.n	80049d0 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 80049f0:	2002      	movs	r0, #2
}
 80049f2:	4770      	bx	lr
 80049f4:	08005b68 	.word	0x08005b68
 80049f8:	08005b60 	.word	0x08005b60

080049fc <HAL_UARTEx_ReceiveToIdle_DMA>:
{
 80049fc:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80049fe:	f8d0 608c 	ldr.w	r6, [r0, #140]	@ 0x8c
 8004a02:	2e20      	cmp	r6, #32
 8004a04:	d103      	bne.n	8004a0e <HAL_UARTEx_ReceiveToIdle_DMA+0x12>
    if ((pData == NULL) || (Size == 0U))
 8004a06:	b101      	cbz	r1, 8004a0a <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
 8004a08:	b91a      	cbnz	r2, 8004a12 <HAL_UARTEx_ReceiveToIdle_DMA+0x16>
      return HAL_ERROR;
 8004a0a:	2001      	movs	r0, #1
}
 8004a0c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 8004a0e:	2002      	movs	r0, #2
}
 8004a10:	bd70      	pop	{r4, r5, r6, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004a12:	2501      	movs	r5, #1
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a14:	2300      	movs	r3, #0
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004a16:	66c5      	str	r5, [r0, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a18:	6703      	str	r3, [r0, #112]	@ 0x70
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004a1a:	4604      	mov	r4, r0
 8004a1c:	f7ff feb6 	bl	800478c <UART_Start_Receive_DMA>
    if (status == HAL_OK)
 8004a20:	2800      	cmp	r0, #0
 8004a22:	d1f3      	bne.n	8004a0c <HAL_UARTEx_ReceiveToIdle_DMA+0x10>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a24:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8004a26:	42ab      	cmp	r3, r5
 8004a28:	d1ef      	bne.n	8004a0a <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004a2a:	2310      	movs	r3, #16
 8004a2c:	6822      	ldr	r2, [r4, #0]
 8004a2e:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a30:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a34:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a38:	e842 3100 	strex	r1, r3, [r2]
 8004a3c:	2900      	cmp	r1, #0
 8004a3e:	d1f7      	bne.n	8004a30 <HAL_UARTEx_ReceiveToIdle_DMA+0x34>
}
 8004a40:	bd70      	pop	{r4, r5, r6, pc}
 8004a42:	bf00      	nop

08004a44 <IAP_Init>:
/**
 * @brief Initialize IAP module
 * @details Initializes UART and loads config for dual-image management
 */
void IAP_Init(void)
{
 8004a44:	b508      	push	{r3, lr}
    IAP_UART_Init();
    
    /* Load or initialize dual-image config */
    if (Config_Read(&g_config) != 0) {
 8004a46:	4806      	ldr	r0, [pc, #24]	@ (8004a60 <IAP_Init+0x1c>)
 8004a48:	f000 f950 	bl	8004cec <Config_Read>
 8004a4c:	b900      	cbnz	r0, 8004a50 <IAP_Init+0xc>
//        HAL_UART_Transmit(&huart1, (uint8_t*)"Config invalid, init...\r\n", 25, 100);
        Config_Init();
        Config_Read(&g_config);
    }
    
}
 8004a4e:	bd08      	pop	{r3, pc}
        Config_Init();
 8004a50:	f000 f9ba 	bl	8004dc8 <Config_Init>
}
 8004a54:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        Config_Read(&g_config);
 8004a58:	4801      	ldr	r0, [pc, #4]	@ (8004a60 <IAP_Init+0x1c>)
 8004a5a:	f000 b947 	b.w	8004cec <Config_Read>
 8004a5e:	bf00      	nop
 8004a60:	200001d8 	.word	0x200001d8

08004a64 <IAP_RunApp>:
 * 
 * @return 0 if successful (should never return), -1 if no valid image
 * @note This function should never return if application is valid
 */
int8_t IAP_RunApp(void)
{
 8004a64:	b538      	push	{r3, r4, r5, lr}
    /* Select boot image using dual-image logic */
    uint32_t boot_address = Select_Boot_Image(&g_config);
 8004a66:	483a      	ldr	r0, [pc, #232]	@ (8004b50 <IAP_RunApp+0xec>)
 8004a68:	f000 fa28 	bl	8004ebc <Select_Boot_Image>

    /* Send boot_address to host PC via UART1 as string */
    const char *addr_str = (boot_address == 0x08008000) ? "0x08008000\r\n" :
 8004a6c:	4b39      	ldr	r3, [pc, #228]	@ (8004b54 <IAP_RunApp+0xf0>)
    uint32_t boot_address = Select_Boot_Image(&g_config);
 8004a6e:	4604      	mov	r4, r0
    const char *addr_str = (boot_address == 0x08008000) ? "0x08008000\r\n" :
 8004a70:	4298      	cmp	r0, r3
 8004a72:	d068      	beq.n	8004b46 <IAP_RunApp+0xe2>
 8004a74:	f503 4340 	add.w	r3, r3, #49152	@ 0xc000
 8004a78:	4298      	cmp	r0, r3
 8004a7a:	d056      	beq.n	8004b2a <IAP_RunApp+0xc6>
                           (boot_address == 0x08014000) ? "0x08014000\r\n" : "0x00000000\r\n";
    HAL_UART_Transmit(&huart1, (uint8_t *)"program start at ", strlen("program start at "), 100);
 8004a7c:	2364      	movs	r3, #100	@ 0x64
 8004a7e:	2211      	movs	r2, #17
 8004a80:	4935      	ldr	r1, [pc, #212]	@ (8004b58 <IAP_RunApp+0xf4>)
 8004a82:	4836      	ldr	r0, [pc, #216]	@ (8004b5c <IAP_RunApp+0xf8>)
 8004a84:	f7fe ff6a 	bl	800395c <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t*)addr_str, strlen(addr_str), 100);
 8004a88:	2364      	movs	r3, #100	@ 0x64
 8004a8a:	220c      	movs	r2, #12
 8004a8c:	4934      	ldr	r1, [pc, #208]	@ (8004b60 <IAP_RunApp+0xfc>)
 8004a8e:	4833      	ldr	r0, [pc, #204]	@ (8004b5c <IAP_RunApp+0xf8>)
 8004a90:	f7fe ff64 	bl	800395c <HAL_UART_Transmit>

    if (boot_address == 0) {
 8004a94:	2c00      	cmp	r4, #0
 8004a96:	d058      	beq.n	8004b4a <IAP_RunApp+0xe6>
        return -1;
    }

    /* Read application's initial stack pointer */
    uint32_t sp = (*(__IO uint32_t*)boot_address);
 8004a98:	6823      	ldr	r3, [r4, #0]

    /* Validate stack pointer (STM32H503 SRAM: 0x20000000-0x20008000, 32KB) */
    if (sp >= 0x20000000 && sp <= 0x20008000)
 8004a9a:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8004a9e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004aa2:	d852      	bhi.n	8004b4a <IAP_RunApp+0xe6>
    {
        HAL_Delay(10);
 8004aa4:	200a      	movs	r0, #10
 8004aa6:	f7fc f96d 	bl	8000d84 <HAL_Delay>
  __ASM volatile ("cpsid i" : : : "memory");
 8004aaa:	b672      	cpsid	i

        /* 1. Disable global interrupts */
        __disable_irq();

        /* 2. De-initialize peripherals */
        HAL_UART_MspDeInit(&huart1);
 8004aac:	482b      	ldr	r0, [pc, #172]	@ (8004b5c <IAP_RunApp+0xf8>)
 8004aae:	f7fc f847 	bl	8000b40 <HAL_UART_MspDeInit>
        HAL_DeInit();

        /* 3. Disable SysTick */
        SysTick->CTRL = 0;
 8004ab2:	2500      	movs	r5, #0
        HAL_DeInit();
 8004ab4:	f7fc f8b4 	bl	8000c20 <HAL_DeInit>
        SysTick->VAL = 0;

        /* 4. Clear all pending interrupts */
        for (uint8_t i = 0; i < 8; i++)
        {
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004ab8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
        SysTick->CTRL = 0;
 8004abc:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004ac0:	4b28      	ldr	r3, [pc, #160]	@ (8004b64 <IAP_RunApp+0x100>)
            NVIC->ICPR[i] = 0xFFFFFFFF;
        }

        /* 5. Set vector table offset to application address */
        SCB->VTOR = boot_address;
 8004ac2:	4829      	ldr	r0, [pc, #164]	@ (8004b68 <IAP_RunApp+0x104>)
        SysTick->CTRL = 0;
 8004ac4:	610d      	str	r5, [r1, #16]
        SysTick->LOAD = 0;
 8004ac6:	614d      	str	r5, [r1, #20]
        SysTick->VAL = 0;
 8004ac8:	618d      	str	r5, [r1, #24]
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004aca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
            NVIC->ICPR[i] = 0xFFFFFFFF;
 8004ace:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004ad2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            NVIC->ICPR[i] = 0xFFFFFFFF;
 8004ad6:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004ada:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
            NVIC->ICPR[i] = 0xFFFFFFFF;
 8004ade:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004ae2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            NVIC->ICPR[i] = 0xFFFFFFFF;
 8004ae6:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004aea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
            NVIC->ICPR[i] = 0xFFFFFFFF;
 8004aee:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004af2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
            NVIC->ICPR[i] = 0xFFFFFFFF;
 8004af6:	f8c3 2194 	str.w	r2, [r3, #404]	@ 0x194
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004afa:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
            NVIC->ICPR[i] = 0xFFFFFFFF;
 8004afe:	f8c3 2198 	str.w	r2, [r3, #408]	@ 0x198
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004b02:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
            NVIC->ICPR[i] = 0xFFFFFFFF;
 8004b06:	f8c3 219c 	str.w	r2, [r3, #412]	@ 0x19c
        SCB->VTOR = boot_address;
 8004b0a:	6084      	str	r4, [r0, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8004b0c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004b10:	f3bf 8f6f 	isb	sy
        SCB_CleanInvalidateDCache();
        SCB_DisableDCache();
        #endif

        /* 7. Set main stack pointer */
        __set_MSP(*(__IO uint32_t*) boot_address);
 8004b14:	6823      	ldr	r3, [r4, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8004b16:	f383 8808 	msr	MSP, r3

        /* 8. Get reset vector address and jump */
        JumpAddress = *(__IO uint32_t*) (boot_address + 4);
 8004b1a:	4914      	ldr	r1, [pc, #80]	@ (8004b6c <IAP_RunApp+0x108>)
 8004b1c:	6863      	ldr	r3, [r4, #4]
        Jump_To_Application = (pFunction) JumpAddress;
 8004b1e:	4a14      	ldr	r2, [pc, #80]	@ (8004b70 <IAP_RunApp+0x10c>)
        JumpAddress = *(__IO uint32_t*) (boot_address + 4);
 8004b20:	600b      	str	r3, [r1, #0]
        Jump_To_Application = (pFunction) JumpAddress;
 8004b22:	6013      	str	r3, [r2, #0]

        /* 9. Jump to application */
        Jump_To_Application();
 8004b24:	4798      	blx	r3

        return 0;
 8004b26:	4628      	mov	r0, r5
    }
    else
    {
        return -1;
    }
}
 8004b28:	bd38      	pop	{r3, r4, r5, pc}
    const char *addr_str = (boot_address == 0x08008000) ? "0x08008000\r\n" :
 8004b2a:	4d12      	ldr	r5, [pc, #72]	@ (8004b74 <IAP_RunApp+0x110>)
    HAL_UART_Transmit(&huart1, (uint8_t *)"program start at ", strlen("program start at "), 100);
 8004b2c:	2364      	movs	r3, #100	@ 0x64
 8004b2e:	2211      	movs	r2, #17
 8004b30:	4909      	ldr	r1, [pc, #36]	@ (8004b58 <IAP_RunApp+0xf4>)
 8004b32:	480a      	ldr	r0, [pc, #40]	@ (8004b5c <IAP_RunApp+0xf8>)
 8004b34:	f7fe ff12 	bl	800395c <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t*)addr_str, strlen(addr_str), 100);
 8004b38:	2364      	movs	r3, #100	@ 0x64
 8004b3a:	220c      	movs	r2, #12
 8004b3c:	4629      	mov	r1, r5
 8004b3e:	4807      	ldr	r0, [pc, #28]	@ (8004b5c <IAP_RunApp+0xf8>)
 8004b40:	f7fe ff0c 	bl	800395c <HAL_UART_Transmit>
    if (boot_address == 0) {
 8004b44:	e7a8      	b.n	8004a98 <IAP_RunApp+0x34>
    const char *addr_str = (boot_address == 0x08008000) ? "0x08008000\r\n" :
 8004b46:	4d0c      	ldr	r5, [pc, #48]	@ (8004b78 <IAP_RunApp+0x114>)
 8004b48:	e7f0      	b.n	8004b2c <IAP_RunApp+0xc8>
        return -1;
 8004b4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 8004b4e:	bd38      	pop	{r3, r4, r5, pc}
 8004b50:	200001d8 	.word	0x200001d8
 8004b54:	08008000 	.word	0x08008000
 8004b58:	08005af0 	.word	0x08005af0
 8004b5c:	20000140 	.word	0x20000140
 8004b60:	08005b04 	.word	0x08005b04
 8004b64:	e000e100 	.word	0xe000e100
 8004b68:	e000ed00 	.word	0xe000ed00
 8004b6c:	200001f0 	.word	0x200001f0
 8004b70:	200001f4 	.word	0x200001f4
 8004b74:	08005ad0 	.word	0x08005ad0
 8004b78:	08005ae0 	.word	0x08005ae0

08004b7c <IAP_Update>:
 * 7. On failure: Keep old image active
 * 
 * @return 0 on success, -1 on erase failure, -2 on timeout, -3 on no data
 */
int8_t IAP_Update(void)
{
 8004b7c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint32_t start_time;
    HAL_StatusTypeDef status;
    uint8_t consecutive_idle = 0;
    
    /* Reload config in case it changed */
    Config_Read(&g_config);
 8004b80:	4850      	ldr	r0, [pc, #320]	@ (8004cc4 <IAP_Update+0x148>)
 8004b82:	f000 f8b3 	bl	8004cec <Config_Read>
    
    /* Select update target (always the inactive image) */
    uint8_t target_image = Select_Update_Target(&g_config);
 8004b86:	484f      	ldr	r0, [pc, #316]	@ (8004cc4 <IAP_Update+0x148>)
 8004b88:	f000 fa10 	bl	8004fac <Select_Update_Target>
 8004b8c:	4682      	mov	sl, r0
    g_update_target_addr = Get_Update_Address(&g_config);
 8004b8e:	484d      	ldr	r0, [pc, #308]	@ (8004cc4 <IAP_Update+0x148>)
 8004b90:	f000 fa12 	bl	8004fb8 <Get_Update_Address>
 8004b94:	4602      	mov	r2, r0
    
    /* Set flag: Enter Update mode */
    UART1_in_update_mode = 1;
 8004b96:	2301      	movs	r3, #1
    g_update_target_addr = Get_Update_Address(&g_config);
 8004b98:	494b      	ldr	r1, [pc, #300]	@ (8004cc8 <IAP_Update+0x14c>)
    UART1_in_update_mode = 1;
 8004b9a:	f8df b148 	ldr.w	fp, [pc, #328]	@ 8004ce4 <IAP_Update+0x168>
    g_update_target_addr = Get_Update_Address(&g_config);
 8004b9e:	600a      	str	r2, [r1, #0]
    
    /* 1. Mark update started (protection against power loss) */
    Update_Start(&g_config, target_image);
 8004ba0:	4848      	ldr	r0, [pc, #288]	@ (8004cc4 <IAP_Update+0x148>)
 8004ba2:	4651      	mov	r1, sl
    UART1_in_update_mode = 1;
 8004ba4:	f88b 3000 	strb.w	r3, [fp]
    Update_Start(&g_config, target_image);
 8004ba8:	f000 fa12 	bl	8004fd0 <Update_Start>
    
    /* 2. Initialize protocol layer */
    Protocol_IAP_Init();
 8004bac:	f000 fa82 	bl	80050b4 <Protocol_IAP_Init>
    
    /* 3. Send target image info to host PC (0=A, 1=B) */
    /* Host should send app_a.bin for target=0, app_b.bin for target=1 */
     HAL_UART_Transmit(&huart1, (uint8_t *)"fireware update start at:", strlen("fireware update start at:"), 100);
 8004bb0:	2364      	movs	r3, #100	@ 0x64
 8004bb2:	2219      	movs	r2, #25
 8004bb4:	4945      	ldr	r1, [pc, #276]	@ (8004ccc <IAP_Update+0x150>)
 8004bb6:	4846      	ldr	r0, [pc, #280]	@ (8004cd0 <IAP_Update+0x154>)
 8004bb8:	f7fe fed0 	bl	800395c <HAL_UART_Transmit>
    const char *target_addr_str = (target_image == 0) ? "0x08008000\r\n" : "0x08014000\r\n";
    HAL_UART_Transmit(&huart1, (uint8_t*)target_addr_str, strlen(target_addr_str), 100);
 8004bbc:	4f44      	ldr	r7, [pc, #272]	@ (8004cd0 <IAP_Update+0x154>)
    const char *target_addr_str = (target_image == 0) ? "0x08008000\r\n" : "0x08014000\r\n";
 8004bbe:	4b45      	ldr	r3, [pc, #276]	@ (8004cd4 <IAP_Update+0x158>)
 8004bc0:	4945      	ldr	r1, [pc, #276]	@ (8004cd8 <IAP_Update+0x15c>)
    HAL_UART_Transmit(&huart1, (uint8_t*)target_addr_str, strlen(target_addr_str), 100);
 8004bc2:	220c      	movs	r2, #12
 8004bc4:	f1ba 0f00 	cmp.w	sl, #0
 8004bc8:	bf08      	it	eq
 8004bca:	4619      	moveq	r1, r3
 8004bcc:	4638      	mov	r0, r7
 8004bce:	2364      	movs	r3, #100	@ 0x64
 8004bd0:	f7fe fec4 	bl	800395c <HAL_UART_Transmit>
    
    if (!Erase_Image(target_image))
 8004bd4:	4650      	mov	r0, sl
 8004bd6:	f000 fa1f 	bl	8005018 <Erase_Image>
 8004bda:	2800      	cmp	r0, #0
 8004bdc:	d065      	beq.n	8004caa <IAP_Update+0x12e>
        Update_Failed(&g_config);
        UART1_in_update_mode = 0;
        return -1;
    }
    
    start_time = HAL_GetTick();
 8004bde:	f7fc f8cb 	bl	8000d78 <HAL_GetTick>
    
    /* 4. Start first DMA reception */
    status = HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 8004be2:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
    start_time = HAL_GetTick();
 8004be6:	4606      	mov	r6, r0
    status = HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 8004be8:	493c      	ldr	r1, [pc, #240]	@ (8004cdc <IAP_Update+0x160>)
 8004bea:	4638      	mov	r0, r7
 8004bec:	f7ff ff06 	bl	80049fc <HAL_UARTEx_ReceiveToIdle_DMA>
    if (status != HAL_OK) {
 8004bf0:	2800      	cmp	r0, #0
 8004bf2:	d15a      	bne.n	8004caa <IAP_Update+0x12e>
        Update_Failed(&g_config);
        UART1_in_update_mode = 0;
        return -1;
    }
    huart1.hdmarx->XferHalfCpltCallback = NULL;
 8004bf4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
            Update_Failed(&g_config);
            UART1_in_update_mode = 0;
            return -2;
        }
        
        if(UART1_Complete_flag==1)
 8004bf8:	4c39      	ldr	r4, [pc, #228]	@ (8004ce0 <IAP_Update+0x164>)
        {
            UART1_Complete_flag = 0;
            
            uint16_t remaining = (uint16_t)__HAL_DMA_GET_COUNTER(huart1.hdmarx);
            rx_len = sizeof(rx_buffer) - remaining;
 8004bfa:	f8df 90ec 	ldr.w	r9, [pc, #236]	@ 8004ce8 <IAP_Update+0x16c>
                status = HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
                if (status == HAL_OK) {
                    huart1.hdmarx->XferHalfCpltCallback = NULL;
                }
            }
            else if(rx_len == 1 && rx_buffer[0] == 0xFF)
 8004bfe:	f8df 80dc 	ldr.w	r8, [pc, #220]	@ 8004cdc <IAP_Update+0x160>
    huart1.hdmarx->XferHalfCpltCallback = NULL;
 8004c02:	6658      	str	r0, [r3, #100]	@ 0x64
 8004c04:	e003      	b.n	8004c0e <IAP_Update+0x92>
            else if(rx_len == 1 && rx_buffer[0] == 0xFF)
 8004c06:	d031      	beq.n	8004c6c <IAP_Update+0xf0>
                    }
                }
            }
        }
        
        HAL_Delay(1);
 8004c08:	2001      	movs	r0, #1
 8004c0a:	f7fc f8bb 	bl	8000d84 <HAL_Delay>
        if ((HAL_GetTick() - start_time) > 20000)
 8004c0e:	f7fc f8b3 	bl	8000d78 <HAL_GetTick>
 8004c12:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8004c16:	1b80      	subs	r0, r0, r6
 8004c18:	4298      	cmp	r0, r3
 8004c1a:	d83c      	bhi.n	8004c96 <IAP_Update+0x11a>
        if(UART1_Complete_flag==1)
 8004c1c:	7823      	ldrb	r3, [r4, #0]
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d1f2      	bne.n	8004c08 <IAP_Update+0x8c>
            UART1_Complete_flag = 0;
 8004c22:	2500      	movs	r5, #0
            uint16_t remaining = (uint16_t)__HAL_DMA_GET_COUNTER(huart1.hdmarx);
 8004c24:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
            UART1_Complete_flag = 0;
 8004c28:	7025      	strb	r5, [r4, #0]
            uint16_t remaining = (uint16_t)__HAL_DMA_GET_COUNTER(huart1.hdmarx);
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	6c99      	ldr	r1, [r3, #72]	@ 0x48
            rx_len = sizeof(rx_buffer) - remaining;
 8004c2e:	f5c1 5120 	rsb	r1, r1, #10240	@ 0x2800
 8004c32:	b289      	uxth	r1, r1
            if (rx_len > 1)
 8004c34:	2901      	cmp	r1, #1
            rx_len = sizeof(rx_buffer) - remaining;
 8004c36:	f8a9 1000 	strh.w	r1, [r9]
            if (rx_len > 1)
 8004c3a:	d9e4      	bls.n	8004c06 <IAP_Update+0x8a>
                Protocol_Receive(rx_buffer, rx_len);
 8004c3c:	4640      	mov	r0, r8
 8004c3e:	f000 fd2b 	bl	8005698 <Protocol_Receive>
                memset(rx_buffer, 0, MAX_FRAME_SIZE);
 8004c42:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8004c46:	4629      	mov	r1, r5
 8004c48:	4640      	mov	r0, r8
 8004c4a:	f000 fef5 	bl	8005a38 <memset>
                HAL_UART_AbortReceive(&huart1);
 8004c4e:	4820      	ldr	r0, [pc, #128]	@ (8004cd0 <IAP_Update+0x154>)
 8004c50:	f7fe ff90 	bl	8003b74 <HAL_UART_AbortReceive>
                status = HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 8004c54:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8004c58:	4641      	mov	r1, r8
 8004c5a:	481d      	ldr	r0, [pc, #116]	@ (8004cd0 <IAP_Update+0x154>)
 8004c5c:	f7ff fece 	bl	80049fc <HAL_UARTEx_ReceiveToIdle_DMA>
                if (status == HAL_OK) {
 8004c60:	2800      	cmp	r0, #0
 8004c62:	d1d1      	bne.n	8004c08 <IAP_Update+0x8c>
                    huart1.hdmarx->XferHalfCpltCallback = NULL;
 8004c64:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004c68:	6658      	str	r0, [r3, #100]	@ 0x64
 8004c6a:	e7cd      	b.n	8004c08 <IAP_Update+0x8c>
            else if(rx_len == 1 && rx_buffer[0] == 0xFF)
 8004c6c:	f898 3000 	ldrb.w	r3, [r8]
 8004c70:	2bff      	cmp	r3, #255	@ 0xff
 8004c72:	d1c9      	bne.n	8004c08 <IAP_Update+0x8c>
                    uint32_t total_received = Protocol_IAP_GetProgress();
 8004c74:	f000 fa56 	bl	8005124 <Protocol_IAP_GetProgress>
                    if (total_received > 0)
 8004c78:	4604      	mov	r4, r0
 8004c7a:	b1e0      	cbz	r0, 8004cb6 <IAP_Update+0x13a>
                        uint32_t new_crc = Calculate_Image_CRC(g_update_target_addr, total_received);
 8004c7c:	4b12      	ldr	r3, [pc, #72]	@ (8004cc8 <IAP_Update+0x14c>)
 8004c7e:	4621      	mov	r1, r4
 8004c80:	6818      	ldr	r0, [r3, #0]
 8004c82:	f000 f913 	bl	8004eac <Calculate_Image_CRC>
                        Update_Complete(&g_config, target_image, total_received, new_crc);
 8004c86:	4622      	mov	r2, r4
                        uint32_t new_crc = Calculate_Image_CRC(g_update_target_addr, total_received);
 8004c88:	4603      	mov	r3, r0
                        Update_Complete(&g_config, target_image, total_received, new_crc);
 8004c8a:	4651      	mov	r1, sl
 8004c8c:	480d      	ldr	r0, [pc, #52]	@ (8004cc4 <IAP_Update+0x148>)
 8004c8e:	f000 f9ad 	bl	8004fec <Update_Complete>
                        return 0;
 8004c92:	4628      	mov	r0, r5
 8004c94:	e004      	b.n	8004ca0 <IAP_Update+0x124>
            Update_Failed(&g_config);
 8004c96:	480b      	ldr	r0, [pc, #44]	@ (8004cc4 <IAP_Update+0x148>)
 8004c98:	f000 f9ba 	bl	8005010 <Update_Failed>
            return -2;
 8004c9c:	f06f 0001 	mvn.w	r0, #1
        UART1_in_update_mode = 0;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	f88b 3000 	strb.w	r3, [fp]
    }
}
 8004ca6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        Update_Failed(&g_config);
 8004caa:	4806      	ldr	r0, [pc, #24]	@ (8004cc4 <IAP_Update+0x148>)
 8004cac:	f000 f9b0 	bl	8005010 <Update_Failed>
        return -1;
 8004cb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004cb4:	e7f4      	b.n	8004ca0 <IAP_Update+0x124>
                        Update_Failed(&g_config);
 8004cb6:	4803      	ldr	r0, [pc, #12]	@ (8004cc4 <IAP_Update+0x148>)
 8004cb8:	f000 f9aa 	bl	8005010 <Update_Failed>
                        return -3;
 8004cbc:	f06f 0002 	mvn.w	r0, #2
 8004cc0:	e7ee      	b.n	8004ca0 <IAP_Update+0x124>
 8004cc2:	bf00      	nop
 8004cc4:	200001d8 	.word	0x200001d8
 8004cc8:	20000028 	.word	0x20000028
 8004ccc:	08005b14 	.word	0x08005b14
 8004cd0:	20000140 	.word	0x20000140
 8004cd4:	08005ae0 	.word	0x08005ae0
 8004cd8:	08005ad0 	.word	0x08005ad0
 8004cdc:	2000027c 	.word	0x2000027c
 8004ce0:	2000004e 	.word	0x2000004e
 8004ce4:	2000004f 	.word	0x2000004f
 8004ce8:	2000004c 	.word	0x2000004c

08004cec <Config_Read>:
 * @param config Pointer to destination structure
 * @return 0=success, -1=invalid or uninitialized
 */
int8_t Config_Read(ImageConfig_t *config)
{
    if (config == NULL) return -1;
 8004cec:	b1d0      	cbz	r0, 8004d24 <Config_Read+0x38>
    memcpy(config, (void*)CONFIG_BASE, sizeof(ImageConfig_t));
 8004cee:	4684      	mov	ip, r0
{
 8004cf0:	b430      	push	{r4, r5}
    memcpy(config, (void*)CONFIG_BASE, sizeof(ImageConfig_t));
 8004cf2:	4c0e      	ldr	r4, [pc, #56]	@ (8004d2c <Config_Read+0x40>)
    return (config->magic == CONFIG_MAGIC) ? 0 : -1;
 8004cf4:	4d0e      	ldr	r5, [pc, #56]	@ (8004d30 <Config_Read+0x44>)
    memcpy(config, (void*)CONFIG_BASE, sizeof(ImageConfig_t));
 8004cf6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004cf8:	f8cc 0000 	str.w	r0, [ip]
 8004cfc:	f8cc 2008 	str.w	r2, [ip, #8]
    return (config->magic == CONFIG_MAGIC) ? 0 : -1;
 8004d00:	f8dc 2000 	ldr.w	r2, [ip]
    memcpy(config, (void*)CONFIG_BASE, sizeof(ImageConfig_t));
 8004d04:	f8cc 1004 	str.w	r1, [ip, #4]
    return (config->magic == CONFIG_MAGIC) ? 0 : -1;
 8004d08:	1b52      	subs	r2, r2, r5
 8004d0a:	bf18      	it	ne
 8004d0c:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
    memcpy(config, (void*)CONFIG_BASE, sizeof(ImageConfig_t));
 8004d10:	f8cc 300c 	str.w	r3, [ip, #12]
 8004d14:	cc03      	ldmia	r4!, {r0, r1}
 8004d16:	f8cc 0010 	str.w	r0, [ip, #16]
 8004d1a:	f8cc 1014 	str.w	r1, [ip, #20]
}
 8004d1e:	4610      	mov	r0, r2
 8004d20:	bc30      	pop	{r4, r5}
 8004d22:	4770      	bx	lr
    if (config == NULL) return -1;
 8004d24:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
}
 8004d28:	4610      	mov	r0, r2
 8004d2a:	4770      	bx	lr
 8004d2c:	08006000 	.word	0x08006000
 8004d30:	41535444 	.word	0x41535444

08004d34 <Config_Write>:
 * @param config Pointer to source structure
 * @return 0=success, -1=erase or write failed
 */
int8_t Config_Write(const ImageConfig_t *config)
{
    if (config == NULL) return -1;
 8004d34:	2800      	cmp	r0, #0
 8004d36:	d03f      	beq.n	8004db8 <Config_Write+0x84>
    
    HAL_StatusTypeDef status;
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError = 0;
 8004d38:	2300      	movs	r3, #0
{
 8004d3a:	b530      	push	{r4, r5, lr}
 8004d3c:	b08d      	sub	sp, #52	@ 0x34
    uint32_t SectorError = 0;
 8004d3e:	9301      	str	r3, [sp, #4]
    uint32_t config_sector = (CONFIG_BASE - STM32_FLASH_BASE) / PAGE_SIZE;
    
    HAL_FLASH_Unlock();
 8004d40:	4605      	mov	r5, r0
 8004d42:	f7fc fca3 	bl	800168c <HAL_FLASH_Unlock>
    
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8004d46:	2003      	movs	r0, #3
 8004d48:	2101      	movs	r1, #1
 8004d4a:	2204      	movs	r2, #4
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
    EraseInitStruct.Banks = FLASH_BANK_1;
    EraseInitStruct.Sector = config_sector;
    EraseInitStruct.NbSectors = 1;
    
    status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8004d52:	a901      	add	r1, sp, #4
 8004d54:	a802      	add	r0, sp, #8
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8004d56:	e9cd 2302 	strd	r2, r3, [sp, #8]
    status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8004d5a:	f7fc fce9 	bl	8001730 <HAL_FLASHEx_Erase>
    if (status != HAL_OK) {
 8004d5e:	bb28      	cbnz	r0, 8004dac <Config_Write+0x78>
    uint64_t *src = (uint64_t*)config;
    uint32_t addr = CONFIG_BASE;
    
    for (int i = 0; i < 2; i++) {
        __attribute__((aligned(16))) uint64_t qw_data[2];
        qw_data[0] = src[i * 2];
 8004d60:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 8004d64:	ed95 7b00 	vldr	d7, [r5]
 8004d68:	f10d 0427 	add.w	r4, sp, #39	@ 0x27
 8004d6c:	f024 040f 	bic.w	r4, r4, #15
 8004d70:	e9c4 2302 	strd	r2, r3, [r4, #8]
        qw_data[1] = src[i * 2 + 1];
        
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, addr, (uint32_t)qw_data);
 8004d74:	2002      	movs	r0, #2
 8004d76:	4622      	mov	r2, r4
 8004d78:	4911      	ldr	r1, [pc, #68]	@ (8004dc0 <Config_Write+0x8c>)
        qw_data[0] = src[i * 2];
 8004d7a:	ed84 7b00 	vstr	d7, [r4]
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, addr, (uint32_t)qw_data);
 8004d7e:	f7fc fc03 	bl	8001588 <HAL_FLASH_Program>
        if (status != HAL_OK) {
 8004d82:	b998      	cbnz	r0, 8004dac <Config_Write+0x78>
        qw_data[0] = src[i * 2];
 8004d84:	e9d5 2306 	ldrd	r2, r3, [r5, #24]
 8004d88:	ed95 7b04 	vldr	d7, [r5, #16]
 8004d8c:	e9c4 2302 	strd	r2, r3, [r4, #8]
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, addr, (uint32_t)qw_data);
 8004d90:	2002      	movs	r0, #2
 8004d92:	4622      	mov	r2, r4
 8004d94:	490b      	ldr	r1, [pc, #44]	@ (8004dc4 <Config_Write+0x90>)
        qw_data[0] = src[i * 2];
 8004d96:	ed84 7b00 	vstr	d7, [r4]
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, addr, (uint32_t)qw_data);
 8004d9a:	f7fc fbf5 	bl	8001588 <HAL_FLASH_Program>
        if (status != HAL_OK) {
 8004d9e:	4604      	mov	r4, r0
 8004da0:	b920      	cbnz	r0, 8004dac <Config_Write+0x78>
            return -1;
        }
        addr += 16;
    }
    
    HAL_FLASH_Lock();
 8004da2:	f7fc fc87 	bl	80016b4 <HAL_FLASH_Lock>
    return 0;
 8004da6:	4620      	mov	r0, r4
}
 8004da8:	b00d      	add	sp, #52	@ 0x34
 8004daa:	bd30      	pop	{r4, r5, pc}
        HAL_FLASH_Lock();
 8004dac:	f7fc fc82 	bl	80016b4 <HAL_FLASH_Lock>
    if (config == NULL) return -1;
 8004db0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 8004db4:	b00d      	add	sp, #52	@ 0x34
 8004db6:	bd30      	pop	{r4, r5, pc}
    if (config == NULL) return -1;
 8004db8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop
 8004dc0:	08006000 	.word	0x08006000
 8004dc4:	08006010 	.word	0x08006010

08004dc8 <Config_Init>:
 * @brief Initialize config sector with default values
 * @details If valid firmware is detected at Image A/B, auto-record CRC and size
 * @return 0=success, -1=failed
 */
int8_t Config_Init(void)
{
 8004dc8:	b510      	push	{r4, lr}
    ImageConfig_t default_config = IMAGE_CONFIG_DEFAULT;
 8004dca:	2400      	movs	r4, #0
 8004dcc:	4a34      	ldr	r2, [pc, #208]	@ (8004ea0 <Config_Init+0xd8>)
{
 8004dce:	b086      	sub	sp, #24
    ImageConfig_t default_config = IMAGE_CONFIG_DEFAULT;
 8004dd0:	e9cd 2400 	strd	r2, r4, [sp]
 8004dd4:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8004dd8:	e9cd 4404 	strd	r4, r4, [sp, #16]
    uint32_t sp = *(__IO uint32_t*)image_base;
 8004ddc:	4931      	ldr	r1, [pc, #196]	@ (8004ea4 <Config_Init+0xdc>)
 8004dde:	680a      	ldr	r2, [r1, #0]
    if (sp < 0x20000000 || sp > 0x20008000) {
 8004de0:	f102 4260 	add.w	r2, r2, #3758096384	@ 0xe0000000
 8004de4:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8004de8:	d822      	bhi.n	8004e30 <Config_Init+0x68>
    uint32_t reset_vector = *(__IO uint32_t*)(image_base + 4);
 8004dea:	684a      	ldr	r2, [r1, #4]
    if (reset_vector < image_base || reset_vector > (image_base + IMAGE_A_SIZE)) {
 8004dec:	f102 4278 	add.w	r2, r2, #4160749568	@ 0xf8000000
 8004df0:	f5a2 4200 	sub.w	r2, r2, #32768	@ 0x8000
 8004df4:	f5b2 4f40 	cmp.w	r2, #49152	@ 0xc000
 8004df8:	d81a      	bhi.n	8004e30 <Config_Init+0x68>
    uint32_t size = IMAGE_A_SIZE;
 8004dfa:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8004dfe:	e001      	b.n	8004e04 <Config_Init+0x3c>
    while (size > 0 && *end_ptr == 0xFF) {
 8004e00:	3b01      	subs	r3, #1
 8004e02:	d047      	beq.n	8004e94 <Config_Init+0xcc>
 8004e04:	f103 6200 	add.w	r2, r3, #134217728	@ 0x8000000
 8004e08:	f502 42e0 	add.w	r2, r2, #28672	@ 0x7000
 8004e0c:	f892 2fff 	ldrb.w	r2, [r2, #4095]	@ 0xfff
 8004e10:	2aff      	cmp	r2, #255	@ 0xff
 8004e12:	d0f5      	beq.n	8004e00 <Config_Init+0x38>
    size = (size + 15) & ~15;
 8004e14:	330f      	adds	r3, #15
 8004e16:	f023 040f 	bic.w	r4, r3, #15
    if (size < 256) {
 8004e1a:	f5b4 7f80 	cmp.w	r4, #256	@ 0x100
 8004e1e:	bf38      	it	cc
 8004e20:	f44f 7480 	movcc.w	r4, #256	@ 0x100
    
    /* Auto-detect existing firmware at Image A */
    uint32_t size_a = Detect_Firmware_Size(IMAGE_A_BASE);
    if (size_a > 0) {
        default_config.size_A = size_a;
        default_config.crc_A = crc32_c((uint8_t*)IMAGE_A_BASE, size_a);
 8004e24:	4621      	mov	r1, r4
 8004e26:	481f      	ldr	r0, [pc, #124]	@ (8004ea4 <Config_Init+0xdc>)
        default_config.size_A = size_a;
 8004e28:	9404      	str	r4, [sp, #16]
        default_config.crc_A = crc32_c((uint8_t*)IMAGE_A_BASE, size_a);
 8004e2a:	f000 f929 	bl	8005080 <crc32_c>
 8004e2e:	9002      	str	r0, [sp, #8]
    uint32_t sp = *(__IO uint32_t*)image_base;
 8004e30:	4a1d      	ldr	r2, [pc, #116]	@ (8004ea8 <Config_Init+0xe0>)
 8004e32:	6813      	ldr	r3, [r2, #0]
    if (sp < 0x20000000 || sp > 0x20008000) {
 8004e34:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8004e38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e3c:	d825      	bhi.n	8004e8a <Config_Init+0xc2>
    uint32_t reset_vector = *(__IO uint32_t*)(image_base + 4);
 8004e3e:	6853      	ldr	r3, [r2, #4]
    if (reset_vector < image_base || reset_vector > (image_base + IMAGE_A_SIZE)) {
 8004e40:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8004e44:	f5a3 33a0 	sub.w	r3, r3, #81920	@ 0x14000
 8004e48:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004e4c:	d81d      	bhi.n	8004e8a <Config_Init+0xc2>
    uint32_t size = IMAGE_A_SIZE;
 8004e4e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8004e52:	e001      	b.n	8004e58 <Config_Init+0x90>
    while (size > 0 && *end_ptr == 0xFF) {
 8004e54:	3b01      	subs	r3, #1
 8004e56:	d020      	beq.n	8004e9a <Config_Init+0xd2>
 8004e58:	f103 6200 	add.w	r2, r3, #134217728	@ 0x8000000
 8004e5c:	f502 3298 	add.w	r2, r2, #77824	@ 0x13000
 8004e60:	f892 2fff 	ldrb.w	r2, [r2, #4095]	@ 0xfff
 8004e64:	2aff      	cmp	r2, #255	@ 0xff
 8004e66:	d0f5      	beq.n	8004e54 <Config_Init+0x8c>
    size = (size + 15) & ~15;
 8004e68:	330f      	adds	r3, #15
 8004e6a:	f023 010f 	bic.w	r1, r3, #15
    if (size < 256) {
 8004e6e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8004e72:	bf38      	it	cc
 8004e74:	f44f 7180 	movcc.w	r1, #256	@ 0x100
    
    /* Auto-detect existing firmware at Image B */
    uint32_t size_b = Detect_Firmware_Size(IMAGE_B_BASE);
    if (size_b > 0) {
        default_config.size_B = size_b;
        default_config.crc_B = crc32_c((uint8_t*)IMAGE_B_BASE, size_b);
 8004e78:	480b      	ldr	r0, [pc, #44]	@ (8004ea8 <Config_Init+0xe0>)
        default_config.size_B = size_b;
 8004e7a:	9105      	str	r1, [sp, #20]
        default_config.crc_B = crc32_c((uint8_t*)IMAGE_B_BASE, size_b);
 8004e7c:	f000 f900 	bl	8005080 <crc32_c>
 8004e80:	9003      	str	r0, [sp, #12]
        
        /* If Image A is empty but B is valid, set B as active */
        if (size_a == 0) {
 8004e82:	b914      	cbnz	r4, 8004e8a <Config_Init+0xc2>
            default_config.active_image = 1;
 8004e84:	2301      	movs	r3, #1
 8004e86:	f88d 3004 	strb.w	r3, [sp, #4]
        }
    }
    
    return Config_Write(&default_config);
 8004e8a:	4668      	mov	r0, sp
 8004e8c:	f7ff ff52 	bl	8004d34 <Config_Write>
}
 8004e90:	b006      	add	sp, #24
 8004e92:	bd10      	pop	{r4, pc}
 8004e94:	f44f 7480 	mov.w	r4, #256	@ 0x100
 8004e98:	e7c4      	b.n	8004e24 <Config_Init+0x5c>
 8004e9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004e9e:	e7eb      	b.n	8004e78 <Config_Init+0xb0>
 8004ea0:	41535444 	.word	0x41535444
 8004ea4:	08008000 	.word	0x08008000
 8004ea8:	08014000 	.word	0x08014000

08004eac <Calculate_Image_CRC>:
 * @param size Image length in bytes
 * @return CRC32 value
 */
uint32_t Calculate_Image_CRC(uint32_t image_base, uint32_t size)
{
    if (size == 0 || size > IMAGE_A_SIZE) return 0;
 8004eac:	1e4b      	subs	r3, r1, #1
 8004eae:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004eb2:	d301      	bcc.n	8004eb8 <Calculate_Image_CRC+0xc>
    return crc32_c((uint8_t*)image_base, size);
}
 8004eb4:	2000      	movs	r0, #0
 8004eb6:	4770      	bx	lr
    return crc32_c((uint8_t*)image_base, size);
 8004eb8:	f000 b8e2 	b.w	8005080 <crc32_c>

08004ebc <Select_Boot_Image>:
 * @brief Select valid image region as boot entry on startup
 * @param config Image management structure (may be updated)
 * @return Image entry address (A or B), 0=no valid image
 */
uint32_t Select_Boot_Image(ImageConfig_t *config)
{
 8004ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    /* Case 1: Update interrupted */
    if (config->updating) {
 8004ebe:	7943      	ldrb	r3, [r0, #5]
{
 8004ec0:	4604      	mov	r4, r0
    if (config->updating) {
 8004ec2:	b16b      	cbz	r3, 8004ee0 <Select_Boot_Image+0x24>
        uint8_t failed_image = 1 - config->active_image;
        if (failed_image == 0) { config->size_A = 0; config->crc_A = 0; }
 8004ec4:	7903      	ldrb	r3, [r0, #4]
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	f04f 0300 	mov.w	r3, #0
 8004ecc:	bf07      	ittee	eq
 8004ece:	6103      	streq	r3, [r0, #16]
 8004ed0:	6083      	streq	r3, [r0, #8]
        else { config->size_B = 0; config->crc_B = 0; }
 8004ed2:	6143      	strne	r3, [r0, #20]
 8004ed4:	60c3      	strne	r3, [r0, #12]
        config->updating = 0;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	f8a0 3005 	strh.w	r3, [r0, #5]
        config->boot_count = 0;
        Config_Write(config);
 8004edc:	f7ff ff2a 	bl	8004d34 <Config_Write>
    }
    
    /* Case 2: Too many failures */
    if (config->boot_count >= MAX_BOOT_ATTEMPTS) {
 8004ee0:	79a3      	ldrb	r3, [r4, #6]
 8004ee2:	2b02      	cmp	r3, #2
 8004ee4:	d847      	bhi.n	8004f76 <Select_Boot_Image+0xba>
    uint32_t expected_crc = (image_index == 0) ? config->crc_A : config->crc_B;
 8004ee6:	e9d4 0602 	ldrd	r0, r6, [r4, #8]
        Config_Write(config);
    }
    
    /* Case 3: Try active then backup */
    for (uint8_t attempt = 0; attempt < 2; attempt++) {
        uint8_t try_image = (attempt == 0) ? config->active_image : (1 - config->active_image);
 8004eea:	7925      	ldrb	r5, [r4, #4]
    uint32_t expected_size = (image_index == 0) ? config->size_A : config->size_B;
 8004eec:	6922      	ldr	r2, [r4, #16]
        uint8_t try_image = (attempt == 0) ? config->active_image : (1 - config->active_image);
 8004eee:	462b      	mov	r3, r5
    uint32_t expected_size = (image_index == 0) ? config->size_A : config->size_B;
 8004ef0:	6961      	ldr	r1, [r4, #20]
    uint32_t image_base = (image_index == 0) ? IMAGE_A_BASE : IMAGE_B_BASE;
 8004ef2:	b1e5      	cbz	r5, 8004f2e <Select_Boot_Image+0x72>
    if (expected_size == 0) return -1;
 8004ef4:	b321      	cbz	r1, 8004f40 <Select_Boot_Image+0x84>
 8004ef6:	482b      	ldr	r0, [pc, #172]	@ (8004fa4 <Select_Boot_Image+0xe8>)
 8004ef8:	4607      	mov	r7, r0
    uint32_t sp = *(__IO uint32_t*)image_base;
 8004efa:	6802      	ldr	r2, [r0, #0]
    if (sp < 0x20000000 || sp > 0x20008000) return -1;
 8004efc:	f102 4260 	add.w	r2, r2, #3758096384	@ 0xe0000000
 8004f00:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8004f04:	d81c      	bhi.n	8004f40 <Select_Boot_Image+0x84>
    if (size == 0 || size > IMAGE_A_SIZE) return 0;
 8004f06:	1e4a      	subs	r2, r1, #1
 8004f08:	f5b2 4f40 	cmp.w	r2, #49152	@ 0xc000
 8004f0c:	d216      	bcs.n	8004f3c <Select_Boot_Image+0x80>
    return crc32_c((uint8_t*)image_base, size);
 8004f0e:	f000 f8b7 	bl	8005080 <crc32_c>
    return (Calculate_Image_CRC(image_base, expected_size) == expected_crc) ? 0 : -1;
 8004f12:	42b0      	cmp	r0, r6
 8004f14:	d140      	bne.n	8004f98 <Select_Boot_Image+0xdc>
        
        if (Verify_Image(try_image, config) == 0) {
            uint32_t boot_addr = (try_image == 0) ? IMAGE_A_BASE : IMAGE_B_BASE;
            if (try_image != config->active_image) {
 8004f16:	7923      	ldrb	r3, [r4, #4]
 8004f18:	42ab      	cmp	r3, r5
                config->active_image = try_image;
 8004f1a:	bf18      	it	ne
 8004f1c:	7125      	strbne	r5, [r4, #4]
            }
            config->boot_count++;
 8004f1e:	79a3      	ldrb	r3, [r4, #6]
            Config_Write(config);
 8004f20:	4620      	mov	r0, r4
            config->boot_count++;
 8004f22:	3301      	adds	r3, #1
 8004f24:	71a3      	strb	r3, [r4, #6]
            Config_Write(config);
 8004f26:	f7ff ff05 	bl	8004d34 <Config_Write>
            return boot_addr;
        }
    }
    
    return 0;  /* No valid image */
}
 8004f2a:	4638      	mov	r0, r7
 8004f2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (expected_size == 0) return -1;
 8004f2e:	2a00      	cmp	r2, #0
 8004f30:	d034      	beq.n	8004f9c <Select_Boot_Image+0xe0>
    uint32_t expected_crc = (image_index == 0) ? config->crc_A : config->crc_B;
 8004f32:	4606      	mov	r6, r0
    if (expected_size == 0) return -1;
 8004f34:	481c      	ldr	r0, [pc, #112]	@ (8004fa8 <Select_Boot_Image+0xec>)
    uint32_t expected_size = (image_index == 0) ? config->size_A : config->size_B;
 8004f36:	4611      	mov	r1, r2
    uint32_t image_base = (image_index == 0) ? IMAGE_A_BASE : IMAGE_B_BASE;
 8004f38:	4607      	mov	r7, r0
 8004f3a:	e7de      	b.n	8004efa <Select_Boot_Image+0x3e>
    return (Calculate_Image_CRC(image_base, expected_size) == expected_crc) ? 0 : -1;
 8004f3c:	2e00      	cmp	r6, #0
 8004f3e:	d0ee      	beq.n	8004f1e <Select_Boot_Image+0x62>
        uint8_t try_image = (attempt == 0) ? config->active_image : (1 - config->active_image);
 8004f40:	f1c3 0301 	rsb	r3, r3, #1
    uint32_t image_base = (image_index == 0) ? IMAGE_A_BASE : IMAGE_B_BASE;
 8004f44:	f013 05ff 	ands.w	r5, r3, #255	@ 0xff
 8004f48:	d021      	beq.n	8004f8e <Select_Boot_Image+0xd2>
    uint32_t expected_crc = (image_index == 0) ? config->crc_A : config->crc_B;
 8004f4a:	4816      	ldr	r0, [pc, #88]	@ (8004fa4 <Select_Boot_Image+0xe8>)
    uint32_t expected_size = (image_index == 0) ? config->size_A : config->size_B;
 8004f4c:	6961      	ldr	r1, [r4, #20]
    uint32_t expected_crc = (image_index == 0) ? config->crc_A : config->crc_B;
 8004f4e:	4607      	mov	r7, r0
 8004f50:	68e6      	ldr	r6, [r4, #12]
    if (expected_size == 0) return -1;
 8004f52:	b169      	cbz	r1, 8004f70 <Select_Boot_Image+0xb4>
    uint32_t sp = *(__IO uint32_t*)image_base;
 8004f54:	6803      	ldr	r3, [r0, #0]
    if (sp < 0x20000000 || sp > 0x20008000) return -1;
 8004f56:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8004f5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f5e:	d807      	bhi.n	8004f70 <Select_Boot_Image+0xb4>
    if (size == 0 || size > IMAGE_A_SIZE) return 0;
 8004f60:	1e4b      	subs	r3, r1, #1
 8004f62:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004f66:	d210      	bcs.n	8004f8a <Select_Boot_Image+0xce>
    return crc32_c((uint8_t*)image_base, size);
 8004f68:	f000 f88a 	bl	8005080 <crc32_c>
    return (Calculate_Image_CRC(image_base, expected_size) == expected_crc) ? 0 : -1;
 8004f6c:	4286      	cmp	r6, r0
 8004f6e:	d0d2      	beq.n	8004f16 <Select_Boot_Image+0x5a>
    return 0;  /* No valid image */
 8004f70:	2700      	movs	r7, #0
}
 8004f72:	4638      	mov	r0, r7
 8004f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        config->boot_count = 0;
 8004f76:	2200      	movs	r2, #0
        config->active_image = 1 - config->active_image;
 8004f78:	7923      	ldrb	r3, [r4, #4]
        Config_Write(config);
 8004f7a:	4620      	mov	r0, r4
        config->active_image = 1 - config->active_image;
 8004f7c:	f1c3 0301 	rsb	r3, r3, #1
 8004f80:	7123      	strb	r3, [r4, #4]
        config->boot_count = 0;
 8004f82:	71a2      	strb	r2, [r4, #6]
        Config_Write(config);
 8004f84:	f7ff fed6 	bl	8004d34 <Config_Write>
    for (uint8_t attempt = 0; attempt < 2; attempt++) {
 8004f88:	e7ad      	b.n	8004ee6 <Select_Boot_Image+0x2a>
    if (size == 0 || size > IMAGE_A_SIZE) return 0;
 8004f8a:	2000      	movs	r0, #0
 8004f8c:	e7ee      	b.n	8004f6c <Select_Boot_Image+0xb0>
    uint32_t expected_crc = (image_index == 0) ? config->crc_A : config->crc_B;
 8004f8e:	4806      	ldr	r0, [pc, #24]	@ (8004fa8 <Select_Boot_Image+0xec>)
    uint32_t expected_size = (image_index == 0) ? config->size_A : config->size_B;
 8004f90:	6921      	ldr	r1, [r4, #16]
    uint32_t image_base = (image_index == 0) ? IMAGE_A_BASE : IMAGE_B_BASE;
 8004f92:	4607      	mov	r7, r0
    uint32_t expected_crc = (image_index == 0) ? config->crc_A : config->crc_B;
 8004f94:	68a6      	ldr	r6, [r4, #8]
 8004f96:	e7dc      	b.n	8004f52 <Select_Boot_Image+0x96>
 8004f98:	7923      	ldrb	r3, [r4, #4]
 8004f9a:	e7d1      	b.n	8004f40 <Select_Boot_Image+0x84>
 8004f9c:	4801      	ldr	r0, [pc, #4]	@ (8004fa4 <Select_Boot_Image+0xe8>)
        uint8_t try_image = (attempt == 0) ? config->active_image : (1 - config->active_image);
 8004f9e:	2501      	movs	r5, #1
    uint32_t expected_crc = (image_index == 0) ? config->crc_A : config->crc_B;
 8004fa0:	4607      	mov	r7, r0
 8004fa2:	e7d6      	b.n	8004f52 <Select_Boot_Image+0x96>
 8004fa4:	08014000 	.word	0x08014000
 8004fa8:	08008000 	.word	0x08008000

08004fac <Select_Update_Target>:
 * @param config Image management structure
 * @return 0=A, 1=B
 */
uint8_t Select_Update_Target(const ImageConfig_t *config)
{
    return 1 - config->active_image;
 8004fac:	7900      	ldrb	r0, [r0, #4]
 8004fae:	f1c0 0001 	rsb	r0, r0, #1
}
 8004fb2:	b2c0      	uxtb	r0, r0
 8004fb4:	4770      	bx	lr
 8004fb6:	bf00      	nop

08004fb8 <Get_Update_Address>:
 * @param config Image management structure
 * @return Target region start address
 */
uint32_t Get_Update_Address(const ImageConfig_t *config)
{
    return (Select_Update_Target(config) == 0) ? IMAGE_A_BASE : IMAGE_B_BASE;
 8004fb8:	4a03      	ldr	r2, [pc, #12]	@ (8004fc8 <Get_Update_Address+0x10>)
 8004fba:	4b04      	ldr	r3, [pc, #16]	@ (8004fcc <Get_Update_Address+0x14>)
 8004fbc:	7900      	ldrb	r0, [r0, #4]
}
 8004fbe:	2801      	cmp	r0, #1
 8004fc0:	bf14      	ite	ne
 8004fc2:	4610      	movne	r0, r2
 8004fc4:	4618      	moveq	r0, r3
 8004fc6:	4770      	bx	lr
 8004fc8:	08014000 	.word	0x08014000
 8004fcc:	08008000 	.word	0x08008000

08004fd0 <Update_Start>:
 * @param target_image Target region index
 */
void Update_Start(ImageConfig_t *config, uint8_t target_image)
{
    /* Clear target image data to invalidate it immediately */
    if (target_image == 0) { 
 8004fd0:	b929      	cbnz	r1, 8004fde <Update_Start+0xe>
    } else { 
        config->size_B = 0; 
        config->crc_B = 0; 
    }
    
    config->updating = 1;
 8004fd2:	2301      	movs	r3, #1
        config->size_A = 0; 
 8004fd4:	6101      	str	r1, [r0, #16]
        config->crc_A = 0; 
 8004fd6:	6081      	str	r1, [r0, #8]
    config->updating = 1;
 8004fd8:	7143      	strb	r3, [r0, #5]
    Config_Write(config);
 8004fda:	f7ff beab 	b.w	8004d34 <Config_Write>
        config->size_B = 0; 
 8004fde:	2300      	movs	r3, #0
 8004fe0:	6143      	str	r3, [r0, #20]
        config->crc_B = 0; 
 8004fe2:	60c3      	str	r3, [r0, #12]
    config->updating = 1;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	7143      	strb	r3, [r0, #5]
    Config_Write(config);
 8004fe8:	f7ff bea4 	b.w	8004d34 <Config_Write>

08004fec <Update_Complete>:
 * @param crc New image CRC32
 */
void Update_Complete(ImageConfig_t *config, uint8_t target_image, 
                     uint32_t size, uint32_t crc)
{
    if (target_image == 0) { config->size_A = size; config->crc_A = crc; }
 8004fec:	b939      	cbnz	r1, 8004ffe <Update_Complete+0x12>
 8004fee:	6083      	str	r3, [r0, #8]
    else { config->size_B = size; config->crc_B = crc; }
    
    config->active_image = target_image;
    config->updating = 0;
 8004ff0:	2300      	movs	r3, #0
    if (target_image == 0) { config->size_A = size; config->crc_A = crc; }
 8004ff2:	6102      	str	r2, [r0, #16]
    config->active_image = target_image;
 8004ff4:	7101      	strb	r1, [r0, #4]
    config->updating = 0;
 8004ff6:	7143      	strb	r3, [r0, #5]
    config->boot_count = 0;
 8004ff8:	7183      	strb	r3, [r0, #6]
    Config_Write(config);
 8004ffa:	f7ff be9b 	b.w	8004d34 <Config_Write>
    else { config->size_B = size; config->crc_B = crc; }
 8004ffe:	60c3      	str	r3, [r0, #12]
    config->updating = 0;
 8005000:	2300      	movs	r3, #0
    else { config->size_B = size; config->crc_B = crc; }
 8005002:	6142      	str	r2, [r0, #20]
    config->active_image = target_image;
 8005004:	7101      	strb	r1, [r0, #4]
    config->updating = 0;
 8005006:	7143      	strb	r3, [r0, #5]
    config->boot_count = 0;
 8005008:	7183      	strb	r3, [r0, #6]
    Config_Write(config);
 800500a:	f7ff be93 	b.w	8004d34 <Config_Write>
 800500e:	bf00      	nop

08005010 <Update_Failed>:
 * @brief Update failed, clear updating flag, keep original active region
 * @param config Image management structure
 */
void Update_Failed(ImageConfig_t *config)
{
    config->updating = 0;
 8005010:	2200      	movs	r2, #0
 8005012:	7142      	strb	r2, [r0, #5]
    Config_Write(config);
 8005014:	f7ff be8e 	b.w	8004d34 <Config_Write>

08005018 <Erase_Image>:
 */
uint8_t Erase_Image(uint8_t target_image)
{
    HAL_StatusTypeDef status;
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError = 0;
 8005018:	2300      	movs	r3, #0
{
 800501a:	b530      	push	{r4, r5, lr}
 800501c:	b087      	sub	sp, #28
    uint32_t SectorError = 0;
 800501e:	9301      	str	r3, [sp, #4]
    
    uint32_t image_base = (target_image == 0) ? IMAGE_A_BASE : IMAGE_B_BASE;
 8005020:	b990      	cbnz	r0, 8005048 <Erase_Image+0x30>
    uint32_t start_sector = (image_base - STM32_FLASH_BASE) / PAGE_SIZE;
    uint32_t num_sectors = IMAGE_A_SIZE / PAGE_SIZE;
    uint32_t sectors_per_bank = 8;
    
    HAL_FLASH_Unlock();
 8005022:	f7fc fb33 	bl	800168c <HAL_FLASH_Unlock>
    
    if (start_sector < sectors_per_bank) {
        uint32_t bank1_sectors = (start_sector + num_sectors <= sectors_per_bank) 
                                 ? num_sectors : (sectors_per_bank - start_sector);
        
        EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8005026:	2304      	movs	r3, #4
        EraseInitStruct.Banks = FLASH_BANK_1;
 8005028:	2201      	movs	r2, #1
        EraseInitStruct.Sector = start_sector;
        EraseInitStruct.NbSectors = bank1_sectors;
        
        status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 800502a:	eb0d 0503 	add.w	r5, sp, r3
 800502e:	ac02      	add	r4, sp, #8
 8005030:	4629      	mov	r1, r5
 8005032:	4620      	mov	r0, r4
        EraseInitStruct.Banks = FLASH_BANK_1;
 8005034:	e9cd 3202 	strd	r3, r2, [sp, #8]
        EraseInitStruct.NbSectors = bank1_sectors;
 8005038:	e9cd 3304 	strd	r3, r3, [sp, #16]
        status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 800503c:	f7fc fb78 	bl	8001730 <HAL_FLASHEx_Erase>
        if (status != HAL_OK) { HAL_FLASH_Lock(); return 0; }
 8005040:	b9c0      	cbnz	r0, 8005074 <Erase_Image+0x5c>
 8005042:	2200      	movs	r2, #0
 8005044:	2302      	movs	r3, #2
 8005046:	e005      	b.n	8005054 <Erase_Image+0x3c>
    HAL_FLASH_Unlock();
 8005048:	f7fc fb20 	bl	800168c <HAL_FLASH_Unlock>
 800504c:	2202      	movs	r2, #2
 800504e:	2306      	movs	r3, #6
 8005050:	ad01      	add	r5, sp, #4
 8005052:	ac02      	add	r4, sp, #8
    }
    
    if (num_sectors > 0) {
        EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
        EraseInitStruct.Banks = FLASH_BANK_2;
        EraseInitStruct.Sector = start_sector;
 8005054:	e9cd 2304 	strd	r2, r3, [sp, #16]
        EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8005058:	2204      	movs	r2, #4
 800505a:	2302      	movs	r3, #2
        EraseInitStruct.NbSectors = num_sectors;
        
        status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 800505c:	4629      	mov	r1, r5
 800505e:	4620      	mov	r0, r4
        EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8005060:	e9cd 2302 	strd	r2, r3, [sp, #8]
        status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8005064:	f7fc fb64 	bl	8001730 <HAL_FLASHEx_Erase>
        if (status != HAL_OK) { HAL_FLASH_Lock(); return 0; }
 8005068:	b920      	cbnz	r0, 8005074 <Erase_Image+0x5c>
    }
    
    HAL_FLASH_Lock();
 800506a:	f7fc fb23 	bl	80016b4 <HAL_FLASH_Lock>
    return 1;
 800506e:	2001      	movs	r0, #1
}
 8005070:	b007      	add	sp, #28
 8005072:	bd30      	pop	{r4, r5, pc}
        if (status != HAL_OK) { HAL_FLASH_Lock(); return 0; }
 8005074:	f7fc fb1e 	bl	80016b4 <HAL_FLASH_Lock>
 8005078:	2000      	movs	r0, #0
}
 800507a:	b007      	add	sp, #28
 800507c:	bd30      	pop	{r4, r5, pc}
 800507e:	bf00      	nop

08005080 <crc32_c>:
 * @param init_crc Initial CRC value (typically 0xFFFFFFFF)
 * @return Calculated CRC32 value (need final XOR for standard output)
 */
uint32_t crc32_calc(const uint8_t *data, uint32_t len, uint32_t init_crc) {
    uint32_t crc = init_crc;
    while (len--) {
 8005080:	b199      	cbz	r1, 80050aa <crc32_c+0x2a>
    uint32_t crc = init_crc;
 8005082:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 *          Equivalent to: crc32_calc(data, len, 0xFFFFFFFF) ^ 0xFFFFFFFF
 * @param data Pointer to data buffer
 * @param len Length of data in bytes  
 * @return Standard CRC32 checksum
 */
uint32_t crc32_c(const uint8_t *data, uint32_t len) {
 8005086:	b410      	push	{r4}
 8005088:	4c09      	ldr	r4, [pc, #36]	@ (80050b0 <crc32_c+0x30>)
 800508a:	4401      	add	r1, r0
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 800508c:	f810 cb01 	ldrb.w	ip, [r0], #1
 8005090:	b2d3      	uxtb	r3, r2
 8005092:	ea83 030c 	eor.w	r3, r3, ip
 8005096:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    while (len--) {
 800509a:	4288      	cmp	r0, r1
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 800509c:	ea83 2212 	eor.w	r2, r3, r2, lsr #8
    while (len--) {
 80050a0:	d1f4      	bne.n	800508c <crc32_c+0xc>
    return crc32_calc(data, len, 0xFFFFFFFF) ^ 0xFFFFFFFF;
 80050a2:	43d0      	mvns	r0, r2
}
 80050a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80050a8:	4770      	bx	lr
    while (len--) {
 80050aa:	4608      	mov	r0, r1
}
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	08005b70 	.word	0x08005b70

080050b4 <Protocol_IAP_Init>:
 * 
 * @note Must be called before starting firmware update
 * @note Ensures clean state for reliable protocol communication
 */
void Protocol_IAP_Init(void)
{
 80050b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    iap_started = 0;
    /* Use dynamic target address from iap.c for dual-image support */
    iap_write_addr = g_update_target_addr;
    iap_buf_idx = 0;
 80050b6:	2300      	movs	r3, #0
    iap_write_addr = g_update_target_addr;
 80050b8:	4915      	ldr	r1, [pc, #84]	@ (8005110 <Protocol_IAP_Init+0x5c>)
 80050ba:	4a16      	ldr	r2, [pc, #88]	@ (8005114 <Protocol_IAP_Init+0x60>)
 80050bc:	6808      	ldr	r0, [r1, #0]
    iap_total_received = 0;

	// 1. Terminate all ongoing UART operations
	HAL_UART_AbortReceive_IT(&huart1);
 80050be:	4c16      	ldr	r4, [pc, #88]	@ (8005118 <Protocol_IAP_Init+0x64>)
    iap_buf_idx = 0;
 80050c0:	4916      	ldr	r1, [pc, #88]	@ (800511c <Protocol_IAP_Init+0x68>)
    iap_write_addr = g_update_target_addr;
 80050c2:	6010      	str	r0, [r2, #0]
    iap_total_received = 0;
 80050c4:	4a16      	ldr	r2, [pc, #88]	@ (8005120 <Protocol_IAP_Init+0x6c>)
	HAL_UART_AbortReceive_IT(&huart1);
 80050c6:	4620      	mov	r0, r4
    iap_buf_idx = 0;
 80050c8:	800b      	strh	r3, [r1, #0]
    iap_total_received = 0;
 80050ca:	6013      	str	r3, [r2, #0]
	HAL_UART_AbortReceive_IT(&huart1);
 80050cc:	f7fe fe22 	bl	8003d14 <HAL_UART_AbortReceive_IT>
	HAL_UART_Abort(&huart1);
 80050d0:	4620      	mov	r0, r4
 80050d2:	f7fe fcdb 	bl	8003a8c <HAL_UART_Abort>
	
	// 2. Clear all UART error flags
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_PEF);   // Parity Error
 80050d6:	2701      	movs	r7, #1
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_FEF);   // Frame Error
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_NEF);   // Noise Error
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_OREF);  // Overrun Error
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_IDLEF); // Idle Line
 80050d8:	2110      	movs	r1, #16
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_RTOF);  // Receiver Timeout
 80050da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_FEF);   // Frame Error
 80050de:	2602      	movs	r6, #2
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_NEF);   // Noise Error
 80050e0:	2504      	movs	r5, #4
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_OREF);  // Overrun Error
 80050e2:	2008      	movs	r0, #8
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_PEF);   // Parity Error
 80050e4:	6823      	ldr	r3, [r4, #0]
 80050e6:	621f      	str	r7, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_FEF);   // Frame Error
 80050e8:	621e      	str	r6, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_NEF);   // Noise Error
 80050ea:	621d      	str	r5, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_OREF);  // Overrun Error
 80050ec:	6218      	str	r0, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_IDLEF); // Idle Line
 80050ee:	6219      	str	r1, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_RTOF);  // Receiver Timeout
 80050f0:	621a      	str	r2, [r3, #32]
	
	// 3. Clear receive FIFO (read all data)
	while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE))
 80050f2:	69da      	ldr	r2, [r3, #28]
 80050f4:	0691      	lsls	r1, r2, #26
 80050f6:	d503      	bpl.n	8005100 <Protocol_IAP_Init+0x4c>
	{
		(void)huart1.Instance->RDR;  // Read and discard
 80050f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
	while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE))
 80050fa:	69da      	ldr	r2, [r3, #28]
 80050fc:	0692      	lsls	r2, r2, #26
 80050fe:	d4fb      	bmi.n	80050f8 <Protocol_IAP_Init+0x44>
	}
	
	// 4. Reset UART error code
	huart1.ErrorCode = HAL_UART_ERROR_NONE;
 8005100:	2300      	movs	r3, #0
	
	// 5. Wait for state to fully recover
	HAL_Delay(10);
 8005102:	200a      	movs	r0, #10
	huart1.ErrorCode = HAL_UART_ERROR_NONE;
 8005104:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
}
 8005108:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_Delay(10);
 800510c:	f7fb be3a 	b.w	8000d84 <HAL_Delay>
 8005110:	20000028 	.word	0x20000028
 8005114:	20000270 	.word	0x20000270
 8005118:	20000140 	.word	0x20000140
 800511c:	2000026c 	.word	0x2000026c
 8005120:	20000268 	.word	0x20000268

08005124 <Protocol_IAP_GetProgress>:

uint32_t Protocol_IAP_GetProgress(void)
{
    return iap_total_received;
 8005124:	4b01      	ldr	r3, [pc, #4]	@ (800512c <Protocol_IAP_GetProgress+0x8>)
}
 8005126:	6818      	ldr	r0, [r3, #0]
 8005128:	4770      	bx	lr
 800512a:	bf00      	nop
 800512c:	20000268 	.word	0x20000268

08005130 <parse_byte>:
// Frame format:
// [0x7E] [len(4, LSB)] [version] [receiver] [sender] [data...] [crc(4, LSB)] [0x7E]
static uint8_t crc_bytes[4];
uint8_t boot_to_FPGA_UL1[8];
void parse_byte(uint8_t byte)
{
 8005130:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    switch (state) {
 8005134:	4c91      	ldr	r4, [pc, #580]	@ (800537c <parse_byte+0x24c>)
 8005136:	7823      	ldrb	r3, [r4, #0]
 8005138:	2b04      	cmp	r3, #4
 800513a:	d808      	bhi.n	800514e <parse_byte+0x1e>
 800513c:	e8df f003 	tbb	[pc, r3]
 8005140:	3f281509 	.word	0x3f281509
 8005144:	03          	.byte	0x03
 8005145:	00          	.byte	0x00
                           ((uint32_t)crc_bytes[3] << 24);
                state = STATE_WAIT_END_FLAG;
            }
            break;
        case STATE_WAIT_END_FLAG:
            if (byte == START_END_FLAG) {
 8005146:	287e      	cmp	r0, #126	@ 0x7e
 8005148:	d046      	beq.n	80051d8 <parse_byte+0xa8>
                    state = STATE_WAIT_START;
 800514a:	2300      	movs	r3, #0
 800514c:	7023      	strb	r3, [r4, #0]
				}
            }
            state = STATE_WAIT_START;
            break;
    }
}
 800514e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            if (byte == START_END_FLAG) {
 8005152:	287e      	cmp	r0, #126	@ 0x7e
 8005154:	d1fb      	bne.n	800514e <parse_byte+0x1e>
                recv_count = 0;
 8005156:	2300      	movs	r3, #0
                state = STATE_READ_LEN;
 8005158:	2001      	movs	r0, #1
                recv_count = 0;
 800515a:	4989      	ldr	r1, [pc, #548]	@ (8005380 <parse_byte+0x250>)
                body_offset = 0;
 800515c:	4a89      	ldr	r2, [pc, #548]	@ (8005384 <parse_byte+0x254>)
                body_len = 0;
 800515e:	4d8a      	ldr	r5, [pc, #552]	@ (8005388 <parse_byte+0x258>)
                state = STATE_READ_LEN;
 8005160:	7020      	strb	r0, [r4, #0]
                body_len = 0;
 8005162:	602b      	str	r3, [r5, #0]
                recv_count = 0;
 8005164:	600b      	str	r3, [r1, #0]
                body_offset = 0;
 8005166:	6013      	str	r3, [r2, #0]
                body_len = 0;
 8005168:	e7f1      	b.n	800514e <parse_byte+0x1e>
            ((uint8_t*)&body_len)[recv_count] = byte;
 800516a:	4a85      	ldr	r2, [pc, #532]	@ (8005380 <parse_byte+0x250>)
 800516c:	4986      	ldr	r1, [pc, #536]	@ (8005388 <parse_byte+0x258>)
 800516e:	6813      	ldr	r3, [r2, #0]
 8005170:	54c8      	strb	r0, [r1, r3]
            recv_count++;
 8005172:	3301      	adds	r3, #1
            if (recv_count == 4) {
 8005174:	2b04      	cmp	r3, #4
            recv_count++;
 8005176:	6013      	str	r3, [r2, #0]
            if (recv_count == 4) {
 8005178:	d1e9      	bne.n	800514e <parse_byte+0x1e>
                if (body_len < 3 || body_len > MAX_FRAME_SIZE - 10) {
 800517a:	f242 70f3 	movw	r0, #10227	@ 0x27f3
 800517e:	680b      	ldr	r3, [r1, #0]
 8005180:	3b03      	subs	r3, #3
 8005182:	4283      	cmp	r3, r0
 8005184:	d8e1      	bhi.n	800514a <parse_byte+0x1a>
                state = STATE_READ_BODY;
 8005186:	2102      	movs	r1, #2
                recv_count = 0;
 8005188:	2300      	movs	r3, #0
                state = STATE_READ_BODY;
 800518a:	7021      	strb	r1, [r4, #0]
                recv_count = 0;
 800518c:	6013      	str	r3, [r2, #0]
 800518e:	e7de      	b.n	800514e <parse_byte+0x1e>
			if (body_offset < body_len && body_offset < MAX_FRAME_SIZE) {
 8005190:	497c      	ldr	r1, [pc, #496]	@ (8005384 <parse_byte+0x254>)
 8005192:	4a7d      	ldr	r2, [pc, #500]	@ (8005388 <parse_byte+0x258>)
 8005194:	680b      	ldr	r3, [r1, #0]
 8005196:	6812      	ldr	r2, [r2, #0]
 8005198:	4293      	cmp	r3, r2
 800519a:	d206      	bcs.n	80051aa <parse_byte+0x7a>
 800519c:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80051a0:	d2d5      	bcs.n	800514e <parse_byte+0x1e>
				frame_buf[body_offset++] = byte;
 80051a2:	4d7a      	ldr	r5, [pc, #488]	@ (800538c <parse_byte+0x25c>)
 80051a4:	54e8      	strb	r0, [r5, r3]
 80051a6:	3301      	adds	r3, #1
 80051a8:	600b      	str	r3, [r1, #0]
			if (body_offset == body_len) {
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d1cf      	bne.n	800514e <parse_byte+0x1e>
				recv_count = 0;
 80051ae:	2300      	movs	r3, #0
				state = STATE_READ_CRC;
 80051b0:	2103      	movs	r1, #3
				recv_count = 0;
 80051b2:	4873      	ldr	r0, [pc, #460]	@ (8005380 <parse_byte+0x250>)
				memset(crc_bytes, 0, 4);  // Clear CRC buffer
 80051b4:	4a76      	ldr	r2, [pc, #472]	@ (8005390 <parse_byte+0x260>)
				recv_count = 0;
 80051b6:	6003      	str	r3, [r0, #0]
				state = STATE_READ_CRC;
 80051b8:	7021      	strb	r1, [r4, #0]
				memset(crc_bytes, 0, 4);  // Clear CRC buffer
 80051ba:	6013      	str	r3, [r2, #0]
 80051bc:	e7c7      	b.n	800514e <parse_byte+0x1e>
            crc_bytes[recv_count] = byte;
 80051be:	4a70      	ldr	r2, [pc, #448]	@ (8005380 <parse_byte+0x250>)
 80051c0:	4973      	ldr	r1, [pc, #460]	@ (8005390 <parse_byte+0x260>)
 80051c2:	6813      	ldr	r3, [r2, #0]
 80051c4:	54c8      	strb	r0, [r1, r3]
            recv_count++;
 80051c6:	3301      	adds	r3, #1
            if (recv_count == 4) {
 80051c8:	2b04      	cmp	r3, #4
            recv_count++;
 80051ca:	6013      	str	r3, [r2, #0]
            if (recv_count == 4) {
 80051cc:	d1bf      	bne.n	800514e <parse_byte+0x1e>
                recv_crc = (uint32_t)crc_bytes[0] |
 80051ce:	4a71      	ldr	r2, [pc, #452]	@ (8005394 <parse_byte+0x264>)
 80051d0:	6809      	ldr	r1, [r1, #0]
                state = STATE_WAIT_END_FLAG;
 80051d2:	7023      	strb	r3, [r4, #0]
                recv_crc = (uint32_t)crc_bytes[0] |
 80051d4:	6011      	str	r1, [r2, #0]
                state = STATE_WAIT_END_FLAG;
 80051d6:	e7ba      	b.n	800514e <parse_byte+0x1e>
				crc_input[0] = (uint8_t)(body_len >> 0);
 80051d8:	4d6f      	ldr	r5, [pc, #444]	@ (8005398 <parse_byte+0x268>)
 80051da:	4b6b      	ldr	r3, [pc, #428]	@ (8005388 <parse_byte+0x258>)
 80051dc:	4628      	mov	r0, r5
 80051de:	681f      	ldr	r7, [r3, #0]
				memcpy(&crc_input[4], frame_buf, body_len);
 80051e0:	4e6a      	ldr	r6, [pc, #424]	@ (800538c <parse_byte+0x25c>)
 80051e2:	463a      	mov	r2, r7
 80051e4:	4631      	mov	r1, r6
				crc_input[0] = (uint8_t)(body_len >> 0);
 80051e6:	f840 7b04 	str.w	r7, [r0], #4
				memcpy(&crc_input[4], frame_buf, body_len);
 80051ea:	f000 fc51 	bl	8005a90 <memcpy>
				if (calc_crc == recv_crc) {
 80051ee:	4b69      	ldr	r3, [pc, #420]	@ (8005394 <parse_byte+0x264>)
 80051f0:	f8d3 e000 	ldr.w	lr, [r3]
    while (len--) {
 80051f4:	1d3b      	adds	r3, r7, #4
 80051f6:	f000 80e5 	beq.w	80053c4 <parse_byte+0x294>
    uint32_t crc = init_crc;
 80051fa:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80051fe:	1d3b      	adds	r3, r7, #4
    while (len--) {
 8005200:	4628      	mov	r0, r5
 8005202:	eb05 0c03 	add.w	ip, r5, r3
 8005206:	4d65      	ldr	r5, [pc, #404]	@ (800539c <parse_byte+0x26c>)
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 8005208:	f810 2b01 	ldrb.w	r2, [r0], #1
 800520c:	b2cb      	uxtb	r3, r1
 800520e:	4053      	eors	r3, r2
 8005210:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
    while (len--) {
 8005214:	4560      	cmp	r0, ip
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 8005216:	ea83 2111 	eor.w	r1, r3, r1, lsr #8
    while (len--) {
 800521a:	d1f5      	bne.n	8005208 <parse_byte+0xd8>
    return crc32_calc(data, len, 0xFFFFFFFF) ^ 0xFFFFFFFF;
 800521c:	43c9      	mvns	r1, r1
				if (calc_crc == recv_crc) {
 800521e:	4571      	cmp	r1, lr
 8005220:	f040 80d5 	bne.w	80053ce <parse_byte+0x29e>
					memcpy(boot_to_FPGA_UL1,&frame_buf[3],4);
 8005224:	f8df 8180 	ldr.w	r8, [pc, #384]	@ 80053a8 <parse_byte+0x278>
 8005228:	f8d6 3003 	ldr.w	r3, [r6, #3]
					if ( data_len > 0)
 800522c:	1ffa      	subs	r2, r7, #7
					memcpy(boot_to_FPGA_UL1,&frame_buf[3],4);
 800522e:	f8c8 3000 	str.w	r3, [r8]
					if ( data_len > 0)
 8005232:	d08a      	beq.n	800514a <parse_byte+0x1a>
						if (iap_buf_idx + data_len <= sizeof(iap_buffer))
 8005234:	f8df 9180 	ldr.w	r9, [pc, #384]	@ 80053b8 <parse_byte+0x288>
 8005238:	f8b9 0000 	ldrh.w	r0, [r9]
 800523c:	1887      	adds	r7, r0, r2
 800523e:	f5b7 5f20 	cmp.w	r7, #10240	@ 0x2800
 8005242:	f200 8151 	bhi.w	80054e8 <parse_byte+0x3b8>
							iap_buf_idx += data_len;
 8005246:	b2bf      	uxth	r7, r7
							memcpy(&iap_buffer[iap_buf_idx], firmware_data, data_len);
 8005248:	4955      	ldr	r1, [pc, #340]	@ (80053a0 <parse_byte+0x270>)
 800524a:	4430      	add	r0, r6
 800524c:	f000 fc20 	bl	8005a90 <memcpy>
							if (iap_buf_idx >= 2)
 8005250:	2f01      	cmp	r7, #1
							iap_buf_idx += data_len;
 8005252:	f8a9 7000 	strh.w	r7, [r9]
							if (iap_buf_idx >= 2)
 8005256:	f200 81e6 	bhi.w	8005626 <parse_byte+0x4f6>
void send_protocol_frame(uint8_t receiver, uint8_t sender, const uint8_t *data, uint32_t data_len)
{
    // Frame body = version(1) + receiver(1) + sender(1) + data(data_len)
    uint32_t body_len = 3 + data_len;

    body[0] = 0x01;           // version
 800525a:	f240 1101 	movw	r1, #257	@ 0x101
 800525e:	4a51      	ldr	r2, [pc, #324]	@ (80053a4 <parse_byte+0x274>)
    body[1] = receiver;
    body[2] = sender;
    memcpy(&body[3], data, data_len);

    // Calculate CRC input: [body_len(little-endian 4 bytes)] + body
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 8005260:	f8df 9158 	ldr.w	r9, [pc, #344]	@ 80053bc <parse_byte+0x28c>
							boot_to_FPGA_UL1[4] = (uint8_t)(0x00 >> 0);
 8005264:	2300      	movs	r3, #0
    body[0] = 0x01;           // version
 8005266:	8011      	strh	r1, [r2, #0]
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 8005268:	46ce      	mov	lr, r9
 800526a:	210b      	movs	r1, #11
    memcpy(&body[3], data, data_len);
 800526c:	4e4e      	ldr	r6, [pc, #312]	@ (80053a8 <parse_byte+0x278>)
							boot_to_FPGA_UL1[4] = (uint8_t)(0x00 >> 0);
 800526e:	f8c8 3004 	str.w	r3, [r8, #4]
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 8005272:	f84e 1b04 	str.w	r1, [lr], #4
    memcpy(&body[3], data, data_len);
 8005276:	ce03      	ldmia	r6!, {r0, r1}
 8005278:	f8c2 1007 	str.w	r1, [r2, #7]
    uint32_t calc_crc = crc32_c(crc_input_send, 4 + body_len);

    // Construct unescaped raw frame
    int pos = 0;

    raw_frame[pos++] = 0x7E;  // start flag
 800527c:	f640 317e 	movw	r1, #2942	@ 0xb7e
 8005280:	4f4a      	ldr	r7, [pc, #296]	@ (80053ac <parse_byte+0x27c>)
    body[2] = sender;
 8005282:	7093      	strb	r3, [r2, #2]
    memcpy(&body[3], data, data_len);
 8005284:	f8c2 0003 	str.w	r0, [r2, #3]
    raw_frame[pos++] = (uint8_t)(body_len >> 8);
    raw_frame[pos++] = (uint8_t)(body_len >> 16);
    raw_frame[pos++] = (uint8_t)(body_len >> 24);

    // Write body
    memcpy(&raw_frame[pos], body, body_len);
 8005288:	4690      	mov	r8, r2
    raw_frame[pos++] = 0x7E;  // start flag
 800528a:	6039      	str	r1, [r7, #0]
    memcpy(&crc_input_send[4], body, body_len);
 800528c:	ca07      	ldmia	r2, {r0, r1, r2}
 800528e:	e8ae 0003 	stmia.w	lr!, {r0, r1}
 8005292:	f82e 2b02 	strh.w	r2, [lr], #2
 8005296:	0c12      	lsrs	r2, r2, #16
 8005298:	f88e 2000 	strb.w	r2, [lr]
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 800529c:	f899 2007 	ldrb.w	r2, [r9, #7]
 80052a0:	f8df a11c 	ldr.w	sl, [pc, #284]	@ 80053c0 <parse_byte+0x290>
 80052a4:	f082 020d 	eor.w	r2, r2, #13
 80052a8:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 80052ac:	f899 1008 	ldrb.w	r1, [r9, #8]
 80052b0:	ea82 0a0a 	eor.w	sl, r2, sl
 80052b4:	fa5f f28a 	uxtb.w	r2, sl
 80052b8:	404a      	eors	r2, r1
 80052ba:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 80052be:	f899 e009 	ldrb.w	lr, [r9, #9]
 80052c2:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 80052c6:	b2d1      	uxtb	r1, r2
 80052c8:	ea81 010e 	eor.w	r1, r1, lr
 80052cc:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 80052d0:	f899 000a 	ldrb.w	r0, [r9, #10]
 80052d4:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 80052d8:	b2ca      	uxtb	r2, r1
 80052da:	4042      	eors	r2, r0
 80052dc:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 0);
    raw_frame[pos++] = (uint8_t)(calc_crc >> 8);
    raw_frame[pos++] = (uint8_t)(calc_crc >> 16);
    raw_frame[pos++] = (uint8_t)(calc_crc >> 24);

    raw_frame[pos++] = 0x7E;  // end flag
 80052e0:	f04f 0b7e 	mov.w	fp, #126	@ 0x7e
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 80052e4:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 80052e8:	b2d1      	uxtb	r1, r2
 80052ea:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
    		dst[dst_idx++] = src[i];
 80052ee:	2601      	movs	r6, #1
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 80052f0:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 80052f4:	b2ca      	uxtb	r2, r1
 80052f6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    raw_frame[pos++] = (uint8_t)(body_len >> 24);
 80052fa:	713b      	strb	r3, [r7, #4]
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 80052fc:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8005300:	b2d1      	uxtb	r1, r2
 8005302:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
    		dst[dst_idx++] = src[i];
 8005306:	f8df c0a8 	ldr.w	ip, [pc, #168]	@ 80053b0 <parse_byte+0x280>
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 800530a:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 800530e:	b2ca      	uxtb	r2, r1
 8005310:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8005314:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
    return crc32_calc(data, len, 0xFFFFFFFF) ^ 0xFFFFFFFF;
 8005318:	43d2      	mvns	r2, r2
    memcpy(&raw_frame[pos], body, body_len);
 800531a:	e8b8 0003 	ldmia.w	r8!, {r0, r1}
 800531e:	f8c7 0005 	str.w	r0, [r7, #5]
 8005322:	f8c7 1009 	str.w	r1, [r7, #9]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 0);
 8005326:	613a      	str	r2, [r7, #16]
    memcpy(&raw_frame[pos], body, body_len);
 8005328:	f8b8 2000 	ldrh.w	r2, [r8]
    raw_frame[pos++] = 0x7E;  // end flag
 800532c:	f887 b014 	strb.w	fp, [r7, #20]
    memcpy(&raw_frame[pos], body, body_len);
 8005330:	f8a7 200d 	strh.w	r2, [r7, #13]
 8005334:	f898 2002 	ldrb.w	r2, [r8, #2]
    		dst[dst_idx++] = src[i];
 8005338:	f88c b000 	strb.w	fp, [ip]
    memcpy(&raw_frame[pos], body, body_len);
 800533c:	73fa      	strb	r2, [r7, #15]
    for (uint32_t i = 0; i < src_len; i++) {
 800533e:	3301      	adds	r3, #1
    	if( i<1 || i>=src_len-1 )
 8005340:	2b14      	cmp	r3, #20
    		dst[dst_idx++] = src[i];
 8005342:	f106 0201 	add.w	r2, r6, #1
 8005346:	eb0c 0106 	add.w	r1, ip, r6
    	if( i<1 || i>=src_len-1 )
 800534a:	d00b      	beq.n	8005364 <parse_byte+0x234>
			switch (src[i]) {
 800534c:	5cf8      	ldrb	r0, [r7, r3]
 800534e:	287a      	cmp	r0, #122	@ 0x7a
 8005350:	f000 815a 	beq.w	8005608 <parse_byte+0x4d8>
 8005354:	287e      	cmp	r0, #126	@ 0x7e
 8005356:	f040 8154 	bne.w	8005602 <parse_byte+0x4d2>
					break;
 800535a:	f245 527a 	movw	r2, #21882	@ 0x557a
					dst[dst_idx++] = ESCAPE_7E;       // 0x55
 800535e:	3602      	adds	r6, #2
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 8005360:	800a      	strh	r2, [r1, #0]
 8005362:	e7ec      	b.n	800533e <parse_byte+0x20e>
    		dst[dst_idx++] = src[i];
 8005364:	257e      	movs	r5, #126	@ 0x7e

    // Escape encoding
    uint32_t escaped_len = encode_escape(escaped_buf, raw_frame, pos);
    HAL_UART_Transmit(&huart1, escaped_buf, escaped_len,1000);
 8005366:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800536a:	4911      	ldr	r1, [pc, #68]	@ (80053b0 <parse_byte+0x280>)
 800536c:	b292      	uxth	r2, r2
    		dst[dst_idx++] = src[i];
 800536e:	f80c 5006 	strb.w	r5, [ip, r6]
    HAL_UART_Transmit(&huart1, escaped_buf, escaped_len,1000);
 8005372:	4810      	ldr	r0, [pc, #64]	@ (80053b4 <parse_byte+0x284>)
 8005374:	f7fe faf2 	bl	800395c <HAL_UART_Transmit>

}
 8005378:	e6e7      	b.n	800514a <parse_byte+0x1a>
 800537a:	bf00      	nop
 800537c:	2000528c 	.word	0x2000528c
 8005380:	20005280 	.word	0x20005280
 8005384:	20005284 	.word	0x20005284
 8005388:	20005288 	.word	0x20005288
 800538c:	20002a7c 	.word	0x20002a7c
 8005390:	20000264 	.word	0x20000264
 8005394:	2000527c 	.word	0x2000527c
 8005398:	2000027c 	.word	0x2000027c
 800539c:	08005b70 	.word	0x08005b70
 80053a0:	20002a83 	.word	0x20002a83
 80053a4:	2000024c 	.word	0x2000024c
 80053a8:	2000025c 	.word	0x2000025c
 80053ac:	20000220 	.word	0x20000220
 80053b0:	200001f8 	.word	0x200001f8
 80053b4:	20000140 	.word	0x20000140
 80053b8:	2000026c 	.word	0x2000026c
 80053bc:	20000238 	.word	0x20000238
 80053c0:	00784d2f 	.word	0x00784d2f
				if (calc_crc == recv_crc) {
 80053c4:	f1be 0f00 	cmp.w	lr, #0
 80053c8:	f000 8123 	beq.w	8005612 <parse_byte+0x4e2>
 80053cc:	4da8      	ldr	r5, [pc, #672]	@ (8005670 <parse_byte+0x540>)
    body[0] = 0x01;           // version
 80053ce:	f240 1101 	movw	r1, #257	@ 0x101
 80053d2:	4aa8      	ldr	r2, [pc, #672]	@ (8005674 <parse_byte+0x544>)
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 80053d4:	f8df 92b0 	ldr.w	r9, [pc, #688]	@ 8005688 <parse_byte+0x558>
					boot_to_FPGA_UL1[4] = (uint8_t)(0x01 >> 0);
 80053d8:	2601      	movs	r6, #1
    body[0] = 0x01;           // version
 80053da:	8011      	strh	r1, [r2, #0]
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 80053dc:	46ce      	mov	lr, r9
 80053de:	210b      	movs	r1, #11
					boot_to_FPGA_UL1[4] = (uint8_t)(0x01 >> 0);
 80053e0:	4fa5      	ldr	r7, [pc, #660]	@ (8005678 <parse_byte+0x548>)
    body[2] = sender;
 80053e2:	2300      	movs	r3, #0
					boot_to_FPGA_UL1[4] = (uint8_t)(0x01 >> 0);
 80053e4:	607e      	str	r6, [r7, #4]
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 80053e6:	f84e 1b04 	str.w	r1, [lr], #4
    memcpy(&body[3], data, data_len);
 80053ea:	cf03      	ldmia	r7!, {r0, r1}
 80053ec:	f8c2 1007 	str.w	r1, [r2, #7]
    raw_frame[pos++] = 0x7E;  // start flag
 80053f0:	f640 317e 	movw	r1, #2942	@ 0xb7e
 80053f4:	4fa1      	ldr	r7, [pc, #644]	@ (800567c <parse_byte+0x54c>)
    body[2] = sender;
 80053f6:	7093      	strb	r3, [r2, #2]
    memcpy(&body[3], data, data_len);
 80053f8:	f8c2 0003 	str.w	r0, [r2, #3]
    memcpy(&raw_frame[pos], body, body_len);
 80053fc:	4690      	mov	r8, r2
    raw_frame[pos++] = 0x7E;  // start flag
 80053fe:	6039      	str	r1, [r7, #0]
    memcpy(&crc_input_send[4], body, body_len);
 8005400:	ca07      	ldmia	r2, {r0, r1, r2}
 8005402:	e8ae 0003 	stmia.w	lr!, {r0, r1}
 8005406:	f82e 2b02 	strh.w	r2, [lr], #2
 800540a:	0c12      	lsrs	r2, r2, #16
 800540c:	f88e 2000 	strb.w	r2, [lr]
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 8005410:	f899 2007 	ldrb.w	r2, [r9, #7]
 8005414:	f8df a274 	ldr.w	sl, [pc, #628]	@ 800568c <parse_byte+0x55c>
 8005418:	f082 020d 	eor.w	r2, r2, #13
 800541c:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8005420:	f899 000a 	ldrb.w	r0, [r9, #10]
 8005424:	ea82 0a0a 	eor.w	sl, r2, sl
 8005428:	f899 2008 	ldrb.w	r2, [r9, #8]
 800542c:	fa5f f18a 	uxtb.w	r1, sl
 8005430:	404a      	eors	r2, r1
 8005432:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8005436:	f899 1009 	ldrb.w	r1, [r9, #9]
 800543a:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 800543e:	fa5f fe82 	uxtb.w	lr, r2
 8005442:	ea81 010e 	eor.w	r1, r1, lr
 8005446:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
    raw_frame[pos++] = 0x7E;  // end flag
 800544a:	f04f 0b7e 	mov.w	fp, #126	@ 0x7e
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 800544e:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 8005452:	b2ca      	uxtb	r2, r1
 8005454:	4042      	eors	r2, r0
 8005456:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    raw_frame[pos++] = (uint8_t)(body_len >> 24);
 800545a:	713b      	strb	r3, [r7, #4]
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 800545c:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8005460:	b2d1      	uxtb	r1, r2
 8005462:	4071      	eors	r1, r6
 8005464:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
    		dst[dst_idx++] = src[i];
 8005468:	f8df c224 	ldr.w	ip, [pc, #548]	@ 8005690 <parse_byte+0x560>
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 800546c:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 8005470:	b2ca      	uxtb	r2, r1
 8005472:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8005476:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 800547a:	b2d1      	uxtb	r1, r2
 800547c:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 8005480:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 8005484:	b2ca      	uxtb	r2, r1
 8005486:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800548a:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
    return crc32_calc(data, len, 0xFFFFFFFF) ^ 0xFFFFFFFF;
 800548e:	43d2      	mvns	r2, r2
    memcpy(&raw_frame[pos], body, body_len);
 8005490:	e8b8 0003 	ldmia.w	r8!, {r0, r1}
 8005494:	f8c7 0005 	str.w	r0, [r7, #5]
 8005498:	f8c7 1009 	str.w	r1, [r7, #9]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 0);
 800549c:	613a      	str	r2, [r7, #16]
    memcpy(&raw_frame[pos], body, body_len);
 800549e:	f8b8 2000 	ldrh.w	r2, [r8]
    raw_frame[pos++] = 0x7E;  // end flag
 80054a2:	f887 b014 	strb.w	fp, [r7, #20]
    memcpy(&raw_frame[pos], body, body_len);
 80054a6:	f8a7 200d 	strh.w	r2, [r7, #13]
 80054aa:	f898 2002 	ldrb.w	r2, [r8, #2]
    		dst[dst_idx++] = src[i];
 80054ae:	f88c b000 	strb.w	fp, [ip]
    memcpy(&raw_frame[pos], body, body_len);
 80054b2:	73fa      	strb	r2, [r7, #15]
    for (uint32_t i = 0; i < src_len; i++) {
 80054b4:	3301      	adds	r3, #1
    	if( i<1 || i>=src_len-1 )
 80054b6:	2b14      	cmp	r3, #20
    		dst[dst_idx++] = src[i];
 80054b8:	f106 0201 	add.w	r2, r6, #1
 80054bc:	eb0c 0106 	add.w	r1, ip, r6
    	if( i<1 || i>=src_len-1 )
 80054c0:	f43f af50 	beq.w	8005364 <parse_byte+0x234>
			switch (src[i]) {
 80054c4:	5cf8      	ldrb	r0, [r7, r3]
 80054c6:	287a      	cmp	r0, #122	@ 0x7a
 80054c8:	d009      	beq.n	80054de <parse_byte+0x3ae>
 80054ca:	287e      	cmp	r0, #126	@ 0x7e
 80054cc:	d104      	bne.n	80054d8 <parse_byte+0x3a8>
					break;
 80054ce:	f245 527a 	movw	r2, #21882	@ 0x557a
					dst[dst_idx++] = ESCAPE_7E;       // 0x55
 80054d2:	3602      	adds	r6, #2
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 80054d4:	800a      	strh	r2, [r1, #0]
 80054d6:	e7ed      	b.n	80054b4 <parse_byte+0x384>
					break;
 80054d8:	4616      	mov	r6, r2
					dst[dst_idx++] = src[i];
 80054da:	7008      	strb	r0, [r1, #0]
					break;
 80054dc:	e7ea      	b.n	80054b4 <parse_byte+0x384>
					break;
 80054de:	f64a 227a 	movw	r2, #43642	@ 0xaa7a
					dst[dst_idx++] = ESCAPE_7A;       // 0xAA
 80054e2:	3602      	adds	r6, #2
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 80054e4:	800a      	strh	r2, [r1, #0]
 80054e6:	e7e5      	b.n	80054b4 <parse_byte+0x384>
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 80054e8:	f8df 919c 	ldr.w	r9, [pc, #412]	@ 8005688 <parse_byte+0x558>
							boot_to_FPGA_UL1[4] = (uint8_t)(0x01 >> 0);
 80054ec:	2601      	movs	r6, #1
    body[0] = 0x01;           // version
 80054ee:	f240 1301 	movw	r3, #257	@ 0x101
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 80054f2:	46ce      	mov	lr, r9
 80054f4:	210b      	movs	r1, #11
    body[0] = 0x01;           // version
 80054f6:	4a5f      	ldr	r2, [pc, #380]	@ (8005674 <parse_byte+0x544>)
    memcpy(&body[3], data, data_len);
 80054f8:	4f5f      	ldr	r7, [pc, #380]	@ (8005678 <parse_byte+0x548>)
    body[0] = 0x01;           // version
 80054fa:	8013      	strh	r3, [r2, #0]
							boot_to_FPGA_UL1[4] = (uint8_t)(0x01 >> 0);
 80054fc:	f8c8 6004 	str.w	r6, [r8, #4]
    body[2] = sender;
 8005500:	2300      	movs	r3, #0
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 8005502:	f84e 1b04 	str.w	r1, [lr], #4
    memcpy(&body[3], data, data_len);
 8005506:	cf03      	ldmia	r7!, {r0, r1}
 8005508:	f8c2 1007 	str.w	r1, [r2, #7]
    raw_frame[pos++] = 0x7E;  // start flag
 800550c:	f640 317e 	movw	r1, #2942	@ 0xb7e
 8005510:	4f5a      	ldr	r7, [pc, #360]	@ (800567c <parse_byte+0x54c>)
    body[2] = sender;
 8005512:	7093      	strb	r3, [r2, #2]
    memcpy(&body[3], data, data_len);
 8005514:	f8c2 0003 	str.w	r0, [r2, #3]
    memcpy(&raw_frame[pos], body, body_len);
 8005518:	4690      	mov	r8, r2
    raw_frame[pos++] = 0x7E;  // start flag
 800551a:	6039      	str	r1, [r7, #0]
    memcpy(&crc_input_send[4], body, body_len);
 800551c:	ca07      	ldmia	r2, {r0, r1, r2}
 800551e:	e8ae 0003 	stmia.w	lr!, {r0, r1}
 8005522:	f82e 2b02 	strh.w	r2, [lr], #2
 8005526:	0c12      	lsrs	r2, r2, #16
 8005528:	f88e 2000 	strb.w	r2, [lr]
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 800552c:	f899 2007 	ldrb.w	r2, [r9, #7]
 8005530:	f8df a158 	ldr.w	sl, [pc, #344]	@ 800568c <parse_byte+0x55c>
 8005534:	f082 020d 	eor.w	r2, r2, #13
 8005538:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800553c:	f899 1008 	ldrb.w	r1, [r9, #8]
 8005540:	ea82 0a0a 	eor.w	sl, r2, sl
 8005544:	fa5f f28a 	uxtb.w	r2, sl
 8005548:	404a      	eors	r2, r1
 800554a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800554e:	f899 e009 	ldrb.w	lr, [r9, #9]
 8005552:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 8005556:	b2d1      	uxtb	r1, r2
 8005558:	ea81 010e 	eor.w	r1, r1, lr
 800555c:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 8005560:	f899 000a 	ldrb.w	r0, [r9, #10]
 8005564:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 8005568:	b2ca      	uxtb	r2, r1
 800556a:	4042      	eors	r2, r0
 800556c:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    raw_frame[pos++] = 0x7E;  // end flag
 8005570:	f04f 0b7e 	mov.w	fp, #126	@ 0x7e
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 8005574:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8005578:	b2d1      	uxtb	r1, r2
 800557a:	4071      	eors	r1, r6
 800557c:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
    raw_frame[pos++] = (uint8_t)(body_len >> 24);
 8005580:	713b      	strb	r3, [r7, #4]
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 8005582:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 8005586:	b2ca      	uxtb	r2, r1
 8005588:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    		dst[dst_idx++] = src[i];
 800558c:	f8df c100 	ldr.w	ip, [pc, #256]	@ 8005690 <parse_byte+0x560>
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 8005590:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8005594:	b2d1      	uxtb	r1, r2
 8005596:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 800559a:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 800559e:	b2ca      	uxtb	r2, r1
 80055a0:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 80055a4:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
    return crc32_calc(data, len, 0xFFFFFFFF) ^ 0xFFFFFFFF;
 80055a8:	43d2      	mvns	r2, r2
    memcpy(&raw_frame[pos], body, body_len);
 80055aa:	e8b8 0003 	ldmia.w	r8!, {r0, r1}
 80055ae:	f8c7 0005 	str.w	r0, [r7, #5]
 80055b2:	f8c7 1009 	str.w	r1, [r7, #9]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 0);
 80055b6:	613a      	str	r2, [r7, #16]
    memcpy(&raw_frame[pos], body, body_len);
 80055b8:	f8b8 2000 	ldrh.w	r2, [r8]
    raw_frame[pos++] = 0x7E;  // end flag
 80055bc:	f887 b014 	strb.w	fp, [r7, #20]
    memcpy(&raw_frame[pos], body, body_len);
 80055c0:	f8a7 200d 	strh.w	r2, [r7, #13]
 80055c4:	f898 2002 	ldrb.w	r2, [r8, #2]
    		dst[dst_idx++] = src[i];
 80055c8:	f88c b000 	strb.w	fp, [ip]
    memcpy(&raw_frame[pos], body, body_len);
 80055cc:	73fa      	strb	r2, [r7, #15]
    for (uint32_t i = 0; i < src_len; i++) {
 80055ce:	3301      	adds	r3, #1
    	if( i<1 || i>=src_len-1 )
 80055d0:	2b14      	cmp	r3, #20
    		dst[dst_idx++] = src[i];
 80055d2:	f106 0201 	add.w	r2, r6, #1
 80055d6:	eb0c 0106 	add.w	r1, ip, r6
    	if( i<1 || i>=src_len-1 )
 80055da:	f43f aec3 	beq.w	8005364 <parse_byte+0x234>
			switch (src[i]) {
 80055de:	5cf8      	ldrb	r0, [r7, r3]
 80055e0:	287a      	cmp	r0, #122	@ 0x7a
 80055e2:	d009      	beq.n	80055f8 <parse_byte+0x4c8>
 80055e4:	287e      	cmp	r0, #126	@ 0x7e
 80055e6:	d104      	bne.n	80055f2 <parse_byte+0x4c2>
					break;
 80055e8:	f245 527a 	movw	r2, #21882	@ 0x557a
					dst[dst_idx++] = ESCAPE_7E;       // 0x55
 80055ec:	3602      	adds	r6, #2
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 80055ee:	800a      	strh	r2, [r1, #0]
 80055f0:	e7ed      	b.n	80055ce <parse_byte+0x49e>
					break;
 80055f2:	4616      	mov	r6, r2
					dst[dst_idx++] = src[i];
 80055f4:	7008      	strb	r0, [r1, #0]
					break;
 80055f6:	e7ea      	b.n	80055ce <parse_byte+0x49e>
					break;
 80055f8:	f64a 227a 	movw	r2, #43642	@ 0xaa7a
					dst[dst_idx++] = ESCAPE_7A;       // 0xAA
 80055fc:	3602      	adds	r6, #2
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 80055fe:	800a      	strh	r2, [r1, #0]
 8005600:	e7e5      	b.n	80055ce <parse_byte+0x49e>
					break;
 8005602:	4616      	mov	r6, r2
					dst[dst_idx++] = src[i];
 8005604:	7008      	strb	r0, [r1, #0]
					break;
 8005606:	e69a      	b.n	800533e <parse_byte+0x20e>
					break;
 8005608:	f64a 227a 	movw	r2, #43642	@ 0xaa7a
					dst[dst_idx++] = ESCAPE_7A;       // 0xAA
 800560c:	3602      	adds	r6, #2
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 800560e:	800a      	strh	r2, [r1, #0]
 8005610:	e695      	b.n	800533e <parse_byte+0x20e>
					memcpy(boot_to_FPGA_UL1,&frame_buf[3],4);
 8005612:	f8df 8064 	ldr.w	r8, [pc, #100]	@ 8005678 <parse_byte+0x548>
 8005616:	f8d6 3003 	ldr.w	r3, [r6, #3]
					uint32_t data_len = body_len - 7;
 800561a:	f06f 020a 	mvn.w	r2, #10
 800561e:	4d14      	ldr	r5, [pc, #80]	@ (8005670 <parse_byte+0x540>)
					memcpy(boot_to_FPGA_UL1,&frame_buf[3],4);
 8005620:	f8c8 3000 	str.w	r3, [r8]
					if ( data_len > 0)
 8005624:	e606      	b.n	8005234 <parse_byte+0x104>
								STMFLASH_Write(iap_write_addr, (uint16_t*)iap_buffer, write_count);
 8005626:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8005694 <parse_byte+0x564>
								uint16_t write_count = iap_buf_idx / 2;
 800562a:	087f      	lsrs	r7, r7, #1
								STMFLASH_Write(iap_write_addr, (uint16_t*)iap_buffer, write_count);
 800562c:	463a      	mov	r2, r7
 800562e:	4914      	ldr	r1, [pc, #80]	@ (8005680 <parse_byte+0x550>)
 8005630:	f8da 0000 	ldr.w	r0, [sl]
 8005634:	f000 f940 	bl	80058b8 <STMFLASH_Write>
								iap_total_received += write_count * 2;
 8005638:	4a12      	ldr	r2, [pc, #72]	@ (8005684 <parse_byte+0x554>)
 800563a:	6813      	ldr	r3, [r2, #0]
 800563c:	eb03 0347 	add.w	r3, r3, r7, lsl #1
 8005640:	6013      	str	r3, [r2, #0]
								iap_write_addr += write_count * 2;
 8005642:	f8da 3000 	ldr.w	r3, [sl]
 8005646:	eb03 0347 	add.w	r3, r3, r7, lsl #1
 800564a:	f8ca 3000 	str.w	r3, [sl]
								if (iap_buf_idx % 2)
 800564e:	f8b9 3000 	ldrh.w	r3, [r9]
 8005652:	f013 0201 	ands.w	r2, r3, #1
 8005656:	d007      	beq.n	8005668 <parse_byte+0x538>
									iap_buffer[0] = iap_buffer[iap_buf_idx - 1];
 8005658:	4433      	add	r3, r6
 800565a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800565e:	7033      	strb	r3, [r6, #0]
									iap_buf_idx = 1;
 8005660:	2301      	movs	r3, #1
 8005662:	f8a9 3000 	strh.w	r3, [r9]
 8005666:	e5f8      	b.n	800525a <parse_byte+0x12a>
									iap_buf_idx = 0;
 8005668:	f8a9 2000 	strh.w	r2, [r9]
 800566c:	e5f5      	b.n	800525a <parse_byte+0x12a>
 800566e:	bf00      	nop
 8005670:	08005b70 	.word	0x08005b70
 8005674:	2000024c 	.word	0x2000024c
 8005678:	2000025c 	.word	0x2000025c
 800567c:	20000220 	.word	0x20000220
 8005680:	20002a7c 	.word	0x20002a7c
 8005684:	20000268 	.word	0x20000268
 8005688:	20000238 	.word	0x20000238
 800568c:	00784d2f 	.word	0x00784d2f
 8005690:	200001f8 	.word	0x200001f8
 8005694:	20000270 	.word	0x20000270

08005698 <Protocol_Receive>:
	for (uint32_t i = 0; i < len; i++)
 8005698:	2900      	cmp	r1, #0
 800569a:	f000 808b 	beq.w	80057b4 <Protocol_Receive+0x11c>
{
 800569e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		uint8_t byte = buf[i];
 80056a2:	4604      	mov	r4, r0
		if (!in_frame)
 80056a4:	4e44      	ldr	r6, [pc, #272]	@ (80057b8 <Protocol_Receive+0x120>)
 80056a6:	4408      	add	r0, r1
 80056a8:	7832      	ldrb	r2, [r6, #0]
		uint8_t byte = buf[i];
 80056aa:	7823      	ldrb	r3, [r4, #0]
 80056ac:	1e45      	subs	r5, r0, #1
		if (!in_frame)
 80056ae:	2a00      	cmp	r2, #0
 80056b0:	d165      	bne.n	800577e <Protocol_Receive+0xe6>
			if (byte == 0x7E)
 80056b2:	2b7e      	cmp	r3, #126	@ 0x7e
 80056b4:	d005      	beq.n	80056c2 <Protocol_Receive+0x2a>
	for (uint32_t i = 0; i < len; i++)
 80056b6:	42a5      	cmp	r5, r4
 80056b8:	d054      	beq.n	8005764 <Protocol_Receive+0xcc>
		uint8_t byte = buf[i];
 80056ba:	f814 3f01 	ldrb.w	r3, [r4, #1]!
			if (byte == 0x7E)
 80056be:	2b7e      	cmp	r3, #126	@ 0x7e
 80056c0:	d1f9      	bne.n	80056b6 <Protocol_Receive+0x1e>
				in_frame = 1;
 80056c2:	2201      	movs	r2, #1
				state=STATE_WAIT_START;
 80056c4:	2700      	movs	r7, #0
				frame_buffer[frame_pos++] = byte;
 80056c6:	f8df 8100 	ldr.w	r8, [pc, #256]	@ 80057c8 <Protocol_Receive+0x130>
 80056ca:	493c      	ldr	r1, [pc, #240]	@ (80057bc <Protocol_Receive+0x124>)
				state=STATE_WAIT_START;
 80056cc:	483c      	ldr	r0, [pc, #240]	@ (80057c0 <Protocol_Receive+0x128>)
	for (uint32_t i = 0; i < len; i++)
 80056ce:	42a5      	cmp	r5, r4
				frame_buffer[frame_pos++] = byte;
 80056d0:	700b      	strb	r3, [r1, #0]
				in_frame = 1;
 80056d2:	7032      	strb	r2, [r6, #0]
				frame_buffer[frame_pos++] = byte;
 80056d4:	f8c8 2000 	str.w	r2, [r8]
				state=STATE_WAIT_START;
 80056d8:	7007      	strb	r7, [r0, #0]
	for (uint32_t i = 0; i < len; i++)
 80056da:	d043      	beq.n	8005764 <Protocol_Receive+0xcc>
		uint8_t byte = buf[i];
 80056dc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
				frame_buffer[frame_pos++] = byte;
 80056e0:	1c50      	adds	r0, r2, #1
				if (byte == 0x7E && frame_pos >= 13)
 80056e2:	2b7e      	cmp	r3, #126	@ 0x7e
				frame_buffer[frame_pos++] = byte;
 80056e4:	f8c8 0000 	str.w	r0, [r8]
 80056e8:	548b      	strb	r3, [r1, r2]
				if (byte == 0x7E && frame_pos >= 13)
 80056ea:	d00e      	beq.n	800570a <Protocol_Receive+0x72>
	for (uint32_t i = 0; i < len; i++)
 80056ec:	42a5      	cmp	r5, r4
 80056ee:	d039      	beq.n	8005764 <Protocol_Receive+0xcc>
		uint8_t byte = buf[i];
 80056f0:	4602      	mov	r2, r0
 80056f2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
			if (frame_pos < MAX_FRAME_SIZE)
 80056f6:	f5b2 5f20 	cmp.w	r2, #10240	@ 0x2800
 80056fa:	d238      	bcs.n	800576e <Protocol_Receive+0xd6>
 80056fc:	492f      	ldr	r1, [pc, #188]	@ (80057bc <Protocol_Receive+0x124>)
				frame_buffer[frame_pos++] = byte;
 80056fe:	1c50      	adds	r0, r2, #1
				if (byte == 0x7E && frame_pos >= 13)
 8005700:	2b7e      	cmp	r3, #126	@ 0x7e
				frame_buffer[frame_pos++] = byte;
 8005702:	f8c8 0000 	str.w	r0, [r8]
 8005706:	548b      	strb	r3, [r1, r2]
				if (byte == 0x7E && frame_pos >= 13)
 8005708:	d1f0      	bne.n	80056ec <Protocol_Receive+0x54>
 800570a:	280c      	cmp	r0, #12
 800570c:	d9ee      	bls.n	80056ec <Protocol_Receive+0x54>
    	if( i>=1 && i < src_len-1 )
 800570e:	2301      	movs	r3, #1
 8005710:	f04f 0c00 	mov.w	ip, #0
			if (src[i] == ESCAPE_FLAG)
 8005714:	780f      	ldrb	r7, [r1, #0]
 8005716:	f8df 90ac 	ldr.w	r9, [pc, #172]	@ 80057c4 <Protocol_Receive+0x12c>
    for (uint32_t i = 0; i < src_len; i++)
 800571a:	4298      	cmp	r0, r3
			dst[dst_idx++] = src[i];
 800571c:	f809 700c 	strb.w	r7, [r9, ip]
 8005720:	f10c 0c01 	add.w	ip, ip, #1
    for (uint32_t i = 0; i < src_len; i++)
 8005724:	d90d      	bls.n	8005742 <Protocol_Receive+0xaa>
			if (src[i] == ESCAPE_FLAG)
 8005726:	5ccf      	ldrb	r7, [r1, r3]
				if (src[i+1] == ESCAPE_7E)
 8005728:	f103 0e01 	add.w	lr, r3, #1
    	if( i>=1 && i < src_len-1 )
 800572c:	429a      	cmp	r2, r3
 800572e:	d91c      	bls.n	800576a <Protocol_Receive+0xd2>
			if (src[i] == ESCAPE_FLAG)
 8005730:	2f7a      	cmp	r7, #122	@ 0x7a
 8005732:	d029      	beq.n	8005788 <Protocol_Receive+0xf0>
				dst[dst_idx++] = src[i];
 8005734:	f809 700c 	strb.w	r7, [r9, ip]
 8005738:	f10c 0c01 	add.w	ip, ip, #1
 800573c:	4673      	mov	r3, lr
    for (uint32_t i = 0; i < src_len; i++)
 800573e:	4298      	cmp	r0, r3
 8005740:	d8f1      	bhi.n	8005726 <Protocol_Receive+0x8e>
					for (uint32_t j = 0; j < decoded_len; j++)
 8005742:	f1bc 0f00 	cmp.w	ip, #0
 8005746:	d007      	beq.n	8005758 <Protocol_Receive+0xc0>
 8005748:	4f1e      	ldr	r7, [pc, #120]	@ (80057c4 <Protocol_Receive+0x12c>)
 800574a:	44e1      	add	r9, ip
						parse_byte(decode_data[j]);
 800574c:	f817 0b01 	ldrb.w	r0, [r7], #1
 8005750:	f7ff fcee 	bl	8005130 <parse_byte>
					for (uint32_t j = 0; j < decoded_len; j++)
 8005754:	454f      	cmp	r7, r9
 8005756:	d1f9      	bne.n	800574c <Protocol_Receive+0xb4>
					in_frame = 0;
 8005758:	2300      	movs	r3, #0
	for (uint32_t i = 0; i < len; i++)
 800575a:	42a5      	cmp	r5, r4
					in_frame = 0;
 800575c:	7033      	strb	r3, [r6, #0]
					frame_pos = 0;
 800575e:	f8c8 3000 	str.w	r3, [r8]
	for (uint32_t i = 0; i < len; i++)
 8005762:	d1aa      	bne.n	80056ba <Protocol_Receive+0x22>
	return 0;
 8005764:	2000      	movs	r0, #0
}
 8005766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800576a:	4673      	mov	r3, lr
 800576c:	e7d5      	b.n	800571a <Protocol_Receive+0x82>
				in_frame = 0;
 800576e:	2300      	movs	r3, #0
 8005770:	7033      	strb	r3, [r6, #0]
				return -1;
 8005772:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
				frame_pos = 0;
 8005776:	f8c8 3000 	str.w	r3, [r8]
}
 800577a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800577e:	f8df 8048 	ldr.w	r8, [pc, #72]	@ 80057c8 <Protocol_Receive+0x130>
 8005782:	f8d8 2000 	ldr.w	r2, [r8]
 8005786:	e7b6      	b.n	80056f6 <Protocol_Receive+0x5e>
				if (src[i+1] == ESCAPE_7E)
 8005788:	f811 a00e 	ldrb.w	sl, [r1, lr]
 800578c:	f1ba 0f55 	cmp.w	sl, #85	@ 0x55
 8005790:	d00e      	beq.n	80057b0 <Protocol_Receive+0x118>
				else if (src[i+1] == ESCAPE_7A) {
 8005792:	f1ba 0faa 	cmp.w	sl, #170	@ 0xaa
 8005796:	d1d1      	bne.n	800573c <Protocol_Receive+0xa4>
					dst[dst_idx++] = ESCAPE_FLAG;
 8005798:	f809 700c 	strb.w	r7, [r9, ip]
    for (uint32_t i = 0; i < src_len; i++)
 800579c:	1c9f      	adds	r7, r3, #2
 800579e:	42b8      	cmp	r0, r7
					dst[dst_idx++] = ESCAPE_FLAG;
 80057a0:	f10c 0c01 	add.w	ip, ip, #1
    for (uint32_t i = 0; i < src_len; i++)
 80057a4:	d9cd      	bls.n	8005742 <Protocol_Receive+0xaa>
				if (src[i+1] == ESCAPE_7E)
 80057a6:	f103 0e03 	add.w	lr, r3, #3
			if (src[i] == ESCAPE_FLAG)
 80057aa:	463b      	mov	r3, r7
 80057ac:	5dcf      	ldrb	r7, [r1, r7]
 80057ae:	e7bd      	b.n	800572c <Protocol_Receive+0x94>
					dst[dst_idx++] = START_END_FLAG;
 80057b0:	277e      	movs	r7, #126	@ 0x7e
 80057b2:	e7f1      	b.n	8005798 <Protocol_Receive+0x100>
	return 0;
 80057b4:	2000      	movs	r0, #0
}
 80057b6:	4770      	bx	lr
 80057b8:	20000274 	.word	0x20000274
 80057bc:	2000027c 	.word	0x2000027c
 80057c0:	2000528c 	.word	0x2000528c
 80057c4:	20002a7c 	.word	0x20002a7c
 80057c8:	20000278 	.word	0x20000278

080057cc <STMFLASH_Write_NoCheck.part.0>:
	if (pBuffer == NULL || NumToWrite == 0) {
		return;
	}
	
	// Prevent address overflow (Flash range check)
	if (WriteAddr < STM32_FLASH_BASE || 
 80057cc:	f100 4378 	add.w	r3, r0, #4160749568	@ 0xf8000000
 80057d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057d4:	d265      	bcs.n	80058a2 <STMFLASH_Write_NoCheck.part.0+0xd6>
	    WriteAddr >= (STM32_FLASH_BASE + 0x20000) ||
 80057d6:	4b35      	ldr	r3, [pc, #212]	@ (80058ac <STMFLASH_Write_NoCheck.part.0+0xe0>)
static void STMFLASH_Write_NoCheck(uint32_t WriteAddr,uint16_t *pBuffer,uint16_t NumToWrite)
 80057d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057dc:	4617      	mov	r7, r2
	    WriteAddr + (NumToWrite * 2) > (STM32_FLASH_BASE + 0x20000)) {
 80057de:	eb00 0242 	add.w	r2, r0, r2, lsl #1
	    WriteAddr >= (STM32_FLASH_BASE + 0x20000) ||
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d84f      	bhi.n	8005886 <STMFLASH_Write_NoCheck.part.0+0xba>
		                    ((uint64_t)temp_static[6] << 32) |
		                    ((uint64_t)temp_static[7] << 48);

		// Critical fix: Use static variable address to avoid illegal address access from stack overflow
		// Previously stack-based qw_data address might be 0x20008000 (exceeding RAM range)
		HAL_StatusTypeDef status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, 
 80057e6:	460d      	mov	r5, r1
 80057e8:	2600      	movs	r6, #0
			temp_static[k] = 0xFFFF;
 80057ea:	f04f 39ff 	mov.w	r9, #4294967295	@ 0xffffffff
		HAL_StatusTypeDef status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, 
 80057ee:	f8df 80c4 	ldr.w	r8, [pc, #196]	@ 80058b4 <STMFLASH_Write_NoCheck.part.0+0xe8>
 80057f2:	4c2f      	ldr	r4, [pc, #188]	@ (80058b0 <STMFLASH_Write_NoCheck.part.0+0xe4>)
 80057f4:	eba0 0a01 	sub.w	sl, r0, r1
 80057f8:	e037      	b.n	800586a <STMFLASH_Write_NoCheck.part.0+0x9e>
			temp_static[j] = pBuffer[i+j];
 80057fa:	882a      	ldrh	r2, [r5, #0]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 80057fc:	1c73      	adds	r3, r6, #1
 80057fe:	429f      	cmp	r7, r3
			temp_static[j] = pBuffer[i+j];
 8005800:	8022      	strh	r2, [r4, #0]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8005802:	dd42      	ble.n	800588a <STMFLASH_Write_NoCheck.part.0+0xbe>
			temp_static[j] = pBuffer[i+j];
 8005804:	886a      	ldrh	r2, [r5, #2]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8005806:	1cb3      	adds	r3, r6, #2
 8005808:	429f      	cmp	r7, r3
			temp_static[j] = pBuffer[i+j];
 800580a:	8062      	strh	r2, [r4, #2]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 800580c:	dd3d      	ble.n	800588a <STMFLASH_Write_NoCheck.part.0+0xbe>
			temp_static[j] = pBuffer[i+j];
 800580e:	88aa      	ldrh	r2, [r5, #4]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8005810:	1cf3      	adds	r3, r6, #3
 8005812:	429f      	cmp	r7, r3
			temp_static[j] = pBuffer[i+j];
 8005814:	80a2      	strh	r2, [r4, #4]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8005816:	dd3e      	ble.n	8005896 <STMFLASH_Write_NoCheck.part.0+0xca>
			temp_static[j] = pBuffer[i+j];
 8005818:	88ea      	ldrh	r2, [r5, #6]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 800581a:	1d33      	adds	r3, r6, #4
 800581c:	429f      	cmp	r7, r3
			temp_static[j] = pBuffer[i+j];
 800581e:	80e2      	strh	r2, [r4, #6]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8005820:	dd39      	ble.n	8005896 <STMFLASH_Write_NoCheck.part.0+0xca>
			temp_static[j] = pBuffer[i+j];
 8005822:	892a      	ldrh	r2, [r5, #8]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8005824:	1d73      	adds	r3, r6, #5
 8005826:	429f      	cmp	r7, r3
			temp_static[j] = pBuffer[i+j];
 8005828:	8122      	strh	r2, [r4, #8]
		                    ((uint64_t)temp_static[2] << 32) |
 800582a:	e9d4 0200 	ldrd	r0, r2, [r4]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 800582e:	dd39      	ble.n	80058a4 <STMFLASH_Write_NoCheck.part.0+0xd8>
			temp_static[j] = pBuffer[i+j];
 8005830:	896b      	ldrh	r3, [r5, #10]
 8005832:	8163      	strh	r3, [r4, #10]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8005834:	1db3      	adds	r3, r6, #6
 8005836:	429f      	cmp	r7, r3
 8005838:	dd34      	ble.n	80058a4 <STMFLASH_Write_NoCheck.part.0+0xd8>
			temp_static[j] = pBuffer[i+j];
 800583a:	89ab      	ldrh	r3, [r5, #12]
 800583c:	81a3      	strh	r3, [r4, #12]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 800583e:	1df3      	adds	r3, r6, #7
 8005840:	429f      	cmp	r7, r3
			temp_static[j] = pBuffer[i+j];
 8005842:	bfc4      	itt	gt
 8005844:	89eb      	ldrhgt	r3, [r5, #14]
 8005846:	81e3      	strhgt	r3, [r4, #14]
		                    ((uint64_t)temp_static[6] << 32) |
 8005848:	e9d4 3c02 	ldrd	r3, ip, [r4, #8]
		qw_data_static[0] = ((uint64_t)temp_static[0])       |
 800584c:	e9c8 0200 	strd	r0, r2, [r8]
		HAL_StatusTypeDef status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, 
 8005850:	4642      	mov	r2, r8
 8005852:	2002      	movs	r0, #2
		qw_data_static[1] = ((uint64_t)temp_static[4])       |
 8005854:	e9c8 3c02 	strd	r3, ip, [r8, #8]
		HAL_StatusTypeDef status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, 
 8005858:	f7fb fe96 	bl	8001588 <HAL_FLASH_Program>
		                                              WriteAddr, 
		                                              (uint32_t)(&qw_data_static[0]));

		        if (status != HAL_OK) {
 800585c:	b998      	cbnz	r0, 8005886 <STMFLASH_Write_NoCheck.part.0+0xba>
	for(i=0; i<NumToWrite; i+=8)
 800585e:	3608      	adds	r6, #8
 8005860:	b2b3      	uxth	r3, r6
 8005862:	429f      	cmp	r7, r3
 8005864:	f105 0510 	add.w	r5, r5, #16
 8005868:	d90d      	bls.n	8005886 <STMFLASH_Write_NoCheck.part.0+0xba>
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 800586a:	42b7      	cmp	r7, r6
			temp_static[k] = 0xFFFF;
 800586c:	e9c4 9900 	strd	r9, r9, [r4]
 8005870:	e9c4 9902 	strd	r9, r9, [r4, #8]
 8005874:	eb05 010a 	add.w	r1, r5, sl
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8005878:	dcbf      	bgt.n	80057fa <STMFLASH_Write_NoCheck.part.0+0x2e>
 800587a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800587e:	469c      	mov	ip, r3
 8005880:	4618      	mov	r0, r3
 8005882:	461a      	mov	r2, r3
 8005884:	e7e2      	b.n	800584c <STMFLASH_Write_NoCheck.part.0+0x80>
		            return;
		        }
		WriteAddr += 16; // Advance by 16 bytes
	}
} 
 8005886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		                    ((uint64_t)temp_static[2] << 32) |
 800588a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800588e:	6820      	ldr	r0, [r4, #0]
 8005890:	4613      	mov	r3, r2
 8005892:	4694      	mov	ip, r2
 8005894:	e7da      	b.n	800584c <STMFLASH_Write_NoCheck.part.0+0x80>
 8005896:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800589a:	e9d4 0200 	ldrd	r0, r2, [r4]
 800589e:	469c      	mov	ip, r3
 80058a0:	e7d4      	b.n	800584c <STMFLASH_Write_NoCheck.part.0+0x80>
 80058a2:	4770      	bx	lr
		                    ((uint64_t)temp_static[6] << 32) |
 80058a4:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80058a8:	68a3      	ldr	r3, [r4, #8]
 80058aa:	e7cf      	b.n	800584c <STMFLASH_Write_NoCheck.part.0+0x80>
 80058ac:	08020000 	.word	0x08020000
 80058b0:	20006290 	.word	0x20006290
 80058b4:	200062a0 	.word	0x200062a0

080058b8 <STMFLASH_Write>:
  * @warning Function returns silently on error (NULL pointer, address out of range, misalignment).
  */
void STMFLASH_Write(uint32_t WriteAddr,uint16_t *pBuffer,uint16_t NumToWrite)
{
	// Safety check: prevent NULL pointer and invalid parameters
	if (pBuffer == NULL || NumToWrite == 0) {
 80058b8:	2900      	cmp	r1, #0
 80058ba:	f000 80b1 	beq.w	8005a20 <STMFLASH_Write+0x168>
{
 80058be:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058c2:	ed2d 8b02 	vpush	{d8}
 80058c6:	4615      	mov	r5, r2
 80058c8:	b089      	sub	sp, #36	@ 0x24
	if (pBuffer == NULL || NumToWrite == 0) {
 80058ca:	b142      	cbz	r2, 80058de <STMFLASH_Write+0x26>
		return;
	}
	
	// Address alignment check: STM32H5 Flash programming requires 16-byte alignment
	if ((WriteAddr & 0x0F) != 0) {
 80058cc:	f010 0f0f 	tst.w	r0, #15
 80058d0:	4683      	mov	fp, r0
 80058d2:	d104      	bne.n	80058de <STMFLASH_Write+0x26>
	uint16_t secremain;    // Remaining space in current sector (in halfwords)	   
 	uint16_t i = 0;        // Loop counter (must initialize to 0)
	uint32_t offaddr;      // Offset address (relative to Flash base)
	
	// Validate address is within valid Flash range (STM32H503: 128KB total)
	if(WriteAddr<STM32_FLASH_BASE || WriteAddr>=(STM32_FLASH_BASE+0x20000))return; // Invalid address
 80058d4:	f100 4778 	add.w	r7, r0, #4160749568	@ 0xf8000000
 80058d8:	f5b7 3f00 	cmp.w	r7, #131072	@ 0x20000
 80058dc:	d304      	bcc.n	80058e8 <STMFLASH_Write+0x30>
		}	 
	};	
	
	HAL_FLASH_Lock();  // Lock Flash after operation
	__enable_irq();    // Re-enable interrupts
}
 80058de:	b009      	add	sp, #36	@ 0x24
 80058e0:	ecbd 8b02 	vpop	{d8}
 80058e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 80058e8:	468a      	mov	sl, r1
 80058ea:	b672      	cpsid	i
	HAL_FLASH_Unlock();  // Unlock Flash for writing
 80058ec:	f7fb fece 	bl	800168c <HAL_FLASH_Unlock>
	secpos=offaddr/STM_SECTOR_SIZE;			// Calculate sector index (0~15 for STM32H503 with 8KB sectors)
 80058f0:	0b7b      	lsrs	r3, r7, #13
	secoff=(offaddr%STM_SECTOR_SIZE)/2;		// Calculate offset within sector (in halfwords, 2 bytes each)
 80058f2:	f3c7 074b 	ubfx	r7, r7, #1, #12
	secremain=STM_SECTOR_SIZE/2-secoff;		// Calculate remaining space in current sector (in halfwords)
 80058f6:	f5c7 5480 	rsb	r4, r7, #4096	@ 0x1000
	if(NumToWrite<=secremain)secremain=NumToWrite;  // Data fits within current sector
 80058fa:	b2a4      	uxth	r4, r4
 80058fc:	42ac      	cmp	r4, r5
 80058fe:	bf28      	it	cs
 8005900:	462c      	movcs	r4, r5
			EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8005902:	ed9f 8b49 	vldr	d8, [pc, #292]	@ 8005a28 <STMFLASH_Write+0x170>
 8005906:	4a4a      	ldr	r2, [pc, #296]	@ (8005a30 <STMFLASH_Write+0x178>)
 8005908:	f502 5800 	add.w	r8, r2, #8192	@ 0x2000
 800590c:	ebc2 3643 	rsb	r6, r2, r3, lsl #13
			if(NumToWrite>(STM_SECTOR_SIZE/2))secremain=STM_SECTOR_SIZE/2;  // Next sector will be full
 8005910:	4a47      	ldr	r2, [pc, #284]	@ (8005a30 <STMFLASH_Write+0x178>)
	return *(uint16_t*)faddr;
 8005912:	1991      	adds	r1, r2, r6
 8005914:	f101 6100 	add.w	r1, r1, #134217728	@ 0x8000000
 8005918:	6809      	ldr	r1, [r1, #0]
void STMFLASH_Read(uint32_t ReadAddr,uint16_t *pBuffer,uint16_t NumToRead)
{
	uint16_t i;
	for(i=0;i<NumToRead;i++)
	{
		pBuffer[i]=STMFLASH_ReadHalfWord(ReadAddr);// Read 2 bytes (1 halfword)
 800591a:	f842 1b04 	str.w	r1, [r2], #4
	for(i=0;i<NumToRead;i++)
 800591e:	4542      	cmp	r2, r8
 8005920:	d1f7      	bne.n	8005912 <STMFLASH_Write+0x5a>
 8005922:	4a43      	ldr	r2, [pc, #268]	@ (8005a30 <STMFLASH_Write+0x178>)
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;  // Found non-erased byte, need erase
 8005924:	f64f 7eff 	movw	lr, #65535	@ 0xffff
 8005928:	eb02 0947 	add.w	r9, r2, r7, lsl #1
	for(i=0;i<NumToRead;i++)
 800592c:	4649      	mov	r1, r9
		for(i=0;i<secremain;i++)
 800592e:	2200      	movs	r2, #0
 8005930:	e003      	b.n	800593a <STMFLASH_Write+0x82>
 8005932:	fa1f f28c 	uxth.w	r2, ip
 8005936:	4294      	cmp	r4, r2
 8005938:	d007      	beq.n	800594a <STMFLASH_Write+0x92>
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;  // Found non-erased byte, need erase
 800593a:	f831 0b02 	ldrh.w	r0, [r1], #2
		for(i=0;i<secremain;i++)
 800593e:	f102 0c01 	add.w	ip, r2, #1
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;  // Found non-erased byte, need erase
 8005942:	4570      	cmp	r0, lr
 8005944:	d0f5      	beq.n	8005932 <STMFLASH_Write+0x7a>
		 if(i<secremain)  // Erase is needed
 8005946:	4294      	cmp	r4, r2
 8005948:	d81b      	bhi.n	8005982 <STMFLASH_Write+0xca>
 800594a:	4622      	mov	r2, r4
 800594c:	4651      	mov	r1, sl
 800594e:	4658      	mov	r0, fp
 8005950:	9301      	str	r3, [sp, #4]
	if (pBuffer == NULL || NumToWrite == 0) {
 8005952:	f7ff ff3b 	bl	80057cc <STMFLASH_Write_NoCheck.part.0>
		if(NumToWrite==secremain)break;  // All data written, exit loop
 8005956:	42a5      	cmp	r5, r4
 8005958:	9b01      	ldr	r3, [sp, #4]
 800595a:	f506 5600 	add.w	r6, r6, #8192	@ 0x2000
 800595e:	d057      	beq.n	8005a10 <STMFLASH_Write+0x158>
		   	NumToWrite-=secremain;	// Decrease remaining count
 8005960:	1b2d      	subs	r5, r5, r4
 8005962:	b2ad      	uxth	r5, r5
			if(NumToWrite>(STM_SECTOR_SIZE/2))secremain=STM_SECTOR_SIZE/2;  // Next sector will be full
 8005964:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
		   	pBuffer+=secremain;  	// Advance source buffer pointer
 8005968:	eb0a 0a44 	add.w	sl, sl, r4, lsl #1
		WriteAddr+=secremain*2;	// Advance write address (secremain is in halfwords, multiply by 2 for bytes)	   
 800596c:	eb0b 0b44 	add.w	fp, fp, r4, lsl #1
			if(NumToWrite>(STM_SECTOR_SIZE/2))secremain=STM_SECTOR_SIZE/2;  // Next sector will be full
 8005970:	f04f 0700 	mov.w	r7, #0
 8005974:	462c      	mov	r4, r5
			secpos++;				// Move to next sector		
 8005976:	f103 0301 	add.w	r3, r3, #1
			if(NumToWrite>(STM_SECTOR_SIZE/2))secremain=STM_SECTOR_SIZE/2;  // Next sector will be full
 800597a:	bf28      	it	cs
 800597c:	f44f 5480 	movcs.w	r4, #4096	@ 0x1000
 8005980:	e7c6      	b.n	8005910 <STMFLASH_Write+0x58>
			uint32_t SectorError = 0;
 8005982:	2200      	movs	r2, #0
 8005984:	9203      	str	r2, [sp, #12]
			EraseInitStruct.NbSectors = 1;        // Erase one sector at a time
 8005986:	2201      	movs	r2, #1
			EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8005988:	ed8d 8b04 	vstr	d8, [sp, #16]
			__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 800598c:	f44f 011e 	mov.w	r1, #10354688	@ 0x9e0000
			EraseInitStruct.Sector    = secpos;   // Sector to erase (8KB sectors for STM32H503)
 8005990:	9306      	str	r3, [sp, #24]
 8005992:	9301      	str	r3, [sp, #4]
			__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8005994:	4b27      	ldr	r3, [pc, #156]	@ (8005a34 <STMFLASH_Write+0x17c>)
			EraseInitStruct.NbSectors = 1;        // Erase one sector at a time
 8005996:	9207      	str	r2, [sp, #28]
			__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8005998:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
			    HAL_StatusTypeDef erase_status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 800599c:	a804      	add	r0, sp, #16
			__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 800599e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80059a2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80059a6:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 80059aa:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80059ae:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
 80059b2:	6319      	str	r1, [r3, #48]	@ 0x30
			    HAL_StatusTypeDef erase_status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 80059b4:	a903      	add	r1, sp, #12
 80059b6:	f7fb febb 	bl	8001730 <HAL_FLASHEx_Erase>
			    if (erase_status != HAL_OK) {
 80059ba:	9b01      	ldr	r3, [sp, #4]
 80059bc:	bb40      	cbnz	r0, 8005a10 <STMFLASH_Write+0x158>
				STMFLASH_BUF[i] = 0xFFFF;
 80059be:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80059c2:	21ff      	movs	r1, #255	@ 0xff
 80059c4:	481a      	ldr	r0, [pc, #104]	@ (8005a30 <STMFLASH_Write+0x178>)
 80059c6:	9301      	str	r3, [sp, #4]
 80059c8:	f000 f836 	bl	8005a38 <memset>
				if ((i+secoff) >= (PAGE_SIZE/4)) {
 80059cc:	f5b7 6f00 	cmp.w	r7, #2048	@ 0x800
 80059d0:	9b01      	ldr	r3, [sp, #4]
 80059d2:	d20f      	bcs.n	80059f4 <STMFLASH_Write+0x13c>
 80059d4:	4652      	mov	r2, sl
 80059d6:	f640 0c01 	movw	ip, #2049	@ 0x801
 80059da:	3701      	adds	r7, #1
 80059dc:	eb0a 0044 	add.w	r0, sl, r4, lsl #1
 80059e0:	e001      	b.n	80059e6 <STMFLASH_Write+0x12e>
 80059e2:	4567      	cmp	r7, ip
 80059e4:	d006      	beq.n	80059f4 <STMFLASH_Write+0x13c>
				STMFLASH_BUF[i+secoff]=pBuffer[i];	  
 80059e6:	f832 1b02 	ldrh.w	r1, [r2], #2
				if ((i+secoff) >= (PAGE_SIZE/4)) {
 80059ea:	3701      	adds	r7, #1
			for(i=0;i<secremain;i++)
 80059ec:	4282      	cmp	r2, r0
				STMFLASH_BUF[i+secoff]=pBuffer[i];	  
 80059ee:	f829 1b02 	strh.w	r1, [r9], #2
			for(i=0;i<secremain;i++)
 80059f2:	d1f6      	bne.n	80059e2 <STMFLASH_Write+0x12a>
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);
 80059f4:	0358      	lsls	r0, r3, #13
 80059f6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80059fa:	490d      	ldr	r1, [pc, #52]	@ (8005a30 <STMFLASH_Write+0x178>)
 80059fc:	f100 6000 	add.w	r0, r0, #134217728	@ 0x8000000
 8005a00:	9301      	str	r3, [sp, #4]
 8005a02:	f7ff fee3 	bl	80057cc <STMFLASH_Write_NoCheck.part.0>
		if(NumToWrite==secremain)break;  // All data written, exit loop
 8005a06:	42a5      	cmp	r5, r4
 8005a08:	9b01      	ldr	r3, [sp, #4]
 8005a0a:	f506 5600 	add.w	r6, r6, #8192	@ 0x2000
 8005a0e:	d1a7      	bne.n	8005960 <STMFLASH_Write+0xa8>
	HAL_FLASH_Lock();  // Lock Flash after operation
 8005a10:	f7fb fe50 	bl	80016b4 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8005a14:	b662      	cpsie	i
}
 8005a16:	b009      	add	sp, #36	@ 0x24
 8005a18:	ecbd 8b02 	vpop	{d8}
 8005a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	f3af 8000 	nop.w
 8005a28:	00000004 	.word	0x00000004
 8005a2c:	00000001 	.word	0x00000001
 8005a30:	20005290 	.word	0x20005290
 8005a34:	40022000 	.word	0x40022000

08005a38 <memset>:
 8005a38:	4402      	add	r2, r0
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d100      	bne.n	8005a42 <memset+0xa>
 8005a40:	4770      	bx	lr
 8005a42:	f803 1b01 	strb.w	r1, [r3], #1
 8005a46:	e7f9      	b.n	8005a3c <memset+0x4>

08005a48 <__libc_init_array>:
 8005a48:	b570      	push	{r4, r5, r6, lr}
 8005a4a:	4d0d      	ldr	r5, [pc, #52]	@ (8005a80 <__libc_init_array+0x38>)
 8005a4c:	2600      	movs	r6, #0
 8005a4e:	4c0d      	ldr	r4, [pc, #52]	@ (8005a84 <__libc_init_array+0x3c>)
 8005a50:	1b64      	subs	r4, r4, r5
 8005a52:	10a4      	asrs	r4, r4, #2
 8005a54:	42a6      	cmp	r6, r4
 8005a56:	d109      	bne.n	8005a6c <__libc_init_array+0x24>
 8005a58:	4d0b      	ldr	r5, [pc, #44]	@ (8005a88 <__libc_init_array+0x40>)
 8005a5a:	2600      	movs	r6, #0
 8005a5c:	4c0b      	ldr	r4, [pc, #44]	@ (8005a8c <__libc_init_array+0x44>)
 8005a5e:	f000 f825 	bl	8005aac <_init>
 8005a62:	1b64      	subs	r4, r4, r5
 8005a64:	10a4      	asrs	r4, r4, #2
 8005a66:	42a6      	cmp	r6, r4
 8005a68:	d105      	bne.n	8005a76 <__libc_init_array+0x2e>
 8005a6a:	bd70      	pop	{r4, r5, r6, pc}
 8005a6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a70:	3601      	adds	r6, #1
 8005a72:	4798      	blx	r3
 8005a74:	e7ee      	b.n	8005a54 <__libc_init_array+0xc>
 8005a76:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a7a:	3601      	adds	r6, #1
 8005a7c:	4798      	blx	r3
 8005a7e:	e7f2      	b.n	8005a66 <__libc_init_array+0x1e>
 8005a80:	08005f78 	.word	0x08005f78
 8005a84:	08005f78 	.word	0x08005f78
 8005a88:	08005f78 	.word	0x08005f78
 8005a8c:	08005f7c 	.word	0x08005f7c

08005a90 <memcpy>:
 8005a90:	440a      	add	r2, r1
 8005a92:	1e43      	subs	r3, r0, #1
 8005a94:	4291      	cmp	r1, r2
 8005a96:	d100      	bne.n	8005a9a <memcpy+0xa>
 8005a98:	4770      	bx	lr
 8005a9a:	b510      	push	{r4, lr}
 8005a9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005aa0:	4291      	cmp	r1, r2
 8005aa2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005aa6:	d1f9      	bne.n	8005a9c <memcpy+0xc>
 8005aa8:	bd10      	pop	{r4, pc}
	...

08005aac <_init>:
 8005aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aae:	bf00      	nop
 8005ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ab2:	bc08      	pop	{r3}
 8005ab4:	469e      	mov	lr, r3
 8005ab6:	4770      	bx	lr

08005ab8 <_fini>:
 8005ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aba:	bf00      	nop
 8005abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005abe:	bc08      	pop	{r3}
 8005ac0:	469e      	mov	lr, r3
 8005ac2:	4770      	bx	lr
