{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544044768962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544044768965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 19:19:28 2018 " "Processing started: Wed Dec 05 19:19:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544044768965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544044768965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544044768966 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1544044770104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544044770333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544044770333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.v 3 3 " "Found 3 design units, including 3 entities, in source file teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "teclado.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544044770347 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlador " "Found entity 2: controlador" {  } { { "teclado.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/teclado.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544044770347 ""} { "Info" "ISGN_ENTITY_NAME" "3 Debouncer " "Found entity 3: Debouncer" {  } { { "teclado.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/teclado.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544044770347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544044770347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/decoder7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544044770361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544044770361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.v" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/fullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544044770376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544044770376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544044770390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544044770390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reg8bit " "Found entity 1: Reg8bit" {  } { { "Reg8bit.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/Reg8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544044770405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544044770405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544044770524 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B2\[1..0\] B " "Bus \"B2\[1..0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 368 -56 0 384 "B2\[1..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770547 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B2\[0\] B " "Bus \"B2\[0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 343 -69 -56 384 "B2\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770548 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B2\[1\] B " "Bus \"B2\[1\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 368 -136 -103 384 "B2\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770549 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B3\[0\] B " "Bus \"B3\[0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 479 -69 -56 520 "B3\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770549 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B3\[1\] B " "Bus \"B3\[1\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 504 -136 -103 520 "B3\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770550 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B3\[1..0\] B " "Bus \"B3\[1..0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 504 -56 0 520 "B3\[1..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770550 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B4\[1..0\] B " "Bus \"B4\[1..0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 640 -56 0 656 "B4\[1..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770551 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B4\[0\] B " "Bus \"B4\[0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 615 -69 -56 656 "B4\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770552 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B4\[1\] B " "Bus \"B4\[1\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 640 -136 -103 656 "B4\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770552 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B5\[1\] B " "Bus \"B5\[1\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 776 -136 -103 792 "B5\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770552 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B5\[0\] B " "Bus \"B5\[0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 751 -69 -56 792 "B5\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770553 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B5\[1..0\] B " "Bus \"B5\[1..0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 776 -56 0 792 "B5\[1..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770554 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B6\[1..0\] B " "Bus \"B6\[1..0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 912 -56 0 928 "B6\[1..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770554 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B6\[0\] B " "Bus \"B6\[0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 887 -69 -56 928 "B6\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770555 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B6\[1\] B " "Bus \"B6\[1\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 912 -136 -103 928 "B6\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770556 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B7\[1..0\] B " "Bus \"B7\[1..0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 1048 -56 0 1064 "B7\[1..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770556 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B7\[0\] B " "Bus \"B7\[0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 1023 -69 -56 1064 "B7\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770557 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B7\[1\] B " "Bus \"B7\[1\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 1048 -136 -103 1064 "B7\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770558 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B1\[0\] B " "Bus \"B1\[0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 208 -70 -56 248 "B1\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770558 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B1\[1\] B " "Bus \"B1\[1\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 232 -136 -103 248 "B1\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770559 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B1\[1..0\] B " "Bus \"B1\[1..0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 232 -56 0 248 "B1\[1..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770559 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B0\[0\] B " "Bus \"B0\[0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 74 -80 -64 112 "B0\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770560 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B0\[1\] B " "Bus \"B0\[1\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 96 -136 -103 112 "B0\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770561 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B0\[1..0\] B " "Bus \"B0\[1..0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 96 -64 0 112 "B0\[1..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1544044770561 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B " "Converted elements in bus name \"B\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[0\] B0 " "Converted element name(s) from \"B\[0\]\" to \"B0\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 80 -392 -224 96 "B\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770567 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[1\] B1 " "Converted element name(s) from \"B\[1\]\" to \"B1\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 216 -392 -224 232 "B\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770567 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[2\] B2 " "Converted element name(s) from \"B\[2\]\" to \"B2\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 352 -392 -224 368 "B\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770567 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[3\] B3 " "Converted element name(s) from \"B\[3\]\" to \"B3\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 488 -392 -224 504 "B\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770567 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[5\] B5 " "Converted element name(s) from \"B\[5\]\" to \"B5\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 760 -392 -224 776 "B\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770567 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[6\] B6 " "Converted element name(s) from \"B\[6\]\" to \"B6\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 896 -392 -224 912 "B\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770567 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[7\] B7 " "Converted element name(s) from \"B\[7\]\" to \"B7\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 1032 -392 -224 1048 "B\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770567 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[4\] B4 " "Converted element name(s) from \"B\[4\]\" to \"B4\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 624 -392 -224 640 "B\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770567 ""}  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 80 -392 -224 96 "B\[0\]" "" } { 216 -392 -224 232 "B\[1\]" "" } { 352 -392 -224 368 "B\[2\]" "" } { 488 -392 -224 504 "B\[3\]" "" } { 760 -392 -224 776 "B\[5\]" "" } { 896 -392 -224 912 "B\[6\]" "" } { 1032 -392 -224 1048 "B\[7\]" "" } { 624 -392 -224 640 "B\[4\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1544044770567 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B0 " "Converted elements in bus name \"B0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B0\[0\] B00 " "Converted element name(s) from \"B0\[0\]\" to \"B00\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 74 -80 -64 112 "B0\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770570 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B0\[1\] B01 " "Converted element name(s) from \"B0\[1\]\" to \"B01\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 96 -136 -103 112 "B0\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770570 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B0\[1..0\] B01..0 " "Converted element name(s) from \"B0\[1..0\]\" to \"B01..0\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 96 -64 0 112 "B0\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770570 ""}  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 74 -80 -64 112 "B0\[0\]" "" } { 96 -136 -103 112 "B0\[1\]" "" } { 96 -64 0 112 "B0\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1544044770570 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B1 " "Converted elements in bus name \"B1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B1\[0\] B10 " "Converted element name(s) from \"B1\[0\]\" to \"B10\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 208 -70 -56 248 "B1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770572 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B1\[1\] B11 " "Converted element name(s) from \"B1\[1\]\" to \"B11\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 232 -136 -103 248 "B1\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770572 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B1\[1..0\] B11..0 " "Converted element name(s) from \"B1\[1..0\]\" to \"B11..0\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 232 -56 0 248 "B1\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770572 ""}  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 208 -70 -56 248 "B1\[0\]" "" } { 232 -136 -103 248 "B1\[1\]" "" } { 232 -56 0 248 "B1\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1544044770572 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B2 " "Converted elements in bus name \"B2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B2\[1..0\] B21..0 " "Converted element name(s) from \"B2\[1..0\]\" to \"B21..0\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 368 -56 0 384 "B2\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770573 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B2\[0\] B20 " "Converted element name(s) from \"B2\[0\]\" to \"B20\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 343 -69 -56 384 "B2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770573 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B2\[1\] B21 " "Converted element name(s) from \"B2\[1\]\" to \"B21\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 368 -136 -103 384 "B2\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770573 ""}  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 368 -56 0 384 "B2\[1..0\]" "" } { 343 -69 -56 384 "B2\[0\]" "" } { 368 -136 -103 384 "B2\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1544044770573 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B3 " "Converted elements in bus name \"B3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B3\[0\] B30 " "Converted element name(s) from \"B3\[0\]\" to \"B30\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 479 -69 -56 520 "B3\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770576 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B3\[1\] B31 " "Converted element name(s) from \"B3\[1\]\" to \"B31\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 504 -136 -103 520 "B3\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770576 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B3\[1..0\] B31..0 " "Converted element name(s) from \"B3\[1..0\]\" to \"B31..0\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 504 -56 0 520 "B3\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770576 ""}  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 479 -69 -56 520 "B3\[0\]" "" } { 504 -136 -103 520 "B3\[1\]" "" } { 504 -56 0 520 "B3\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1544044770576 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B4 " "Converted elements in bus name \"B4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B4\[1..0\] B41..0 " "Converted element name(s) from \"B4\[1..0\]\" to \"B41..0\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 640 -56 0 656 "B4\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770578 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B4\[0\] B40 " "Converted element name(s) from \"B4\[0\]\" to \"B40\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 615 -69 -56 656 "B4\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770578 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B4\[1\] B41 " "Converted element name(s) from \"B4\[1\]\" to \"B41\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 640 -136 -103 656 "B4\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770578 ""}  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 640 -56 0 656 "B4\[1..0\]" "" } { 615 -69 -56 656 "B4\[0\]" "" } { 640 -136 -103 656 "B4\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1544044770578 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B5 " "Converted elements in bus name \"B5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B5\[1\] B51 " "Converted element name(s) from \"B5\[1\]\" to \"B51\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 776 -136 -103 792 "B5\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770579 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B5\[0\] B50 " "Converted element name(s) from \"B5\[0\]\" to \"B50\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 751 -69 -56 792 "B5\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770579 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B5\[1..0\] B51..0 " "Converted element name(s) from \"B5\[1..0\]\" to \"B51..0\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 776 -56 0 792 "B5\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770579 ""}  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 776 -136 -103 792 "B5\[1\]" "" } { 751 -69 -56 792 "B5\[0\]" "" } { 776 -56 0 792 "B5\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1544044770579 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B6 " "Converted elements in bus name \"B6\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B6\[1..0\] B61..0 " "Converted element name(s) from \"B6\[1..0\]\" to \"B61..0\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 912 -56 0 928 "B6\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770581 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B6\[0\] B60 " "Converted element name(s) from \"B6\[0\]\" to \"B60\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 887 -69 -56 928 "B6\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770581 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B6\[1\] B61 " "Converted element name(s) from \"B6\[1\]\" to \"B61\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 912 -136 -103 928 "B6\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770581 ""}  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 912 -56 0 928 "B6\[1..0\]" "" } { 887 -69 -56 928 "B6\[0\]" "" } { 912 -136 -103 928 "B6\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1544044770581 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B7 " "Converted elements in bus name \"B7\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B7\[1..0\] B71..0 " "Converted element name(s) from \"B7\[1..0\]\" to \"B71..0\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 1048 -56 0 1064 "B7\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770583 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B7\[0\] B70 " "Converted element name(s) from \"B7\[0\]\" to \"B70\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 1023 -69 -56 1064 "B7\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770583 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B7\[1\] B71 " "Converted element name(s) from \"B7\[1\]\" to \"B71\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 1048 -136 -103 1064 "B7\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770583 ""}  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 1048 -56 0 1064 "B7\[1..0\]" "" } { 1023 -69 -56 1064 "B7\[0\]" "" } { 1048 -136 -103 1064 "B7\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1544044770583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder fullAdder:inst8 " "Elaborating entity \"fullAdder\" for hierarchy \"fullAdder:inst8\"" {  } { { "ULA.bdf" "inst8" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 1016 320 456 1128 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst22 " "Elaborating entity \"MUX\" for hierarchy \"MUX:inst22\"" {  } { { "ULA.bdf" "inst22" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 1016 -24 88 1104 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX:inst22 " "Elaborated megafunction instantiation \"MUX:inst22\"" {  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 1016 -24 88 1104 "inst22" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544044770818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX:inst22 " "Instantiated megafunction \"MUX:inst22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 1 " "Parameter \"WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770820 ""}  } { { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 1016 -24 88 1104 "inst22" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544044770820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MUX:inst22\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"MUX:inst22\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044770930 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MUX:inst22\|lpm_mux:\$00001 MUX:inst22 " "Elaborated megafunction instantiation \"MUX:inst22\|lpm_mux:\$00001\", which is child of megafunction instantiation \"MUX:inst22\"" {  } { { "mux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 1016 -24 88 1104 "inst22" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044771043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lmc " "Found entity 1: mux_lmc" {  } { { "db/mux_lmc.tdf" "" { Text "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/db/mux_lmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544044771353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544044771353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lmc MUX:inst22\|lpm_mux:\$00001\|mux_lmc:auto_generated " "Elaborating entity \"mux_lmc\" for hierarchy \"MUX:inst22\|lpm_mux:\$00001\|mux_lmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544044771358 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1544044774063 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544044774063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544044774946 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544044774946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544044774946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544044774946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544044775110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 19:19:35 2018 " "Processing ended: Wed Dec 05 19:19:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544044775110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544044775110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544044775110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544044775110 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544044777873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544044777875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 19:19:36 2018 " "Processing started: Wed Dec 05 19:19:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544044777875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544044777875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Calculadora -c Calculadora " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Calculadora -c Calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544044777876 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544044778245 ""}
{ "Info" "0" "" "Project  = Calculadora" {  } {  } 0 0 "Project  = Calculadora" 0 0 "Fitter" 0 0 1544044778247 ""}
{ "Info" "0" "" "Revision = Calculadora" {  } {  } 0 0 "Revision = Calculadora" 0 0 "Fitter" 0 0 1544044778248 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1544044778661 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Calculadora EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Calculadora\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544044778678 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544044778794 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544044778794 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544044780388 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544044780419 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544044782771 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544044782771 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544044782771 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544044782776 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544044782776 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544044782776 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544044782776 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OK " "Pin OK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OK } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 1056 536 712 1072 "OK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BO\[7\] " "Pin BO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BO[7] } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 88 536 712 104 "BO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BO\[6\] " "Pin BO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BO[6] } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 88 536 712 104 "BO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BO\[5\] " "Pin BO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BO[5] } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 88 536 712 104 "BO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BO\[4\] " "Pin BO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BO[4] } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 88 536 712 104 "BO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BO\[3\] " "Pin BO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BO[3] } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 88 536 712 104 "BO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BO\[2\] " "Pin BO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BO[2] } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 88 536 712 104 "BO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BO\[1\] " "Pin BO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BO[1] } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 88 536 712 104 "BO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BO\[0\] " "Pin BO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BO[0] } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 88 536 712 104 "BO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Invert " "Pin Invert not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Invert } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 176 -192 -24 192 "Invert" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Invert } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7 " "Pin B7 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B7 } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 1032 -392 -224 1048 "B7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6 " "Pin B6 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B6 } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 896 -392 -224 912 "B6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5 " "Pin B5 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B5 } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 760 -392 -224 776 "B5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4 " "Pin B4 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B4 } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 624 -392 -224 640 "B4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3 " "Pin B3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B3 } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 488 -392 -224 504 "B3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2 " "Pin B2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B2 } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 352 -392 -224 368 "B2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1 " "Pin B1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B1 } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 216 -392 -224 232 "B1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 88 104 272 104 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B0 " "Pin B0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B0 } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 80 -392 -224 96 "B0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 88 104 272 104 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 88 104 272 104 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 88 104 272 104 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 88 104 272 104 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 88 104 272 104 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 88 104 272 104 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "ULA.bdf" "" { Schematic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/ULA.bdf" { { 88 104 272 104 "A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544044783147 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1544044783147 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculadora.sdc " "Synopsys Design Constraints File file not found: 'Calculadora.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544044783756 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544044783758 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1544044783759 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1544044783760 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544044783762 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544044783766 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544044783767 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544044783767 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544044783769 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544044783770 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544044783771 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544044783771 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544044783771 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544044783772 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1544044783773 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544044783773 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 17 9 0 " "Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 17 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1544044783777 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1544044783777 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1544044783777 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544044783782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544044783782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544044783782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544044783782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544044783782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544044783782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544044783782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544044783782 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1544044783782 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1544044783782 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544044783828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544044789945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544044790245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544044790270 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544044790893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544044790894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544044791062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1544044793914 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544044793914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544044794277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1544044794283 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1544044794283 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544044794283 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1544044794302 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544044794309 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OK 0 " "Pin \"OK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544044794315 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BO\[7\] 0 " "Pin \"BO\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544044794315 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BO\[6\] 0 " "Pin \"BO\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544044794315 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BO\[5\] 0 " "Pin \"BO\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544044794315 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BO\[4\] 0 " "Pin \"BO\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544044794315 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BO\[3\] 0 " "Pin \"BO\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544044794315 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BO\[2\] 0 " "Pin \"BO\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544044794315 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BO\[1\] 0 " "Pin \"BO\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544044794315 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BO\[0\] 0 " "Pin \"BO\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544044794315 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1544044794315 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544044794636 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544044794667 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544044795016 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544044796139 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1544044796492 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/output_files/Calculadora.fit.smsg " "Generated suppressed messages file C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/output_files/Calculadora.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544044796780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544044797467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 19:19:57 2018 " "Processing ended: Wed Dec 05 19:19:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544044797467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544044797467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544044797467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544044797467 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544044799913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544044799915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 19:19:59 2018 " "Processing started: Wed Dec 05 19:19:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544044799915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544044799915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Calculadora -c Calculadora " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Calculadora -c Calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544044799915 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1544044804891 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544044805100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4579 " "Peak virtual memory: 4579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544044807320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 19:20:07 2018 " "Processing ended: Wed Dec 05 19:20:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544044807320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544044807320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544044807320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544044807320 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544044808141 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544044810147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544044810149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 19:20:08 2018 " "Processing started: Wed Dec 05 19:20:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544044810149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544044810149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Calculadora -c Calculadora " "Command: quartus_sta Calculadora -c Calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544044810150 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1544044810516 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1544044811022 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1544044811153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1544044811154 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculadora.sdc " "Synopsys Design Constraints File file not found: 'Calculadora.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1544044811518 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1544044811520 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1544044811521 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1544044811522 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1544044811526 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1544044811552 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1544044811572 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544044811575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544044811595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544044811614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544044811624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544044811643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544044811652 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1544044811706 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1544044811709 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1544044811737 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1544044811738 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1544044811739 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544044811763 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544044811785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544044811808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544044812255 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544044812281 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1544044812334 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1544044812523 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1544044812525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544044812892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 19:20:12 2018 " "Processing ended: Wed Dec 05 19:20:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544044812892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544044812892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544044812892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544044812892 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544044814920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544044814921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 19:20:14 2018 " "Processing started: Wed Dec 05 19:20:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544044814921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544044814921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Calculadora -c Calculadora " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Calculadora -c Calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544044814922 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Calculadora.vo C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/simulation/modelsim/ simulation " "Generated file Calculadora.vo in folder \"C:/Users/Mateus Terra/Documents/UnB/CL/ProjetoFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1544044816040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544044816228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 19:20:16 2018 " "Processing ended: Wed Dec 05 19:20:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544044816228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544044816228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544044816228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544044816228 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 77 s " "Quartus II Full Compilation was successful. 0 errors, 77 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544044817113 ""}
