{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621606320046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621606320046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 21 15:11:59 2021 " "Processing started: Fri May 21 15:11:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621606320046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1621606320046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CourseworkTask1 -c CourseworkTask1 " "Command: quartus_sta CourseworkTask1 -c CourseworkTask1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1621606320046 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1621606320117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1621606320555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1621606320555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606320582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606320582 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "256 " "The Timing Analyzer is analyzing 256 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1621606320946 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CourseworkTask1.sdc " "Synopsys Design Constraints File file not found: 'CourseworkTask1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1621606320974 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606320974 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621606320976 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name State.keydatain1 State.keydatain1 " "create_clock -period 1.000 -name State.keydatain1 State.keydatain1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621606320976 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name State.keydatain2 State.keydatain2 " "create_clock -period 1.000 -name State.keydatain2 State.keydatain2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621606320976 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name State.keydatain3 State.keydatain3 " "create_clock -period 1.000 -name State.keydatain3 State.keydatain3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621606320976 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_data_valid key_data_valid " "create_clock -period 1.000 -name key_data_valid key_data_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621606320976 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621606320976 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~1\|sumout " "Node \"enc_dec\|Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606320977 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~1\|dataa " "Node \"enc_dec\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606320977 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1621606320977 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~5\|sumout " "Node \"enc_dec\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606320977 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~5\|datac " "Node \"enc_dec\|Add0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606320977 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1621606320977 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~9\|datad " "Node \"enc_dec\|Add0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606320977 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~9\|sumout " "Node \"enc_dec\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606320977 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1621606320977 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~13\|sumout " "Node \"enc_dec\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606320977 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~13\|datac " "Node \"enc_dec\|Add0~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606320977 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1621606320977 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~17\|datad " "Node \"enc_dec\|Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606320977 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~17\|sumout " "Node \"enc_dec\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606320977 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1621606320977 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~25\|sumout " "Node \"enc_dec\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606320978 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~25\|dataf " "Node \"enc_dec\|Add0~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606320978 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1621606320978 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~21\|sumout " "Node \"enc_dec\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606320978 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~21\|datab " "Node \"enc_dec\|Add0~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606320978 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1621606320978 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Selector7~0\|combout " "Node \"enc_dec\|Selector7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606320978 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Selector7~0\|datad " "Node \"enc_dec\|Selector7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621606320978 ""}  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 130 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1621606320978 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1621606320981 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621606320981 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1621606320982 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1621606320989 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621606321043 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621606321043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.886 " "Worst-case setup slack is -8.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606321044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606321044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.886           -1439.501 clk  " "   -8.886           -1439.501 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606321044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606321044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.369 " "Worst-case hold slack is 0.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606321050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606321050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 clk  " "    0.369               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606321050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606321050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621606321055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621606321056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606321064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606321064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -192.157 clk  " "   -0.394            -192.157 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606321064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -0.187 key_data_valid  " "   -0.080              -0.187 key_data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606321064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 State.keydatain1  " "    0.159               0.000 State.keydatain1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606321064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 State.keydatain2  " "    0.181               0.000 State.keydatain2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606321064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 State.keydatain3  " "    0.187               0.000 State.keydatain3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606321064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606321064 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1621606321079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1621606321104 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1621606321909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621606321986 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621606321996 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621606321996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.298 " "Worst-case setup slack is -9.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606321997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606321997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.298           -1418.094 clk  " "   -9.298           -1418.094 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606321997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606321997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 clk  " "    0.158               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606322003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621606322006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621606322008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -199.024 clk  " "   -0.394            -199.024 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045              -0.045 key_data_valid  " "   -0.045              -0.045 key_data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 State.keydatain2  " "    0.185               0.000 State.keydatain2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 State.keydatain1  " "    0.191               0.000 State.keydatain1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 State.keydatain3  " "    0.216               0.000 State.keydatain3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606322011 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1621606322024 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1621606322135 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1621606322851 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621606322924 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621606322929 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621606322929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.036 " "Worst-case setup slack is -5.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.036            -764.102 clk  " "   -5.036            -764.102 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606322931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.043 " "Worst-case hold slack is 0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 clk  " "    0.043               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606322937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621606322940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621606322941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.270 " "Worst-case minimum pulse width slack is -0.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270             -16.528 key_data_valid  " "   -0.270             -16.528 key_data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075             -14.250 clk  " "   -0.075             -14.250 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 State.keydatain2  " "    0.194               0.000 State.keydatain2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 State.keydatain1  " "    0.223               0.000 State.keydatain1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 State.keydatain3  " "    0.240               0.000 State.keydatain3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606322943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606322943 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1621606322958 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621606323093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621606323098 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621606323098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.413 " "Worst-case setup slack is -4.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606323099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606323099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.413            -661.263 clk  " "   -4.413            -661.263 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606323099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606323099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.069 " "Worst-case hold slack is -0.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606323105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606323105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.405 clk  " "   -0.069              -0.405 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606323105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606323105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621606323108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621606323109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.210 " "Worst-case minimum pulse width slack is -0.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606323112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606323112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.210             -12.740 key_data_valid  " "   -0.210             -12.740 key_data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606323112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078             -18.556 clk  " "   -0.078             -18.556 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606323112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 State.keydatain2  " "    0.251               0.000 State.keydatain2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606323112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 State.keydatain1  " "    0.280               0.000 State.keydatain1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606323112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 State.keydatain3  " "    0.294               0.000 State.keydatain3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621606323112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621606323112 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1621606324166 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1621606324168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 31 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5259 " "Peak virtual memory: 5259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621606324212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 21 15:12:04 2021 " "Processing ended: Fri May 21 15:12:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621606324212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621606324212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621606324212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1621606324212 ""}
