soure thingy.tcl
# invalid command name "soure"
source thingy.tcl
# Compiling Quartus libraries...
# Compiling Multiplier IP (Mult_sim)...
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] com
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:28:43 on Apr 30,2025
# vlog -reportprogress 300 Mult_sim/Mult.vo 
# -- Compiling module Mult
# 
# Top level modules:
# 	Mult
# End time: 13:28:45 on Apr 30,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Compiling Adder/Subtractor IP (AddSub_sim)...
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] com
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:28:47 on Apr 30,2025
# vlog -reportprogress 300 AddSub_sim/AddSub.vo 
# -- Compiling module AddSub
# 
# Top level modules:
# 	AddSub
# End time: 13:28:48 on Apr 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compiling Inverse Square Root IP (InvSqrt_sim)...
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] com
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:28:49 on Apr 30,2025
# vlog -reportprogress 300 InvSqrt_sim/InvSqrt.vo 
# -- Compiling module InvSqrt
# 
# Top level modules:
# 	InvSqrt
# End time: 13:28:50 on Apr 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compiling design and testbench files...
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:28:50 on Apr 30,2025
# vlog -reportprogress 300 -sv "+incdir+./" shiftreg.sv getAccl.sv acclTb.sv 
# -- Compiling module shift_register
# -- Compiling module getAccl
# -- Compiling module acclTb
# 
# Top level modules:
# 	acclTb
# End time: 13:28:51 on Apr 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Elaborating design...
# [exec] elab
# ** Warning: (vsim-8690) Ignoring plusarg '+acc=npr' with -novopt in effect.
# ** Warning: (vsim-8690) Ignoring plusarg '+acc=npr' with -novopt in effect.
# vsim -t ps -L altera_mf_ver -L lpm_ver -L work -L work_lib -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L altera_mf_ver -L lpm_ver "+acc=npr" Mult "+acc=npr" acclTb 
# Start time: 13:28:51 on Apr 30,2025
# //  ModelSim DE 2024.2 May 20 2024 Linux 4.18.0-553.50.1.el8_10.x86_64
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading work.Mult
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_syncram
# Loading altera_lnsim_ver.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading sgate_ver.oper_add
# Loading lpm_ver.lpm_add_sub
# Loading sgate_ver.oper_mult
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading sgate_ver.oper_mux
# Loading work.acclTb
# Loading work.getAccl
# Loading work.shift_register
# Loading work.AddSub
# Loading work.InvSqrt
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Mult/n0lli/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Mult/n0lll/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Mult/nl1O/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Mult/nl1Ol/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'subX'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/subX File: getAccl.sv Line: 48
# ** Warning: (vsim-3722) getAccl.sv(48): [TFMPC] - Missing connection for port 'q'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'subY'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/subY File: getAccl.sv Line: 55
# ** Warning: (vsim-3722) getAccl.sv(55): [TFMPC] - Missing connection for port 'q'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multDX2/n0lli/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multDX2/n0lll/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multDX2/nl1O/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multDX2/nl1Ol/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multDY2/n0lli/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multDY2/n0lll/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multDY2/nl1O/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multDY2/nl1Ol/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'addD'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/addD File: getAccl.sv Line: 78
# ** Warning: (vsim-3722) getAccl.sv(78): [TFMPC] - Missing connection for port 's'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/invs/n00lO/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/invs/n00Oi/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/invs/n11il/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/invs/niii0l/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/invs/niO0O/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/invs/nl110i/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/invs/nl110l/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/invs/nli1Ol/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/invs/nllilO/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/invs/nlliOi/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/invs/nlO0i/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multinvD2/n0lli/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multinvD2/n0lll/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multinvD2/nl1O/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multinvD2/nl1Ol/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multinvD3/n0lli/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multinvD3/n0lll/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multinvD3/nl1O/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multinvD3/nl1Ol/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multF/n0lli/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multF/n0lll/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multF/nl1O/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multF/nl1Ol/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multAX/n0lli/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multAX/n0lll/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multAX/nl1O/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multAX/nl1Ol/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multAY/n0lli/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multAY/n0lll/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multAY/nl1O/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'lpm_mult_component'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /acclTb/dut/multAY/nl1Ol/lpm_mult_component File: /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v Line: 320
# ** Warning: (vsim-3722) /tools/intel/intelFPGA/21.1/quartus/eda/sim_lib/sgate.v(320): [TFMPC] - Missing connection for port 'sclr'.
# Setting up waveform logging...
# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: unknown  Hostname: micro09  ProcessID: 323928
#           Attempting to use alternate WLF file "./wlft4u6NDN".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4u6NDN
# Running simulation...
# Time=   0.05 ns: Deasserting reset.
# Time=   0.07 ns: Applying Test Case 1
# Time=   0.12 ns: Applying Test Case 2
# Time=   1.44 ns: Applying Test Case 3
# Time=   2.75 ns: Simulation finished.
# ** Note: $finish    : acclTb.sv(97)
#    Time: 2755 ps  Iteration: 0  Instance: /acclTb
# 1
# Break in Module acclTb at acclTb.sv line 97
# Simulation finished successfully.
# Break key hit
# Break key hit
# Break key hit
# End time: 13:30:34 on Apr 30,2025, Elapsed time: 0:01:43
# Errors: 0, Warnings: 96
