#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jan 13 16:33:00 2022
# Process ID: 17936
# Current directory: C:/home/github/VerilogFloat/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1172 C:\home\github\VerilogFloat\project_1\project_1.xpr
# Log file: C:/home/github/VerilogFloat/project_1/vivado.log
# Journal file: C:/home/github/VerilogFloat/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/home/github/VerilogFloat/project_1/project_1.xpr
WWARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/home/github/VerilogFloat/project_1/project_1.gen/sources_1'.SScanning sources...FFinished scanning sourcesINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.129 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 16:42:59 2022...
nching behavioral simulation in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FLOAT32_MUL_T' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FLOAT32_MUL_T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODER_64
INFO: [VRFC 10-311] analyzing module ENCODER_32
INFO: [VRFC 10-311] analyzing module ENCODER_16
INFO: [VRFC 10-311] analyzing module ENCODER_8
INFO: [VRFC 10-311] analyzing module ENCODER_4
INFO: [VRFC 10-311] analyzing module ENCODER_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLOAT32_MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT_TO_INT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLOAT_TO_INT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/INT_TO_FLOAT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INT_TO_FLOAT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sim_1/new/FLOAT32_MUL_T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLOAT32_MUL_T
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b14f7e29f3bc444c97c6ad30937a4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FLOAT32_MUL_T_behav xil_defaultlib.FLOAT32_MUL_T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b14f7e29f3bc444c97c6ad30937a4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FLOAT32_MUL_T_behav xil_defaultlib.FLOAT32_MUL_T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [C:/home/github/VerilogFloat/project_1/project_1.srcs/sim_1/new/FLOAT32_MUL_T.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FLOAT32_MUL_T' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FLOAT32_MUL_T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODER_64
INFO: [VRFC 10-311] analyzing module ENCODER_32
INFO: [VRFC 10-311] analyzing module ENCODER_16
INFO: [VRFC 10-311] analyzing module ENCODER_8
INFO: [VRFC 10-311] analyzing module ENCODER_4
INFO: [VRFC 10-311] analyzing module ENCODER_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLOAT32_MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT_TO_INT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLOAT_TO_INT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/INT_TO_FLOAT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INT_TO_FLOAT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sim_1/new/FLOAT32_MUL_T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLOAT32_MUL_T
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b14f7e29f3bc444c97c6ad30937a4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FLOAT32_MUL_T_behav xil_defaultlib.FLOAT32_MUL_T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b14f7e29f3bc444c97c6ad30937a4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FLOAT32_MUL_T_behav xil_defaultlib.FLOAT32_MUL_T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'c' on this module [C:/home/github/VerilogFloat/project_1/project_1.srcs/sim_1/new/FLOAT32_MUL_T.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FLOAT32_MUL_T' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FLOAT32_MUL_T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODER_64
INFO: [VRFC 10-311] analyzing module ENCODER_32
INFO: [VRFC 10-311] analyzing module ENCODER_16
INFO: [VRFC 10-311] analyzing module ENCODER_8
INFO: [VRFC 10-311] analyzing module ENCODER_4
INFO: [VRFC 10-311] analyzing module ENCODER_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLOAT32_MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT_TO_INT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLOAT_TO_INT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/INT_TO_FLOAT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INT_TO_FLOAT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sim_1/new/FLOAT32_MUL_T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLOAT32_MUL_T
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b14f7e29f3bc444c97c6ad30937a4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FLOAT32_MUL_T_behav xil_defaultlib.FLOAT32_MUL_T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b14f7e29f3bc444c97c6ad30937a4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FLOAT32_MUL_T_behav xil_defaultlib.FLOAT32_MUL_T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ENCODER_2
Compiling module xil_defaultlib.ENCODER_4
Compiling module xil_defaultlib.ENCODER_8
Compiling module xil_defaultlib.ENCODER_16
Compiling module xil_defaultlib.ENCODER_32
Compiling module xil_defaultlib.INT_TO_FLOAT
Compiling module xil_defaultlib.ENCODER_64
Compiling module xil_defaultlib.FLOAT32_MUL
Compiling module xil_defaultlib.FLOAT_TO_INT
Compiling module xil_defaultlib.FLOAT32_MUL_T
Compiling module xil_defaultlib.glbl
Built simulation snapshot FLOAT32_MUL_T_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/FLOAT32_MUL_T_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/FLOAT32_MUL_T_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jan 13 16:37:23 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 13 16:37:23 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FLOAT32_MUL_T_behav -key {Behavioral:sim_1:Functional:FLOAT32_MUL_T} -tclbatch {FLOAT32_MUL_T.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source FLOAT32_MUL_T.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/home/github/VerilogFloat/project_1/project_1.srcs/sim_1/new/FLOAT32_MUL_T.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FLOAT32_MUL_T_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1004.672 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.672 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FLOAT32_MUL_T' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FLOAT32_MUL_T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODER_64
INFO: [VRFC 10-311] analyzing module ENCODER_32
INFO: [VRFC 10-311] analyzing module ENCODER_16
INFO: [VRFC 10-311] analyzing module ENCODER_8
INFO: [VRFC 10-311] analyzing module ENCODER_4
INFO: [VRFC 10-311] analyzing module ENCODER_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLOAT32_MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT_TO_INT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLOAT_TO_INT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/INT_TO_FLOAT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INT_TO_FLOAT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sim_1/new/FLOAT32_MUL_T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLOAT32_MUL_T
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b14f7e29f3bc444c97c6ad30937a4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FLOAT32_MUL_T_behav xil_defaultlib.FLOAT32_MUL_T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b14f7e29f3bc444c97c6ad30937a4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FLOAT32_MUL_T_behav xil_defaultlib.FLOAT32_MUL_T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ENCODER_2
Compiling module xil_defaultlib.ENCODER_4
Compiling module xil_defaultlib.ENCODER_8
Compiling module xil_defaultlib.ENCODER_16
Compiling module xil_defaultlib.ENCODER_32
Compiling module xil_defaultlib.INT_TO_FLOAT
Compiling module xil_defaultlib.ENCODER_64
Compiling module xil_defaultlib.FLOAT32_MUL
Compiling module xil_defaultlib.FLOAT_TO_INT
Compiling module xil_defaultlib.FLOAT32_MUL_T
Compiling module xil_defaultlib.glbl
Built simulation snapshot FLOAT32_MUL_T_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FLOAT32_MUL_T_behav -key {Behavioral:sim_1:Functional:FLOAT32_MUL_T} -tclbatch {FLOAT32_MUL_T.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source FLOAT32_MUL_T.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/home/github/VerilogFloat/project_1/project_1.srcs/sim_1/new/FLOAT32_MUL_T.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FLOAT32_MUL_T_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1004.672 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FLOAT32_MUL_T' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FLOAT32_MUL_T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODER_64
INFO: [VRFC 10-311] analyzing module ENCODER_32
INFO: [VRFC 10-311] analyzing module ENCODER_16
INFO: [VRFC 10-311] analyzing module ENCODER_8
INFO: [VRFC 10-311] analyzing module ENCODER_4
INFO: [VRFC 10-311] analyzing module ENCODER_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLOAT32_MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT_TO_INT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLOAT_TO_INT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/INT_TO_FLOAT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INT_TO_FLOAT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sim_1/new/FLOAT32_MUL_T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLOAT32_MUL_T
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b14f7e29f3bc444c97c6ad30937a4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FLOAT32_MUL_T_behav xil_defaultlib.FLOAT32_MUL_T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b14f7e29f3bc444c97c6ad30937a4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FLOAT32_MUL_T_behav xil_defaultlib.FLOAT32_MUL_T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ENCODER_2
Compiling module xil_defaultlib.ENCODER_4
Compiling module xil_defaultlib.ENCODER_8
Compiling module xil_defaultlib.ENCODER_16
Compiling module xil_defaultlib.ENCODER_32
Compiling module xil_defaultlib.INT_TO_FLOAT
Compiling module xil_defaultlib.ENCODER_64
Compiling module xil_defaultlib.FLOAT32_MUL
Compiling module xil_defaultlib.FLOAT_TO_INT
Compiling module xil_defaultlib.FLOAT32_MUL_T
Compiling module xil_defaultlib.glbl
Built simulation snapshot FLOAT32_MUL_T_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FLOAT32_MUL_T_behav -key {Behavioral:sim_1:Functional:FLOAT32_MUL_T} -tclbatch {FLOAT32_MUL_T.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source FLOAT32_MUL_T.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/home/github/VerilogFloat/project_1/project_1.srcs/sim_1/new/FLOAT32_MUL_T.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FLOAT32_MUL_T_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.672 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FLOAT32_MUL_T' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FLOAT32_MUL_T_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/ENCODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODER_64
INFO: [VRFC 10-311] analyzing module ENCODER_32
INFO: [VRFC 10-311] analyzing module ENCODER_16
INFO: [VRFC 10-311] analyzing module ENCODER_8
INFO: [VRFC 10-311] analyzing module ENCODER_4
INFO: [VRFC 10-311] analyzing module ENCODER_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT32_MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLOAT32_MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/FLOAT_TO_INT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLOAT_TO_INT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sources_1/new/INT_TO_FLOAT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INT_TO_FLOAT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/VerilogFloat/project_1/project_1.srcs/sim_1/new/FLOAT32_MUL_T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLOAT32_MUL_T
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b14f7e29f3bc444c97c6ad30937a4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FLOAT32_MUL_T_behav xil_defaultlib.FLOAT32_MUL_T xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b14f7e29f3bc444c97c6ad30937a4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FLOAT32_MUL_T_behav xil_defaultlib.FLOAT32_MUL_T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ENCODER_2
Compiling module xil_defaultlib.ENCODER_4
Compiling module xil_defaultlib.ENCODER_8
Compiling module xil_defaultlib.ENCODER_16
Compiling module xil_defaultlib.ENCODER_32
Compiling module xil_defaultlib.INT_TO_FLOAT
Compiling module xil_defaultlib.ENCODER_64
Compiling module xil_defaultlib.FLOAT32_MUL
Compiling module xil_defaultlib.FLOAT_TO_INT
Compiling module xil_defaultlib.FLOAT32_MUL_T
Compiling module xil_defaultlib.glbl
Built simulation snapshot FLOAT32_MUL_T_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/home/github/VerilogFloat/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FLOAT32_MUL_T_behav -key {Behavioral:sim_1:Functional:FLOAT32_MUL_T} -tclbatch {FLOAT32_MUL_T.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source FLOAT32_MUL_T.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/home/github/VerilogFloat/project_1/project_1.srcs/sim_1/new/FLOAT32_MUL_T.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FLOAT32_MUL_T_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.672 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 16:43:03 2022...
