
TugasUAS.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003d88  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000008a  00802000  00003d88  00003e1c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000002a7  0080208a  0080208a  00003ea6  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00003ea6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  00003f04  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000660  00000000  00000000  00003f48  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000128d8  00000000  00000000  000045a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000058a2  00000000  00000000  00016e80  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000a5c4  00000000  00000000  0001c722  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001464  00000000  00000000  00026ce8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0003b758  00000000  00000000  0002814c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000a23e  00000000  00000000  000638a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000820  00000000  00000000  0006dae2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000ca47  00000000  00000000  0006e302  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	4f c2       	rjmp	.+1182   	; 0x4a0 <__ctors_end>
       2:	00 00       	nop
       4:	6e c2       	rjmp	.+1244   	; 0x4e2 <__bad_interrupt>
       6:	00 00       	nop
       8:	6c c2       	rjmp	.+1240   	; 0x4e2 <__bad_interrupt>
       a:	00 00       	nop
       c:	6a c2       	rjmp	.+1236   	; 0x4e2 <__bad_interrupt>
       e:	00 00       	nop
      10:	68 c2       	rjmp	.+1232   	; 0x4e2 <__bad_interrupt>
      12:	00 00       	nop
      14:	66 c2       	rjmp	.+1228   	; 0x4e2 <__bad_interrupt>
      16:	00 00       	nop
      18:	64 c2       	rjmp	.+1224   	; 0x4e2 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	62 c2       	rjmp	.+1220   	; 0x4e2 <__bad_interrupt>
      1e:	00 00       	nop
      20:	60 c2       	rjmp	.+1216   	; 0x4e2 <__bad_interrupt>
      22:	00 00       	nop
      24:	5e c2       	rjmp	.+1212   	; 0x4e2 <__bad_interrupt>
      26:	00 00       	nop
      28:	5c c2       	rjmp	.+1208   	; 0x4e2 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	5a c2       	rjmp	.+1204   	; 0x4e2 <__bad_interrupt>
      2e:	00 00       	nop
      30:	58 c2       	rjmp	.+1200   	; 0x4e2 <__bad_interrupt>
      32:	00 00       	nop
      34:	56 c2       	rjmp	.+1196   	; 0x4e2 <__bad_interrupt>
      36:	00 00       	nop
      38:	0c 94 ce 0c 	jmp	0x199c	; 0x199c <__vector_14>
      3c:	52 c2       	rjmp	.+1188   	; 0x4e2 <__bad_interrupt>
      3e:	00 00       	nop
      40:	50 c2       	rjmp	.+1184   	; 0x4e2 <__bad_interrupt>
      42:	00 00       	nop
      44:	4e c2       	rjmp	.+1180   	; 0x4e2 <__bad_interrupt>
      46:	00 00       	nop
      48:	4c c2       	rjmp	.+1176   	; 0x4e2 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	4a c2       	rjmp	.+1172   	; 0x4e2 <__bad_interrupt>
      4e:	00 00       	nop
      50:	48 c2       	rjmp	.+1168   	; 0x4e2 <__bad_interrupt>
      52:	00 00       	nop
      54:	46 c2       	rjmp	.+1164   	; 0x4e2 <__bad_interrupt>
      56:	00 00       	nop
      58:	44 c2       	rjmp	.+1160   	; 0x4e2 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	42 c2       	rjmp	.+1156   	; 0x4e2 <__bad_interrupt>
      5e:	00 00       	nop
      60:	40 c2       	rjmp	.+1152   	; 0x4e2 <__bad_interrupt>
      62:	00 00       	nop
      64:	3e c2       	rjmp	.+1148   	; 0x4e2 <__bad_interrupt>
      66:	00 00       	nop
      68:	3c c2       	rjmp	.+1144   	; 0x4e2 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	3a c2       	rjmp	.+1140   	; 0x4e2 <__bad_interrupt>
      6e:	00 00       	nop
      70:	38 c2       	rjmp	.+1136   	; 0x4e2 <__bad_interrupt>
      72:	00 00       	nop
      74:	36 c2       	rjmp	.+1132   	; 0x4e2 <__bad_interrupt>
      76:	00 00       	nop
      78:	34 c2       	rjmp	.+1128   	; 0x4e2 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	32 c2       	rjmp	.+1124   	; 0x4e2 <__bad_interrupt>
      7e:	00 00       	nop
      80:	30 c2       	rjmp	.+1120   	; 0x4e2 <__bad_interrupt>
      82:	00 00       	nop
      84:	2e c2       	rjmp	.+1116   	; 0x4e2 <__bad_interrupt>
      86:	00 00       	nop
      88:	2c c2       	rjmp	.+1112   	; 0x4e2 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	2a c2       	rjmp	.+1108   	; 0x4e2 <__bad_interrupt>
      8e:	00 00       	nop
      90:	28 c2       	rjmp	.+1104   	; 0x4e2 <__bad_interrupt>
      92:	00 00       	nop
      94:	26 c2       	rjmp	.+1100   	; 0x4e2 <__bad_interrupt>
      96:	00 00       	nop
      98:	24 c2       	rjmp	.+1096   	; 0x4e2 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	22 c2       	rjmp	.+1092   	; 0x4e2 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	20 c2       	rjmp	.+1088   	; 0x4e2 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	1e c2       	rjmp	.+1084   	; 0x4e2 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	1c c2       	rjmp	.+1080   	; 0x4e2 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	1a c2       	rjmp	.+1076   	; 0x4e2 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	18 c2       	rjmp	.+1072   	; 0x4e2 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	16 c2       	rjmp	.+1068   	; 0x4e2 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	14 c2       	rjmp	.+1064   	; 0x4e2 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	12 c2       	rjmp	.+1060   	; 0x4e2 <__bad_interrupt>
      be:	00 00       	nop
      c0:	10 c2       	rjmp	.+1056   	; 0x4e2 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	0e c2       	rjmp	.+1052   	; 0x4e2 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	0c c2       	rjmp	.+1048   	; 0x4e2 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	0a c2       	rjmp	.+1044   	; 0x4e2 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	08 c2       	rjmp	.+1040   	; 0x4e2 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	06 c2       	rjmp	.+1036   	; 0x4e2 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	04 c2       	rjmp	.+1032   	; 0x4e2 <__bad_interrupt>
      da:	00 00       	nop
      dc:	02 c2       	rjmp	.+1028   	; 0x4e2 <__bad_interrupt>
      de:	00 00       	nop
      e0:	00 c2       	rjmp	.+1024   	; 0x4e2 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	fe c1       	rjmp	.+1020   	; 0x4e2 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	fc c1       	rjmp	.+1016   	; 0x4e2 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	fa c1       	rjmp	.+1012   	; 0x4e2 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	f8 c1       	rjmp	.+1008   	; 0x4e2 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	f6 c1       	rjmp	.+1004   	; 0x4e2 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	f4 c1       	rjmp	.+1000   	; 0x4e2 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	f2 c1       	rjmp	.+996    	; 0x4e2 <__bad_interrupt>
      fe:	00 00       	nop
     100:	f0 c1       	rjmp	.+992    	; 0x4e2 <__bad_interrupt>
     102:	00 00       	nop
     104:	ee c1       	rjmp	.+988    	; 0x4e2 <__bad_interrupt>
     106:	00 00       	nop
     108:	ec c1       	rjmp	.+984    	; 0x4e2 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	ea c1       	rjmp	.+980    	; 0x4e2 <__bad_interrupt>
     10e:	00 00       	nop
     110:	e8 c1       	rjmp	.+976    	; 0x4e2 <__bad_interrupt>
     112:	00 00       	nop
     114:	e6 c1       	rjmp	.+972    	; 0x4e2 <__bad_interrupt>
     116:	00 00       	nop
     118:	e4 c1       	rjmp	.+968    	; 0x4e2 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	e2 c1       	rjmp	.+964    	; 0x4e2 <__bad_interrupt>
     11e:	00 00       	nop
     120:	e0 c1       	rjmp	.+960    	; 0x4e2 <__bad_interrupt>
     122:	00 00       	nop
     124:	de c1       	rjmp	.+956    	; 0x4e2 <__bad_interrupt>
     126:	00 00       	nop
     128:	dc c1       	rjmp	.+952    	; 0x4e2 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	da c1       	rjmp	.+948    	; 0x4e2 <__bad_interrupt>
     12e:	00 00       	nop
     130:	d8 c1       	rjmp	.+944    	; 0x4e2 <__bad_interrupt>
     132:	00 00       	nop
     134:	d6 c1       	rjmp	.+940    	; 0x4e2 <__bad_interrupt>
     136:	00 00       	nop
     138:	d4 c1       	rjmp	.+936    	; 0x4e2 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	d2 c1       	rjmp	.+932    	; 0x4e2 <__bad_interrupt>
     13e:	00 00       	nop
     140:	d0 c1       	rjmp	.+928    	; 0x4e2 <__bad_interrupt>
     142:	00 00       	nop
     144:	ce c1       	rjmp	.+924    	; 0x4e2 <__bad_interrupt>
     146:	00 00       	nop
     148:	cc c1       	rjmp	.+920    	; 0x4e2 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	ca c1       	rjmp	.+916    	; 0x4e2 <__bad_interrupt>
     14e:	00 00       	nop
     150:	c8 c1       	rjmp	.+912    	; 0x4e2 <__bad_interrupt>
     152:	00 00       	nop
     154:	c6 c1       	rjmp	.+908    	; 0x4e2 <__bad_interrupt>
     156:	00 00       	nop
     158:	c4 c1       	rjmp	.+904    	; 0x4e2 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	c2 c1       	rjmp	.+900    	; 0x4e2 <__bad_interrupt>
     15e:	00 00       	nop
     160:	c0 c1       	rjmp	.+896    	; 0x4e2 <__bad_interrupt>
     162:	00 00       	nop
     164:	be c1       	rjmp	.+892    	; 0x4e2 <__bad_interrupt>
     166:	00 00       	nop
     168:	bc c1       	rjmp	.+888    	; 0x4e2 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	ba c1       	rjmp	.+884    	; 0x4e2 <__bad_interrupt>
     16e:	00 00       	nop
     170:	b8 c1       	rjmp	.+880    	; 0x4e2 <__bad_interrupt>
     172:	00 00       	nop
     174:	b6 c1       	rjmp	.+876    	; 0x4e2 <__bad_interrupt>
     176:	00 00       	nop
     178:	b4 c1       	rjmp	.+872    	; 0x4e2 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	b2 c1       	rjmp	.+868    	; 0x4e2 <__bad_interrupt>
     17e:	00 00       	nop
     180:	b0 c1       	rjmp	.+864    	; 0x4e2 <__bad_interrupt>
     182:	00 00       	nop
     184:	ae c1       	rjmp	.+860    	; 0x4e2 <__bad_interrupt>
     186:	00 00       	nop
     188:	ac c1       	rjmp	.+856    	; 0x4e2 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	aa c1       	rjmp	.+852    	; 0x4e2 <__bad_interrupt>
     18e:	00 00       	nop
     190:	a8 c1       	rjmp	.+848    	; 0x4e2 <__bad_interrupt>
     192:	00 00       	nop
     194:	a6 c1       	rjmp	.+844    	; 0x4e2 <__bad_interrupt>
     196:	00 00       	nop
     198:	a4 c1       	rjmp	.+840    	; 0x4e2 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	a2 c1       	rjmp	.+836    	; 0x4e2 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	a0 c1       	rjmp	.+832    	; 0x4e2 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	9e c1       	rjmp	.+828    	; 0x4e2 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	9c c1       	rjmp	.+824    	; 0x4e2 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	9a c1       	rjmp	.+820    	; 0x4e2 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	98 c1       	rjmp	.+816    	; 0x4e2 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	96 c1       	rjmp	.+812    	; 0x4e2 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	94 c1       	rjmp	.+808    	; 0x4e2 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	92 c1       	rjmp	.+804    	; 0x4e2 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	90 c1       	rjmp	.+800    	; 0x4e2 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	8e c1       	rjmp	.+796    	; 0x4e2 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	8c c1       	rjmp	.+792    	; 0x4e2 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	8a c1       	rjmp	.+788    	; 0x4e2 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	88 c1       	rjmp	.+784    	; 0x4e2 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	86 c1       	rjmp	.+780    	; 0x4e2 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	84 c1       	rjmp	.+776    	; 0x4e2 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	82 c1       	rjmp	.+772    	; 0x4e2 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	80 c1       	rjmp	.+768    	; 0x4e2 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	7e c1       	rjmp	.+764    	; 0x4e2 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	7c c1       	rjmp	.+760    	; 0x4e2 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	7a c1       	rjmp	.+756    	; 0x4e2 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	78 c1       	rjmp	.+752    	; 0x4e2 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	76 c1       	rjmp	.+748    	; 0x4e2 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	74 c1       	rjmp	.+744    	; 0x4e2 <__bad_interrupt>
     1fa:	00 00       	nop
     1fc:	db 16       	cp	r13, r27
     1fe:	db 16       	cp	r13, r27
     200:	08 17       	cp	r16, r24
     202:	0d 17       	cp	r16, r29
     204:	22 17       	cp	r18, r18
     206:	db 16       	cp	r13, r27
     208:	db 16       	cp	r13, r27
     20a:	08 17       	cp	r16, r24
     20c:	0d 17       	cp	r16, r29

0000020e <__trampolines_end>:
     20e:	00 00       	nop
     210:	00 00       	nop
     212:	00 00       	nop
     214:	00 20       	and	r0, r0
     216:	20 20       	and	r2, r0
     218:	20 20       	and	r2, r0
     21a:	00 20       	and	r0, r0
     21c:	50 50       	subi	r21, 0x00	; 0
     21e:	50 00       	.word	0x0050	; ????
     220:	00 00       	nop
     222:	00 50       	subi	r16, 0x00	; 0
     224:	50 f8       	bld	r5, 0
     226:	50 f8       	bld	r5, 0
     228:	50 50       	subi	r21, 0x00	; 0
     22a:	20 78       	andi	r18, 0x80	; 128
     22c:	a0 70       	andi	r26, 0x00	; 0
     22e:	28 f0       	brcs	.+10     	; 0x23a <__trampolines_end+0x2c>
     230:	20 c0       	rjmp	.+64     	; 0x272 <__trampolines_end+0x64>
     232:	c8 10       	cpse	r12, r8
     234:	20 40       	sbci	r18, 0x00	; 0
     236:	98 18       	sub	r9, r8
     238:	60 90 a0 40 	lds	r6, 0x40A0	; 0x8040a0 <__bss_end+0x1d6f>
     23c:	a8 90       	.word	0x90a8	; ????
     23e:	68 60       	ori	r22, 0x08	; 8
     240:	20 40       	sbci	r18, 0x00	; 0
     242:	00 00       	nop
     244:	00 00       	nop
     246:	10 20       	and	r1, r0
     248:	40 40       	sbci	r20, 0x00	; 0
     24a:	40 20       	and	r4, r0
     24c:	10 40       	sbci	r17, 0x00	; 0
     24e:	20 10       	cpse	r2, r0
     250:	10 10       	cpse	r1, r0
     252:	20 40       	sbci	r18, 0x00	; 0
     254:	00 50       	subi	r16, 0x00	; 0
     256:	20 f8       	bld	r2, 0
     258:	20 50       	subi	r18, 0x00	; 0
     25a:	00 00       	nop
     25c:	20 20       	and	r2, r0
     25e:	f8 20       	and	r15, r8
     260:	20 00       	.word	0x0020	; ????
     262:	00 00       	nop
     264:	00 00       	nop
     266:	60 20       	and	r6, r0
     268:	40 00       	.word	0x0040	; ????
     26a:	00 00       	nop
     26c:	f8 00       	.word	0x00f8	; ????
     26e:	00 00       	nop
     270:	00 00       	nop
     272:	00 00       	nop
     274:	00 60       	ori	r16, 0x00	; 0
     276:	60 00       	.word	0x0060	; ????
     278:	08 10       	cpse	r0, r8
     27a:	20 40       	sbci	r18, 0x00	; 0
     27c:	80 00       	.word	0x0080	; ????
     27e:	70 88       	ldd	r7, Z+16	; 0x10
     280:	98 a8       	ldd	r9, Y+48	; 0x30
     282:	c8 88       	ldd	r12, Y+16	; 0x10
     284:	70 20       	and	r7, r0
     286:	60 20       	and	r6, r0
     288:	20 20       	and	r2, r0
     28a:	20 70       	andi	r18, 0x00	; 0
     28c:	70 88       	ldd	r7, Z+16	; 0x10
     28e:	08 10       	cpse	r0, r8
     290:	20 40       	sbci	r18, 0x00	; 0
     292:	f8 f8       	.word	0xf8f8	; ????
     294:	10 20       	and	r1, r0
     296:	10 08       	sbc	r1, r0
     298:	88 70       	andi	r24, 0x08	; 8
     29a:	10 30       	cpi	r17, 0x00	; 0
     29c:	50 90 f8 10 	lds	r5, 0x10F8	; 0x8010f8 <__TEXT_REGION_LENGTH__+0x7bf0f8>
     2a0:	10 f8       	bld	r1, 0
     2a2:	80 f0       	brcs	.+32     	; 0x2c4 <__trampolines_end+0xb6>
     2a4:	08 08       	sbc	r0, r8
     2a6:	88 70       	andi	r24, 0x08	; 8
     2a8:	30 40       	sbci	r19, 0x00	; 0
     2aa:	80 f0       	brcs	.+32     	; 0x2cc <__trampolines_end+0xbe>
     2ac:	88 88       	ldd	r8, Y+16	; 0x10
     2ae:	70 f8       	bld	r7, 0
     2b0:	08 10       	cpse	r0, r8
     2b2:	20 40       	sbci	r18, 0x00	; 0
     2b4:	40 40       	sbci	r20, 0x00	; 0
     2b6:	70 88       	ldd	r7, Z+16	; 0x10
     2b8:	88 70       	andi	r24, 0x08	; 8
     2ba:	88 88       	ldd	r8, Y+16	; 0x10
     2bc:	70 70       	andi	r23, 0x00	; 0
     2be:	88 88       	ldd	r8, Y+16	; 0x10
     2c0:	78 08       	sbc	r7, r8
     2c2:	10 60       	ori	r17, 0x00	; 0
     2c4:	00 60       	ori	r16, 0x00	; 0
     2c6:	60 00       	.word	0x0060	; ????
     2c8:	60 60       	ori	r22, 0x00	; 0
     2ca:	00 00       	nop
     2cc:	60 60       	ori	r22, 0x00	; 0
     2ce:	00 60       	ori	r16, 0x00	; 0
     2d0:	20 40       	sbci	r18, 0x00	; 0
     2d2:	08 10       	cpse	r0, r8
     2d4:	20 40       	sbci	r18, 0x00	; 0
     2d6:	20 10       	cpse	r2, r0
     2d8:	08 00       	.word	0x0008	; ????
     2da:	00 f8       	bld	r0, 0
     2dc:	00 f8       	bld	r0, 0
     2de:	00 00       	nop
     2e0:	80 40       	sbci	r24, 0x00	; 0
     2e2:	20 10       	cpse	r2, r0
     2e4:	20 40       	sbci	r18, 0x00	; 0
     2e6:	80 70       	andi	r24, 0x00	; 0
     2e8:	88 08       	sbc	r8, r8
     2ea:	10 20       	and	r1, r0
     2ec:	00 20       	and	r0, r0
     2ee:	70 88       	ldd	r7, Z+16	; 0x10
     2f0:	08 68       	ori	r16, 0x88	; 136
     2f2:	a8 a8       	ldd	r10, Y+48	; 0x30
     2f4:	70 70       	andi	r23, 0x00	; 0
     2f6:	88 88       	ldd	r8, Y+16	; 0x10
     2f8:	88 f8       	.word	0xf888	; ????
     2fa:	88 88       	ldd	r8, Y+16	; 0x10
     2fc:	f0 88       	ldd	r15, Z+16	; 0x10
     2fe:	88 f0       	brcs	.+34     	; 0x322 <__trampolines_end+0x114>
     300:	88 88       	ldd	r8, Y+16	; 0x10
     302:	f0 70       	andi	r31, 0x00	; 0
     304:	88 80       	ld	r8, Y
     306:	80 80       	ld	r8, Z
     308:	88 70       	andi	r24, 0x08	; 8
     30a:	e0 90 88 88 	lds	r14, 0x8888	; 0x808888 <__bss_end+0x6557>
     30e:	88 90       	.word	0x9088	; ????
     310:	e0 f8       	bld	r14, 0
     312:	80 80       	ld	r8, Z
     314:	f0 80       	ld	r15, Z
     316:	80 f8       	bld	r8, 0
     318:	f8 80       	ld	r15, Y
     31a:	80 e0       	ldi	r24, 0x00	; 0
     31c:	80 80       	ld	r8, Z
     31e:	80 70       	andi	r24, 0x00	; 0
     320:	88 80       	ld	r8, Y
     322:	80 98       	cbi	0x10, 0	; 16
     324:	88 70       	andi	r24, 0x08	; 8
     326:	88 88       	ldd	r8, Y+16	; 0x10
     328:	88 f8       	.word	0xf888	; ????
     32a:	88 88       	ldd	r8, Y+16	; 0x10
     32c:	88 70       	andi	r24, 0x08	; 8
     32e:	20 20       	and	r2, r0
     330:	20 20       	and	r2, r0
     332:	20 70       	andi	r18, 0x00	; 0
     334:	38 10       	cpse	r3, r8
     336:	10 10       	cpse	r1, r0
     338:	10 90 60 88 	lds	r1, 0x8860	; 0x808860 <__bss_end+0x652f>
     33c:	90 a0       	ldd	r9, Z+32	; 0x20
     33e:	c0 a0       	ldd	r12, Z+32	; 0x20
     340:	90 88       	ldd	r9, Z+16	; 0x10
     342:	80 80       	ld	r8, Z
     344:	80 80       	ld	r8, Z
     346:	80 80       	ld	r8, Z
     348:	f8 88       	ldd	r15, Y+16	; 0x10
     34a:	d8 a8       	ldd	r13, Y+48	; 0x30
     34c:	88 88       	ldd	r8, Y+16	; 0x10
     34e:	88 88       	ldd	r8, Y+16	; 0x10
     350:	88 88       	ldd	r8, Y+16	; 0x10
     352:	c8 a8       	ldd	r12, Y+48	; 0x30
     354:	98 88       	ldd	r9, Y+16	; 0x10
     356:	88 70       	andi	r24, 0x08	; 8
     358:	88 88       	ldd	r8, Y+16	; 0x10
     35a:	88 88       	ldd	r8, Y+16	; 0x10
     35c:	88 70       	andi	r24, 0x08	; 8
     35e:	f0 88       	ldd	r15, Z+16	; 0x10
     360:	88 f0       	brcs	.+34     	; 0x384 <__trampolines_end+0x176>
     362:	80 80       	ld	r8, Z
     364:	80 70       	andi	r24, 0x00	; 0
     366:	88 88       	ldd	r8, Y+16	; 0x10
     368:	88 a8       	ldd	r8, Y+48	; 0x30
     36a:	90 68       	ori	r25, 0x80	; 128
     36c:	f0 88       	ldd	r15, Z+16	; 0x10
     36e:	88 f0       	brcs	.+34     	; 0x392 <__trampolines_end+0x184>
     370:	a0 90 88 78 	lds	r10, 0x7888	; 0x807888 <__bss_end+0x5557>
     374:	80 80       	ld	r8, Z
     376:	70 08       	sbc	r7, r0
     378:	08 f0       	brcs	.+2      	; 0x37c <__trampolines_end+0x16e>
     37a:	f8 20       	and	r15, r8
     37c:	20 20       	and	r2, r0
     37e:	20 20       	and	r2, r0
     380:	20 88       	ldd	r2, Z+16	; 0x10
     382:	88 88       	ldd	r8, Y+16	; 0x10
     384:	88 88       	ldd	r8, Y+16	; 0x10
     386:	88 70       	andi	r24, 0x08	; 8
     388:	88 88       	ldd	r8, Y+16	; 0x10
     38a:	88 88       	ldd	r8, Y+16	; 0x10
     38c:	88 50       	subi	r24, 0x08	; 8
     38e:	20 88       	ldd	r2, Z+16	; 0x10
     390:	88 88       	ldd	r8, Y+16	; 0x10
     392:	a8 a8       	ldd	r10, Y+48	; 0x30
     394:	d8 88       	ldd	r13, Y+16	; 0x10
     396:	88 88       	ldd	r8, Y+16	; 0x10
     398:	50 20       	and	r5, r0
     39a:	50 88       	ldd	r5, Z+16	; 0x10
     39c:	88 88       	ldd	r8, Y+16	; 0x10
     39e:	88 50       	subi	r24, 0x08	; 8
     3a0:	20 20       	and	r2, r0
     3a2:	20 20       	and	r2, r0
     3a4:	f8 08       	sbc	r15, r8
     3a6:	10 20       	and	r1, r0
     3a8:	40 80       	ld	r4, Z
     3aa:	f8 38       	cpi	r31, 0x88	; 136
     3ac:	20 20       	and	r2, r0
     3ae:	20 20       	and	r2, r0
     3b0:	20 38       	cpi	r18, 0x80	; 128
     3b2:	00 80       	ld	r0, Z
     3b4:	40 20       	and	r4, r0
     3b6:	10 08       	sbc	r1, r0
     3b8:	00 e0       	ldi	r16, 0x00	; 0
     3ba:	20 20       	and	r2, r0
     3bc:	20 20       	and	r2, r0
     3be:	20 e0       	ldi	r18, 0x00	; 0
     3c0:	20 50       	subi	r18, 0x00	; 0
     3c2:	88 00       	.word	0x0088	; ????
	...
     3cc:	00 f8       	bld	r0, 0
     3ce:	40 20       	and	r4, r0
     3d0:	10 00       	.word	0x0010	; ????
     3d2:	00 00       	nop
     3d4:	00 00       	nop
     3d6:	00 70       	andi	r16, 0x00	; 0
     3d8:	08 78       	andi	r16, 0x88	; 136
     3da:	88 78       	andi	r24, 0x88	; 136
     3dc:	80 80       	ld	r8, Z
     3de:	b0 c8       	rjmp	.-3744   	; 0xfffff540 <__eeprom_end+0xff7ef540>
     3e0:	88 88       	ldd	r8, Y+16	; 0x10
     3e2:	f0 00       	.word	0x00f0	; ????
     3e4:	00 70       	andi	r16, 0x00	; 0
     3e6:	80 80       	ld	r8, Z
     3e8:	88 70       	andi	r24, 0x08	; 8
     3ea:	08 08       	sbc	r0, r8
     3ec:	68 98       	cbi	0x0d, 0	; 13
     3ee:	88 88       	ldd	r8, Y+16	; 0x10
     3f0:	78 00       	.word	0x0078	; ????
     3f2:	00 70       	andi	r16, 0x00	; 0
     3f4:	88 f8       	.word	0xf888	; ????
     3f6:	80 70       	andi	r24, 0x00	; 0
     3f8:	30 48       	sbci	r19, 0x80	; 128
     3fa:	40 e0       	ldi	r20, 0x00	; 0
     3fc:	40 40       	sbci	r20, 0x00	; 0
     3fe:	40 00       	.word	0x0040	; ????
     400:	00 78       	andi	r16, 0x80	; 128
     402:	88 78       	andi	r24, 0x88	; 136
     404:	08 30       	cpi	r16, 0x08	; 8
     406:	80 80       	ld	r8, Z
     408:	b0 c8       	rjmp	.-3744   	; 0xfffff56a <__eeprom_end+0xff7ef56a>
     40a:	88 88       	ldd	r8, Y+16	; 0x10
     40c:	88 20       	and	r8, r8
     40e:	00 60       	ori	r16, 0x00	; 0
     410:	20 20       	and	r2, r0
     412:	20 70       	andi	r18, 0x00	; 0
     414:	10 00       	.word	0x0010	; ????
     416:	30 10       	cpse	r3, r0
     418:	10 90 60 40 	lds	r1, 0x4060	; 0x804060 <__bss_end+0x1d2f>
     41c:	40 48       	sbci	r20, 0x80	; 128
     41e:	50 60       	ori	r21, 0x00	; 0
     420:	50 48       	sbci	r21, 0x80	; 128
     422:	60 20       	and	r6, r0
     424:	20 20       	and	r2, r0
     426:	20 20       	and	r2, r0
     428:	70 00       	.word	0x0070	; ????
     42a:	00 d0       	rcall	.+0      	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
     42c:	a8 a8       	ldd	r10, Y+48	; 0x30
     42e:	88 88       	ldd	r8, Y+16	; 0x10
     430:	00 00       	nop
     432:	b0 c8       	rjmp	.-3744   	; 0xfffff594 <__eeprom_end+0xff7ef594>
     434:	88 88       	ldd	r8, Y+16	; 0x10
     436:	88 00       	.word	0x0088	; ????
     438:	00 70       	andi	r16, 0x00	; 0
     43a:	88 88       	ldd	r8, Y+16	; 0x10
     43c:	88 70       	andi	r24, 0x08	; 8
     43e:	00 00       	nop
     440:	f0 88       	ldd	r15, Z+16	; 0x10
     442:	f0 80       	ld	r15, Z
     444:	80 00       	.word	0x0080	; ????
     446:	00 68       	ori	r16, 0x80	; 128
     448:	98 78       	andi	r25, 0x88	; 136
     44a:	08 08       	sbc	r0, r8
     44c:	00 00       	nop
     44e:	b0 c8       	rjmp	.-3744   	; 0xfffff5b0 <__eeprom_end+0xff7ef5b0>
     450:	80 80       	ld	r8, Z
     452:	80 00       	.word	0x0080	; ????
     454:	00 70       	andi	r16, 0x00	; 0
     456:	80 70       	andi	r24, 0x00	; 0
     458:	08 f0       	brcs	.+2      	; 0x45c <__LOCK_REGION_LENGTH__+0x5c>
     45a:	40 40       	sbci	r20, 0x00	; 0
     45c:	e0 40       	sbci	r30, 0x00	; 0
     45e:	40 48       	sbci	r20, 0x80	; 128
     460:	30 00       	.word	0x0030	; ????
     462:	00 88       	ldd	r0, Z+16	; 0x10
     464:	88 88       	ldd	r8, Y+16	; 0x10
     466:	98 68       	ori	r25, 0x88	; 136
     468:	00 00       	nop
     46a:	88 88       	ldd	r8, Y+16	; 0x10
     46c:	88 50       	subi	r24, 0x08	; 8
     46e:	20 00       	.word	0x0020	; ????
     470:	00 88       	ldd	r0, Z+16	; 0x10
     472:	88 a8       	ldd	r8, Y+48	; 0x30
     474:	a8 50       	subi	r26, 0x08	; 8
     476:	00 00       	nop
     478:	88 50       	subi	r24, 0x08	; 8
     47a:	20 50       	subi	r18, 0x00	; 0
     47c:	88 00       	.word	0x0088	; ????
     47e:	00 88       	ldd	r0, Z+16	; 0x10
     480:	88 78       	andi	r24, 0x88	; 136
     482:	08 70       	andi	r16, 0x08	; 8
     484:	00 00       	nop
     486:	f8 10       	cpse	r15, r8
     488:	20 40       	sbci	r18, 0x00	; 0
     48a:	f8 10       	cpse	r15, r8
     48c:	20 20       	and	r2, r0
     48e:	40 20       	and	r4, r0
     490:	20 10       	cpse	r2, r0
     492:	20 20       	and	r2, r0
     494:	20 20       	and	r2, r0
     496:	20 20       	and	r2, r0
     498:	20 40       	sbci	r18, 0x00	; 0
     49a:	20 20       	and	r2, r0
     49c:	10 20       	and	r1, r0
     49e:	20 40       	sbci	r18, 0x00	; 0

000004a0 <__ctors_end>:
     4a0:	11 24       	eor	r1, r1
     4a2:	1f be       	out	0x3f, r1	; 63
     4a4:	cf ef       	ldi	r28, 0xFF	; 255
     4a6:	cd bf       	out	0x3d, r28	; 61
     4a8:	df e5       	ldi	r29, 0x5F	; 95
     4aa:	de bf       	out	0x3e, r29	; 62
     4ac:	00 e0       	ldi	r16, 0x00	; 0
     4ae:	0c bf       	out	0x3c, r16	; 60

000004b0 <__do_copy_data>:
     4b0:	10 e2       	ldi	r17, 0x20	; 32
     4b2:	a0 e0       	ldi	r26, 0x00	; 0
     4b4:	b0 e2       	ldi	r27, 0x20	; 32
     4b6:	e8 e8       	ldi	r30, 0x88	; 136
     4b8:	fd e3       	ldi	r31, 0x3D	; 61
     4ba:	00 e0       	ldi	r16, 0x00	; 0
     4bc:	0b bf       	out	0x3b, r16	; 59
     4be:	02 c0       	rjmp	.+4      	; 0x4c4 <__do_copy_data+0x14>
     4c0:	07 90       	elpm	r0, Z+
     4c2:	0d 92       	st	X+, r0
     4c4:	aa 38       	cpi	r26, 0x8A	; 138
     4c6:	b1 07       	cpc	r27, r17
     4c8:	d9 f7       	brne	.-10     	; 0x4c0 <__do_copy_data+0x10>

000004ca <__do_clear_bss>:
     4ca:	23 e2       	ldi	r18, 0x23	; 35
     4cc:	aa e8       	ldi	r26, 0x8A	; 138
     4ce:	b0 e2       	ldi	r27, 0x20	; 32
     4d0:	01 c0       	rjmp	.+2      	; 0x4d4 <.do_clear_bss_start>

000004d2 <.do_clear_bss_loop>:
     4d2:	1d 92       	st	X+, r1

000004d4 <.do_clear_bss_start>:
     4d4:	a1 33       	cpi	r26, 0x31	; 49
     4d6:	b2 07       	cpc	r27, r18
     4d8:	e1 f7       	brne	.-8      	; 0x4d2 <.do_clear_bss_loop>
     4da:	0e 94 0f 1a 	call	0x341e	; 0x341e <main>
     4de:	0c 94 c2 1e 	jmp	0x3d84	; 0x3d84 <_exit>

000004e2 <__bad_interrupt>:
     4e2:	8e cd       	rjmp	.-1252   	; 0x0 <__vectors>

000004e4 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
     4e4:	04 c0       	rjmp	.+8      	; 0x4ee <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
     4e6:	61 50       	subi	r22, 0x01	; 1
     4e8:	71 09       	sbc	r23, r1
     4ea:	81 09       	sbc	r24, r1
     4ec:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     4ee:	61 15       	cp	r22, r1
     4f0:	71 05       	cpc	r23, r1
     4f2:	81 05       	cpc	r24, r1
     4f4:	91 05       	cpc	r25, r1
     4f6:	b9 f7       	brne	.-18     	; 0x4e6 <__portable_avr_delay_cycles+0x2>
     4f8:	08 95       	ret

000004fa <st7565r_init>:
 * Call this function to initialize the hardware interface and the LCD
 * controller. When initialization is done the display is turned on and ready
 * to receive data.
 */
void st7565r_init(void)
{
     4fa:	bf 92       	push	r11
     4fc:	cf 92       	push	r12
     4fe:	df 92       	push	r13
     500:	ef 92       	push	r14
     502:	ff 92       	push	r15
     504:	0f 93       	push	r16
     506:	1f 93       	push	r17
     508:	cf 93       	push	r28
     50a:	df 93       	push	r29
     50c:	1f 92       	push	r1
     50e:	cd b7       	in	r28, 0x3d	; 61
     510:	de b7       	in	r29, 0x3e	; 62
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     512:	00 e0       	ldi	r16, 0x00	; 0
     514:	16 e0       	ldi	r17, 0x06	; 6
     516:	68 94       	set
     518:	ff 24       	eor	r15, r15
     51a:	f3 f8       	bld	r15, 3
     51c:	f8 01       	movw	r30, r16
     51e:	f6 82       	std	Z+6, r15	; 0x06
 * function, this command will control the RST pin.
 */
static inline void st7565r_hard_reset(void)
{
	ioport_set_pin_low(ST7565R_RESET_PIN);
	delay_us(10);
     520:	64 e0       	ldi	r22, 0x04	; 4
     522:	70 e0       	ldi	r23, 0x00	; 0
     524:	80 e0       	ldi	r24, 0x00	; 0
     526:	90 e0       	ldi	r25, 0x00	; 0
     528:	dd df       	rcall	.-70     	; 0x4e4 <__portable_avr_delay_cycles>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     52a:	f8 01       	movw	r30, r16
     52c:	f5 82       	std	Z+5, r15	; 0x05
	ioport_set_pin_high(ST7565R_RESET_PIN);
	delay_us(10);
     52e:	64 e0       	ldi	r22, 0x04	; 4
     530:	70 e0       	ldi	r23, 0x00	; 0
     532:	80 e0       	ldi	r24, 0x00	; 0
     534:	90 e0       	ldi	r25, 0x00	; 0
     536:	d6 df       	rcall	.-84     	; 0x4e4 <__portable_avr_delay_cycles>
	spi_flags_t spi_flags = SPI_MODE_3;
	board_spi_select_id_t spi_select_id = 0;
#endif

#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {
     538:	0f 2e       	mov	r0, r31
     53a:	fb e2       	ldi	r31, 0x2B	; 43
     53c:	bf 2e       	mov	r11, r31
     53e:	f0 2d       	mov	r31, r0
     540:	b9 82       	std	Y+1, r11	; 0x01
		.id = ST7565R_CS_PIN,
	};
	usart_spi_init(ST7565R_USART_SPI);
     542:	80 ea       	ldi	r24, 0xA0	; 160
     544:	99 e0       	ldi	r25, 0x09	; 9
     546:	fe d6       	rcall	.+3580   	; 0x1344 <usart_spi_init>
	usart_spi_setup_device(ST7565R_USART_SPI, &device, spi_flags,
     548:	c1 2c       	mov	r12, r1
     54a:	d1 2c       	mov	r13, r1
     54c:	76 01       	movw	r14, r12
     54e:	00 e4       	ldi	r16, 0x40	; 64
     550:	12 e4       	ldi	r17, 0x42	; 66
     552:	2f e0       	ldi	r18, 0x0F	; 15
     554:	30 e0       	ldi	r19, 0x00	; 0
     556:	43 e0       	ldi	r20, 0x03	; 3
     558:	be 01       	movw	r22, r28
     55a:	6f 5f       	subi	r22, 0xFF	; 255
     55c:	7f 4f       	sbci	r23, 0xFF	; 255
     55e:	80 ea       	ldi	r24, 0xA0	; 160
     560:	99 e0       	ldi	r25, 0x09	; 9
     562:	1f d7       	rcall	.+3646   	; 0x13a2 <usart_spi_setup_device>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     564:	00 e6       	ldi	r16, 0x60	; 96
     566:	16 e0       	ldi	r17, 0x06	; 6
     568:	ff 24       	eor	r15, r15
     56a:	f3 94       	inc	r15
     56c:	f8 01       	movw	r30, r16
     56e:	f6 82       	std	Z+6, r15	; 0x06
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     570:	b9 82       	std	Y+1, r11	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     572:	be 01       	movw	r22, r28
     574:	6f 5f       	subi	r22, 0xFF	; 255
     576:	7f 4f       	sbci	r23, 0xFF	; 255
     578:	80 ea       	ldi	r24, 0xA0	; 160
     57a:	99 e0       	ldi	r25, 0x09	; 9
     57c:	2c d7       	rcall	.+3672   	; 0x13d6 <usart_spi_select_device>
     57e:	f8 01       	movw	r30, r16
     580:	f6 82       	std	Z+6, r15	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     582:	e0 ea       	ldi	r30, 0xA0	; 160
     584:	f9 e0       	ldi	r31, 0x09	; 9
     586:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     588:	85 ff       	sbrs	r24, 5
     58a:	fd cf       	rjmp	.-6      	; 0x586 <st7565r_init+0x8c>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     58c:	80 ea       	ldi	r24, 0xA0	; 160
     58e:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     592:	e0 ea       	ldi	r30, 0xA0	; 160
     594:	f9 e0       	ldi	r31, 0x09	; 9
     596:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     598:	86 ff       	sbrs	r24, 6
     59a:	fd cf       	rjmp	.-6      	; 0x596 <st7565r_init+0x9c>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     59c:	e0 ea       	ldi	r30, 0xA0	; 160
     59e:	f9 e0       	ldi	r31, 0x09	; 9
     5a0:	80 e4       	ldi	r24, 0x40	; 64
     5a2:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     5a4:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     5a6:	be 01       	movw	r22, r28
     5a8:	6f 5f       	subi	r22, 0xFF	; 255
     5aa:	7f 4f       	sbci	r23, 0xFF	; 255
     5ac:	80 ea       	ldi	r24, 0xA0	; 160
     5ae:	99 e0       	ldi	r25, 0x09	; 9
     5b0:	28 d7       	rcall	.+3664   	; 0x1402 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     5b2:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     5b4:	89 83       	std	Y+1, r24	; 0x01
     5b6:	be 01       	movw	r22, r28
     5b8:	6f 5f       	subi	r22, 0xFF	; 255
     5ba:	7f 4f       	sbci	r23, 0xFF	; 255
     5bc:	80 ea       	ldi	r24, 0xA0	; 160
     5be:	99 e0       	ldi	r25, 0x09	; 9
     5c0:	0a d7       	rcall	.+3604   	; 0x13d6 <usart_spi_select_device>
     5c2:	81 e0       	ldi	r24, 0x01	; 1
     5c4:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     5c8:	e0 ea       	ldi	r30, 0xA0	; 160
     5ca:	f9 e0       	ldi	r31, 0x09	; 9
     5cc:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     5ce:	85 ff       	sbrs	r24, 5
     5d0:	fd cf       	rjmp	.-6      	; 0x5cc <st7565r_init+0xd2>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     5d2:	86 ea       	ldi	r24, 0xA6	; 166
     5d4:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     5d8:	e0 ea       	ldi	r30, 0xA0	; 160
     5da:	f9 e0       	ldi	r31, 0x09	; 9
     5dc:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     5de:	86 ff       	sbrs	r24, 6
     5e0:	fd cf       	rjmp	.-6      	; 0x5dc <st7565r_init+0xe2>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     5e2:	e0 ea       	ldi	r30, 0xA0	; 160
     5e4:	f9 e0       	ldi	r31, 0x09	; 9
     5e6:	80 e4       	ldi	r24, 0x40	; 64
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     5e8:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     5ea:	80 81       	ld	r24, Z
     5ec:	be 01       	movw	r22, r28
     5ee:	6f 5f       	subi	r22, 0xFF	; 255
     5f0:	7f 4f       	sbci	r23, 0xFF	; 255
     5f2:	80 ea       	ldi	r24, 0xA0	; 160
     5f4:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     5f6:	05 d7       	rcall	.+3594   	; 0x1402 <usart_spi_deselect_device>
     5f8:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     5fa:	89 83       	std	Y+1, r24	; 0x01
     5fc:	be 01       	movw	r22, r28
     5fe:	6f 5f       	subi	r22, 0xFF	; 255
     600:	7f 4f       	sbci	r23, 0xFF	; 255
     602:	80 ea       	ldi	r24, 0xA0	; 160
     604:	99 e0       	ldi	r25, 0x09	; 9
     606:	e7 d6       	rcall	.+3534   	; 0x13d6 <usart_spi_select_device>
     608:	81 e0       	ldi	r24, 0x01	; 1
     60a:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     60e:	e0 ea       	ldi	r30, 0xA0	; 160
     610:	f9 e0       	ldi	r31, 0x09	; 9
     612:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     614:	85 ff       	sbrs	r24, 5
     616:	fd cf       	rjmp	.-6      	; 0x612 <st7565r_init+0x118>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     618:	88 ec       	ldi	r24, 0xC8	; 200
     61a:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     61e:	e0 ea       	ldi	r30, 0xA0	; 160
     620:	f9 e0       	ldi	r31, 0x09	; 9
     622:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     624:	86 ff       	sbrs	r24, 6
     626:	fd cf       	rjmp	.-6      	; 0x622 <st7565r_init+0x128>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     628:	e0 ea       	ldi	r30, 0xA0	; 160
     62a:	f9 e0       	ldi	r31, 0x09	; 9
     62c:	80 e4       	ldi	r24, 0x40	; 64
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     62e:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     630:	80 81       	ld	r24, Z
     632:	be 01       	movw	r22, r28
     634:	6f 5f       	subi	r22, 0xFF	; 255
     636:	7f 4f       	sbci	r23, 0xFF	; 255
     638:	80 ea       	ldi	r24, 0xA0	; 160
     63a:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     63c:	e2 d6       	rcall	.+3524   	; 0x1402 <usart_spi_deselect_device>
     63e:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     640:	89 83       	std	Y+1, r24	; 0x01
     642:	be 01       	movw	r22, r28
     644:	6f 5f       	subi	r22, 0xFF	; 255
     646:	7f 4f       	sbci	r23, 0xFF	; 255
     648:	80 ea       	ldi	r24, 0xA0	; 160
     64a:	99 e0       	ldi	r25, 0x09	; 9
     64c:	c4 d6       	rcall	.+3464   	; 0x13d6 <usart_spi_select_device>
     64e:	81 e0       	ldi	r24, 0x01	; 1
     650:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     654:	e0 ea       	ldi	r30, 0xA0	; 160
     656:	f9 e0       	ldi	r31, 0x09	; 9
     658:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     65a:	85 ff       	sbrs	r24, 5
     65c:	fd cf       	rjmp	.-6      	; 0x658 <st7565r_init+0x15e>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     65e:	82 ea       	ldi	r24, 0xA2	; 162
     660:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     664:	e0 ea       	ldi	r30, 0xA0	; 160
     666:	f9 e0       	ldi	r31, 0x09	; 9
     668:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     66a:	86 ff       	sbrs	r24, 6
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     66c:	fd cf       	rjmp	.-6      	; 0x668 <st7565r_init+0x16e>
     66e:	e0 ea       	ldi	r30, 0xA0	; 160
     670:	f9 e0       	ldi	r31, 0x09	; 9
     672:	80 e4       	ldi	r24, 0x40	; 64
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     674:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     676:	80 81       	ld	r24, Z
     678:	be 01       	movw	r22, r28
     67a:	6f 5f       	subi	r22, 0xFF	; 255
     67c:	7f 4f       	sbci	r23, 0xFF	; 255
     67e:	80 ea       	ldi	r24, 0xA0	; 160
     680:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     682:	bf d6       	rcall	.+3454   	; 0x1402 <usart_spi_deselect_device>
     684:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     686:	89 83       	std	Y+1, r24	; 0x01
     688:	be 01       	movw	r22, r28
     68a:	6f 5f       	subi	r22, 0xFF	; 255
     68c:	7f 4f       	sbci	r23, 0xFF	; 255
     68e:	80 ea       	ldi	r24, 0xA0	; 160
     690:	99 e0       	ldi	r25, 0x09	; 9
     692:	a1 d6       	rcall	.+3394   	; 0x13d6 <usart_spi_select_device>
     694:	81 e0       	ldi	r24, 0x01	; 1
     696:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     69a:	e0 ea       	ldi	r30, 0xA0	; 160
     69c:	f9 e0       	ldi	r31, 0x09	; 9
     69e:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     6a0:	85 ff       	sbrs	r24, 5
     6a2:	fd cf       	rjmp	.-6      	; 0x69e <st7565r_init+0x1a4>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     6a4:	8f e2       	ldi	r24, 0x2F	; 47
     6a6:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     6aa:	e0 ea       	ldi	r30, 0xA0	; 160
     6ac:	f9 e0       	ldi	r31, 0x09	; 9
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     6ae:	81 81       	ldd	r24, Z+1	; 0x01
     6b0:	86 ff       	sbrs	r24, 6
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     6b2:	fd cf       	rjmp	.-6      	; 0x6ae <st7565r_init+0x1b4>
     6b4:	e0 ea       	ldi	r30, 0xA0	; 160
     6b6:	f9 e0       	ldi	r31, 0x09	; 9
     6b8:	80 e4       	ldi	r24, 0x40	; 64
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     6ba:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     6bc:	80 81       	ld	r24, Z
     6be:	be 01       	movw	r22, r28
     6c0:	6f 5f       	subi	r22, 0xFF	; 255
     6c2:	7f 4f       	sbci	r23, 0xFF	; 255
     6c4:	80 ea       	ldi	r24, 0xA0	; 160
     6c6:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     6c8:	9c d6       	rcall	.+3384   	; 0x1402 <usart_spi_deselect_device>
     6ca:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     6cc:	89 83       	std	Y+1, r24	; 0x01
     6ce:	be 01       	movw	r22, r28
     6d0:	6f 5f       	subi	r22, 0xFF	; 255
     6d2:	7f 4f       	sbci	r23, 0xFF	; 255
     6d4:	80 ea       	ldi	r24, 0xA0	; 160
     6d6:	99 e0       	ldi	r25, 0x09	; 9
     6d8:	7e d6       	rcall	.+3324   	; 0x13d6 <usart_spi_select_device>
     6da:	81 e0       	ldi	r24, 0x01	; 1
     6dc:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     6e0:	e0 ea       	ldi	r30, 0xA0	; 160
     6e2:	f9 e0       	ldi	r31, 0x09	; 9
     6e4:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     6e6:	85 ff       	sbrs	r24, 5
     6e8:	fd cf       	rjmp	.-6      	; 0x6e4 <st7565r_init+0x1ea>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     6ea:	88 ef       	ldi	r24, 0xF8	; 248
     6ec:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     6f0:	e0 ea       	ldi	r30, 0xA0	; 160
     6f2:	f9 e0       	ldi	r31, 0x09	; 9
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     6f4:	81 81       	ldd	r24, Z+1	; 0x01
     6f6:	86 ff       	sbrs	r24, 6
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     6f8:	fd cf       	rjmp	.-6      	; 0x6f4 <st7565r_init+0x1fa>
     6fa:	e0 ea       	ldi	r30, 0xA0	; 160
     6fc:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     6fe:	80 e4       	ldi	r24, 0x40	; 64
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     700:	81 83       	std	Z+1, r24	; 0x01
     702:	80 81       	ld	r24, Z
     704:	be 01       	movw	r22, r28
     706:	6f 5f       	subi	r22, 0xFF	; 255
     708:	7f 4f       	sbci	r23, 0xFF	; 255
     70a:	80 ea       	ldi	r24, 0xA0	; 160
     70c:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     70e:	79 d6       	rcall	.+3314   	; 0x1402 <usart_spi_deselect_device>
     710:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     712:	89 83       	std	Y+1, r24	; 0x01
     714:	be 01       	movw	r22, r28
     716:	6f 5f       	subi	r22, 0xFF	; 255
     718:	7f 4f       	sbci	r23, 0xFF	; 255
     71a:	80 ea       	ldi	r24, 0xA0	; 160
     71c:	99 e0       	ldi	r25, 0x09	; 9
     71e:	5b d6       	rcall	.+3254   	; 0x13d6 <usart_spi_select_device>
     720:	81 e0       	ldi	r24, 0x01	; 1
     722:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     726:	e0 ea       	ldi	r30, 0xA0	; 160
     728:	f9 e0       	ldi	r31, 0x09	; 9
     72a:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     72c:	85 ff       	sbrs	r24, 5
     72e:	fd cf       	rjmp	.-6      	; 0x72a <st7565r_init+0x230>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     730:	10 92 a0 09 	sts	0x09A0, r1	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     734:	e0 ea       	ldi	r30, 0xA0	; 160
     736:	f9 e0       	ldi	r31, 0x09	; 9
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     738:	81 81       	ldd	r24, Z+1	; 0x01
     73a:	86 ff       	sbrs	r24, 6
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     73c:	fd cf       	rjmp	.-6      	; 0x738 <st7565r_init+0x23e>
     73e:	e0 ea       	ldi	r30, 0xA0	; 160
     740:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     742:	80 e4       	ldi	r24, 0x40	; 64
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     744:	81 83       	std	Z+1, r24	; 0x01
     746:	80 81       	ld	r24, Z
     748:	be 01       	movw	r22, r28
     74a:	6f 5f       	subi	r22, 0xFF	; 255
     74c:	7f 4f       	sbci	r23, 0xFF	; 255
     74e:	80 ea       	ldi	r24, 0xA0	; 160
     750:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     752:	57 d6       	rcall	.+3246   	; 0x1402 <usart_spi_deselect_device>
     754:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     756:	89 83       	std	Y+1, r24	; 0x01
     758:	be 01       	movw	r22, r28
     75a:	6f 5f       	subi	r22, 0xFF	; 255
     75c:	7f 4f       	sbci	r23, 0xFF	; 255
     75e:	80 ea       	ldi	r24, 0xA0	; 160
     760:	99 e0       	ldi	r25, 0x09	; 9
     762:	39 d6       	rcall	.+3186   	; 0x13d6 <usart_spi_select_device>
     764:	81 e0       	ldi	r24, 0x01	; 1
     766:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     76a:	e0 ea       	ldi	r30, 0xA0	; 160
     76c:	f9 e0       	ldi	r31, 0x09	; 9
     76e:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     770:	85 ff       	sbrs	r24, 5
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     772:	fd cf       	rjmp	.-6      	; 0x76e <st7565r_init+0x274>
     774:	81 e2       	ldi	r24, 0x21	; 33
     776:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     77a:	e0 ea       	ldi	r30, 0xA0	; 160
     77c:	f9 e0       	ldi	r31, 0x09	; 9
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     77e:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     780:	86 ff       	sbrs	r24, 6
     782:	fd cf       	rjmp	.-6      	; 0x77e <st7565r_init+0x284>
     784:	e0 ea       	ldi	r30, 0xA0	; 160
     786:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     788:	80 e4       	ldi	r24, 0x40	; 64
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     78a:	81 83       	std	Z+1, r24	; 0x01
     78c:	80 81       	ld	r24, Z
     78e:	be 01       	movw	r22, r28
     790:	6f 5f       	subi	r22, 0xFF	; 255
     792:	7f 4f       	sbci	r23, 0xFF	; 255
     794:	80 ea       	ldi	r24, 0xA0	; 160
     796:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     798:	34 d6       	rcall	.+3176   	; 0x1402 <usart_spi_deselect_device>
     79a:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     79c:	89 83       	std	Y+1, r24	; 0x01
     79e:	be 01       	movw	r22, r28
     7a0:	6f 5f       	subi	r22, 0xFF	; 255
     7a2:	7f 4f       	sbci	r23, 0xFF	; 255
     7a4:	80 ea       	ldi	r24, 0xA0	; 160
     7a6:	99 e0       	ldi	r25, 0x09	; 9
     7a8:	16 d6       	rcall	.+3116   	; 0x13d6 <usart_spi_select_device>
     7aa:	81 e0       	ldi	r24, 0x01	; 1
     7ac:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     7b0:	e0 ea       	ldi	r30, 0xA0	; 160
     7b2:	f9 e0       	ldi	r31, 0x09	; 9
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     7b4:	81 81       	ldd	r24, Z+1	; 0x01
     7b6:	85 ff       	sbrs	r24, 5
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     7b8:	fd cf       	rjmp	.-6      	; 0x7b4 <st7565r_init+0x2ba>
     7ba:	81 e8       	ldi	r24, 0x81	; 129
     7bc:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     7c0:	e0 ea       	ldi	r30, 0xA0	; 160
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     7c2:	f9 e0       	ldi	r31, 0x09	; 9
     7c4:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     7c6:	86 ff       	sbrs	r24, 6
     7c8:	fd cf       	rjmp	.-6      	; 0x7c4 <st7565r_init+0x2ca>
     7ca:	e0 ea       	ldi	r30, 0xA0	; 160
     7cc:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     7ce:	80 e4       	ldi	r24, 0x40	; 64
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     7d0:	81 83       	std	Z+1, r24	; 0x01
     7d2:	80 81       	ld	r24, Z
     7d4:	be 01       	movw	r22, r28
     7d6:	6f 5f       	subi	r22, 0xFF	; 255
     7d8:	7f 4f       	sbci	r23, 0xFF	; 255
     7da:	80 ea       	ldi	r24, 0xA0	; 160
     7dc:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     7de:	11 d6       	rcall	.+3106   	; 0x1402 <usart_spi_deselect_device>
     7e0:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     7e2:	89 83       	std	Y+1, r24	; 0x01
     7e4:	be 01       	movw	r22, r28
     7e6:	6f 5f       	subi	r22, 0xFF	; 255
     7e8:	7f 4f       	sbci	r23, 0xFF	; 255
     7ea:	80 ea       	ldi	r24, 0xA0	; 160
     7ec:	99 e0       	ldi	r25, 0x09	; 9
     7ee:	f3 d5       	rcall	.+3046   	; 0x13d6 <usart_spi_select_device>
     7f0:	81 e0       	ldi	r24, 0x01	; 1
     7f2:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     7f6:	e0 ea       	ldi	r30, 0xA0	; 160
     7f8:	f9 e0       	ldi	r31, 0x09	; 9
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     7fa:	81 81       	ldd	r24, Z+1	; 0x01
     7fc:	85 ff       	sbrs	r24, 5
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     7fe:	fd cf       	rjmp	.-6      	; 0x7fa <st7565r_init+0x300>
     800:	81 e2       	ldi	r24, 0x21	; 33
     802:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     806:	e0 ea       	ldi	r30, 0xA0	; 160
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     808:	f9 e0       	ldi	r31, 0x09	; 9
     80a:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     80c:	86 ff       	sbrs	r24, 6
     80e:	fd cf       	rjmp	.-6      	; 0x80a <st7565r_init+0x310>
     810:	e0 ea       	ldi	r30, 0xA0	; 160
     812:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     814:	80 e4       	ldi	r24, 0x40	; 64
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     816:	81 83       	std	Z+1, r24	; 0x01
     818:	80 81       	ld	r24, Z
     81a:	be 01       	movw	r22, r28
     81c:	6f 5f       	subi	r22, 0xFF	; 255
     81e:	7f 4f       	sbci	r23, 0xFF	; 255
     820:	80 ea       	ldi	r24, 0xA0	; 160
     822:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     824:	ee d5       	rcall	.+3036   	; 0x1402 <usart_spi_deselect_device>
     826:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     828:	89 83       	std	Y+1, r24	; 0x01
     82a:	be 01       	movw	r22, r28
     82c:	6f 5f       	subi	r22, 0xFF	; 255
     82e:	7f 4f       	sbci	r23, 0xFF	; 255
     830:	80 ea       	ldi	r24, 0xA0	; 160
     832:	99 e0       	ldi	r25, 0x09	; 9
     834:	d0 d5       	rcall	.+2976   	; 0x13d6 <usart_spi_select_device>
     836:	81 e0       	ldi	r24, 0x01	; 1
     838:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     83c:	e0 ea       	ldi	r30, 0xA0	; 160
     83e:	f9 e0       	ldi	r31, 0x09	; 9
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     840:	81 81       	ldd	r24, Z+1	; 0x01
     842:	85 ff       	sbrs	r24, 5
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     844:	fd cf       	rjmp	.-6      	; 0x840 <st7565r_init+0x346>
     846:	8f ea       	ldi	r24, 0xAF	; 175
     848:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     84c:	e0 ea       	ldi	r30, 0xA0	; 160
     84e:	f9 e0       	ldi	r31, 0x09	; 9
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     850:	81 81       	ldd	r24, Z+1	; 0x01
     852:	86 ff       	sbrs	r24, 6
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     854:	fd cf       	rjmp	.-6      	; 0x850 <st7565r_init+0x356>
     856:	e0 ea       	ldi	r30, 0xA0	; 160
     858:	f9 e0       	ldi	r31, 0x09	; 9
     85a:	80 e4       	ldi	r24, 0x40	; 64
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     85c:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     85e:	80 81       	ld	r24, Z
     860:	be 01       	movw	r22, r28
     862:	6f 5f       	subi	r22, 0xFF	; 255
     864:	7f 4f       	sbci	r23, 0xFF	; 255
     866:	80 ea       	ldi	r24, 0xA0	; 160
     868:	99 e0       	ldi	r25, 0x09	; 9
     86a:	cb d5       	rcall	.+2966   	; 0x1402 <usart_spi_deselect_device>
	is set to the defined min*/
	st7565r_set_contrast(ST7565R_DISPLAY_CONTRAST_MIN);

	// Turn on the display
	st7565r_display_on();
}
     86c:	0f 90       	pop	r0
     86e:	df 91       	pop	r29
     870:	cf 91       	pop	r28
     872:	1f 91       	pop	r17
     874:	0f 91       	pop	r16
     876:	ff 90       	pop	r15
     878:	ef 90       	pop	r14
     87a:	df 90       	pop	r13
     87c:	cf 90       	pop	r12
     87e:	bf 90       	pop	r11
     880:	08 95       	ret

00000882 <gfx_mono_st7565r_put_byte>:
	gfx_mono_st7565r_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_st7565r_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
     882:	ff 92       	push	r15
     884:	0f 93       	push	r16
     886:	1f 93       	push	r17
     888:	cf 93       	push	r28
     88a:	df 93       	push	r29
     88c:	1f 92       	push	r1
     88e:	cd b7       	in	r28, 0x3d	; 61
     890:	de b7       	in	r29, 0x3e	; 62
     892:	08 2f       	mov	r16, r24
     894:	f6 2e       	mov	r15, r22
     896:	14 2f       	mov	r17, r20
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	gfx_mono_framebuffer_put_byte(page, column, data);
     898:	cf d5       	rcall	.+2974   	; 0x1438 <gfx_mono_framebuffer_put_byte>
 */
static inline void st7565r_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	st7565r_write_command(ST7565R_CMD_PAGE_ADDRESS_SET(address));
     89a:	0f 70       	andi	r16, 0x0F	; 15
     89c:	00 6b       	ori	r16, 0xB0	; 176
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     89e:	8b e2       	ldi	r24, 0x2B	; 43
     8a0:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     8a2:	be 01       	movw	r22, r28
     8a4:	6f 5f       	subi	r22, 0xFF	; 255
     8a6:	7f 4f       	sbci	r23, 0xFF	; 255
     8a8:	80 ea       	ldi	r24, 0xA0	; 160
     8aa:	99 e0       	ldi	r25, 0x09	; 9
     8ac:	94 d5       	rcall	.+2856   	; 0x13d6 <usart_spi_select_device>
     8ae:	81 e0       	ldi	r24, 0x01	; 1
     8b0:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     8b4:	e0 ea       	ldi	r30, 0xA0	; 160
     8b6:	f9 e0       	ldi	r31, 0x09	; 9
     8b8:	91 81       	ldd	r25, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     8ba:	95 ff       	sbrs	r25, 5
     8bc:	fd cf       	rjmp	.-6      	; 0x8b8 <gfx_mono_st7565r_put_byte+0x36>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     8be:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     8c2:	e0 ea       	ldi	r30, 0xA0	; 160
     8c4:	f9 e0       	ldi	r31, 0x09	; 9
     8c6:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     8c8:	86 ff       	sbrs	r24, 6
     8ca:	fd cf       	rjmp	.-6      	; 0x8c6 <gfx_mono_st7565r_put_byte+0x44>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     8cc:	e0 ea       	ldi	r30, 0xA0	; 160
     8ce:	f9 e0       	ldi	r31, 0x09	; 9
     8d0:	80 e4       	ldi	r24, 0x40	; 64
     8d2:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     8d4:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     8d6:	be 01       	movw	r22, r28
     8d8:	6f 5f       	subi	r22, 0xFF	; 255
     8da:	7f 4f       	sbci	r23, 0xFF	; 255
     8dc:	80 ea       	ldi	r24, 0xA0	; 160
     8de:	99 e0       	ldi	r25, 0x09	; 9
     8e0:	90 d5       	rcall	.+2848   	; 0x1402 <usart_spi_deselect_device>
 */
static inline void st7565r_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
     8e2:	0f 2d       	mov	r16, r15
     8e4:	0f 77       	andi	r16, 0x7F	; 127
     8e6:	02 95       	swap	r16
     8e8:	0f 70       	andi	r16, 0x0F	; 15
     8ea:	00 61       	ori	r16, 0x10	; 16
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     8ec:	8b e2       	ldi	r24, 0x2B	; 43
     8ee:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     8f0:	be 01       	movw	r22, r28
     8f2:	6f 5f       	subi	r22, 0xFF	; 255
     8f4:	7f 4f       	sbci	r23, 0xFF	; 255
     8f6:	80 ea       	ldi	r24, 0xA0	; 160
     8f8:	99 e0       	ldi	r25, 0x09	; 9
     8fa:	6d d5       	rcall	.+2778   	; 0x13d6 <usart_spi_select_device>
     8fc:	81 e0       	ldi	r24, 0x01	; 1
     8fe:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     902:	e0 ea       	ldi	r30, 0xA0	; 160
     904:	f9 e0       	ldi	r31, 0x09	; 9
     906:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     908:	85 ff       	sbrs	r24, 5
     90a:	fd cf       	rjmp	.-6      	; 0x906 <gfx_mono_st7565r_put_byte+0x84>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     90c:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     910:	e0 ea       	ldi	r30, 0xA0	; 160
     912:	f9 e0       	ldi	r31, 0x09	; 9
     914:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     916:	86 ff       	sbrs	r24, 6
     918:	fd cf       	rjmp	.-6      	; 0x914 <gfx_mono_st7565r_put_byte+0x92>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     91a:	e0 ea       	ldi	r30, 0xA0	; 160
     91c:	f9 e0       	ldi	r31, 0x09	; 9
     91e:	80 e4       	ldi	r24, 0x40	; 64
     920:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     922:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     924:	be 01       	movw	r22, r28
     926:	6f 5f       	subi	r22, 0xFF	; 255
     928:	7f 4f       	sbci	r23, 0xFF	; 255
     92a:	80 ea       	ldi	r24, 0xA0	; 160
     92c:	99 e0       	ldi	r25, 0x09	; 9
     92e:	69 d5       	rcall	.+2770   	; 0x1402 <usart_spi_deselect_device>
static inline void st7565r_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_LSB(address & 0x0F));
     930:	0f 2d       	mov	r16, r15
     932:	0f 70       	andi	r16, 0x0F	; 15
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     934:	8b e2       	ldi	r24, 0x2B	; 43
     936:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     938:	be 01       	movw	r22, r28
     93a:	6f 5f       	subi	r22, 0xFF	; 255
     93c:	7f 4f       	sbci	r23, 0xFF	; 255
     93e:	80 ea       	ldi	r24, 0xA0	; 160
     940:	99 e0       	ldi	r25, 0x09	; 9
     942:	49 d5       	rcall	.+2706   	; 0x13d6 <usart_spi_select_device>
     944:	81 e0       	ldi	r24, 0x01	; 1
     946:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     94a:	e0 ea       	ldi	r30, 0xA0	; 160
     94c:	f9 e0       	ldi	r31, 0x09	; 9
     94e:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     950:	85 ff       	sbrs	r24, 5
     952:	fd cf       	rjmp	.-6      	; 0x94e <gfx_mono_st7565r_put_byte+0xcc>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     954:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     958:	e0 ea       	ldi	r30, 0xA0	; 160
     95a:	f9 e0       	ldi	r31, 0x09	; 9
     95c:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     95e:	86 ff       	sbrs	r24, 6
     960:	fd cf       	rjmp	.-6      	; 0x95c <gfx_mono_st7565r_put_byte+0xda>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     962:	e0 ea       	ldi	r30, 0xA0	; 160
     964:	f9 e0       	ldi	r31, 0x09	; 9
     966:	80 e4       	ldi	r24, 0x40	; 64
     968:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     96a:	80 81       	ld	r24, Z
     96c:	be 01       	movw	r22, r28
     96e:	6f 5f       	subi	r22, 0xFF	; 255
     970:	7f 4f       	sbci	r23, 0xFF	; 255
     972:	80 ea       	ldi	r24, 0xA0	; 160
     974:	99 e0       	ldi	r25, 0x09	; 9
     976:	45 d5       	rcall	.+2698   	; 0x1402 <usart_spi_deselect_device>
 * \param data the data to write
 */
static inline void st7565r_write_data(uint8_t data)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     978:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     97a:	89 83       	std	Y+1, r24	; 0x01
     97c:	be 01       	movw	r22, r28
     97e:	6f 5f       	subi	r22, 0xFF	; 255
     980:	7f 4f       	sbci	r23, 0xFF	; 255
     982:	80 ea       	ldi	r24, 0xA0	; 160
     984:	99 e0       	ldi	r25, 0x09	; 9
     986:	27 d5       	rcall	.+2638   	; 0x13d6 <usart_spi_select_device>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     988:	81 e0       	ldi	r24, 0x01	; 1
     98a:	80 93 65 06 	sts	0x0665, r24	; 0x800665 <__TEXT_REGION_LENGTH__+0x7be665>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     98e:	e0 ea       	ldi	r30, 0xA0	; 160
     990:	f9 e0       	ldi	r31, 0x09	; 9
     992:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     994:	85 ff       	sbrs	r24, 5
     996:	fd cf       	rjmp	.-6      	; 0x992 <gfx_mono_st7565r_put_byte+0x110>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     998:	10 93 a0 09 	sts	0x09A0, r17	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     99c:	e0 ea       	ldi	r30, 0xA0	; 160
     99e:	f9 e0       	ldi	r31, 0x09	; 9
     9a0:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     9a2:	86 ff       	sbrs	r24, 6
     9a4:	fd cf       	rjmp	.-6      	; 0x9a0 <gfx_mono_st7565r_put_byte+0x11e>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     9a6:	e0 ea       	ldi	r30, 0xA0	; 160
     9a8:	f9 e0       	ldi	r31, 0x09	; 9
     9aa:	80 e4       	ldi	r24, 0x40	; 64
     9ac:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     9ae:	80 81       	ld	r24, Z
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     9b0:	81 e0       	ldi	r24, 0x01	; 1
     9b2:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
	ioport_set_pin_high(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, data);
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     9b6:	be 01       	movw	r22, r28
     9b8:	6f 5f       	subi	r22, 0xFF	; 255
     9ba:	7f 4f       	sbci	r23, 0xFF	; 255
     9bc:	80 ea       	ldi	r24, 0xA0	; 160
     9be:	99 e0       	ldi	r25, 0x09	; 9
     9c0:	20 d5       	rcall	.+2624   	; 0x1402 <usart_spi_deselect_device>

	st7565r_set_page_address(page);
	st7565r_set_column_address(column);

	st7565r_write_data(data);
}
     9c2:	0f 90       	pop	r0
     9c4:	df 91       	pop	r29
     9c6:	cf 91       	pop	r28
     9c8:	1f 91       	pop	r17
     9ca:	0f 91       	pop	r16
     9cc:	ff 90       	pop	r15
     9ce:	08 95       	ret

000009d0 <gfx_mono_st7565r_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_st7565r_init(void)
{
     9d0:	0f 93       	push	r16
     9d2:	1f 93       	push	r17
     9d4:	cf 93       	push	r28
     9d6:	df 93       	push	r29
     9d8:	1f 92       	push	r1
     9da:	cd b7       	in	r28, 0x3d	; 61
     9dc:	de b7       	in	r29, 0x3e	; 62
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_ST7565R_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
     9de:	8a e8       	ldi	r24, 0x8A	; 138
     9e0:	90 e2       	ldi	r25, 0x20	; 32
     9e2:	25 d5       	rcall	.+2634   	; 0x142e <gfx_mono_set_framebuffer>
#endif

	/* Initialize the low-level display controller. */
	st7565r_init();
     9e4:	8a dd       	rcall	.-1260   	; 0x4fa <st7565r_init>
     9e6:	8b e2       	ldi	r24, 0x2B	; 43
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
     9e8:	89 83       	std	Y+1, r24	; 0x01
     9ea:	be 01       	movw	r22, r28
	usart_spi_select_device(ST7565R_USART_SPI, &device);
     9ec:	6f 5f       	subi	r22, 0xFF	; 255
     9ee:	7f 4f       	sbci	r23, 0xFF	; 255
     9f0:	80 ea       	ldi	r24, 0xA0	; 160
     9f2:	99 e0       	ldi	r25, 0x09	; 9
     9f4:	f0 d4       	rcall	.+2528   	; 0x13d6 <usart_spi_select_device>
     9f6:	81 e0       	ldi	r24, 0x01	; 1
     9f8:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x7be666>
     9fc:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
     9fe:	f9 e0       	ldi	r31, 0x09	; 9
     a00:	81 81       	ldd	r24, Z+1	; 0x01
     a02:	85 ff       	sbrs	r24, 5
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
     a04:	fd cf       	rjmp	.-6      	; 0xa00 <gfx_mono_st7565r_init+0x30>
     a06:	80 e4       	ldi	r24, 0x40	; 64
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
     a08:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7be9a0>
     a0c:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
     a0e:	f9 e0       	ldi	r31, 0x09	; 9
     a10:	81 81       	ldd	r24, Z+1	; 0x01
     a12:	86 ff       	sbrs	r24, 6
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
     a14:	fd cf       	rjmp	.-6      	; 0xa10 <gfx_mono_st7565r_init+0x40>
     a16:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
     a18:	f9 e0       	ldi	r31, 0x09	; 9
     a1a:	80 e4       	ldi	r24, 0x40	; 64
     a1c:	81 83       	std	Z+1, r24	; 0x01
     a1e:	80 81       	ld	r24, Z
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
     a20:	be 01       	movw	r22, r28
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
     a22:	6f 5f       	subi	r22, 0xFF	; 255
     a24:	7f 4f       	sbci	r23, 0xFF	; 255
     a26:	80 ea       	ldi	r24, 0xA0	; 160
     a28:	99 e0       	ldi	r25, 0x09	; 9
     a2a:	eb d4       	rcall	.+2518   	; 0x1402 <usart_spi_deselect_device>
     a2c:	00 e0       	ldi	r16, 0x00	; 0

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     a2e:	0a c0       	rjmp	.+20     	; 0xa44 <gfx_mono_st7565r_init+0x74>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
			gfx_mono_put_byte(page, column, 0x00);
     a30:	40 e0       	ldi	r20, 0x00	; 0
     a32:	61 2f       	mov	r22, r17
     a34:	80 2f       	mov	r24, r16
     a36:	25 df       	rcall	.-438    	; 0x882 <gfx_mono_st7565r_put_byte>
     a38:	1f 5f       	subi	r17, 0xFF	; 255
	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
     a3a:	10 38       	cpi	r17, 0x80	; 128
     a3c:	c9 f7       	brne	.-14     	; 0xa30 <gfx_mono_st7565r_init+0x60>
     a3e:	0f 5f       	subi	r16, 0xFF	; 255

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     a40:	04 30       	cpi	r16, 0x04	; 4
     a42:	11 f0       	breq	.+4      	; 0xa48 <gfx_mono_st7565r_init+0x78>
     a44:	10 e0       	ldi	r17, 0x00	; 0
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_st7565r_init(void)
{
     a46:	f4 cf       	rjmp	.-24     	; 0xa30 <gfx_mono_st7565r_init+0x60>
     a48:	0f 90       	pop	r0
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
			gfx_mono_put_byte(page, column, 0x00);
		}
	}
}
     a4a:	df 91       	pop	r29
     a4c:	cf 91       	pop	r28
     a4e:	1f 91       	pop	r17
     a50:	0f 91       	pop	r16
     a52:	08 95       	ret

00000a54 <gfx_mono_st7565r_draw_pixel>:
     a54:	ff 92       	push	r15
	gfx_mono_st7565r_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_st7565r_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
     a56:	0f 93       	push	r16
     a58:	1f 93       	push	r17
     a5a:	cf 93       	push	r28
     a5c:	df 93       	push	r29
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     a5e:	88 23       	and	r24, r24
     a60:	4c f1       	brlt	.+82     	; 0xab4 <gfx_mono_st7565r_draw_pixel+0x60>
     a62:	60 32       	cpi	r22, 0x20	; 32
     a64:	38 f5       	brcc	.+78     	; 0xab4 <gfx_mono_st7565r_draw_pixel+0x60>
     a66:	d4 2f       	mov	r29, r20
     a68:	c8 2f       	mov	r28, r24
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     a6a:	f6 2e       	mov	r15, r22
     a6c:	f6 94       	lsr	r15
     a6e:	f6 94       	lsr	r15
     a70:	f6 94       	lsr	r15
	pixel_mask = (1 << (y - (page * 8)));
     a72:	70 e0       	ldi	r23, 0x00	; 0
     a74:	88 e0       	ldi	r24, 0x08	; 8
     a76:	f8 9e       	mul	r15, r24
     a78:	60 19       	sub	r22, r0
     a7a:	71 09       	sbc	r23, r1
     a7c:	11 24       	eor	r1, r1
     a7e:	81 e0       	ldi	r24, 0x01	; 1
     a80:	90 e0       	ldi	r25, 0x00	; 0
     a82:	8c 01       	movw	r16, r24
     a84:	02 c0       	rjmp	.+4      	; 0xa8a <gfx_mono_st7565r_draw_pixel+0x36>
     a86:	00 0f       	add	r16, r16
     a88:	11 1f       	adc	r17, r17
     a8a:	6a 95       	dec	r22
     a8c:	e2 f7       	brpl	.-8      	; 0xa86 <gfx_mono_st7565r_draw_pixel+0x32>
\endcode
 */
uint8_t gfx_mono_st7565r_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
     a8e:	6c 2f       	mov	r22, r28
     a90:	8f 2d       	mov	r24, r15
     a92:	e0 d4       	rcall	.+2496   	; 0x1454 <gfx_mono_framebuffer_get_byte>
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);

	switch (color) {
     a94:	d1 30       	cpi	r29, 0x01	; 1
     a96:	21 f0       	breq	.+8      	; 0xaa0 <gfx_mono_st7565r_draw_pixel+0x4c>
     a98:	28 f0       	brcs	.+10     	; 0xaa4 <gfx_mono_st7565r_draw_pixel+0x50>
     a9a:	d2 30       	cpi	r29, 0x02	; 2
     a9c:	31 f0       	breq	.+12     	; 0xaaa <gfx_mono_st7565r_draw_pixel+0x56>
     a9e:	06 c0       	rjmp	.+12     	; 0xaac <gfx_mono_st7565r_draw_pixel+0x58>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
     aa0:	80 2b       	or	r24, r16
		break;
     aa2:	04 c0       	rjmp	.+8      	; 0xaac <gfx_mono_st7565r_draw_pixel+0x58>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
     aa4:	00 95       	com	r16
     aa6:	80 23       	and	r24, r16
		break;
     aa8:	01 c0       	rjmp	.+2      	; 0xaac <gfx_mono_st7565r_draw_pixel+0x58>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
     aaa:	80 27       	eor	r24, r16

	default:
		break;
	}

	gfx_mono_put_byte(page, x, pixel_value);
     aac:	48 2f       	mov	r20, r24
     aae:	6c 2f       	mov	r22, r28
     ab0:	8f 2d       	mov	r24, r15
     ab2:	e7 de       	rcall	.-562    	; 0x882 <gfx_mono_st7565r_put_byte>
}
     ab4:	df 91       	pop	r29
     ab6:	cf 91       	pop	r28
     ab8:	1f 91       	pop	r17
     aba:	0f 91       	pop	r16
     abc:	ff 90       	pop	r15
     abe:	08 95       	ret

00000ac0 <gfx_mono_st7565r_get_byte>:
\endcode
 */
uint8_t gfx_mono_st7565r_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
     ac0:	c9 c4       	rjmp	.+2450   	; 0x1454 <gfx_mono_framebuffer_get_byte>
	st7565r_set_column_address(column);

	return st7565r_read_data();

#endif
}
     ac2:	08 95       	ret

00000ac4 <usart_getchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
     ac4:	fc 01       	movw	r30, r24
     ac6:	91 81       	ldd	r25, Z+1	; 0x01
     ac8:	99 23       	and	r25, r25
     aca:	ec f7       	brge	.-6      	; 0xac6 <usart_getchar+0x2>
     acc:	80 81       	ld	r24, Z
     ace:	08 95       	ret

00000ad0 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     ad0:	4f 92       	push	r4
     ad2:	5f 92       	push	r5
     ad4:	6f 92       	push	r6
     ad6:	7f 92       	push	r7
     ad8:	8f 92       	push	r8
     ada:	9f 92       	push	r9
     adc:	af 92       	push	r10
     ade:	bf 92       	push	r11
     ae0:	ef 92       	push	r14
     ae2:	ff 92       	push	r15
     ae4:	0f 93       	push	r16
     ae6:	1f 93       	push	r17
     ae8:	cf 93       	push	r28
     aea:	7c 01       	movw	r14, r24
     aec:	4a 01       	movw	r8, r20
     aee:	5b 01       	movw	r10, r22
     af0:	28 01       	movw	r4, r16
     af2:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     af4:	fc 01       	movw	r30, r24
     af6:	84 81       	ldd	r24, Z+4	; 0x04
     af8:	82 ff       	sbrs	r24, 2
     afa:	16 c0       	rjmp	.+44     	; 0xb28 <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
     afc:	d9 01       	movw	r26, r18
     afe:	c8 01       	movw	r24, r16
     b00:	68 94       	set
     b02:	12 f8       	bld	r1, 2
     b04:	b6 95       	lsr	r27
     b06:	a7 95       	ror	r26
     b08:	97 95       	ror	r25
     b0a:	87 95       	ror	r24
     b0c:	16 94       	lsr	r1
     b0e:	d1 f7       	brne	.-12     	; 0xb04 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
     b10:	b9 01       	movw	r22, r18
     b12:	a8 01       	movw	r20, r16
     b14:	03 2e       	mov	r0, r19
     b16:	36 e1       	ldi	r19, 0x16	; 22
     b18:	76 95       	lsr	r23
     b1a:	67 95       	ror	r22
     b1c:	57 95       	ror	r21
     b1e:	47 95       	ror	r20
     b20:	3a 95       	dec	r19
     b22:	d1 f7       	brne	.-12     	; 0xb18 <usart_set_baudrate+0x48>
     b24:	30 2d       	mov	r19, r0
     b26:	15 c0       	rjmp	.+42     	; 0xb52 <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
     b28:	d9 01       	movw	r26, r18
     b2a:	c8 01       	movw	r24, r16
     b2c:	68 94       	set
     b2e:	13 f8       	bld	r1, 3
     b30:	b6 95       	lsr	r27
     b32:	a7 95       	ror	r26
     b34:	97 95       	ror	r25
     b36:	87 95       	ror	r24
     b38:	16 94       	lsr	r1
     b3a:	d1 f7       	brne	.-12     	; 0xb30 <usart_set_baudrate+0x60>
		min_rate /= 2;
     b3c:	b9 01       	movw	r22, r18
     b3e:	a8 01       	movw	r20, r16
     b40:	03 2e       	mov	r0, r19
     b42:	37 e1       	ldi	r19, 0x17	; 23
     b44:	76 95       	lsr	r23
     b46:	67 95       	ror	r22
     b48:	57 95       	ror	r21
     b4a:	47 95       	ror	r20
     b4c:	3a 95       	dec	r19
     b4e:	d1 f7       	brne	.-12     	; 0xb44 <usart_set_baudrate+0x74>
     b50:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     b52:	88 15       	cp	r24, r8
     b54:	99 05       	cpc	r25, r9
     b56:	aa 05       	cpc	r26, r10
     b58:	bb 05       	cpc	r27, r11
     b5a:	08 f4       	brcc	.+2      	; 0xb5e <usart_set_baudrate+0x8e>
     b5c:	a6 c0       	rjmp	.+332    	; 0xcaa <usart_set_baudrate+0x1da>
     b5e:	84 16       	cp	r8, r20
     b60:	95 06       	cpc	r9, r21
     b62:	a6 06       	cpc	r10, r22
     b64:	b7 06       	cpc	r11, r23
     b66:	08 f4       	brcc	.+2      	; 0xb6a <usart_set_baudrate+0x9a>
     b68:	a2 c0       	rjmp	.+324    	; 0xcae <usart_set_baudrate+0x1de>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     b6a:	f7 01       	movw	r30, r14
     b6c:	84 81       	ldd	r24, Z+4	; 0x04
     b6e:	82 fd       	sbrc	r24, 2
     b70:	04 c0       	rjmp	.+8      	; 0xb7a <usart_set_baudrate+0xaa>
		baud *= 2;
     b72:	88 0c       	add	r8, r8
     b74:	99 1c       	adc	r9, r9
     b76:	aa 1c       	adc	r10, r10
     b78:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
     b7a:	c3 01       	movw	r24, r6
     b7c:	b2 01       	movw	r22, r4
     b7e:	a5 01       	movw	r20, r10
     b80:	94 01       	movw	r18, r8
     b82:	0e 94 88 1a 	call	0x3510	; 0x3510 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
     b86:	2f 3f       	cpi	r18, 0xFF	; 255
     b88:	31 05       	cpc	r19, r1
     b8a:	41 05       	cpc	r20, r1
     b8c:	51 05       	cpc	r21, r1
     b8e:	08 f4       	brcc	.+2      	; 0xb92 <usart_set_baudrate+0xc2>
     b90:	90 c0       	rjmp	.+288    	; 0xcb2 <usart_set_baudrate+0x1e2>
     b92:	8f ef       	ldi	r24, 0xFF	; 255
     b94:	90 e0       	ldi	r25, 0x00	; 0
     b96:	a0 e0       	ldi	r26, 0x00	; 0
     b98:	b0 e0       	ldi	r27, 0x00	; 0
     b9a:	c9 ef       	ldi	r28, 0xF9	; 249
     b9c:	05 c0       	rjmp	.+10     	; 0xba8 <usart_set_baudrate+0xd8>
     b9e:	28 17       	cp	r18, r24
     ba0:	39 07       	cpc	r19, r25
     ba2:	4a 07       	cpc	r20, r26
     ba4:	5b 07       	cpc	r21, r27
     ba6:	58 f0       	brcs	.+22     	; 0xbbe <usart_set_baudrate+0xee>
			break;
		}

		limit <<= 1;
     ba8:	88 0f       	add	r24, r24
     baa:	99 1f       	adc	r25, r25
     bac:	aa 1f       	adc	r26, r26
     bae:	bb 1f       	adc	r27, r27

		if (exp < -3) {
     bb0:	cd 3f       	cpi	r28, 0xFD	; 253
     bb2:	0c f4       	brge	.+2      	; 0xbb6 <usart_set_baudrate+0xe6>
			limit |= 1;
     bb4:	81 60       	ori	r24, 0x01	; 1
     bb6:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     bb8:	c7 30       	cpi	r28, 0x07	; 7
     bba:	89 f7       	brne	.-30     	; 0xb9e <usart_set_baudrate+0xce>
     bbc:	4f c0       	rjmp	.+158    	; 0xc5c <usart_set_baudrate+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
     bbe:	cc 23       	and	r28, r28
     bc0:	0c f0       	brlt	.+2      	; 0xbc4 <usart_set_baudrate+0xf4>
     bc2:	4c c0       	rjmp	.+152    	; 0xc5c <usart_set_baudrate+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     bc4:	d5 01       	movw	r26, r10
     bc6:	c4 01       	movw	r24, r8
     bc8:	88 0f       	add	r24, r24
     bca:	99 1f       	adc	r25, r25
     bcc:	aa 1f       	adc	r26, r26
     bce:	bb 1f       	adc	r27, r27
     bd0:	88 0f       	add	r24, r24
     bd2:	99 1f       	adc	r25, r25
     bd4:	aa 1f       	adc	r26, r26
     bd6:	bb 1f       	adc	r27, r27
     bd8:	88 0f       	add	r24, r24
     bda:	99 1f       	adc	r25, r25
     bdc:	aa 1f       	adc	r26, r26
     bde:	bb 1f       	adc	r27, r27
     be0:	48 1a       	sub	r4, r24
     be2:	59 0a       	sbc	r5, r25
     be4:	6a 0a       	sbc	r6, r26
     be6:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
     be8:	ce 3f       	cpi	r28, 0xFE	; 254
     bea:	f4 f4       	brge	.+60     	; 0xc28 <usart_set_baudrate+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
     bec:	8d ef       	ldi	r24, 0xFD	; 253
     bee:	9f ef       	ldi	r25, 0xFF	; 255
     bf0:	8c 1b       	sub	r24, r28
     bf2:	91 09       	sbc	r25, r1
     bf4:	c7 fd       	sbrc	r28, 7
     bf6:	93 95       	inc	r25
     bf8:	04 c0       	rjmp	.+8      	; 0xc02 <usart_set_baudrate+0x132>
     bfa:	44 0c       	add	r4, r4
     bfc:	55 1c       	adc	r5, r5
     bfe:	66 1c       	adc	r6, r6
     c00:	77 1c       	adc	r7, r7
     c02:	8a 95       	dec	r24
     c04:	d2 f7       	brpl	.-12     	; 0xbfa <usart_set_baudrate+0x12a>
     c06:	d5 01       	movw	r26, r10
     c08:	c4 01       	movw	r24, r8
     c0a:	b6 95       	lsr	r27
     c0c:	a7 95       	ror	r26
     c0e:	97 95       	ror	r25
     c10:	87 95       	ror	r24
     c12:	bc 01       	movw	r22, r24
     c14:	cd 01       	movw	r24, r26
     c16:	64 0d       	add	r22, r4
     c18:	75 1d       	adc	r23, r5
     c1a:	86 1d       	adc	r24, r6
     c1c:	97 1d       	adc	r25, r7
     c1e:	a5 01       	movw	r20, r10
     c20:	94 01       	movw	r18, r8
     c22:	0e 94 88 1a 	call	0x3510	; 0x3510 <__udivmodsi4>
     c26:	37 c0       	rjmp	.+110    	; 0xc96 <usart_set_baudrate+0x1c6>
		} else {
			baud <<= exp + 3;
     c28:	83 e0       	ldi	r24, 0x03	; 3
     c2a:	8c 0f       	add	r24, r28
     c2c:	a5 01       	movw	r20, r10
     c2e:	94 01       	movw	r18, r8
     c30:	04 c0       	rjmp	.+8      	; 0xc3a <usart_set_baudrate+0x16a>
     c32:	22 0f       	add	r18, r18
     c34:	33 1f       	adc	r19, r19
     c36:	44 1f       	adc	r20, r20
     c38:	55 1f       	adc	r21, r21
     c3a:	8a 95       	dec	r24
     c3c:	d2 f7       	brpl	.-12     	; 0xc32 <usart_set_baudrate+0x162>
			div = (cpu_hz + baud / 2) / baud;
     c3e:	da 01       	movw	r26, r20
     c40:	c9 01       	movw	r24, r18
     c42:	b6 95       	lsr	r27
     c44:	a7 95       	ror	r26
     c46:	97 95       	ror	r25
     c48:	87 95       	ror	r24
     c4a:	bc 01       	movw	r22, r24
     c4c:	cd 01       	movw	r24, r26
     c4e:	64 0d       	add	r22, r4
     c50:	75 1d       	adc	r23, r5
     c52:	86 1d       	adc	r24, r6
     c54:	97 1d       	adc	r25, r7
     c56:	0e 94 88 1a 	call	0x3510	; 0x3510 <__udivmodsi4>
     c5a:	1d c0       	rjmp	.+58     	; 0xc96 <usart_set_baudrate+0x1c6>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
     c5c:	83 e0       	ldi	r24, 0x03	; 3
     c5e:	8c 0f       	add	r24, r28
     c60:	a5 01       	movw	r20, r10
     c62:	94 01       	movw	r18, r8
     c64:	04 c0       	rjmp	.+8      	; 0xc6e <usart_set_baudrate+0x19e>
     c66:	22 0f       	add	r18, r18
     c68:	33 1f       	adc	r19, r19
     c6a:	44 1f       	adc	r20, r20
     c6c:	55 1f       	adc	r21, r21
     c6e:	8a 95       	dec	r24
     c70:	d2 f7       	brpl	.-12     	; 0xc66 <usart_set_baudrate+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
     c72:	da 01       	movw	r26, r20
     c74:	c9 01       	movw	r24, r18
     c76:	b6 95       	lsr	r27
     c78:	a7 95       	ror	r26
     c7a:	97 95       	ror	r25
     c7c:	87 95       	ror	r24
     c7e:	bc 01       	movw	r22, r24
     c80:	cd 01       	movw	r24, r26
     c82:	64 0d       	add	r22, r4
     c84:	75 1d       	adc	r23, r5
     c86:	86 1d       	adc	r24, r6
     c88:	97 1d       	adc	r25, r7
     c8a:	0e 94 88 1a 	call	0x3510	; 0x3510 <__udivmodsi4>
     c8e:	21 50       	subi	r18, 0x01	; 1
     c90:	31 09       	sbc	r19, r1
     c92:	41 09       	sbc	r20, r1
     c94:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
     c96:	83 2f       	mov	r24, r19
     c98:	8f 70       	andi	r24, 0x0F	; 15
     c9a:	c2 95       	swap	r28
     c9c:	c0 7f       	andi	r28, 0xF0	; 240
     c9e:	c8 2b       	or	r28, r24
     ca0:	f7 01       	movw	r30, r14
     ca2:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
     ca4:	26 83       	std	Z+6, r18	; 0x06

	return true;
     ca6:	81 e0       	ldi	r24, 0x01	; 1
     ca8:	18 c0       	rjmp	.+48     	; 0xcda <usart_set_baudrate+0x20a>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     caa:	80 e0       	ldi	r24, 0x00	; 0
     cac:	16 c0       	rjmp	.+44     	; 0xcda <usart_set_baudrate+0x20a>
     cae:	80 e0       	ldi	r24, 0x00	; 0
     cb0:	14 c0       	rjmp	.+40     	; 0xcda <usart_set_baudrate+0x20a>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     cb2:	d5 01       	movw	r26, r10
     cb4:	c4 01       	movw	r24, r8
     cb6:	88 0f       	add	r24, r24
     cb8:	99 1f       	adc	r25, r25
     cba:	aa 1f       	adc	r26, r26
     cbc:	bb 1f       	adc	r27, r27
     cbe:	88 0f       	add	r24, r24
     cc0:	99 1f       	adc	r25, r25
     cc2:	aa 1f       	adc	r26, r26
     cc4:	bb 1f       	adc	r27, r27
     cc6:	88 0f       	add	r24, r24
     cc8:	99 1f       	adc	r25, r25
     cca:	aa 1f       	adc	r26, r26
     ccc:	bb 1f       	adc	r27, r27
     cce:	48 1a       	sub	r4, r24
     cd0:	59 0a       	sbc	r5, r25
     cd2:	6a 0a       	sbc	r6, r26
     cd4:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     cd6:	c9 ef       	ldi	r28, 0xF9	; 249
     cd8:	89 cf       	rjmp	.-238    	; 0xbec <usart_set_baudrate+0x11c>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
     cda:	cf 91       	pop	r28
     cdc:	1f 91       	pop	r17
     cde:	0f 91       	pop	r16
     ce0:	ff 90       	pop	r15
     ce2:	ef 90       	pop	r14
     ce4:	bf 90       	pop	r11
     ce6:	af 90       	pop	r10
     ce8:	9f 90       	pop	r9
     cea:	8f 90       	pop	r8
     cec:	7f 90       	pop	r7
     cee:	6f 90       	pop	r6
     cf0:	5f 90       	pop	r5
     cf2:	4f 90       	pop	r4
     cf4:	08 95       	ret

00000cf6 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     cf6:	0f 93       	push	r16
     cf8:	1f 93       	push	r17
     cfa:	cf 93       	push	r28
     cfc:	df 93       	push	r29
     cfe:	ec 01       	movw	r28, r24
     d00:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     d02:	00 97       	sbiw	r24, 0x00	; 0
     d04:	09 f4       	brne	.+2      	; 0xd08 <usart_init_rs232+0x12>
     d06:	e6 c0       	rjmp	.+460    	; 0xed4 <usart_init_rs232+0x1de>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     d08:	80 3c       	cpi	r24, 0xC0	; 192
     d0a:	91 05       	cpc	r25, r1
     d0c:	21 f4       	brne	.+8      	; 0xd16 <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     d0e:	60 e1       	ldi	r22, 0x10	; 16
     d10:	80 e0       	ldi	r24, 0x00	; 0
     d12:	2a d4       	rcall	.+2132   	; 0x1568 <sysclk_enable_module>
     d14:	df c0       	rjmp	.+446    	; 0xed4 <usart_init_rs232+0x1de>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     d16:	c0 38       	cpi	r28, 0x80	; 128
     d18:	81 e0       	ldi	r24, 0x01	; 1
     d1a:	d8 07       	cpc	r29, r24
     d1c:	21 f4       	brne	.+8      	; 0xd26 <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     d1e:	62 e0       	ldi	r22, 0x02	; 2
     d20:	80 e0       	ldi	r24, 0x00	; 0
     d22:	22 d4       	rcall	.+2116   	; 0x1568 <sysclk_enable_module>
     d24:	d7 c0       	rjmp	.+430    	; 0xed4 <usart_init_rs232+0x1de>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     d26:	c1 15       	cp	r28, r1
     d28:	e1 e0       	ldi	r30, 0x01	; 1
     d2a:	de 07       	cpc	r29, r30
     d2c:	21 f4       	brne	.+8      	; 0xd36 <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     d2e:	61 e0       	ldi	r22, 0x01	; 1
     d30:	80 e0       	ldi	r24, 0x00	; 0
     d32:	1a d4       	rcall	.+2100   	; 0x1568 <sysclk_enable_module>
     d34:	cf c0       	rjmp	.+414    	; 0xed4 <usart_init_rs232+0x1de>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     d36:	c0 38       	cpi	r28, 0x80	; 128
     d38:	f3 e0       	ldi	r31, 0x03	; 3
     d3a:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     d3c:	21 f4       	brne	.+8      	; 0xd46 <usart_init_rs232+0x50>
     d3e:	61 e0       	ldi	r22, 0x01	; 1
     d40:	81 e0       	ldi	r24, 0x01	; 1
     d42:	12 d4       	rcall	.+2084   	; 0x1568 <sysclk_enable_module>
     d44:	c7 c0       	rjmp	.+398    	; 0xed4 <usart_init_rs232+0x1de>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
     d46:	c0 39       	cpi	r28, 0x90	; 144
     d48:	83 e0       	ldi	r24, 0x03	; 3
     d4a:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
     d4c:	21 f4       	brne	.+8      	; 0xd56 <usart_init_rs232+0x60>
     d4e:	61 e0       	ldi	r22, 0x01	; 1
     d50:	82 e0       	ldi	r24, 0x02	; 2
     d52:	0a d4       	rcall	.+2068   	; 0x1568 <sysclk_enable_module>
     d54:	bf c0       	rjmp	.+382    	; 0xed4 <usart_init_rs232+0x1de>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     d56:	c1 15       	cp	r28, r1
     d58:	e2 e0       	ldi	r30, 0x02	; 2
     d5a:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     d5c:	21 f4       	brne	.+8      	; 0xd66 <usart_init_rs232+0x70>
     d5e:	62 e0       	ldi	r22, 0x02	; 2
     d60:	81 e0       	ldi	r24, 0x01	; 1
     d62:	02 d4       	rcall	.+2052   	; 0x1568 <sysclk_enable_module>
     d64:	b7 c0       	rjmp	.+366    	; 0xed4 <usart_init_rs232+0x1de>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
     d66:	c0 34       	cpi	r28, 0x40	; 64
     d68:	f2 e0       	ldi	r31, 0x02	; 2
     d6a:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     d6c:	21 f4       	brne	.+8      	; 0xd76 <usart_init_rs232+0x80>
     d6e:	62 e0       	ldi	r22, 0x02	; 2
     d70:	82 e0       	ldi	r24, 0x02	; 2
     d72:	fa d3       	rcall	.+2036   	; 0x1568 <sysclk_enable_module>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     d74:	af c0       	rjmp	.+350    	; 0xed4 <usart_init_rs232+0x1de>
     d76:	c0 32       	cpi	r28, 0x20	; 32
     d78:	83 e0       	ldi	r24, 0x03	; 3
     d7a:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     d7c:	21 f4       	brne	.+8      	; 0xd86 <usart_init_rs232+0x90>
     d7e:	64 e0       	ldi	r22, 0x04	; 4
     d80:	82 e0       	ldi	r24, 0x02	; 2
     d82:	f2 d3       	rcall	.+2020   	; 0x1568 <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     d84:	a7 c0       	rjmp	.+334    	; 0xed4 <usart_init_rs232+0x1de>
     d86:	c1 15       	cp	r28, r1
     d88:	e8 e0       	ldi	r30, 0x08	; 8
     d8a:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     d8c:	21 f4       	brne	.+8      	; 0xd96 <usart_init_rs232+0xa0>
     d8e:	61 e0       	ldi	r22, 0x01	; 1
     d90:	83 e0       	ldi	r24, 0x03	; 3
     d92:	ea d3       	rcall	.+2004   	; 0x1568 <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     d94:	9f c0       	rjmp	.+318    	; 0xed4 <usart_init_rs232+0x1de>
     d96:	c1 15       	cp	r28, r1
     d98:	f9 e0       	ldi	r31, 0x09	; 9
     d9a:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     d9c:	21 f4       	brne	.+8      	; 0xda6 <usart_init_rs232+0xb0>
     d9e:	61 e0       	ldi	r22, 0x01	; 1
     da0:	84 e0       	ldi	r24, 0x04	; 4
     da2:	e2 d3       	rcall	.+1988   	; 0x1568 <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     da4:	97 c0       	rjmp	.+302    	; 0xed4 <usart_init_rs232+0x1de>
     da6:	c1 15       	cp	r28, r1
     da8:	8a e0       	ldi	r24, 0x0A	; 10
     daa:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     dac:	21 f4       	brne	.+8      	; 0xdb6 <usart_init_rs232+0xc0>
     dae:	61 e0       	ldi	r22, 0x01	; 1
     db0:	85 e0       	ldi	r24, 0x05	; 5
     db2:	da d3       	rcall	.+1972   	; 0x1568 <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
     db4:	8f c0       	rjmp	.+286    	; 0xed4 <usart_init_rs232+0x1de>
     db6:	c1 15       	cp	r28, r1
     db8:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
     dba:	de 07       	cpc	r29, r30
     dbc:	21 f4       	brne	.+8      	; 0xdc6 <usart_init_rs232+0xd0>
     dbe:	61 e0       	ldi	r22, 0x01	; 1
     dc0:	86 e0       	ldi	r24, 0x06	; 6
     dc2:	d2 d3       	rcall	.+1956   	; 0x1568 <sysclk_enable_module>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     dc4:	87 c0       	rjmp	.+270    	; 0xed4 <usart_init_rs232+0x1de>
     dc6:	c0 34       	cpi	r28, 0x40	; 64
     dc8:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     dca:	df 07       	cpc	r29, r31
     dcc:	21 f4       	brne	.+8      	; 0xdd6 <usart_init_rs232+0xe0>
     dce:	62 e0       	ldi	r22, 0x02	; 2
     dd0:	83 e0       	ldi	r24, 0x03	; 3
     dd2:	ca d3       	rcall	.+1940   	; 0x1568 <sysclk_enable_module>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
     dd4:	7f c0       	rjmp	.+254    	; 0xed4 <usart_init_rs232+0x1de>
     dd6:	c0 34       	cpi	r28, 0x40	; 64
     dd8:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
     dda:	d8 07       	cpc	r29, r24
     ddc:	21 f4       	brne	.+8      	; 0xde6 <usart_init_rs232+0xf0>
     dde:	62 e0       	ldi	r22, 0x02	; 2
     de0:	84 e0       	ldi	r24, 0x04	; 4
     de2:	c2 d3       	rcall	.+1924   	; 0x1568 <sysclk_enable_module>
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
     de4:	77 c0       	rjmp	.+238    	; 0xed4 <usart_init_rs232+0x1de>
     de6:	c0 34       	cpi	r28, 0x40	; 64
     de8:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
     dea:	de 07       	cpc	r29, r30
     dec:	21 f4       	brne	.+8      	; 0xdf6 <usart_init_rs232+0x100>
     dee:	62 e0       	ldi	r22, 0x02	; 2
     df0:	85 e0       	ldi	r24, 0x05	; 5
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     df2:	ba d3       	rcall	.+1908   	; 0x1568 <sysclk_enable_module>
     df4:	6f c0       	rjmp	.+222    	; 0xed4 <usart_init_rs232+0x1de>
     df6:	c0 39       	cpi	r28, 0x90	; 144
     df8:	f8 e0       	ldi	r31, 0x08	; 8
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     dfa:	df 07       	cpc	r29, r31
     dfc:	21 f4       	brne	.+8      	; 0xe06 <usart_init_rs232+0x110>
     dfe:	64 e0       	ldi	r22, 0x04	; 4
     e00:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
     e02:	b2 d3       	rcall	.+1892   	; 0x1568 <sysclk_enable_module>
     e04:	67 c0       	rjmp	.+206    	; 0xed4 <usart_init_rs232+0x1de>
     e06:	c0 39       	cpi	r28, 0x90	; 144
     e08:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
     e0a:	d8 07       	cpc	r29, r24
     e0c:	21 f4       	brne	.+8      	; 0xe16 <usart_init_rs232+0x120>
     e0e:	64 e0       	ldi	r22, 0x04	; 4
     e10:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
     e12:	aa d3       	rcall	.+1876   	; 0x1568 <sysclk_enable_module>
     e14:	5f c0       	rjmp	.+190    	; 0xed4 <usart_init_rs232+0x1de>
     e16:	c0 39       	cpi	r28, 0x90	; 144
     e18:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
     e1a:	de 07       	cpc	r29, r30
     e1c:	21 f4       	brne	.+8      	; 0xe26 <usart_init_rs232+0x130>
     e1e:	64 e0       	ldi	r22, 0x04	; 4
     e20:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
     e22:	a2 d3       	rcall	.+1860   	; 0x1568 <sysclk_enable_module>
     e24:	57 c0       	rjmp	.+174    	; 0xed4 <usart_init_rs232+0x1de>
     e26:	c0 39       	cpi	r28, 0x90	; 144
     e28:	fb e0       	ldi	r31, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
     e2a:	df 07       	cpc	r29, r31
     e2c:	21 f4       	brne	.+8      	; 0xe36 <usart_init_rs232+0x140>
     e2e:	64 e0       	ldi	r22, 0x04	; 4
     e30:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     e32:	9a d3       	rcall	.+1844   	; 0x1568 <sysclk_enable_module>
     e34:	4f c0       	rjmp	.+158    	; 0xed4 <usart_init_rs232+0x1de>
     e36:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     e38:	88 e0       	ldi	r24, 0x08	; 8
     e3a:	d8 07       	cpc	r29, r24
     e3c:	21 f4       	brne	.+8      	; 0xe46 <usart_init_rs232+0x150>
     e3e:	68 e0       	ldi	r22, 0x08	; 8
     e40:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     e42:	92 d3       	rcall	.+1828   	; 0x1568 <sysclk_enable_module>
     e44:	47 c0       	rjmp	.+142    	; 0xed4 <usart_init_rs232+0x1de>
     e46:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     e48:	e9 e0       	ldi	r30, 0x09	; 9
     e4a:	de 07       	cpc	r29, r30
     e4c:	21 f4       	brne	.+8      	; 0xe56 <usart_init_rs232+0x160>
     e4e:	68 e0       	ldi	r22, 0x08	; 8
     e50:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     e52:	8a d3       	rcall	.+1812   	; 0x1568 <sysclk_enable_module>
     e54:	3f c0       	rjmp	.+126    	; 0xed4 <usart_init_rs232+0x1de>
     e56:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     e58:	f8 e0       	ldi	r31, 0x08	; 8
     e5a:	df 07       	cpc	r29, r31
     e5c:	21 f4       	brne	.+8      	; 0xe66 <usart_init_rs232+0x170>
     e5e:	60 e1       	ldi	r22, 0x10	; 16
     e60:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     e62:	82 d3       	rcall	.+1796   	; 0x1568 <sysclk_enable_module>
     e64:	37 c0       	rjmp	.+110    	; 0xed4 <usart_init_rs232+0x1de>
     e66:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     e68:	89 e0       	ldi	r24, 0x09	; 9
     e6a:	d8 07       	cpc	r29, r24
     e6c:	21 f4       	brne	.+8      	; 0xe76 <usart_init_rs232+0x180>
     e6e:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
     e70:	84 e0       	ldi	r24, 0x04	; 4
     e72:	7a d3       	rcall	.+1780   	; 0x1568 <sysclk_enable_module>
     e74:	2f c0       	rjmp	.+94     	; 0xed4 <usart_init_rs232+0x1de>
     e76:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     e78:	ea e0       	ldi	r30, 0x0A	; 10
     e7a:	de 07       	cpc	r29, r30
     e7c:	21 f4       	brne	.+8      	; 0xe86 <usart_init_rs232+0x190>
     e7e:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
     e80:	85 e0       	ldi	r24, 0x05	; 5
     e82:	72 d3       	rcall	.+1764   	; 0x1568 <sysclk_enable_module>
     e84:	27 c0       	rjmp	.+78     	; 0xed4 <usart_init_rs232+0x1de>
     e86:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
     e88:	fb e0       	ldi	r31, 0x0B	; 11
     e8a:	df 07       	cpc	r29, r31
     e8c:	21 f4       	brne	.+8      	; 0xe96 <usart_init_rs232+0x1a0>
     e8e:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
     e90:	86 e0       	ldi	r24, 0x06	; 6
     e92:	6a d3       	rcall	.+1748   	; 0x1568 <sysclk_enable_module>
     e94:	1f c0       	rjmp	.+62     	; 0xed4 <usart_init_rs232+0x1de>
     e96:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
     e98:	88 e0       	ldi	r24, 0x08	; 8
     e9a:	d8 07       	cpc	r29, r24
     e9c:	21 f4       	brne	.+8      	; 0xea6 <usart_init_rs232+0x1b0>
     e9e:	60 e2       	ldi	r22, 0x20	; 32
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
     ea0:	83 e0       	ldi	r24, 0x03	; 3
     ea2:	62 d3       	rcall	.+1732   	; 0x1568 <sysclk_enable_module>
     ea4:	17 c0       	rjmp	.+46     	; 0xed4 <usart_init_rs232+0x1de>
     ea6:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
     ea8:	e9 e0       	ldi	r30, 0x09	; 9
     eaa:	de 07       	cpc	r29, r30
     eac:	21 f4       	brne	.+8      	; 0xeb6 <usart_init_rs232+0x1c0>
     eae:	60 e2       	ldi	r22, 0x20	; 32
     eb0:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     eb2:	5a d3       	rcall	.+1716   	; 0x1568 <sysclk_enable_module>
     eb4:	0f c0       	rjmp	.+30     	; 0xed4 <usart_init_rs232+0x1de>
     eb6:	c0 38       	cpi	r28, 0x80	; 128
     eb8:	f4 e0       	ldi	r31, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     eba:	df 07       	cpc	r29, r31
     ebc:	21 f4       	brne	.+8      	; 0xec6 <usart_init_rs232+0x1d0>
     ebe:	60 e4       	ldi	r22, 0x40	; 64
     ec0:	83 e0       	ldi	r24, 0x03	; 3
     ec2:	52 d3       	rcall	.+1700   	; 0x1568 <sysclk_enable_module>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
     ec4:	07 c0       	rjmp	.+14     	; 0xed4 <usart_init_rs232+0x1de>
     ec6:	c0 3a       	cpi	r28, 0xA0	; 160
     ec8:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
     eca:	d8 07       	cpc	r29, r24
     ecc:	19 f4       	brne	.+6      	; 0xed4 <usart_init_rs232+0x1de>
     ece:	60 e4       	ldi	r22, 0x40	; 64
     ed0:	85 e0       	ldi	r24, 0x05	; 5
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     ed2:	4a d3       	rcall	.+1684   	; 0x1568 <sysclk_enable_module>
     ed4:	8d 81       	ldd	r24, Y+5	; 0x05
     ed6:	8f 73       	andi	r24, 0x3F	; 63
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
     ed8:	8d 83       	std	Y+5, r24	; 0x05
     eda:	f8 01       	movw	r30, r16
     edc:	95 81       	ldd	r25, Z+5	; 0x05
     ede:	84 81       	ldd	r24, Z+4	; 0x04
     ee0:	89 2b       	or	r24, r25
     ee2:	96 81       	ldd	r25, Z+6	; 0x06
     ee4:	91 11       	cpse	r25, r1
     ee6:	98 e0       	ldi	r25, 0x08	; 8
     ee8:	89 2b       	or	r24, r25
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
     eea:	8d 83       	std	Y+5, r24	; 0x05
     eec:	f8 01       	movw	r30, r16
     eee:	40 81       	ld	r20, Z
     ef0:	51 81       	ldd	r21, Z+1	; 0x01
     ef2:	62 81       	ldd	r22, Z+2	; 0x02
     ef4:	73 81       	ldd	r23, Z+3	; 0x03
     ef6:	00 e8       	ldi	r16, 0x80	; 128
     ef8:	14 e8       	ldi	r17, 0x84	; 132
     efa:	2e e1       	ldi	r18, 0x1E	; 30
     efc:	30 e0       	ldi	r19, 0x00	; 0
     efe:	ce 01       	movw	r24, r28
     f00:	e7 dd       	rcall	.-1074   	; 0xad0 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     f02:	9c 81       	ldd	r25, Y+4	; 0x04
     f04:	98 60       	ori	r25, 0x08	; 8
     f06:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
     f08:	9c 81       	ldd	r25, Y+4	; 0x04
     f0a:	90 61       	ori	r25, 0x10	; 16
     f0c:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
     f0e:	df 91       	pop	r29
     f10:	cf 91       	pop	r28
     f12:	1f 91       	pop	r17
     f14:	0f 91       	pop	r16
     f16:	08 95       	ret

00000f18 <usart_spi_set_baudrate>:
 * \param usart The USART(SPI) module.
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     f18:	cf 92       	push	r12
     f1a:	df 92       	push	r13
     f1c:	ef 92       	push	r14
     f1e:	ff 92       	push	r15
     f20:	0f 93       	push	r16
     f22:	1f 93       	push	r17
     f24:	cf 93       	push	r28
     f26:	df 93       	push	r29
     f28:	ec 01       	movw	r28, r24
	uint16_t bsel_value;

	/* Check if baudrate is less than the maximim limit specified in
	 * datasheet */
	if (baud < (cpu_hz / 2)) {
     f2a:	d9 01       	movw	r26, r18
     f2c:	c8 01       	movw	r24, r16
     f2e:	b6 95       	lsr	r27
     f30:	a7 95       	ror	r26
     f32:	97 95       	ror	r25
     f34:	87 95       	ror	r24
     f36:	48 17       	cp	r20, r24
     f38:	59 07       	cpc	r21, r25
     f3a:	6a 07       	cpc	r22, r26
     f3c:	7b 07       	cpc	r23, r27
     f3e:	78 f4       	brcc	.+30     	; 0xf5e <usart_spi_set_baudrate+0x46>
		bsel_value = (cpu_hz / (baud * 2)) - 1;
     f40:	6a 01       	movw	r12, r20
     f42:	7b 01       	movw	r14, r22
     f44:	cc 0c       	add	r12, r12
     f46:	dd 1c       	adc	r13, r13
     f48:	ee 1c       	adc	r14, r14
     f4a:	ff 1c       	adc	r15, r15
     f4c:	c9 01       	movw	r24, r18
     f4e:	b8 01       	movw	r22, r16
     f50:	a7 01       	movw	r20, r14
     f52:	96 01       	movw	r18, r12
     f54:	0e 94 88 1a 	call	0x3510	; 0x3510 <__udivmodsi4>
     f58:	21 50       	subi	r18, 0x01	; 1
     f5a:	31 09       	sbc	r19, r1
     f5c:	02 c0       	rjmp	.+4      	; 0xf62 <usart_spi_set_baudrate+0x4a>
	} else {
		/* If baudrate is not within the specfication in datasheet,
		 * assign maximum baudrate possible for the current CPU frequency */
		bsel_value = 0;
     f5e:	20 e0       	ldi	r18, 0x00	; 0
     f60:	30 e0       	ldi	r19, 0x00	; 0
	}

	(usart)->BAUDCTRLB = (uint8_t)((~USART_BSCALE_gm) & (bsel_value >> 8));
     f62:	83 2f       	mov	r24, r19
     f64:	8f 70       	andi	r24, 0x0F	; 15
     f66:	8f 83       	std	Y+7, r24	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)(bsel_value);
     f68:	2e 83       	std	Y+6, r18	; 0x06
}
     f6a:	df 91       	pop	r29
     f6c:	cf 91       	pop	r28
     f6e:	1f 91       	pop	r17
     f70:	0f 91       	pop	r16
     f72:	ff 90       	pop	r15
     f74:	ef 90       	pop	r14
     f76:	df 90       	pop	r13
     f78:	cf 90       	pop	r12
     f7a:	08 95       	ret

00000f7c <usart_init_spi>:
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
     f7c:	df 92       	push	r13
     f7e:	ef 92       	push	r14
     f80:	ff 92       	push	r15
     f82:	0f 93       	push	r16
     f84:	1f 93       	push	r17
     f86:	cf 93       	push	r28
     f88:	df 93       	push	r29
     f8a:	1f 92       	push	r1
     f8c:	cd b7       	in	r28, 0x3d	; 61
     f8e:	de b7       	in	r29, 0x3e	; 62
     f90:	7c 01       	movw	r14, r24
     f92:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     f94:	00 97       	sbiw	r24, 0x00	; 0
     f96:	09 f4       	brne	.+2      	; 0xf9a <usart_init_spi+0x1e>
     f98:	b2 c1       	rjmp	.+868    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     f9a:	80 3c       	cpi	r24, 0xC0	; 192
     f9c:	91 05       	cpc	r25, r1
     f9e:	21 f4       	brne	.+8      	; 0xfa8 <usart_init_spi+0x2c>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     fa0:	60 e1       	ldi	r22, 0x10	; 16
     fa2:	80 e0       	ldi	r24, 0x00	; 0
     fa4:	e1 d2       	rcall	.+1474   	; 0x1568 <sysclk_enable_module>
     fa6:	ab c1       	rjmp	.+854    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     fa8:	80 e8       	ldi	r24, 0x80	; 128
     faa:	e8 16       	cp	r14, r24
     fac:	81 e0       	ldi	r24, 0x01	; 1
     fae:	f8 06       	cpc	r15, r24
     fb0:	21 f4       	brne	.+8      	; 0xfba <usart_init_spi+0x3e>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     fb2:	62 e0       	ldi	r22, 0x02	; 2
     fb4:	80 e0       	ldi	r24, 0x00	; 0
     fb6:	d8 d2       	rcall	.+1456   	; 0x1568 <sysclk_enable_module>
     fb8:	a2 c1       	rjmp	.+836    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     fba:	e1 14       	cp	r14, r1
     fbc:	e1 e0       	ldi	r30, 0x01	; 1
     fbe:	fe 06       	cpc	r15, r30
     fc0:	21 f4       	brne	.+8      	; 0xfca <usart_init_spi+0x4e>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     fc2:	61 e0       	ldi	r22, 0x01	; 1
     fc4:	80 e0       	ldi	r24, 0x00	; 0
     fc6:	d0 d2       	rcall	.+1440   	; 0x1568 <sysclk_enable_module>
     fc8:	9a c1       	rjmp	.+820    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     fca:	f0 e8       	ldi	r31, 0x80	; 128
     fcc:	ef 16       	cp	r14, r31
     fce:	f3 e0       	ldi	r31, 0x03	; 3
     fd0:	ff 06       	cpc	r15, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     fd2:	21 f4       	brne	.+8      	; 0xfdc <usart_init_spi+0x60>
     fd4:	61 e0       	ldi	r22, 0x01	; 1
     fd6:	81 e0       	ldi	r24, 0x01	; 1
     fd8:	c7 d2       	rcall	.+1422   	; 0x1568 <sysclk_enable_module>
     fda:	91 c1       	rjmp	.+802    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
     fdc:	30 e9       	ldi	r19, 0x90	; 144
     fde:	e3 16       	cp	r14, r19
     fe0:	33 e0       	ldi	r19, 0x03	; 3
     fe2:	f3 06       	cpc	r15, r19
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
     fe4:	21 f4       	brne	.+8      	; 0xfee <usart_init_spi+0x72>
     fe6:	61 e0       	ldi	r22, 0x01	; 1
     fe8:	82 e0       	ldi	r24, 0x02	; 2
     fea:	be d2       	rcall	.+1404   	; 0x1568 <sysclk_enable_module>
     fec:	88 c1       	rjmp	.+784    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     fee:	e1 14       	cp	r14, r1
     ff0:	82 e0       	ldi	r24, 0x02	; 2
     ff2:	f8 06       	cpc	r15, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     ff4:	21 f4       	brne	.+8      	; 0xffe <usart_init_spi+0x82>
     ff6:	62 e0       	ldi	r22, 0x02	; 2
     ff8:	81 e0       	ldi	r24, 0x01	; 1
     ffa:	b6 d2       	rcall	.+1388   	; 0x1568 <sysclk_enable_module>
     ffc:	80 c1       	rjmp	.+768    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
     ffe:	e0 e4       	ldi	r30, 0x40	; 64
    1000:	ee 16       	cp	r14, r30
    1002:	e2 e0       	ldi	r30, 0x02	; 2
    1004:	fe 06       	cpc	r15, r30
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    1006:	21 f4       	brne	.+8      	; 0x1010 <__EEPROM_REGION_LENGTH__+0x10>
    1008:	62 e0       	ldi	r22, 0x02	; 2
    100a:	82 e0       	ldi	r24, 0x02	; 2
    100c:	ad d2       	rcall	.+1370   	; 0x1568 <sysclk_enable_module>
    100e:	77 c1       	rjmp	.+750    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    1010:	f0 e2       	ldi	r31, 0x20	; 32
    1012:	ef 16       	cp	r14, r31
    1014:	f3 e0       	ldi	r31, 0x03	; 3
    1016:	ff 06       	cpc	r15, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    1018:	21 f4       	brne	.+8      	; 0x1022 <__EEPROM_REGION_LENGTH__+0x22>
    101a:	64 e0       	ldi	r22, 0x04	; 4
    101c:	82 e0       	ldi	r24, 0x02	; 2
    101e:	a4 d2       	rcall	.+1352   	; 0x1568 <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    1020:	6e c1       	rjmp	.+732    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    1022:	e1 14       	cp	r14, r1
    1024:	38 e0       	ldi	r19, 0x08	; 8
    1026:	f3 06       	cpc	r15, r19
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1028:	21 f4       	brne	.+8      	; 0x1032 <__EEPROM_REGION_LENGTH__+0x32>
    102a:	61 e0       	ldi	r22, 0x01	; 1
    102c:	83 e0       	ldi	r24, 0x03	; 3
    102e:	9c d2       	rcall	.+1336   	; 0x1568 <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    1030:	66 c1       	rjmp	.+716    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    1032:	e1 14       	cp	r14, r1
    1034:	89 e0       	ldi	r24, 0x09	; 9
    1036:	f8 06       	cpc	r15, r24
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    1038:	21 f4       	brne	.+8      	; 0x1042 <__EEPROM_REGION_LENGTH__+0x42>
    103a:	61 e0       	ldi	r22, 0x01	; 1
    103c:	84 e0       	ldi	r24, 0x04	; 4
    103e:	94 d2       	rcall	.+1320   	; 0x1568 <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    1040:	5e c1       	rjmp	.+700    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    1042:	e1 14       	cp	r14, r1
    1044:	ea e0       	ldi	r30, 0x0A	; 10
    1046:	fe 06       	cpc	r15, r30
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    1048:	21 f4       	brne	.+8      	; 0x1052 <__EEPROM_REGION_LENGTH__+0x52>
    104a:	61 e0       	ldi	r22, 0x01	; 1
    104c:	85 e0       	ldi	r24, 0x05	; 5
    104e:	8c d2       	rcall	.+1304   	; 0x1568 <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    1050:	56 c1       	rjmp	.+684    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    1052:	e1 14       	cp	r14, r1
    1054:	fb e0       	ldi	r31, 0x0B	; 11
    1056:	ff 06       	cpc	r15, r31
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    1058:	21 f4       	brne	.+8      	; 0x1062 <__EEPROM_REGION_LENGTH__+0x62>
    105a:	61 e0       	ldi	r22, 0x01	; 1
    105c:	86 e0       	ldi	r24, 0x06	; 6
    105e:	84 d2       	rcall	.+1288   	; 0x1568 <sysclk_enable_module>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    1060:	4e c1       	rjmp	.+668    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    1062:	30 e4       	ldi	r19, 0x40	; 64
    1064:	e3 16       	cp	r14, r19
    1066:	38 e0       	ldi	r19, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1068:	f3 06       	cpc	r15, r19
    106a:	21 f4       	brne	.+8      	; 0x1074 <__EEPROM_REGION_LENGTH__+0x74>
    106c:	62 e0       	ldi	r22, 0x02	; 2
    106e:	83 e0       	ldi	r24, 0x03	; 3
    1070:	7b d2       	rcall	.+1270   	; 0x1568 <sysclk_enable_module>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    1072:	45 c1       	rjmp	.+650    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    1074:	80 e4       	ldi	r24, 0x40	; 64
    1076:	e8 16       	cp	r14, r24
    1078:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    107a:	f8 06       	cpc	r15, r24
    107c:	21 f4       	brne	.+8      	; 0x1086 <__EEPROM_REGION_LENGTH__+0x86>
    107e:	62 e0       	ldi	r22, 0x02	; 2
    1080:	84 e0       	ldi	r24, 0x04	; 4
    1082:	72 d2       	rcall	.+1252   	; 0x1568 <sysclk_enable_module>
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    1084:	3c c1       	rjmp	.+632    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    1086:	e0 e4       	ldi	r30, 0x40	; 64
    1088:	ee 16       	cp	r14, r30
    108a:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    108c:	fe 06       	cpc	r15, r30
    108e:	21 f4       	brne	.+8      	; 0x1098 <__EEPROM_REGION_LENGTH__+0x98>
    1090:	62 e0       	ldi	r22, 0x02	; 2
    1092:	85 e0       	ldi	r24, 0x05	; 5
    1094:	69 d2       	rcall	.+1234   	; 0x1568 <sysclk_enable_module>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    1096:	33 c1       	rjmp	.+614    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    1098:	f0 e9       	ldi	r31, 0x90	; 144
    109a:	ef 16       	cp	r14, r31
    109c:	f8 e0       	ldi	r31, 0x08	; 8
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    109e:	ff 06       	cpc	r15, r31
    10a0:	21 f4       	brne	.+8      	; 0x10aa <__EEPROM_REGION_LENGTH__+0xaa>
    10a2:	64 e0       	ldi	r22, 0x04	; 4
    10a4:	83 e0       	ldi	r24, 0x03	; 3
    10a6:	60 d2       	rcall	.+1216   	; 0x1568 <sysclk_enable_module>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    10a8:	2a c1       	rjmp	.+596    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    10aa:	30 e9       	ldi	r19, 0x90	; 144
    10ac:	e3 16       	cp	r14, r19
    10ae:	39 e0       	ldi	r19, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    10b0:	f3 06       	cpc	r15, r19
    10b2:	21 f4       	brne	.+8      	; 0x10bc <__EEPROM_REGION_LENGTH__+0xbc>
    10b4:	64 e0       	ldi	r22, 0x04	; 4
    10b6:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    10b8:	57 d2       	rcall	.+1198   	; 0x1568 <sysclk_enable_module>
    10ba:	21 c1       	rjmp	.+578    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    10bc:	80 e9       	ldi	r24, 0x90	; 144
    10be:	e8 16       	cp	r14, r24
    10c0:	8a e0       	ldi	r24, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    10c2:	f8 06       	cpc	r15, r24
    10c4:	21 f4       	brne	.+8      	; 0x10ce <__EEPROM_REGION_LENGTH__+0xce>
    10c6:	64 e0       	ldi	r22, 0x04	; 4
    10c8:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    10ca:	4e d2       	rcall	.+1180   	; 0x1568 <sysclk_enable_module>
    10cc:	18 c1       	rjmp	.+560    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    10ce:	e0 e9       	ldi	r30, 0x90	; 144
    10d0:	ee 16       	cp	r14, r30
    10d2:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    10d4:	fe 06       	cpc	r15, r30
    10d6:	21 f4       	brne	.+8      	; 0x10e0 <__EEPROM_REGION_LENGTH__+0xe0>
    10d8:	64 e0       	ldi	r22, 0x04	; 4
    10da:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    10dc:	45 d2       	rcall	.+1162   	; 0x1568 <sysclk_enable_module>
    10de:	0f c1       	rjmp	.+542    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    10e0:	f0 ec       	ldi	r31, 0xC0	; 192
    10e2:	ef 16       	cp	r14, r31
    10e4:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    10e6:	ff 06       	cpc	r15, r31
    10e8:	21 f4       	brne	.+8      	; 0x10f2 <__EEPROM_REGION_LENGTH__+0xf2>
    10ea:	68 e0       	ldi	r22, 0x08	; 8
    10ec:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    10ee:	3c d2       	rcall	.+1144   	; 0x1568 <sysclk_enable_module>
    10f0:	06 c1       	rjmp	.+524    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    10f2:	30 ec       	ldi	r19, 0xC0	; 192
    10f4:	e3 16       	cp	r14, r19
    10f6:	39 e0       	ldi	r19, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    10f8:	f3 06       	cpc	r15, r19
    10fa:	21 f4       	brne	.+8      	; 0x1104 <__EEPROM_REGION_LENGTH__+0x104>
    10fc:	68 e0       	ldi	r22, 0x08	; 8
    10fe:	84 e0       	ldi	r24, 0x04	; 4
    1100:	33 d2       	rcall	.+1126   	; 0x1568 <sysclk_enable_module>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    1102:	fd c0       	rjmp	.+506    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    1104:	80 ea       	ldi	r24, 0xA0	; 160
    1106:	e8 16       	cp	r14, r24
    1108:	88 e0       	ldi	r24, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    110a:	f8 06       	cpc	r15, r24
    110c:	61 f4       	brne	.+24     	; 0x1126 <__EEPROM_REGION_LENGTH__+0x126>
    110e:	60 e1       	ldi	r22, 0x10	; 16
    1110:	83 e0       	ldi	r24, 0x03	; 3
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
    1112:	2a d2       	rcall	.+1108   	; 0x1568 <sysclk_enable_module>
    1114:	e0 ea       	ldi	r30, 0xA0	; 160
    1116:	f8 e0       	ldi	r31, 0x08	; 8
    1118:	84 81       	ldd	r24, Z+4	; 0x04
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
    111a:	8f 7e       	andi	r24, 0xEF	; 239
    111c:	84 83       	std	Z+4, r24	; 0x04
    111e:	f8 01       	movw	r30, r16
    1120:	24 81       	ldd	r18, Z+4	; 0x04
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    1122:	22 50       	subi	r18, 0x02	; 2
    1124:	4c c0       	rjmp	.+152    	; 0x11be <__EEPROM_REGION_LENGTH__+0x1be>
    1126:	f0 ea       	ldi	r31, 0xA0	; 160
    1128:	ef 16       	cp	r14, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    112a:	f9 e0       	ldi	r31, 0x09	; 9
    112c:	ff 06       	cpc	r15, r31
    112e:	21 f4       	brne	.+8      	; 0x1138 <__EEPROM_REGION_LENGTH__+0x138>
    1130:	60 e1       	ldi	r22, 0x10	; 16
    1132:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    1134:	19 d2       	rcall	.+1074   	; 0x1568 <sysclk_enable_module>
    1136:	e3 c0       	rjmp	.+454    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    1138:	30 ea       	ldi	r19, 0xA0	; 160
    113a:	e3 16       	cp	r14, r19
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    113c:	3a e0       	ldi	r19, 0x0A	; 10
    113e:	f3 06       	cpc	r15, r19
    1140:	21 f4       	brne	.+8      	; 0x114a <__EEPROM_REGION_LENGTH__+0x14a>
    1142:	60 e1       	ldi	r22, 0x10	; 16
    1144:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    1146:	10 d2       	rcall	.+1056   	; 0x1568 <sysclk_enable_module>
    1148:	da c0       	rjmp	.+436    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    114a:	80 ea       	ldi	r24, 0xA0	; 160
    114c:	e8 16       	cp	r14, r24
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    114e:	8b e0       	ldi	r24, 0x0B	; 11
    1150:	f8 06       	cpc	r15, r24
    1152:	21 f4       	brne	.+8      	; 0x115c <__EEPROM_REGION_LENGTH__+0x15c>
    1154:	60 e1       	ldi	r22, 0x10	; 16
    1156:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    1158:	07 d2       	rcall	.+1038   	; 0x1568 <sysclk_enable_module>
    115a:	d1 c0       	rjmp	.+418    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    115c:	e0 eb       	ldi	r30, 0xB0	; 176
    115e:	ee 16       	cp	r14, r30
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    1160:	e8 e0       	ldi	r30, 0x08	; 8
    1162:	fe 06       	cpc	r15, r30
    1164:	21 f4       	brne	.+8      	; 0x116e <__EEPROM_REGION_LENGTH__+0x16e>
    1166:	60 e2       	ldi	r22, 0x20	; 32
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    1168:	83 e0       	ldi	r24, 0x03	; 3
    116a:	fe d1       	rcall	.+1020   	; 0x1568 <sysclk_enable_module>
    116c:	c8 c0       	rjmp	.+400    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    116e:	f0 eb       	ldi	r31, 0xB0	; 176
    1170:	ef 16       	cp	r14, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    1172:	f9 e0       	ldi	r31, 0x09	; 9
    1174:	ff 06       	cpc	r15, r31
    1176:	21 f4       	brne	.+8      	; 0x1180 <__EEPROM_REGION_LENGTH__+0x180>
    1178:	60 e2       	ldi	r22, 0x20	; 32
    117a:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    117c:	f5 d1       	rcall	.+1002   	; 0x1568 <sysclk_enable_module>
    117e:	bf c0       	rjmp	.+382    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    1180:	30 e8       	ldi	r19, 0x80	; 128
    1182:	e3 16       	cp	r14, r19
    1184:	34 e0       	ldi	r19, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    1186:	f3 06       	cpc	r15, r19
    1188:	21 f4       	brne	.+8      	; 0x1192 <__EEPROM_REGION_LENGTH__+0x192>
    118a:	60 e4       	ldi	r22, 0x40	; 64
    118c:	83 e0       	ldi	r24, 0x03	; 3
    118e:	ec d1       	rcall	.+984    	; 0x1568 <sysclk_enable_module>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    1190:	b6 c0       	rjmp	.+364    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    1192:	80 ea       	ldi	r24, 0xA0	; 160
    1194:	e8 16       	cp	r14, r24
    1196:	84 e0       	ldi	r24, 0x04	; 4
    1198:	f8 06       	cpc	r15, r24
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    119a:	21 f4       	brne	.+8      	; 0x11a4 <__EEPROM_REGION_LENGTH__+0x1a4>
    119c:	60 e4       	ldi	r22, 0x40	; 64
    119e:	85 e0       	ldi	r24, 0x05	; 5
    11a0:	e3 d1       	rcall	.+966    	; 0x1568 <sysclk_enable_module>
    11a2:	ad c0       	rjmp	.+346    	; 0x12fe <__EEPROM_REGION_LENGTH__+0x2fe>
    11a4:	f7 01       	movw	r30, r14
    11a6:	84 81       	ldd	r24, Z+4	; 0x04
    11a8:	8f 7e       	andi	r24, 0xEF	; 239
    11aa:	84 83       	std	Z+4, r24	; 0x04
    11ac:	fb 01       	movw	r30, r22
    11ae:	24 81       	ldd	r18, Z+4	; 0x04
    11b0:	22 50       	subi	r18, 0x02	; 2
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
    11b2:	c7 01       	movw	r24, r14
    11b4:	f0 ea       	ldi	r31, 0xA0	; 160
    11b6:	ef 16       	cp	r14, r31
    11b8:	f8 e0       	ldi	r31, 0x08	; 8
    11ba:	ff 06       	cpc	r15, r31
    11bc:	49 f4       	brne	.+18     	; 0x11d0 <__EEPROM_REGION_LENGTH__+0x1d0>
#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
    11be:	80 91 4e 06 	lds	r24, 0x064E	; 0x80064e <__TEXT_REGION_LENGTH__+0x7be64e>
    11c2:	84 fd       	sbrc	r24, 4
    11c4:	a5 c0       	rjmp	.+330    	; 0x1310 <__EEPROM_REGION_LENGTH__+0x310>
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
    11c6:	0f 2e       	mov	r0, r31
    11c8:	f1 e1       	ldi	r31, 0x11	; 17
    11ca:	df 2e       	mov	r13, r31
    11cc:	f0 2d       	mov	r31, r0
    11ce:	a4 c0       	rjmp	.+328    	; 0x1318 <__EEPROM_REGION_LENGTH__+0x318>
		sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
#  endif
	}
#endif
#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
    11d0:	80 3b       	cpi	r24, 0xB0	; 176
    11d2:	38 e0       	ldi	r19, 0x08	; 8
    11d4:	93 07       	cpc	r25, r19
    11d6:	91 f0       	breq	.+36     	; 0x11fc <__EEPROM_REGION_LENGTH__+0x1fc>
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
	}
#endif
#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
    11d8:	80 3a       	cpi	r24, 0xA0	; 160
    11da:	e9 e0       	ldi	r30, 0x09	; 9
    11dc:	9e 07       	cpc	r25, r30
    11de:	49 f4       	brne	.+18     	; 0x11f2 <__EEPROM_REGION_LENGTH__+0x1f2>
#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
    11e0:	30 91 6e 06 	lds	r19, 0x066E	; 0x80066e <__TEXT_REGION_LENGTH__+0x7be66e>
    11e4:	34 fd       	sbrc	r19, 4
    11e6:	9b c0       	rjmp	.+310    	; 0x131e <__EEPROM_REGION_LENGTH__+0x31e>
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
    11e8:	0f 2e       	mov	r0, r31
    11ea:	f9 e1       	ldi	r31, 0x19	; 25
    11ec:	df 2e       	mov	r13, r31
    11ee:	f0 2d       	mov	r31, r0
    11f0:	16 c0       	rjmp	.+44     	; 0x121e <__EEPROM_REGION_LENGTH__+0x21e>
		sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
#  endif
	}
#endif
#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
    11f2:	80 3b       	cpi	r24, 0xB0	; 176
    11f4:	f9 e0       	ldi	r31, 0x09	; 9
    11f6:	9f 07       	cpc	r25, r31
    11f8:	f1 f0       	breq	.+60     	; 0x1236 <__EEPROM_REGION_LENGTH__+0x236>
    11fa:	04 c0       	rjmp	.+8      	; 0x1204 <__EEPROM_REGION_LENGTH__+0x204>
#  endif
	}
#endif
#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
    11fc:	0f 2e       	mov	r0, r31
    11fe:	f5 e1       	ldi	r31, 0x15	; 21
    1200:	df 2e       	mov	r13, r31
    1202:	f0 2d       	mov	r31, r0
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
	}
#endif
#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
    1204:	80 3a       	cpi	r24, 0xA0	; 160
    1206:	3a e0       	ldi	r19, 0x0A	; 10
    1208:	93 07       	cpc	r25, r19
    120a:	49 f4       	brne	.+18     	; 0x121e <__EEPROM_REGION_LENGTH__+0x21e>
#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
    120c:	80 91 8e 06 	lds	r24, 0x068E	; 0x80068e <__TEXT_REGION_LENGTH__+0x7be68e>
    1210:	84 fd       	sbrc	r24, 4
    1212:	8a c0       	rjmp	.+276    	; 0x1328 <__EEPROM_REGION_LENGTH__+0x328>
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 1);
    1214:	0f 2e       	mov	r0, r31
    1216:	f1 e2       	ldi	r31, 0x21	; 33
    1218:	df 2e       	mov	r13, r31
    121a:	f0 2d       	mov	r31, r0
    121c:	15 c0       	rjmp	.+42     	; 0x1248 <__EEPROM_REGION_LENGTH__+0x248>
	if ((uint16_t)usart == (uint16_t)&USARTE1) {
		sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
	}
#endif
#ifdef USARTF0
	if ((uint16_t)usart == (uint16_t)&USARTF0) {
    121e:	80 3a       	cpi	r24, 0xA0	; 160
    1220:	9b 40       	sbci	r25, 0x0B	; 11
    1222:	91 f4       	brne	.+36     	; 0x1248 <__EEPROM_REGION_LENGTH__+0x248>
#  ifdef PORT_USART0_bm
		if(PORTF.REMAP & PORT_USART0_bm) {
    1224:	80 91 ae 06 	lds	r24, 0x06AE	; 0x8006ae <__TEXT_REGION_LENGTH__+0x7be6ae>
    1228:	84 fd       	sbrc	r24, 4
    122a:	0a c0       	rjmp	.+20     	; 0x1240 <__EEPROM_REGION_LENGTH__+0x240>
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTF, 1);
    122c:	0f 2e       	mov	r0, r31
    122e:	f9 e2       	ldi	r31, 0x29	; 41
    1230:	df 2e       	mov	r13, r31
    1232:	f0 2d       	mov	r31, r0
    1234:	09 c0       	rjmp	.+18     	; 0x1248 <__EEPROM_REGION_LENGTH__+0x248>
#  endif
	}
#endif
#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    1236:	0f 2e       	mov	r0, r31
    1238:	fd e1       	ldi	r31, 0x1D	; 29
    123a:	df 2e       	mov	r13, r31
    123c:	f0 2d       	mov	r31, r0
    123e:	04 c0       	rjmp	.+8      	; 0x1248 <__EEPROM_REGION_LENGTH__+0x248>
#endif
#ifdef USARTF0
	if ((uint16_t)usart == (uint16_t)&USARTF0) {
#  ifdef PORT_USART0_bm
		if(PORTF.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
    1240:	0f 2e       	mov	r0, r31
    1242:	fd e2       	ldi	r31, 0x2D	; 45
    1244:	df 2e       	mov	r13, r31
    1246:	f0 2d       	mov	r31, r0
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    1248:	ed 2d       	mov	r30, r13
    124a:	e6 95       	lsr	r30
    124c:	e6 95       	lsr	r30
    124e:	e6 95       	lsr	r30
    1250:	30 e2       	ldi	r19, 0x20	; 32
    1252:	e3 9f       	mul	r30, r19
    1254:	f0 01       	movw	r30, r0
    1256:	11 24       	eor	r1, r1
    1258:	fa 5f       	subi	r31, 0xFA	; 250
    125a:	3d 2d       	mov	r19, r13
    125c:	37 70       	andi	r19, 0x07	; 7
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    125e:	81 e0       	ldi	r24, 0x01	; 1
    1260:	90 e0       	ldi	r25, 0x00	; 0
    1262:	03 2e       	mov	r0, r19
    1264:	02 c0       	rjmp	.+4      	; 0x126a <__EEPROM_REGION_LENGTH__+0x26a>
    1266:	88 0f       	add	r24, r24
    1268:	99 1f       	adc	r25, r25
    126a:	0a 94       	dec	r0
    126c:	e2 f7       	brpl	.-8      	; 0x1266 <__EEPROM_REGION_LENGTH__+0x266>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    126e:	81 83       	std	Z+1, r24	; 0x01
	}
#endif

	/* Configure the USART output pin */
	ioport_set_pin_dir(sck_pin, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(sck_pin,
    1270:	22 30       	cpi	r18, 0x02	; 2
    1272:	10 f0       	brcs	.+4      	; 0x1278 <__EEPROM_REGION_LENGTH__+0x278>
    1274:	40 e0       	ldi	r20, 0x00	; 0
    1276:	01 c0       	rjmp	.+2      	; 0x127a <__EEPROM_REGION_LENGTH__+0x27a>
    1278:	40 e4       	ldi	r20, 0x40	; 64
__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    127a:	df 01       	movw	r26, r30
    127c:	50 96       	adiw	r26, 0x10	; 16

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
    127e:	a3 0f       	add	r26, r19
    1280:	b1 1d       	adc	r27, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1282:	9f b7       	in	r25, 0x3f	; 63
    1284:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1286:	f8 94       	cli
	return flags;
    1288:	39 81       	ldd	r19, Y+1	; 0x01
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
    128a:	2c 91       	ld	r18, X
    128c:	27 70       	andi	r18, 0x07	; 7
    128e:	2c 93       	st	X, r18
	*pin_ctrl |= mode;
    1290:	9c 91       	ld	r25, X
    1292:	94 2b       	or	r25, r20
    1294:	9c 93       	st	X, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1296:	3f bf       	out	0x3f, r19	; 63
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    1298:	85 83       	std	Z+5, r24	; 0x05
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    129a:	f7 01       	movw	r30, r14
    129c:	85 81       	ldd	r24, Z+5	; 0x05
    129e:	80 6c       	ori	r24, 0xC0	; 192
    12a0:	85 83       	std	Z+5, r24	; 0x05
			IOPORT_MODE_TOTEM | (invert_sck? IOPORT_MODE_INVERT_PIN : 0));
	ioport_set_pin_level(sck_pin, IOPORT_PIN_LEVEL_HIGH);

	usart_set_mode(usart, USART_CMODE_MSPI_gc);

	if (opt->spimode == 1 || opt->spimode == 3) {
    12a2:	f8 01       	movw	r30, r16
    12a4:	84 81       	ldd	r24, Z+4	; 0x04
    12a6:	8d 7f       	andi	r24, 0xFD	; 253
    12a8:	81 30       	cpi	r24, 0x01	; 1
    12aa:	29 f4       	brne	.+10     	; 0x12b6 <__EEPROM_REGION_LENGTH__+0x2b6>
		usart->CTRLC |= USART_UCPHA_bm;
    12ac:	f7 01       	movw	r30, r14
    12ae:	85 81       	ldd	r24, Z+5	; 0x05
    12b0:	82 60       	ori	r24, 0x02	; 2
    12b2:	85 83       	std	Z+5, r24	; 0x05
	} else {
		usart->CTRLC &= ~USART_UCPHA_bm;
    12b4:	04 c0       	rjmp	.+8      	; 0x12be <__EEPROM_REGION_LENGTH__+0x2be>
    12b6:	f7 01       	movw	r30, r14
    12b8:	85 81       	ldd	r24, Z+5	; 0x05
    12ba:	8d 7f       	andi	r24, 0xFD	; 253
	}
	if (opt->data_order) {
    12bc:	85 83       	std	Z+5, r24	; 0x05
    12be:	f8 01       	movw	r30, r16
    12c0:	85 81       	ldd	r24, Z+5	; 0x05
    12c2:	88 23       	and	r24, r24
		(usart)->CTRLC |= USART_DORD_bm;
    12c4:	29 f0       	breq	.+10     	; 0x12d0 <__EEPROM_REGION_LENGTH__+0x2d0>
    12c6:	f7 01       	movw	r30, r14
    12c8:	85 81       	ldd	r24, Z+5	; 0x05
    12ca:	84 60       	ori	r24, 0x04	; 4
    12cc:	85 83       	std	Z+5, r24	; 0x05
	} else {
		(usart)->CTRLC &= ~USART_DORD_bm;
    12ce:	04 c0       	rjmp	.+8      	; 0x12d8 <__EEPROM_REGION_LENGTH__+0x2d8>
    12d0:	f7 01       	movw	r30, r14
    12d2:	85 81       	ldd	r24, Z+5	; 0x05
    12d4:	8b 7f       	andi	r24, 0xFB	; 251
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    12d6:	85 83       	std	Z+5, r24	; 0x05
    12d8:	f8 01       	movw	r30, r16
    12da:	40 81       	ld	r20, Z
    12dc:	51 81       	ldd	r21, Z+1	; 0x01
    12de:	62 81       	ldd	r22, Z+2	; 0x02
    12e0:	73 81       	ldd	r23, Z+3	; 0x03
    12e2:	00 e8       	ldi	r16, 0x80	; 128
    12e4:	14 e8       	ldi	r17, 0x84	; 132
    12e6:	2e e1       	ldi	r18, 0x1E	; 30
    12e8:	30 e0       	ldi	r19, 0x00	; 0
    12ea:	c7 01       	movw	r24, r14
    12ec:	15 de       	rcall	.-982    	; 0xf18 <usart_spi_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    12ee:	f7 01       	movw	r30, r14
    12f0:	84 81       	ldd	r24, Z+4	; 0x04
    12f2:	88 60       	ori	r24, 0x08	; 8
    12f4:	84 83       	std	Z+4, r24	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    12f6:	84 81       	ldd	r24, Z+4	; 0x04
    12f8:	80 61       	ori	r24, 0x10	; 16
    12fa:	84 83       	std	Z+4, r24	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
    12fc:	1a c0       	rjmp	.+52     	; 0x1332 <__EEPROM_REGION_LENGTH__+0x332>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
    12fe:	f7 01       	movw	r30, r14
    1300:	84 81       	ldd	r24, Z+4	; 0x04
    1302:	8f 7e       	andi	r24, 0xEF	; 239
    1304:	84 83       	std	Z+4, r24	; 0x04
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
    1306:	f8 01       	movw	r30, r16
    1308:	24 81       	ldd	r18, Z+4	; 0x04
    130a:	22 50       	subi	r18, 0x02	; 2
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
    130c:	c7 01       	movw	r24, r14
    130e:	60 cf       	rjmp	.-320    	; 0x11d0 <__EEPROM_REGION_LENGTH__+0x1d0>
#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
    1310:	0f 2e       	mov	r0, r31
    1312:	f5 e1       	ldi	r31, 0x15	; 21
    1314:	df 2e       	mov	r13, r31
    1316:	f0 2d       	mov	r31, r0
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    1318:	80 ea       	ldi	r24, 0xA0	; 160
    131a:	98 e0       	ldi	r25, 0x08	; 8
    131c:	6a cf       	rjmp	.-300    	; 0x11f2 <__EEPROM_REGION_LENGTH__+0x1f2>
#endif
#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    131e:	0f 2e       	mov	r0, r31
    1320:	fd e1       	ldi	r31, 0x1D	; 29
    1322:	df 2e       	mov	r13, r31
    1324:	f0 2d       	mov	r31, r0
    1326:	7b cf       	rjmp	.-266    	; 0x121e <__EEPROM_REGION_LENGTH__+0x21e>
#endif
#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
    1328:	0f 2e       	mov	r0, r31
    132a:	f5 e2       	ldi	r31, 0x25	; 37
    132c:	df 2e       	mov	r13, r31
    132e:	f0 2d       	mov	r31, r0
    1330:	8b cf       	rjmp	.-234    	; 0x1248 <__EEPROM_REGION_LENGTH__+0x248>
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
    1332:	0f 90       	pop	r0
    1334:	df 91       	pop	r29
    1336:	cf 91       	pop	r28
    1338:	1f 91       	pop	r17
    133a:	0f 91       	pop	r16
    133c:	ff 90       	pop	r15
    133e:	ef 90       	pop	r14
    1340:	df 90       	pop	r13
    1342:	08 95       	ret

00001344 <usart_spi_init>:
		*data = usart_spi_transmit(usart, CONFIG_USART_SPI_DUMMY);
		len--;
		data++;
 	}
	return STATUS_OK;
}
    1344:	80 3a       	cpi	r24, 0xA0	; 160
    1346:	28 e0       	ldi	r18, 0x08	; 8
    1348:	92 07       	cpc	r25, r18
    134a:	21 f4       	brne	.+8      	; 0x1354 <usart_spi_init+0x10>
    134c:	60 e1       	ldi	r22, 0x10	; 16
    134e:	83 e0       	ldi	r24, 0x03	; 3
    1350:	0b c1       	rjmp	.+534    	; 0x1568 <sysclk_enable_module>
    1352:	08 95       	ret
    1354:	80 3b       	cpi	r24, 0xB0	; 176
    1356:	28 e0       	ldi	r18, 0x08	; 8
    1358:	92 07       	cpc	r25, r18
    135a:	21 f4       	brne	.+8      	; 0x1364 <usart_spi_init+0x20>
    135c:	60 e2       	ldi	r22, 0x20	; 32
    135e:	83 e0       	ldi	r24, 0x03	; 3
    1360:	03 c1       	rjmp	.+518    	; 0x1568 <sysclk_enable_module>
    1362:	08 95       	ret
    1364:	80 3a       	cpi	r24, 0xA0	; 160
    1366:	29 e0       	ldi	r18, 0x09	; 9
    1368:	92 07       	cpc	r25, r18
    136a:	21 f4       	brne	.+8      	; 0x1374 <usart_spi_init+0x30>
    136c:	60 e1       	ldi	r22, 0x10	; 16
    136e:	84 e0       	ldi	r24, 0x04	; 4
    1370:	fb c0       	rjmp	.+502    	; 0x1568 <sysclk_enable_module>
    1372:	08 95       	ret
    1374:	80 3b       	cpi	r24, 0xB0	; 176
    1376:	29 e0       	ldi	r18, 0x09	; 9
    1378:	92 07       	cpc	r25, r18
    137a:	21 f4       	brne	.+8      	; 0x1384 <usart_spi_init+0x40>
    137c:	60 e2       	ldi	r22, 0x20	; 32
    137e:	84 e0       	ldi	r24, 0x04	; 4
    1380:	f3 c0       	rjmp	.+486    	; 0x1568 <sysclk_enable_module>
    1382:	08 95       	ret
    1384:	80 3a       	cpi	r24, 0xA0	; 160
    1386:	2a e0       	ldi	r18, 0x0A	; 10
    1388:	92 07       	cpc	r25, r18
    138a:	21 f4       	brne	.+8      	; 0x1394 <usart_spi_init+0x50>
    138c:	60 e1       	ldi	r22, 0x10	; 16
    138e:	85 e0       	ldi	r24, 0x05	; 5
    1390:	eb c0       	rjmp	.+470    	; 0x1568 <sysclk_enable_module>
    1392:	08 95       	ret
    1394:	80 3a       	cpi	r24, 0xA0	; 160
    1396:	9b 40       	sbci	r25, 0x0B	; 11
    1398:	19 f4       	brne	.+6      	; 0x13a0 <usart_spi_init+0x5c>
    139a:	60 e1       	ldi	r22, 0x10	; 16
    139c:	86 e0       	ldi	r24, 0x06	; 6
    139e:	e4 c0       	rjmp	.+456    	; 0x1568 <sysclk_enable_module>
    13a0:	08 95       	ret

000013a2 <usart_spi_setup_device>:
    13a2:	0f 93       	push	r16
    13a4:	1f 93       	push	r17
    13a6:	cf 93       	push	r28
    13a8:	df 93       	push	r29
    13aa:	00 d0       	rcall	.+0      	; 0x13ac <usart_spi_setup_device+0xa>
    13ac:	00 d0       	rcall	.+0      	; 0x13ae <usart_spi_setup_device+0xc>
    13ae:	cd b7       	in	r28, 0x3d	; 61
    13b0:	de b7       	in	r29, 0x3e	; 62
    13b2:	09 83       	std	Y+1, r16	; 0x01
    13b4:	1a 83       	std	Y+2, r17	; 0x02
    13b6:	2b 83       	std	Y+3, r18	; 0x03
    13b8:	3c 83       	std	Y+4, r19	; 0x04
    13ba:	4d 83       	std	Y+5, r20	; 0x05
    13bc:	1e 82       	std	Y+6, r1	; 0x06
    13be:	be 01       	movw	r22, r28
    13c0:	6f 5f       	subi	r22, 0xFF	; 255
    13c2:	7f 4f       	sbci	r23, 0xFF	; 255
    13c4:	db dd       	rcall	.-1098   	; 0xf7c <usart_init_spi>
    13c6:	26 96       	adiw	r28, 0x06	; 6
    13c8:	cd bf       	out	0x3d, r28	; 61
    13ca:	de bf       	out	0x3e, r29	; 62
    13cc:	df 91       	pop	r29
    13ce:	cf 91       	pop	r28
    13d0:	1f 91       	pop	r17
    13d2:	0f 91       	pop	r16
    13d4:	08 95       	ret

000013d6 <usart_spi_select_device>:

void usart_spi_select_device(USART_t *usart, struct usart_spi_device *device)
{
	ioport_set_pin_low(device->id);
    13d6:	fb 01       	movw	r30, r22
    13d8:	80 81       	ld	r24, Z
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    13da:	e8 2f       	mov	r30, r24
    13dc:	e6 95       	lsr	r30
    13de:	e6 95       	lsr	r30
    13e0:	e6 95       	lsr	r30
    13e2:	40 e2       	ldi	r20, 0x20	; 32
    13e4:	e4 9f       	mul	r30, r20
    13e6:	f0 01       	movw	r30, r0
    13e8:	11 24       	eor	r1, r1
    13ea:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    13ec:	87 70       	andi	r24, 0x07	; 7
    13ee:	21 e0       	ldi	r18, 0x01	; 1
    13f0:	30 e0       	ldi	r19, 0x00	; 0
    13f2:	a9 01       	movw	r20, r18
    13f4:	02 c0       	rjmp	.+4      	; 0x13fa <usart_spi_select_device+0x24>
    13f6:	44 0f       	add	r20, r20
    13f8:	55 1f       	adc	r21, r21
    13fa:	8a 95       	dec	r24
    13fc:	e2 f7       	brpl	.-8      	; 0x13f6 <usart_spi_select_device+0x20>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    13fe:	46 83       	std	Z+6, r20	; 0x06
    1400:	08 95       	ret

00001402 <usart_spi_deselect_device>:
}

void usart_spi_deselect_device(USART_t *usart, struct usart_spi_device *device)
{
	ioport_set_pin_high(device->id);
    1402:	fb 01       	movw	r30, r22
    1404:	80 81       	ld	r24, Z
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    1406:	e8 2f       	mov	r30, r24
    1408:	e6 95       	lsr	r30
    140a:	e6 95       	lsr	r30
    140c:	e6 95       	lsr	r30
    140e:	40 e2       	ldi	r20, 0x20	; 32
    1410:	e4 9f       	mul	r30, r20
    1412:	f0 01       	movw	r30, r0
    1414:	11 24       	eor	r1, r1
    1416:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    1418:	87 70       	andi	r24, 0x07	; 7
    141a:	21 e0       	ldi	r18, 0x01	; 1
    141c:	30 e0       	ldi	r19, 0x00	; 0
    141e:	a9 01       	movw	r20, r18
    1420:	02 c0       	rjmp	.+4      	; 0x1426 <usart_spi_deselect_device+0x24>
    1422:	44 0f       	add	r20, r20
    1424:	55 1f       	adc	r21, r21
    1426:	8a 95       	dec	r24
    1428:	e2 f7       	brpl	.-8      	; 0x1422 <usart_spi_deselect_device+0x20>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    142a:	45 83       	std	Z+5, r20	; 0x05
    142c:	08 95       	ret

0000142e <gfx_mono_set_framebuffer>:
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
	do {
		*data++ = *framebuffer_pt++;
	} while (--width > 0);
}
    142e:	80 93 8a 22 	sts	0x228A, r24	; 0x80228a <fbpointer>
    1432:	90 93 8b 22 	sts	0x228B, r25	; 0x80228b <fbpointer+0x1>
    1436:	08 95       	ret

00001438 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
    1438:	20 91 8a 22 	lds	r18, 0x228A	; 0x80228a <fbpointer>
    143c:	30 91 8b 22 	lds	r19, 0x228B	; 0x80228b <fbpointer+0x1>
    1440:	90 e8       	ldi	r25, 0x80	; 128
    1442:	89 9f       	mul	r24, r25
    1444:	20 0d       	add	r18, r0
    1446:	31 1d       	adc	r19, r1
    1448:	11 24       	eor	r1, r1
    144a:	f9 01       	movw	r30, r18
    144c:	e6 0f       	add	r30, r22
    144e:	f1 1d       	adc	r31, r1
    1450:	40 83       	st	Z, r20
    1452:	08 95       	ret

00001454 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
    1454:	20 91 8a 22 	lds	r18, 0x228A	; 0x80228a <fbpointer>
    1458:	30 91 8b 22 	lds	r19, 0x228B	; 0x80228b <fbpointer+0x1>
    145c:	90 e8       	ldi	r25, 0x80	; 128
    145e:	89 9f       	mul	r24, r25
    1460:	20 0d       	add	r18, r0
    1462:	31 1d       	adc	r19, r1
    1464:	11 24       	eor	r1, r1
    1466:	f9 01       	movw	r30, r18
    1468:	e6 0f       	add	r30, r22
    146a:	f1 1d       	adc	r31, r1
}
    146c:	80 81       	ld	r24, Z
    146e:	08 95       	ret

00001470 <gfx_mono_generic_draw_horizontal_line>:
	gfx_mono_draw_horizontal_line(x, y, width, color);
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);

	gfx_mono_draw_vertical_line(x, y, height, color);
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
}
    1470:	ff 92       	push	r15
    1472:	0f 93       	push	r16
    1474:	1f 93       	push	r17
    1476:	cf 93       	push	r28
    1478:	df 93       	push	r29
    147a:	e4 2f       	mov	r30, r20
    147c:	f0 e0       	ldi	r31, 0x00	; 0
    147e:	e8 0f       	add	r30, r24
    1480:	f1 1d       	adc	r31, r1
    1482:	e1 38       	cpi	r30, 0x81	; 129
    1484:	f1 05       	cpc	r31, r1
    1486:	1c f0       	brlt	.+6      	; 0x148e <gfx_mono_generic_draw_horizontal_line+0x1e>
    1488:	c0 e8       	ldi	r28, 0x80	; 128
    148a:	4c 2f       	mov	r20, r28
    148c:	48 1b       	sub	r20, r24
    148e:	44 23       	and	r20, r20
    1490:	09 f4       	brne	.+2      	; 0x1494 <gfx_mono_generic_draw_horizontal_line+0x24>
    1492:	4a c0       	rjmp	.+148    	; 0x1528 <gfx_mono_generic_draw_horizontal_line+0xb8>
    1494:	d6 2f       	mov	r29, r22
    1496:	d6 95       	lsr	r29
    1498:	d6 95       	lsr	r29
    149a:	d6 95       	lsr	r29
    149c:	70 e0       	ldi	r23, 0x00	; 0
    149e:	98 e0       	ldi	r25, 0x08	; 8
    14a0:	d9 9f       	mul	r29, r25
    14a2:	60 19       	sub	r22, r0
    14a4:	71 09       	sbc	r23, r1
    14a6:	11 24       	eor	r1, r1
    14a8:	e1 e0       	ldi	r30, 0x01	; 1
    14aa:	f0 e0       	ldi	r31, 0x00	; 0
    14ac:	df 01       	movw	r26, r30
    14ae:	02 c0       	rjmp	.+4      	; 0x14b4 <gfx_mono_generic_draw_horizontal_line+0x44>
    14b0:	aa 0f       	add	r26, r26
    14b2:	bb 1f       	adc	r27, r27
    14b4:	6a 95       	dec	r22
    14b6:	e2 f7       	brpl	.-8      	; 0x14b0 <gfx_mono_generic_draw_horizontal_line+0x40>
    14b8:	fa 2e       	mov	r15, r26
    14ba:	21 30       	cpi	r18, 0x01	; 1
    14bc:	21 f0       	breq	.+8      	; 0x14c6 <gfx_mono_generic_draw_horizontal_line+0x56>
    14be:	98 f0       	brcs	.+38     	; 0x14e6 <gfx_mono_generic_draw_horizontal_line+0x76>
    14c0:	22 30       	cpi	r18, 0x02	; 2
    14c2:	19 f1       	breq	.+70     	; 0x150a <gfx_mono_generic_draw_horizontal_line+0x9a>
    14c4:	31 c0       	rjmp	.+98     	; 0x1528 <gfx_mono_generic_draw_horizontal_line+0xb8>
    14c6:	c4 2f       	mov	r28, r20
    14c8:	1f ef       	ldi	r17, 0xFF	; 255
    14ca:	18 0f       	add	r17, r24
    14cc:	01 2f       	mov	r16, r17
    14ce:	0c 0f       	add	r16, r28
    14d0:	60 2f       	mov	r22, r16
    14d2:	8d 2f       	mov	r24, r29
    14d4:	f5 da       	rcall	.-2582   	; 0xac0 <gfx_mono_st7565r_get_byte>
    14d6:	4f 2d       	mov	r20, r15
    14d8:	48 2b       	or	r20, r24
    14da:	60 2f       	mov	r22, r16
    14dc:	8d 2f       	mov	r24, r29
    14de:	d1 d9       	rcall	.-3166   	; 0x882 <gfx_mono_st7565r_put_byte>
    14e0:	c1 50       	subi	r28, 0x01	; 1
    14e2:	a1 f7       	brne	.-24     	; 0x14cc <gfx_mono_generic_draw_horizontal_line+0x5c>
    14e4:	21 c0       	rjmp	.+66     	; 0x1528 <gfx_mono_generic_draw_horizontal_line+0xb8>
    14e6:	c4 2f       	mov	r28, r20
    14e8:	1f ef       	ldi	r17, 0xFF	; 255
    14ea:	18 0f       	add	r17, r24
    14ec:	fa 2e       	mov	r15, r26
    14ee:	f0 94       	com	r15
    14f0:	01 2f       	mov	r16, r17
    14f2:	0c 0f       	add	r16, r28
    14f4:	60 2f       	mov	r22, r16
    14f6:	8d 2f       	mov	r24, r29
    14f8:	e3 da       	rcall	.-2618   	; 0xac0 <gfx_mono_st7565r_get_byte>
    14fa:	4f 2d       	mov	r20, r15
    14fc:	48 23       	and	r20, r24
    14fe:	60 2f       	mov	r22, r16
    1500:	8d 2f       	mov	r24, r29
    1502:	bf d9       	rcall	.-3202   	; 0x882 <gfx_mono_st7565r_put_byte>
    1504:	c1 50       	subi	r28, 0x01	; 1
    1506:	a1 f7       	brne	.-24     	; 0x14f0 <gfx_mono_generic_draw_horizontal_line+0x80>
    1508:	0f c0       	rjmp	.+30     	; 0x1528 <gfx_mono_generic_draw_horizontal_line+0xb8>
    150a:	c4 2f       	mov	r28, r20
    150c:	1f ef       	ldi	r17, 0xFF	; 255
    150e:	18 0f       	add	r17, r24
    1510:	01 2f       	mov	r16, r17
    1512:	0c 0f       	add	r16, r28
    1514:	60 2f       	mov	r22, r16
    1516:	8d 2f       	mov	r24, r29
    1518:	d3 da       	rcall	.-2650   	; 0xac0 <gfx_mono_st7565r_get_byte>
    151a:	4f 2d       	mov	r20, r15
    151c:	48 27       	eor	r20, r24
    151e:	60 2f       	mov	r22, r16
    1520:	8d 2f       	mov	r24, r29
    1522:	af d9       	rcall	.-3234   	; 0x882 <gfx_mono_st7565r_put_byte>
    1524:	c1 50       	subi	r28, 0x01	; 1
    1526:	a1 f7       	brne	.-24     	; 0x1510 <gfx_mono_generic_draw_horizontal_line+0xa0>
    1528:	df 91       	pop	r29
    152a:	cf 91       	pop	r28
    152c:	1f 91       	pop	r17
    152e:	0f 91       	pop	r16
    1530:	ff 90       	pop	r15
    1532:	08 95       	ret

00001534 <gfx_mono_generic_draw_filled_rect>:
 * \param  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
    1534:	ff 92       	push	r15
    1536:	0f 93       	push	r16
    1538:	1f 93       	push	r17
    153a:	cf 93       	push	r28
    153c:	df 93       	push	r29
	if (height == 0) {
    153e:	22 23       	and	r18, r18
    1540:	69 f0       	breq	.+26     	; 0x155c <gfx_mono_generic_draw_filled_rect+0x28>
    1542:	f4 2e       	mov	r15, r20
    1544:	18 2f       	mov	r17, r24
    1546:	c2 2f       	mov	r28, r18
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
    1548:	df ef       	ldi	r29, 0xFF	; 255
    154a:	d6 0f       	add	r29, r22
    154c:	6d 2f       	mov	r22, r29
    154e:	6c 0f       	add	r22, r28
    1550:	20 2f       	mov	r18, r16
    1552:	4f 2d       	mov	r20, r15
    1554:	81 2f       	mov	r24, r17
    1556:	8c df       	rcall	.-232    	; 0x1470 <gfx_mono_generic_draw_horizontal_line>
    1558:	c1 50       	subi	r28, 0x01	; 1
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
    155a:	c1 f7       	brne	.-16     	; 0x154c <gfx_mono_generic_draw_filled_rect+0x18>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
    155c:	df 91       	pop	r29
    155e:	cf 91       	pop	r28
    1560:	1f 91       	pop	r17
    1562:	0f 91       	pop	r16
    1564:	ff 90       	pop	r15
    1566:	08 95       	ret

00001568 <sysclk_enable_module>:
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    1568:	cf 93       	push	r28
    156a:	df 93       	push	r29
    156c:	1f 92       	push	r1
    156e:	cd b7       	in	r28, 0x3d	; 61
    1570:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1572:	9f b7       	in	r25, 0x3f	; 63
    1574:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1576:	f8 94       	cli
	return flags;
    1578:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    157a:	e8 2f       	mov	r30, r24
    157c:	f0 e0       	ldi	r31, 0x00	; 0
    157e:	e0 59       	subi	r30, 0x90	; 144
    1580:	ff 4f       	sbci	r31, 0xFF	; 255
    1582:	60 95       	com	r22
    1584:	80 81       	ld	r24, Z
    1586:	68 23       	and	r22, r24
    1588:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    158a:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    158c:	0f 90       	pop	r0
    158e:	df 91       	pop	r29
    1590:	cf 91       	pop	r28
    1592:	08 95       	ret

00001594 <gfx_mono_draw_char>:
 * \param y        Y coordinate on screen.
 * \param font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
    1594:	af 92       	push	r10
    1596:	bf 92       	push	r11
    1598:	cf 92       	push	r12
    159a:	df 92       	push	r13
    159c:	ef 92       	push	r14
    159e:	ff 92       	push	r15
    15a0:	0f 93       	push	r16
    15a2:	1f 93       	push	r17
    15a4:	cf 93       	push	r28
    15a6:	df 93       	push	r29
    15a8:	c8 2f       	mov	r28, r24
    15aa:	e6 2e       	mov	r14, r22
    15ac:	b4 2e       	mov	r11, r20
    15ae:	69 01       	movw	r12, r18
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
    15b0:	00 e0       	ldi	r16, 0x00	; 0
    15b2:	f9 01       	movw	r30, r18
    15b4:	24 81       	ldd	r18, Z+4	; 0x04
    15b6:	43 81       	ldd	r20, Z+3	; 0x03
    15b8:	6b 2d       	mov	r22, r11
    15ba:	8e 2d       	mov	r24, r14
    15bc:	bb df       	rcall	.-138    	; 0x1534 <gfx_mono_generic_draw_filled_rect>
			GFX_PIXEL_CLR);

	switch (font->type) {
    15be:	f6 01       	movw	r30, r12
    15c0:	80 81       	ld	r24, Z
    15c2:	81 11       	cpse	r24, r1
    15c4:	39 c0       	rjmp	.+114    	; 0x1638 <gfx_mono_draw_char+0xa4>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
    15c6:	83 81       	ldd	r24, Z+3	; 0x03
    15c8:	28 2f       	mov	r18, r24
    15ca:	26 95       	lsr	r18
    15cc:	26 95       	lsr	r18
    15ce:	26 95       	lsr	r18
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
    15d0:	87 70       	andi	r24, 0x07	; 7
    15d2:	09 f0       	breq	.+2      	; 0x15d6 <gfx_mono_draw_char+0x42>
		char_row_size++;
    15d4:	2f 5f       	subi	r18, 0xFF	; 255
	}

	glyph_data_offset = char_row_size * font->height *
    15d6:	f6 01       	movw	r30, r12
    15d8:	a4 80       	ldd	r10, Z+4	; 0x04
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
    15da:	8c 2f       	mov	r24, r28
    15dc:	90 e0       	ldi	r25, 0x00	; 0
    15de:	35 81       	ldd	r19, Z+5	; 0x05
    15e0:	83 1b       	sub	r24, r19
    15e2:	91 09       	sbc	r25, r1
    15e4:	2a 9d       	mul	r18, r10
    15e6:	90 01       	movw	r18, r0
    15e8:	11 24       	eor	r1, r1
    15ea:	82 9f       	mul	r24, r18
    15ec:	a0 01       	movw	r20, r0
    15ee:	83 9f       	mul	r24, r19
    15f0:	50 0d       	add	r21, r0
    15f2:	92 9f       	mul	r25, r18
    15f4:	50 0d       	add	r21, r0
    15f6:	11 24       	eor	r1, r1
    15f8:	01 81       	ldd	r16, Z+1	; 0x01
    15fa:	12 81       	ldd	r17, Z+2	; 0x02
    15fc:	04 0f       	add	r16, r20
    15fe:	15 1f       	adc	r17, r21
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
    1600:	f6 01       	movw	r30, r12
    1602:	f3 80       	ldd	r15, Z+3	; 0x03

		for (i = 0; i < pixelsToDraw; i++) {
    1604:	ff 20       	and	r15, r15
    1606:	a1 f0       	breq	.+40     	; 0x1630 <gfx_mono_draw_char+0x9c>
    1608:	d0 e0       	ldi	r29, 0x00	; 0
    160a:	c0 e0       	ldi	r28, 0x00	; 0
    160c:	8e 2d       	mov	r24, r14
    160e:	8c 0f       	add	r24, r28
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    1610:	9c 2f       	mov	r25, r28
    1612:	97 70       	andi	r25, 0x07	; 7
    1614:	21 f4       	brne	.+8      	; 0x161e <gfx_mono_draw_char+0x8a>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    1616:	f8 01       	movw	r30, r16
    1618:	d4 91       	lpm	r29, Z
				glyph_data++;
    161a:	0f 5f       	subi	r16, 0xFF	; 255
    161c:	1f 4f       	sbci	r17, 0xFF	; 255
			}

			if ((glyph_byte & 0x80)) {
    161e:	dd 23       	and	r29, r29
    1620:	1c f4       	brge	.+6      	; 0x1628 <gfx_mono_draw_char+0x94>
				gfx_mono_draw_pixel(inc_x, inc_y,
    1622:	41 e0       	ldi	r20, 0x01	; 1
    1624:	6b 2d       	mov	r22, r11
    1626:	16 da       	rcall	.-3028   	; 0xa54 <gfx_mono_st7565r_draw_pixel>
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
    1628:	dd 0f       	add	r29, r29

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
    162a:	cf 5f       	subi	r28, 0xFF	; 255
    162c:	fc 12       	cpse	r15, r28
    162e:	ee cf       	rjmp	.-36     	; 0x160c <gfx_mono_draw_char+0x78>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
    1630:	b3 94       	inc	r11
		inc_x = x;
		rows_left--;
    1632:	aa 94       	dec	r10
	} while (rows_left > 0);
    1634:	a1 10       	cpse	r10, r1
    1636:	e4 cf       	rjmp	.-56     	; 0x1600 <gfx_mono_draw_char+0x6c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    1638:	df 91       	pop	r29
    163a:	cf 91       	pop	r28
    163c:	1f 91       	pop	r17
    163e:	0f 91       	pop	r16
    1640:	ff 90       	pop	r15
    1642:	ef 90       	pop	r14
    1644:	df 90       	pop	r13
    1646:	cf 90       	pop	r12
    1648:	bf 90       	pop	r11
    164a:	af 90       	pop	r10
    164c:	08 95       	ret

0000164e <gfx_mono_draw_string>:
 * \param y         Y coordinate on screen.
 * \param font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
    164e:	df 92       	push	r13
    1650:	ef 92       	push	r14
    1652:	ff 92       	push	r15
    1654:	0f 93       	push	r16
    1656:	1f 93       	push	r17
    1658:	cf 93       	push	r28
    165a:	df 93       	push	r29
    165c:	d6 2e       	mov	r13, r22
    165e:	04 2f       	mov	r16, r20
    1660:	79 01       	movw	r14, r18
    1662:	ec 01       	movw	r28, r24
    1664:	16 2f       	mov	r17, r22
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
    1666:	89 91       	ld	r24, Y+
    1668:	8a 30       	cpi	r24, 0x0A	; 10
    166a:	31 f4       	brne	.+12     	; 0x1678 <gfx_mono_draw_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
    166c:	f7 01       	movw	r30, r14
    166e:	84 81       	ldd	r24, Z+4	; 0x04
    1670:	8f 5f       	subi	r24, 0xFF	; 255
    1672:	08 0f       	add	r16, r24

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
    1674:	1d 2d       	mov	r17, r13
    1676:	09 c0       	rjmp	.+18     	; 0x168a <gfx_mono_draw_string+0x3c>
			y += font->height + 1;
		} else if (*str == '\r') {
    1678:	8d 30       	cpi	r24, 0x0D	; 13
    167a:	39 f0       	breq	.+14     	; 0x168a <gfx_mono_draw_string+0x3c>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
    167c:	97 01       	movw	r18, r14
    167e:	40 2f       	mov	r20, r16
    1680:	61 2f       	mov	r22, r17
    1682:	88 df       	rcall	.-240    	; 0x1594 <gfx_mono_draw_char>
			x += font->width;
    1684:	f7 01       	movw	r30, r14
    1686:	83 81       	ldd	r24, Z+3	; 0x03
    1688:	18 0f       	add	r17, r24
		}
	} while (*(++str));
    168a:	88 81       	ld	r24, Y
    168c:	81 11       	cpse	r24, r1
    168e:	eb cf       	rjmp	.-42     	; 0x1666 <gfx_mono_draw_string+0x18>
}
    1690:	df 91       	pop	r29
    1692:	cf 91       	pop	r28
    1694:	1f 91       	pop	r17
    1696:	0f 91       	pop	r16
    1698:	ff 90       	pop	r15
    169a:	ef 90       	pop	r14
    169c:	df 90       	pop	r13
    169e:	08 95       	ret

000016a0 <vListInitialise>:

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;

    ( pxList->uxNumberOfItems )++;
}
    16a0:	fc 01       	movw	r30, r24
    16a2:	03 96       	adiw	r24, 0x03	; 3
    16a4:	81 83       	std	Z+1, r24	; 0x01
    16a6:	92 83       	std	Z+2, r25	; 0x02
    16a8:	2f ef       	ldi	r18, 0xFF	; 255
    16aa:	3f ef       	ldi	r19, 0xFF	; 255
    16ac:	23 83       	std	Z+3, r18	; 0x03
    16ae:	34 83       	std	Z+4, r19	; 0x04
    16b0:	85 83       	std	Z+5, r24	; 0x05
    16b2:	96 83       	std	Z+6, r25	; 0x06
    16b4:	87 83       	std	Z+7, r24	; 0x07
    16b6:	90 87       	std	Z+8, r25	; 0x08
    16b8:	10 82       	st	Z, r1
    16ba:	08 95       	ret

000016bc <vListInitialiseItem>:
    16bc:	fc 01       	movw	r30, r24
    16be:	10 86       	std	Z+8, r1	; 0x08
    16c0:	11 86       	std	Z+9, r1	; 0x09
    16c2:	08 95       	ret

000016c4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
    16c4:	cf 93       	push	r28
    16c6:	df 93       	push	r29
    16c8:	eb 01       	movw	r28, r22
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    16ca:	48 81       	ld	r20, Y
    16cc:	59 81       	ldd	r21, Y+1	; 0x01
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
    16ce:	4f 3f       	cpi	r20, 0xFF	; 255
    16d0:	2f ef       	ldi	r18, 0xFF	; 255
    16d2:	52 07       	cpc	r21, r18
    16d4:	21 f4       	brne	.+8      	; 0x16de <vListInsert+0x1a>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
    16d6:	fc 01       	movw	r30, r24
    16d8:	a7 81       	ldd	r26, Z+7	; 0x07
    16da:	b0 85       	ldd	r27, Z+8	; 0x08
    16dc:	0d c0       	rjmp	.+26     	; 0x16f8 <vListInsert+0x34>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
    16de:	dc 01       	movw	r26, r24
    16e0:	13 96       	adiw	r26, 0x03	; 3
    16e2:	01 c0       	rjmp	.+2      	; 0x16e6 <vListInsert+0x22>
    16e4:	df 01       	movw	r26, r30
    16e6:	12 96       	adiw	r26, 0x02	; 2
    16e8:	ed 91       	ld	r30, X+
    16ea:	fc 91       	ld	r31, X
    16ec:	13 97       	sbiw	r26, 0x03	; 3
    16ee:	20 81       	ld	r18, Z
    16f0:	31 81       	ldd	r19, Z+1	; 0x01
    16f2:	42 17       	cp	r20, r18
    16f4:	53 07       	cpc	r21, r19
    16f6:	b0 f7       	brcc	.-20     	; 0x16e4 <vListInsert+0x20>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
    16f8:	12 96       	adiw	r26, 0x02	; 2
    16fa:	ed 91       	ld	r30, X+
    16fc:	fc 91       	ld	r31, X
    16fe:	13 97       	sbiw	r26, 0x03	; 3
    1700:	ea 83       	std	Y+2, r30	; 0x02
    1702:	fb 83       	std	Y+3, r31	; 0x03
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    1704:	c4 83       	std	Z+4, r28	; 0x04
    1706:	d5 83       	std	Z+5, r29	; 0x05
    pxNewListItem->pxPrevious = pxIterator;
    1708:	ac 83       	std	Y+4, r26	; 0x04
    170a:	bd 83       	std	Y+5, r27	; 0x05
    pxIterator->pxNext = pxNewListItem;
    170c:	12 96       	adiw	r26, 0x02	; 2
    170e:	cd 93       	st	X+, r28
    1710:	dc 93       	st	X, r29
    1712:	13 97       	sbiw	r26, 0x03	; 3

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
    1714:	88 87       	std	Y+8, r24	; 0x08
    1716:	99 87       	std	Y+9, r25	; 0x09

    ( pxList->uxNumberOfItems )++;
    1718:	fc 01       	movw	r30, r24
    171a:	20 81       	ld	r18, Z
    171c:	2f 5f       	subi	r18, 0xFF	; 255
    171e:	20 83       	st	Z, r18
}
    1720:	df 91       	pop	r29
    1722:	cf 91       	pop	r28
    1724:	08 95       	ret

00001726 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    1726:	cf 93       	push	r28
    1728:	df 93       	push	r29
    172a:	fc 01       	movw	r30, r24
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
    172c:	a0 85       	ldd	r26, Z+8	; 0x08
    172e:	b1 85       	ldd	r27, Z+9	; 0x09

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1730:	c2 81       	ldd	r28, Z+2	; 0x02
    1732:	d3 81       	ldd	r29, Z+3	; 0x03
    1734:	84 81       	ldd	r24, Z+4	; 0x04
    1736:	95 81       	ldd	r25, Z+5	; 0x05
    1738:	8c 83       	std	Y+4, r24	; 0x04
    173a:	9d 83       	std	Y+5, r25	; 0x05
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    173c:	c4 81       	ldd	r28, Z+4	; 0x04
    173e:	d5 81       	ldd	r29, Z+5	; 0x05
    1740:	82 81       	ldd	r24, Z+2	; 0x02
    1742:	93 81       	ldd	r25, Z+3	; 0x03
    1744:	8a 83       	std	Y+2, r24	; 0x02
    1746:	9b 83       	std	Y+3, r25	; 0x03

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
    1748:	11 96       	adiw	r26, 0x01	; 1
    174a:	8d 91       	ld	r24, X+
    174c:	9c 91       	ld	r25, X
    174e:	12 97       	sbiw	r26, 0x02	; 2
    1750:	e8 17       	cp	r30, r24
    1752:	f9 07       	cpc	r31, r25
    1754:	31 f4       	brne	.+12     	; 0x1762 <uxListRemove+0x3c>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
    1756:	84 81       	ldd	r24, Z+4	; 0x04
    1758:	95 81       	ldd	r25, Z+5	; 0x05
    175a:	11 96       	adiw	r26, 0x01	; 1
    175c:	8d 93       	st	X+, r24
    175e:	9c 93       	st	X, r25
    1760:	12 97       	sbiw	r26, 0x02	; 2
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
    1762:	10 86       	std	Z+8, r1	; 0x08
    1764:	11 86       	std	Z+9, r1	; 0x09
    ( pxList->uxNumberOfItems )--;
    1766:	8c 91       	ld	r24, X
    1768:	81 50       	subi	r24, 0x01	; 1
    176a:	8c 93       	st	X, r24

    return pxList->uxNumberOfItems;
    176c:	8c 91       	ld	r24, X
}
    176e:	df 91       	pop	r29
    1770:	cf 91       	pop	r28
    1772:	08 95       	ret

00001774 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
    1774:	0f 93       	push	r16
    1776:	1f 93       	push	r17
    1778:	8b 01       	movw	r16, r22
uint16_t usAddress;

    /* Place a few bytes of known values on the bottom of the stack.
    This is just useful for debugging. */

    *pxTopOfStack = 0x11;
    177a:	71 e1       	ldi	r23, 0x11	; 17
    177c:	fc 01       	movw	r30, r24
    177e:	70 83       	st	Z, r23
    pxTopOfStack--;
    *pxTopOfStack = 0x22;
    1780:	31 97       	sbiw	r30, 0x01	; 1
    1782:	62 e2       	ldi	r22, 0x22	; 34
    1784:	60 83       	st	Z, r22
    pxTopOfStack--;
    *pxTopOfStack = 0x33;
    1786:	31 97       	sbiw	r30, 0x01	; 1
    1788:	23 e3       	ldi	r18, 0x33	; 51
    178a:	20 83       	st	Z, r18

    /*lint -e950 -e611 -e923 Lint doesn't like this much - but nothing I can do about it. */

    /* The start of the task code will be popped off the stack last, so place
    it on first. */
    ulAddress = ( uint32_t ) pxCode;
    178c:	01 2e       	mov	r0, r17
    178e:	00 0c       	add	r0, r0
    1790:	22 0b       	sbc	r18, r18
    1792:	33 0b       	sbc	r19, r19
    *pxTopOfStack = ( StackType_t ) ( ulAddress & ( uint32_t ) 0x000000ff );
    1794:	31 97       	sbiw	r30, 0x01	; 1
    1796:	00 83       	st	Z, r16
    pxTopOfStack--;

    ulAddress >>= 8;
    *pxTopOfStack = ( StackType_t ) ( ulAddress & ( uint32_t ) 0x000000ff );
    1798:	31 97       	sbiw	r30, 0x01	; 1
    179a:	10 83       	st	Z, r17
    pxTopOfStack--;

#ifdef __AVR_3_BYTE_PC__
    ulAddress >>= 8;
    *pxTopOfStack = ( StackType_t ) ( ulAddress & ( uint32_t ) 0x000000ff );
    179c:	31 97       	sbiw	r30, 0x01	; 1
    179e:	20 83       	st	Z, r18

    /* Next simulate the stack as if after a call to portSAVE_CONTEXT().
    portSAVE_CONTEXT places the flags on the stack immediately after r0
    to ensure the interrupts get disabled as soon as possible, and so ensuring
    the stack use is minimal should a context switch interrupt occur. */
    *pxTopOfStack = ( StackType_t ) 0x00;   /* R0 */
    17a0:	31 97       	sbiw	r30, 0x01	; 1
    17a2:	10 82       	st	Z, r1
    pxTopOfStack--;
    *pxTopOfStack = portFLAGS_INT_ENABLED;
    17a4:	31 97       	sbiw	r30, 0x01	; 1
    17a6:	20 e8       	ldi	r18, 0x80	; 128
    17a8:	20 83       	st	Z, r18
    pxTopOfStack--;

    /* Now the remaining registers.   The compiler expects R1 to be 0. */
    *pxTopOfStack = ( StackType_t ) 0x00;   /* R1 */
    17aa:	31 97       	sbiw	r30, 0x01	; 1
    17ac:	10 82       	st	Z, r1
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x02;   /* R2 */
    17ae:	31 97       	sbiw	r30, 0x01	; 1
    17b0:	22 e0       	ldi	r18, 0x02	; 2
    17b2:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x03;   /* R3 */
    17b4:	31 97       	sbiw	r30, 0x01	; 1
    17b6:	23 e0       	ldi	r18, 0x03	; 3
    17b8:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x04;   /* R4 */
    17ba:	31 97       	sbiw	r30, 0x01	; 1
    17bc:	24 e0       	ldi	r18, 0x04	; 4
    17be:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x05;   /* R5 */
    17c0:	31 97       	sbiw	r30, 0x01	; 1
    17c2:	25 e0       	ldi	r18, 0x05	; 5
    17c4:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x06;   /* R6 */
    17c6:	31 97       	sbiw	r30, 0x01	; 1
    17c8:	26 e0       	ldi	r18, 0x06	; 6
    17ca:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x07;   /* R7 */
    17cc:	31 97       	sbiw	r30, 0x01	; 1
    17ce:	27 e0       	ldi	r18, 0x07	; 7
    17d0:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x08;   /* R8 */
    17d2:	31 97       	sbiw	r30, 0x01	; 1
    17d4:	28 e0       	ldi	r18, 0x08	; 8
    17d6:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x09;   /* R9 */
    17d8:	31 97       	sbiw	r30, 0x01	; 1
    17da:	29 e0       	ldi	r18, 0x09	; 9
    17dc:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x10;   /* R10 */
    17de:	31 97       	sbiw	r30, 0x01	; 1
    17e0:	20 e1       	ldi	r18, 0x10	; 16
    17e2:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x11;   /* R11 */
    17e4:	31 97       	sbiw	r30, 0x01	; 1
    17e6:	70 83       	st	Z, r23
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x12;   /* R12 */
    17e8:	31 97       	sbiw	r30, 0x01	; 1
    17ea:	22 e1       	ldi	r18, 0x12	; 18
    17ec:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x13;   /* R13 */
    17ee:	31 97       	sbiw	r30, 0x01	; 1
    17f0:	23 e1       	ldi	r18, 0x13	; 19
    17f2:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x14;   /* R14 */
    17f4:	31 97       	sbiw	r30, 0x01	; 1
    17f6:	24 e1       	ldi	r18, 0x14	; 20
    17f8:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x15;   /* R15 */
    17fa:	31 97       	sbiw	r30, 0x01	; 1
    17fc:	25 e1       	ldi	r18, 0x15	; 21
    17fe:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x16;   /* R16 */
    1800:	31 97       	sbiw	r30, 0x01	; 1
    1802:	26 e1       	ldi	r18, 0x16	; 22
    1804:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x17;   /* R17 */
    1806:	31 97       	sbiw	r30, 0x01	; 1
    1808:	27 e1       	ldi	r18, 0x17	; 23
    180a:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x18;   /* R18 */
    180c:	31 97       	sbiw	r30, 0x01	; 1
    180e:	28 e1       	ldi	r18, 0x18	; 24
    1810:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x19;   /* R19 */
    1812:	31 97       	sbiw	r30, 0x01	; 1
    1814:	29 e1       	ldi	r18, 0x19	; 25
    1816:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x20;   /* R20 */
    1818:	31 97       	sbiw	r30, 0x01	; 1
    181a:	20 e2       	ldi	r18, 0x20	; 32
    181c:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x21;   /* R21 */
    181e:	31 97       	sbiw	r30, 0x01	; 1
    1820:	21 e2       	ldi	r18, 0x21	; 33
    1822:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x22;   /* R22 */
    1824:	31 97       	sbiw	r30, 0x01	; 1
    1826:	60 83       	st	Z, r22
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x23;   /* R23 */
    1828:	31 97       	sbiw	r30, 0x01	; 1
    182a:	23 e2       	ldi	r18, 0x23	; 35
    182c:	20 83       	st	Z, r18
    pxTopOfStack--;

    /* Place the parameter on the stack in the expected location. */
    usAddress = ( uint16_t ) pvParameters;
    *pxTopOfStack = ( StackType_t ) ( usAddress & ( uint32_t ) 0x000000ff );
    182e:	31 97       	sbiw	r30, 0x01	; 1
    1830:	40 83       	st	Z, r20
    pxTopOfStack--;

    usAddress >>= 8;
    *pxTopOfStack = ( StackType_t ) ( usAddress & ( uint32_t ) 0x000000ff );
    1832:	31 97       	sbiw	r30, 0x01	; 1
    1834:	50 83       	st	Z, r21
    pxTopOfStack--;

    *pxTopOfStack = ( StackType_t ) 0x26;   /* R26 X */
    1836:	31 97       	sbiw	r30, 0x01	; 1
    1838:	26 e2       	ldi	r18, 0x26	; 38
    183a:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x27;   /* R27 */
    183c:	31 97       	sbiw	r30, 0x01	; 1
    183e:	27 e2       	ldi	r18, 0x27	; 39
    1840:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x28;   /* R28 Y */
    1842:	31 97       	sbiw	r30, 0x01	; 1
    1844:	28 e2       	ldi	r18, 0x28	; 40
    1846:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x29;   /* R29 */
    1848:	31 97       	sbiw	r30, 0x01	; 1
    184a:	29 e2       	ldi	r18, 0x29	; 41
    184c:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x30;   /* R30 Z */
    184e:	31 97       	sbiw	r30, 0x01	; 1
    1850:	20 e3       	ldi	r18, 0x30	; 48
    1852:	20 83       	st	Z, r18
    pxTopOfStack--;
    *pxTopOfStack = ( StackType_t ) 0x31;   /* R31 */
    1854:	31 97       	sbiw	r30, 0x01	; 1
    1856:	21 e3       	ldi	r18, 0x31	; 49
    1858:	20 83       	st	Z, r18
    pxTopOfStack--;

    /*lint +e950 +e611 +e923 */

    return pxTopOfStack;
}
    185a:	87 97       	sbiw	r24, 0x27	; 39
    185c:	1f 91       	pop	r17
    185e:	0f 91       	pop	r16
    1860:	08 95       	ret

00001862 <xPortStartScheduler>:
 * Setup timer generate a tick interrupt.
 */
static void prvSetupTimerInterrupt(void)
{
    // disable global interrupt for a moment
    cli();
    1862:	f8 94       	cli

    {
        //enable TC0 clock source, high resolution
        PR.PRPC &= ~(PR_TC0_bm | PR_HIRES_bm);
    1864:	e0 e7       	ldi	r30, 0x70	; 112
    1866:	f0 e0       	ldi	r31, 0x00	; 0
    1868:	83 81       	ldd	r24, Z+3	; 0x03
    186a:	8a 7f       	andi	r24, 0xFA	; 250
    186c:	83 83       	std	Z+3, r24	; 0x03

        //set period of counter
        TCC0.PER = configCPU_CLOCK_HZ / configTICK_RATE_HZ / 1;
    186e:	e0 e0       	ldi	r30, 0x00	; 0
    1870:	f8 e0       	ldi	r31, 0x08	; 8
    1872:	80 e0       	ldi	r24, 0x00	; 0
    1874:	9a ef       	ldi	r25, 0xFA	; 250
    1876:	86 a3       	std	Z+38, r24	; 0x26
    1878:	97 a3       	std	Z+39, r25	; 0x27

        //enable interrupt and set low level
        TCC0.INTCTRLA = TC_OVFINTLVL_LO_gc;
    187a:	91 e0       	ldi	r25, 0x01	; 1
    187c:	96 83       	std	Z+6, r25	; 0x06

        //enable low-level interrupt
        PMIC.CTRL |= PMIC_LOLVLEN_bm;
    187e:	a0 ea       	ldi	r26, 0xA0	; 160
    1880:	b0 e0       	ldi	r27, 0x00	; 0
    1882:	12 96       	adiw	r26, 0x02	; 2
    1884:	8c 91       	ld	r24, X
    1886:	12 97       	sbiw	r26, 0x02	; 2
    1888:	81 60       	ori	r24, 0x01	; 1
    188a:	12 96       	adiw	r26, 0x02	; 2
    188c:	8c 93       	st	X, r24

        //select (start) the clock source
        TCC0.CTRLA = TC_CLKSEL_DIV1_gc;
    188e:	90 83       	st	Z, r25

    }

    // enable global interrupt
    sei();
    1890:	78 94       	sei
{
    /* Setup the hardware to generate the tick. */
    prvSetupTimerInterrupt();

    /* Restore the context of the first task that is going to run. */
    portRESTORE_CONTEXT();
    1892:	a0 91 e7 22 	lds	r26, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    1896:	b0 91 e8 22 	lds	r27, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    189a:	0d 90       	ld	r0, X+
    189c:	0d be       	out	0x3d, r0	; 61
    189e:	0d 90       	ld	r0, X+
    18a0:	0e be       	out	0x3e, r0	; 62
    18a2:	ff 91       	pop	r31
    18a4:	ef 91       	pop	r30
    18a6:	df 91       	pop	r29
    18a8:	cf 91       	pop	r28
    18aa:	bf 91       	pop	r27
    18ac:	af 91       	pop	r26
    18ae:	9f 91       	pop	r25
    18b0:	8f 91       	pop	r24
    18b2:	7f 91       	pop	r23
    18b4:	6f 91       	pop	r22
    18b6:	5f 91       	pop	r21
    18b8:	4f 91       	pop	r20
    18ba:	3f 91       	pop	r19
    18bc:	2f 91       	pop	r18
    18be:	1f 91       	pop	r17
    18c0:	0f 91       	pop	r16
    18c2:	ff 90       	pop	r15
    18c4:	ef 90       	pop	r14
    18c6:	df 90       	pop	r13
    18c8:	cf 90       	pop	r12
    18ca:	bf 90       	pop	r11
    18cc:	af 90       	pop	r10
    18ce:	9f 90       	pop	r9
    18d0:	8f 90       	pop	r8
    18d2:	7f 90       	pop	r7
    18d4:	6f 90       	pop	r6
    18d6:	5f 90       	pop	r5
    18d8:	4f 90       	pop	r4
    18da:	3f 90       	pop	r3
    18dc:	2f 90       	pop	r2
    18de:	1f 90       	pop	r1
    18e0:	0f 90       	pop	r0
    18e2:	0f be       	out	0x3f, r0	; 63
    18e4:	0f 90       	pop	r0

    /* Simulate a function call end as generated by the compiler.  We will now
    jump to the start of the task the context of which we have just restored. */
    asm volatile ( "ret" );
    18e6:	08 95       	ret

    /* Should not get here. */
    return pdTRUE;
}
    18e8:	81 e0       	ldi	r24, 0x01	; 1
    18ea:	08 95       	ret

000018ec <vPortYield>:
 * can use a naked attribute.
 */
void vPortYield( void ) __attribute__ ( ( naked ) );
void vPortYield( void )
{
    portSAVE_CONTEXT();
    18ec:	0f 92       	push	r0
    18ee:	0f b6       	in	r0, 0x3f	; 63
    18f0:	f8 94       	cli
    18f2:	0f 92       	push	r0
    18f4:	1f 92       	push	r1
    18f6:	11 24       	eor	r1, r1
    18f8:	2f 92       	push	r2
    18fa:	3f 92       	push	r3
    18fc:	4f 92       	push	r4
    18fe:	5f 92       	push	r5
    1900:	6f 92       	push	r6
    1902:	7f 92       	push	r7
    1904:	8f 92       	push	r8
    1906:	9f 92       	push	r9
    1908:	af 92       	push	r10
    190a:	bf 92       	push	r11
    190c:	cf 92       	push	r12
    190e:	df 92       	push	r13
    1910:	ef 92       	push	r14
    1912:	ff 92       	push	r15
    1914:	0f 93       	push	r16
    1916:	1f 93       	push	r17
    1918:	2f 93       	push	r18
    191a:	3f 93       	push	r19
    191c:	4f 93       	push	r20
    191e:	5f 93       	push	r21
    1920:	6f 93       	push	r22
    1922:	7f 93       	push	r23
    1924:	8f 93       	push	r24
    1926:	9f 93       	push	r25
    1928:	af 93       	push	r26
    192a:	bf 93       	push	r27
    192c:	cf 93       	push	r28
    192e:	df 93       	push	r29
    1930:	ef 93       	push	r30
    1932:	ff 93       	push	r31
    1934:	a0 91 e7 22 	lds	r26, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    1938:	b0 91 e8 22 	lds	r27, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    193c:	0d b6       	in	r0, 0x3d	; 61
    193e:	0d 92       	st	X+, r0
    1940:	0e b6       	in	r0, 0x3e	; 62
    1942:	0d 92       	st	X+, r0
    vTaskSwitchContext();
    1944:	62 d7       	rcall	.+3780   	; 0x280a <vTaskSwitchContext>
    portRESTORE_CONTEXT();
    1946:	a0 91 e7 22 	lds	r26, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    194a:	b0 91 e8 22 	lds	r27, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    194e:	0d 90       	ld	r0, X+
    1950:	0d be       	out	0x3d, r0	; 61
    1952:	0d 90       	ld	r0, X+
    1954:	0e be       	out	0x3e, r0	; 62
    1956:	ff 91       	pop	r31
    1958:	ef 91       	pop	r30
    195a:	df 91       	pop	r29
    195c:	cf 91       	pop	r28
    195e:	bf 91       	pop	r27
    1960:	af 91       	pop	r26
    1962:	9f 91       	pop	r25
    1964:	8f 91       	pop	r24
    1966:	7f 91       	pop	r23
    1968:	6f 91       	pop	r22
    196a:	5f 91       	pop	r21
    196c:	4f 91       	pop	r20
    196e:	3f 91       	pop	r19
    1970:	2f 91       	pop	r18
    1972:	1f 91       	pop	r17
    1974:	0f 91       	pop	r16
    1976:	ff 90       	pop	r15
    1978:	ef 90       	pop	r14
    197a:	df 90       	pop	r13
    197c:	cf 90       	pop	r12
    197e:	bf 90       	pop	r11
    1980:	af 90       	pop	r10
    1982:	9f 90       	pop	r9
    1984:	8f 90       	pop	r8
    1986:	7f 90       	pop	r7
    1988:	6f 90       	pop	r6
    198a:	5f 90       	pop	r5
    198c:	4f 90       	pop	r4
    198e:	3f 90       	pop	r3
    1990:	2f 90       	pop	r2
    1992:	1f 90       	pop	r1
    1994:	0f 90       	pop	r0
    1996:	0f be       	out	0x3f, r0	; 63
    1998:	0f 90       	pop	r0

    asm volatile ( "ret" );
    199a:	08 95       	ret

0000199c <__vector_14>:
         * Context switch function used by the tick.  This must be identical to
         * vPortYield() from the call to vTaskSwitchContext() onwards.  The only
         * difference from vPortYield() is the tick count is incremented as the
         * call comes from the tick ISR.
         */
        portSAVE_CONTEXT();
    199c:	0f 92       	push	r0
    199e:	0f b6       	in	r0, 0x3f	; 63
    19a0:	f8 94       	cli
    19a2:	0f 92       	push	r0
    19a4:	1f 92       	push	r1
    19a6:	11 24       	eor	r1, r1
    19a8:	2f 92       	push	r2
    19aa:	3f 92       	push	r3
    19ac:	4f 92       	push	r4
    19ae:	5f 92       	push	r5
    19b0:	6f 92       	push	r6
    19b2:	7f 92       	push	r7
    19b4:	8f 92       	push	r8
    19b6:	9f 92       	push	r9
    19b8:	af 92       	push	r10
    19ba:	bf 92       	push	r11
    19bc:	cf 92       	push	r12
    19be:	df 92       	push	r13
    19c0:	ef 92       	push	r14
    19c2:	ff 92       	push	r15
    19c4:	0f 93       	push	r16
    19c6:	1f 93       	push	r17
    19c8:	2f 93       	push	r18
    19ca:	3f 93       	push	r19
    19cc:	4f 93       	push	r20
    19ce:	5f 93       	push	r21
    19d0:	6f 93       	push	r22
    19d2:	7f 93       	push	r23
    19d4:	8f 93       	push	r24
    19d6:	9f 93       	push	r25
    19d8:	af 93       	push	r26
    19da:	bf 93       	push	r27
    19dc:	cf 93       	push	r28
    19de:	df 93       	push	r29
    19e0:	ef 93       	push	r30
    19e2:	ff 93       	push	r31
    19e4:	a0 91 e7 22 	lds	r26, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    19e8:	b0 91 e8 22 	lds	r27, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    19ec:	0d b6       	in	r0, 0x3d	; 61
    19ee:	0d 92       	st	X+, r0
    19f0:	0e b6       	in	r0, 0x3e	; 62
    19f2:	0d 92       	st	X+, r0
        if( xTaskIncrementTick() != pdFALSE )
    19f4:	07 d5       	rcall	.+2574   	; 0x2404 <xTaskIncrementTick>
    19f6:	81 11       	cpse	r24, r1
        {
            vTaskSwitchContext();
    19f8:	08 d7       	rcall	.+3600   	; 0x280a <vTaskSwitchContext>
    19fa:	a0 91 e7 22 	lds	r26, 0x22E7	; 0x8022e7 <pxCurrentTCB>
        }
        portRESTORE_CONTEXT();
    19fe:	b0 91 e8 22 	lds	r27, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    1a02:	0d 90       	ld	r0, X+
    1a04:	0d be       	out	0x3d, r0	; 61
    1a06:	0d 90       	ld	r0, X+
    1a08:	0e be       	out	0x3e, r0	; 62
    1a0a:	ff 91       	pop	r31
    1a0c:	ef 91       	pop	r30
    1a0e:	df 91       	pop	r29
    1a10:	cf 91       	pop	r28
    1a12:	bf 91       	pop	r27
    1a14:	af 91       	pop	r26
    1a16:	9f 91       	pop	r25
    1a18:	8f 91       	pop	r24
    1a1a:	7f 91       	pop	r23
    1a1c:	6f 91       	pop	r22
    1a1e:	5f 91       	pop	r21
    1a20:	4f 91       	pop	r20
    1a22:	3f 91       	pop	r19
    1a24:	2f 91       	pop	r18
    1a26:	1f 91       	pop	r17
    1a28:	0f 91       	pop	r16
    1a2a:	ff 90       	pop	r15
    1a2c:	ef 90       	pop	r14
    1a2e:	df 90       	pop	r13
    1a30:	cf 90       	pop	r12
    1a32:	bf 90       	pop	r11
    1a34:	af 90       	pop	r10
    1a36:	9f 90       	pop	r9
    1a38:	8f 90       	pop	r8
    1a3a:	7f 90       	pop	r7
    1a3c:	6f 90       	pop	r6
    1a3e:	5f 90       	pop	r5
    1a40:	4f 90       	pop	r4
    1a42:	3f 90       	pop	r3
    1a44:	2f 90       	pop	r2
    1a46:	1f 90       	pop	r1
    1a48:	0f 90       	pop	r0
    1a4a:	0f be       	out	0x3f, r0	; 63
    1a4c:	0f 90       	pop	r0
    1a4e:	18 95       	reti

00001a50 <pvPortMalloc>:
#endif

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
    1a50:	cf 93       	push	r28
    1a52:	df 93       	push	r29
    1a54:	ec 01       	movw	r28, r24
    void * pvReturn;

    vTaskSuspendAll();
    1a56:	c6 d4       	rcall	.+2444   	; 0x23e4 <vTaskSuspendAll>
    {
        pvReturn = malloc( xWantedSize );
    1a58:	ce 01       	movw	r24, r28
    1a5a:	0e 94 b2 1a 	call	0x3564	; 0x3564 <malloc>
        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
    1a5e:	ec 01       	movw	r28, r24
    1a60:	e9 d5       	rcall	.+3026   	; 0x2634 <xTaskResumeAll>
            }
        }
    #endif

    return pvReturn;
}
    1a62:	ce 01       	movw	r24, r28
    1a64:	df 91       	pop	r29
    1a66:	cf 91       	pop	r28
    1a68:	08 95       	ret

00001a6a <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
    1a6a:	cf 93       	push	r28
    1a6c:	df 93       	push	r29
    if( pv )
    1a6e:	00 97       	sbiw	r24, 0x00	; 0
    1a70:	31 f0       	breq	.+12     	; 0x1a7e <vPortFree+0x14>
    1a72:	ec 01       	movw	r28, r24
    {
        vTaskSuspendAll();
    1a74:	b7 d4       	rcall	.+2414   	; 0x23e4 <vTaskSuspendAll>
        {
            free( pv );
    1a76:	ce 01       	movw	r24, r28
    1a78:	0e 94 4a 1b 	call	0x3694	; 0x3694 <free>
            traceFREE( pv, 0 );
        }
        ( void ) xTaskResumeAll();
    1a7c:	db d5       	rcall	.+2998   	; 0x2634 <xTaskResumeAll>
    }
}
    1a7e:	df 91       	pop	r29
    1a80:	cf 91       	pop	r28
    1a82:	08 95       	ret

00001a84 <prvIsQueueEmpty>:
    {
        xReturn = pdFALSE;
    }

    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    1a84:	0f b6       	in	r0, 0x3f	; 63
    1a86:	f8 94       	cli
    1a88:	0f 92       	push	r0
    1a8a:	fc 01       	movw	r30, r24
    1a8c:	92 8d       	ldd	r25, Z+26	; 0x1a
    1a8e:	0f 90       	pop	r0
    1a90:	0f be       	out	0x3f, r0	; 63
    1a92:	81 e0       	ldi	r24, 0x01	; 1
    1a94:	91 11       	cpse	r25, r1
    1a96:	80 e0       	ldi	r24, 0x00	; 0
    1a98:	08 95       	ret

00001a9a <prvCopyDataToQueue>:
    1a9a:	0f 93       	push	r16
    1a9c:	1f 93       	push	r17
    1a9e:	cf 93       	push	r28
    1aa0:	df 93       	push	r29
    1aa2:	ec 01       	movw	r28, r24
    1aa4:	04 2f       	mov	r16, r20
    1aa6:	1a 8d       	ldd	r17, Y+26	; 0x1a
    1aa8:	4c 8d       	ldd	r20, Y+28	; 0x1c
    1aaa:	44 23       	and	r20, r20
    1aac:	b9 f1       	breq	.+110    	; 0x1b1c <prvCopyDataToQueue+0x82>
    1aae:	01 11       	cpse	r16, r1
    1ab0:	16 c0       	rjmp	.+44     	; 0x1ade <prvCopyDataToQueue+0x44>
    1ab2:	50 e0       	ldi	r21, 0x00	; 0
    1ab4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab6:	9b 81       	ldd	r25, Y+3	; 0x03
    1ab8:	0e 94 d3 1b 	call	0x37a6	; 0x37a6 <memcpy>
    1abc:	2c 8d       	ldd	r18, Y+28	; 0x1c
    1abe:	8a 81       	ldd	r24, Y+2	; 0x02
    1ac0:	9b 81       	ldd	r25, Y+3	; 0x03
    1ac2:	82 0f       	add	r24, r18
    1ac4:	91 1d       	adc	r25, r1
    1ac6:	8a 83       	std	Y+2, r24	; 0x02
    1ac8:	9b 83       	std	Y+3, r25	; 0x03
    1aca:	2c 81       	ldd	r18, Y+4	; 0x04
    1acc:	3d 81       	ldd	r19, Y+5	; 0x05
    1ace:	82 17       	cp	r24, r18
    1ad0:	93 07       	cpc	r25, r19
    1ad2:	20 f1       	brcs	.+72     	; 0x1b1c <prvCopyDataToQueue+0x82>
    1ad4:	88 81       	ld	r24, Y
    1ad6:	99 81       	ldd	r25, Y+1	; 0x01
    1ad8:	8a 83       	std	Y+2, r24	; 0x02
    1ada:	9b 83       	std	Y+3, r25	; 0x03
    1adc:	1f c0       	rjmp	.+62     	; 0x1b1c <prvCopyDataToQueue+0x82>
    1ade:	50 e0       	ldi	r21, 0x00	; 0
    1ae0:	8e 81       	ldd	r24, Y+6	; 0x06
    1ae2:	9f 81       	ldd	r25, Y+7	; 0x07
    1ae4:	0e 94 d3 1b 	call	0x37a6	; 0x37a6 <memcpy>
    1ae8:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1aea:	90 e0       	ldi	r25, 0x00	; 0
    1aec:	91 95       	neg	r25
    1aee:	81 95       	neg	r24
    1af0:	91 09       	sbc	r25, r1
    1af2:	2e 81       	ldd	r18, Y+6	; 0x06
    1af4:	3f 81       	ldd	r19, Y+7	; 0x07
    1af6:	28 0f       	add	r18, r24
    1af8:	39 1f       	adc	r19, r25
    1afa:	2e 83       	std	Y+6, r18	; 0x06
    1afc:	3f 83       	std	Y+7, r19	; 0x07
    1afe:	48 81       	ld	r20, Y
    1b00:	59 81       	ldd	r21, Y+1	; 0x01
    1b02:	24 17       	cp	r18, r20
    1b04:	35 07       	cpc	r19, r21
    1b06:	30 f4       	brcc	.+12     	; 0x1b14 <prvCopyDataToQueue+0x7a>
    1b08:	2c 81       	ldd	r18, Y+4	; 0x04
    1b0a:	3d 81       	ldd	r19, Y+5	; 0x05
    1b0c:	82 0f       	add	r24, r18
    1b0e:	93 1f       	adc	r25, r19
    1b10:	8e 83       	std	Y+6, r24	; 0x06
    1b12:	9f 83       	std	Y+7, r25	; 0x07
    1b14:	02 30       	cpi	r16, 0x02	; 2
    1b16:	11 f4       	brne	.+4      	; 0x1b1c <prvCopyDataToQueue+0x82>
    1b18:	11 11       	cpse	r17, r1
    1b1a:	11 50       	subi	r17, 0x01	; 1
    1b1c:	1f 5f       	subi	r17, 0xFF	; 255
    1b1e:	1a 8f       	std	Y+26, r17	; 0x1a
    1b20:	80 e0       	ldi	r24, 0x00	; 0
    1b22:	df 91       	pop	r29
    1b24:	cf 91       	pop	r28
    1b26:	1f 91       	pop	r17
    1b28:	0f 91       	pop	r16
    1b2a:	08 95       	ret

00001b2c <prvCopyDataFromQueue>:
    1b2c:	fc 01       	movw	r30, r24
    1b2e:	44 8d       	ldd	r20, Z+28	; 0x1c
    1b30:	44 23       	and	r20, r20
    1b32:	a9 f0       	breq	.+42     	; 0x1b5e <prvCopyDataFromQueue+0x32>
    1b34:	50 e0       	ldi	r21, 0x00	; 0
    1b36:	26 81       	ldd	r18, Z+6	; 0x06
    1b38:	37 81       	ldd	r19, Z+7	; 0x07
    1b3a:	24 0f       	add	r18, r20
    1b3c:	35 1f       	adc	r19, r21
    1b3e:	26 83       	std	Z+6, r18	; 0x06
    1b40:	37 83       	std	Z+7, r19	; 0x07
    1b42:	84 81       	ldd	r24, Z+4	; 0x04
    1b44:	95 81       	ldd	r25, Z+5	; 0x05
    1b46:	28 17       	cp	r18, r24
    1b48:	39 07       	cpc	r19, r25
    1b4a:	20 f0       	brcs	.+8      	; 0x1b54 <prvCopyDataFromQueue+0x28>
    1b4c:	80 81       	ld	r24, Z
    1b4e:	91 81       	ldd	r25, Z+1	; 0x01
    1b50:	86 83       	std	Z+6, r24	; 0x06
    1b52:	97 83       	std	Z+7, r25	; 0x07
    1b54:	cb 01       	movw	r24, r22
    1b56:	66 81       	ldd	r22, Z+6	; 0x06
    1b58:	77 81       	ldd	r23, Z+7	; 0x07
    1b5a:	0c 94 d3 1b 	jmp	0x37a6	; 0x37a6 <memcpy>
    1b5e:	08 95       	ret

00001b60 <prvUnlockQueue>:
    1b60:	ef 92       	push	r14
    1b62:	ff 92       	push	r15
    1b64:	0f 93       	push	r16
    1b66:	1f 93       	push	r17
    1b68:	cf 93       	push	r28
    1b6a:	8c 01       	movw	r16, r24
    1b6c:	0f b6       	in	r0, 0x3f	; 63
    1b6e:	f8 94       	cli
    1b70:	0f 92       	push	r0
    1b72:	fc 01       	movw	r30, r24
    1b74:	c6 8d       	ldd	r28, Z+30	; 0x1e
    1b76:	1c 16       	cp	r1, r28
    1b78:	9c f4       	brge	.+38     	; 0x1ba0 <prvUnlockQueue+0x40>
    1b7a:	81 89       	ldd	r24, Z+17	; 0x11
    1b7c:	81 11       	cpse	r24, r1
    1b7e:	06 c0       	rjmp	.+12     	; 0x1b8c <prvUnlockQueue+0x2c>
    1b80:	0f c0       	rjmp	.+30     	; 0x1ba0 <prvUnlockQueue+0x40>
    1b82:	f8 01       	movw	r30, r16
    1b84:	81 89       	ldd	r24, Z+17	; 0x11
    1b86:	81 11       	cpse	r24, r1
    1b88:	05 c0       	rjmp	.+10     	; 0x1b94 <prvUnlockQueue+0x34>
    1b8a:	0a c0       	rjmp	.+20     	; 0x1ba0 <prvUnlockQueue+0x40>
    1b8c:	78 01       	movw	r14, r16
    1b8e:	f1 e1       	ldi	r31, 0x11	; 17
    1b90:	ef 0e       	add	r14, r31
    1b92:	f1 1c       	adc	r15, r1
    1b94:	c7 01       	movw	r24, r14
    1b96:	f8 d6       	rcall	.+3568   	; 0x2988 <xTaskRemoveFromEventList>
    1b98:	81 11       	cpse	r24, r1
    1b9a:	ef d7       	rcall	.+4062   	; 0x2b7a <vTaskMissedYield>
    1b9c:	c1 50       	subi	r28, 0x01	; 1
    1b9e:	89 f7       	brne	.-30     	; 0x1b82 <prvUnlockQueue+0x22>
    1ba0:	8f ef       	ldi	r24, 0xFF	; 255
    1ba2:	f8 01       	movw	r30, r16
    1ba4:	86 8f       	std	Z+30, r24	; 0x1e
    1ba6:	0f 90       	pop	r0
    1ba8:	0f be       	out	0x3f, r0	; 63
    1baa:	0f b6       	in	r0, 0x3f	; 63
    1bac:	f8 94       	cli
    1bae:	0f 92       	push	r0
    1bb0:	c5 8d       	ldd	r28, Z+29	; 0x1d
    1bb2:	1c 16       	cp	r1, r28
    1bb4:	9c f4       	brge	.+38     	; 0x1bdc <prvUnlockQueue+0x7c>
    1bb6:	80 85       	ldd	r24, Z+8	; 0x08
    1bb8:	81 11       	cpse	r24, r1
    1bba:	06 c0       	rjmp	.+12     	; 0x1bc8 <prvUnlockQueue+0x68>
    1bbc:	0f c0       	rjmp	.+30     	; 0x1bdc <prvUnlockQueue+0x7c>
    1bbe:	f8 01       	movw	r30, r16
    1bc0:	80 85       	ldd	r24, Z+8	; 0x08
    1bc2:	81 11       	cpse	r24, r1
    1bc4:	05 c0       	rjmp	.+10     	; 0x1bd0 <prvUnlockQueue+0x70>
    1bc6:	0a c0       	rjmp	.+20     	; 0x1bdc <prvUnlockQueue+0x7c>
    1bc8:	78 01       	movw	r14, r16
    1bca:	f8 e0       	ldi	r31, 0x08	; 8
    1bcc:	ef 0e       	add	r14, r31
    1bce:	f1 1c       	adc	r15, r1
    1bd0:	c7 01       	movw	r24, r14
    1bd2:	da d6       	rcall	.+3508   	; 0x2988 <xTaskRemoveFromEventList>
    1bd4:	81 11       	cpse	r24, r1
    1bd6:	d1 d7       	rcall	.+4002   	; 0x2b7a <vTaskMissedYield>
    1bd8:	c1 50       	subi	r28, 0x01	; 1
    1bda:	89 f7       	brne	.-30     	; 0x1bbe <prvUnlockQueue+0x5e>
    1bdc:	8f ef       	ldi	r24, 0xFF	; 255
    1bde:	f8 01       	movw	r30, r16
    1be0:	85 8f       	std	Z+29, r24	; 0x1d
    1be2:	0f 90       	pop	r0
    1be4:	0f be       	out	0x3f, r0	; 63
    1be6:	cf 91       	pop	r28
    1be8:	1f 91       	pop	r17
    1bea:	0f 91       	pop	r16
    1bec:	ff 90       	pop	r15
    1bee:	ef 90       	pop	r14
    1bf0:	08 95       	ret

00001bf2 <xQueueGenericReset>:
    1bf2:	ef 92       	push	r14
    1bf4:	ff 92       	push	r15
    1bf6:	0f 93       	push	r16
    1bf8:	1f 93       	push	r17
    1bfa:	cf 93       	push	r28
    1bfc:	df 93       	push	r29
    1bfe:	fc 01       	movw	r30, r24
    1c00:	36 2f       	mov	r19, r22
    1c02:	89 2b       	or	r24, r25
    1c04:	09 f4       	brne	.+2      	; 0x1c08 <xQueueGenericReset+0x16>
    1c06:	48 c0       	rjmp	.+144    	; 0x1c98 <xQueueGenericReset+0xa6>
    1c08:	23 8d       	ldd	r18, Z+27	; 0x1b
    1c0a:	22 23       	and	r18, r18
    1c0c:	09 f4       	brne	.+2      	; 0x1c10 <xQueueGenericReset+0x1e>
    1c0e:	46 c0       	rjmp	.+140    	; 0x1c9c <xQueueGenericReset+0xaa>
    1c10:	02 2f       	mov	r16, r18
    1c12:	10 e0       	ldi	r17, 0x00	; 0
    1c14:	44 8d       	ldd	r20, Z+28	; 0x1c
    1c16:	e4 2e       	mov	r14, r20
    1c18:	f1 2c       	mov	r15, r1
    1c1a:	8f ef       	ldi	r24, 0xFF	; 255
    1c1c:	9f ef       	ldi	r25, 0xFF	; 255
    1c1e:	b8 01       	movw	r22, r16
    1c20:	0e 94 74 1a 	call	0x34e8	; 0x34e8 <__udivmodhi4>
    1c24:	6e 15       	cp	r22, r14
    1c26:	7f 05       	cpc	r23, r15
    1c28:	08 f4       	brcc	.+2      	; 0x1c2c <xQueueGenericReset+0x3a>
    1c2a:	3a c0       	rjmp	.+116    	; 0x1ca0 <xQueueGenericReset+0xae>
    1c2c:	ef 01       	movw	r28, r30
    1c2e:	0f b6       	in	r0, 0x3f	; 63
    1c30:	f8 94       	cli
    1c32:	0f 92       	push	r0
    1c34:	60 81       	ld	r22, Z
    1c36:	71 81       	ldd	r23, Z+1	; 0x01
    1c38:	cb 01       	movw	r24, r22
    1c3a:	24 9f       	mul	r18, r20
    1c3c:	80 0d       	add	r24, r0
    1c3e:	91 1d       	adc	r25, r1
    1c40:	11 24       	eor	r1, r1
    1c42:	84 83       	std	Z+4, r24	; 0x04
    1c44:	95 83       	std	Z+5, r25	; 0x05
    1c46:	12 8e       	std	Z+26, r1	; 0x1a
    1c48:	62 83       	std	Z+2, r22	; 0x02
    1c4a:	73 83       	std	Z+3, r23	; 0x03
    1c4c:	01 50       	subi	r16, 0x01	; 1
    1c4e:	11 09       	sbc	r17, r1
    1c50:	0e 9d       	mul	r16, r14
    1c52:	c0 01       	movw	r24, r0
    1c54:	0f 9d       	mul	r16, r15
    1c56:	90 0d       	add	r25, r0
    1c58:	1e 9d       	mul	r17, r14
    1c5a:	90 0d       	add	r25, r0
    1c5c:	11 24       	eor	r1, r1
    1c5e:	86 0f       	add	r24, r22
    1c60:	97 1f       	adc	r25, r23
    1c62:	86 83       	std	Z+6, r24	; 0x06
    1c64:	97 83       	std	Z+7, r25	; 0x07
    1c66:	8f ef       	ldi	r24, 0xFF	; 255
    1c68:	85 8f       	std	Z+29, r24	; 0x1d
    1c6a:	86 8f       	std	Z+30, r24	; 0x1e
    1c6c:	31 11       	cpse	r19, r1
    1c6e:	0a c0       	rjmp	.+20     	; 0x1c84 <xQueueGenericReset+0x92>
    1c70:	80 85       	ldd	r24, Z+8	; 0x08
    1c72:	88 23       	and	r24, r24
    1c74:	69 f0       	breq	.+26     	; 0x1c90 <xQueueGenericReset+0x9e>
    1c76:	cf 01       	movw	r24, r30
    1c78:	08 96       	adiw	r24, 0x08	; 8
    1c7a:	86 d6       	rcall	.+3340   	; 0x2988 <xTaskRemoveFromEventList>
    1c7c:	88 23       	and	r24, r24
    1c7e:	41 f0       	breq	.+16     	; 0x1c90 <xQueueGenericReset+0x9e>
    1c80:	35 de       	rcall	.-918    	; 0x18ec <vPortYield>
    1c82:	06 c0       	rjmp	.+12     	; 0x1c90 <xQueueGenericReset+0x9e>
    1c84:	cf 01       	movw	r24, r30
    1c86:	08 96       	adiw	r24, 0x08	; 8
    1c88:	0b dd       	rcall	.-1514   	; 0x16a0 <vListInitialise>
    1c8a:	ce 01       	movw	r24, r28
    1c8c:	41 96       	adiw	r24, 0x11	; 17
    1c8e:	08 dd       	rcall	.-1520   	; 0x16a0 <vListInitialise>
    1c90:	0f 90       	pop	r0
    1c92:	0f be       	out	0x3f, r0	; 63
    1c94:	81 e0       	ldi	r24, 0x01	; 1
    1c96:	05 c0       	rjmp	.+10     	; 0x1ca2 <xQueueGenericReset+0xb0>
    1c98:	80 e0       	ldi	r24, 0x00	; 0
    1c9a:	03 c0       	rjmp	.+6      	; 0x1ca2 <xQueueGenericReset+0xb0>
    1c9c:	80 e0       	ldi	r24, 0x00	; 0
    1c9e:	01 c0       	rjmp	.+2      	; 0x1ca2 <xQueueGenericReset+0xb0>
    1ca0:	80 e0       	ldi	r24, 0x00	; 0
    1ca2:	df 91       	pop	r29
    1ca4:	cf 91       	pop	r28
    1ca6:	1f 91       	pop	r17
    1ca8:	0f 91       	pop	r16
    1caa:	ff 90       	pop	r15
    1cac:	ef 90       	pop	r14
    1cae:	08 95       	ret

00001cb0 <xQueueGenericCreate>:
    1cb0:	0f 93       	push	r16
    1cb2:	1f 93       	push	r17
    1cb4:	cf 93       	push	r28
    1cb6:	df 93       	push	r29
    1cb8:	28 2f       	mov	r18, r24
    1cba:	36 2f       	mov	r19, r22
    1cbc:	88 23       	and	r24, r24
    1cbe:	51 f1       	breq	.+84     	; 0x1d14 <xQueueGenericCreate+0x64>
    1cc0:	68 2f       	mov	r22, r24
    1cc2:	70 e0       	ldi	r23, 0x00	; 0
    1cc4:	8f ef       	ldi	r24, 0xFF	; 255
    1cc6:	9f ef       	ldi	r25, 0xFF	; 255
    1cc8:	0e 94 74 1a 	call	0x34e8	; 0x34e8 <__udivmodhi4>
    1ccc:	83 2f       	mov	r24, r19
    1cce:	90 e0       	ldi	r25, 0x00	; 0
    1cd0:	68 17       	cp	r22, r24
    1cd2:	79 07       	cpc	r23, r25
    1cd4:	10 f1       	brcs	.+68     	; 0x1d1a <xQueueGenericCreate+0x6a>
    1cd6:	23 9f       	mul	r18, r19
    1cd8:	c0 01       	movw	r24, r0
    1cda:	11 24       	eor	r1, r1
    1cdc:	81 3e       	cpi	r24, 0xE1	; 225
    1cde:	4f ef       	ldi	r20, 0xFF	; 255
    1ce0:	94 07       	cpc	r25, r20
    1ce2:	f0 f4       	brcc	.+60     	; 0x1d20 <xQueueGenericCreate+0x70>
    1ce4:	d3 2f       	mov	r29, r19
    1ce6:	c2 2f       	mov	r28, r18
    1ce8:	4f 96       	adiw	r24, 0x1f	; 31
    1cea:	b2 de       	rcall	.-668    	; 0x1a50 <pvPortMalloc>
    1cec:	8c 01       	movw	r16, r24
    1cee:	00 97       	sbiw	r24, 0x00	; 0
    1cf0:	c9 f0       	breq	.+50     	; 0x1d24 <xQueueGenericCreate+0x74>
    1cf2:	d1 11       	cpse	r29, r1
    1cf4:	04 c0       	rjmp	.+8      	; 0x1cfe <xQueueGenericCreate+0x4e>
    1cf6:	fc 01       	movw	r30, r24
    1cf8:	80 83       	st	Z, r24
    1cfa:	91 83       	std	Z+1, r25	; 0x01
    1cfc:	04 c0       	rjmp	.+8      	; 0x1d06 <xQueueGenericCreate+0x56>
    1cfe:	4f 96       	adiw	r24, 0x1f	; 31
    1d00:	f8 01       	movw	r30, r16
    1d02:	80 83       	st	Z, r24
    1d04:	91 83       	std	Z+1, r25	; 0x01
    1d06:	f8 01       	movw	r30, r16
    1d08:	c3 8f       	std	Z+27, r28	; 0x1b
    1d0a:	d4 8f       	std	Z+28, r29	; 0x1c
    1d0c:	61 e0       	ldi	r22, 0x01	; 1
    1d0e:	c8 01       	movw	r24, r16
    1d10:	70 df       	rcall	.-288    	; 0x1bf2 <xQueueGenericReset>
    1d12:	08 c0       	rjmp	.+16     	; 0x1d24 <xQueueGenericCreate+0x74>
    1d14:	00 e0       	ldi	r16, 0x00	; 0
    1d16:	10 e0       	ldi	r17, 0x00	; 0
    1d18:	05 c0       	rjmp	.+10     	; 0x1d24 <xQueueGenericCreate+0x74>
    1d1a:	00 e0       	ldi	r16, 0x00	; 0
    1d1c:	10 e0       	ldi	r17, 0x00	; 0
    1d1e:	02 c0       	rjmp	.+4      	; 0x1d24 <xQueueGenericCreate+0x74>
    1d20:	00 e0       	ldi	r16, 0x00	; 0
    1d22:	10 e0       	ldi	r17, 0x00	; 0
    1d24:	c8 01       	movw	r24, r16
    1d26:	df 91       	pop	r29
    1d28:	cf 91       	pop	r28
    1d2a:	1f 91       	pop	r17
    1d2c:	0f 91       	pop	r16
    1d2e:	08 95       	ret

00001d30 <xQueueGenericSend>:
    1d30:	af 92       	push	r10
    1d32:	bf 92       	push	r11
    1d34:	cf 92       	push	r12
    1d36:	df 92       	push	r13
    1d38:	ef 92       	push	r14
    1d3a:	ff 92       	push	r15
    1d3c:	0f 93       	push	r16
    1d3e:	1f 93       	push	r17
    1d40:	cf 93       	push	r28
    1d42:	df 93       	push	r29
    1d44:	cd b7       	in	r28, 0x3d	; 61
    1d46:	de b7       	in	r29, 0x3e	; 62
    1d48:	25 97       	sbiw	r28, 0x05	; 5
    1d4a:	cd bf       	out	0x3d, r28	; 61
    1d4c:	de bf       	out	0x3e, r29	; 62
    1d4e:	8c 01       	movw	r16, r24
    1d50:	6b 01       	movw	r12, r22
    1d52:	4c 83       	std	Y+4, r20	; 0x04
    1d54:	5d 83       	std	Y+5, r21	; 0x05
    1d56:	a2 2e       	mov	r10, r18
    1d58:	b1 2c       	mov	r11, r1
    1d5a:	7c 01       	movw	r14, r24
    1d5c:	88 e0       	ldi	r24, 0x08	; 8
    1d5e:	e8 0e       	add	r14, r24
    1d60:	f1 1c       	adc	r15, r1
    1d62:	0f b6       	in	r0, 0x3f	; 63
    1d64:	f8 94       	cli
    1d66:	0f 92       	push	r0
    1d68:	f8 01       	movw	r30, r16
    1d6a:	92 8d       	ldd	r25, Z+26	; 0x1a
    1d6c:	83 8d       	ldd	r24, Z+27	; 0x1b
    1d6e:	98 17       	cp	r25, r24
    1d70:	18 f0       	brcs	.+6      	; 0x1d78 <xQueueGenericSend+0x48>
    1d72:	f2 e0       	ldi	r31, 0x02	; 2
    1d74:	af 12       	cpse	r10, r31
    1d76:	15 c0       	rjmp	.+42     	; 0x1da2 <xQueueGenericSend+0x72>
    1d78:	4a 2d       	mov	r20, r10
    1d7a:	b6 01       	movw	r22, r12
    1d7c:	c8 01       	movw	r24, r16
    1d7e:	8d de       	rcall	.-742    	; 0x1a9a <prvCopyDataToQueue>
    1d80:	f8 01       	movw	r30, r16
    1d82:	91 89       	ldd	r25, Z+17	; 0x11
    1d84:	99 23       	and	r25, r25
    1d86:	39 f0       	breq	.+14     	; 0x1d96 <xQueueGenericSend+0x66>
    1d88:	c8 01       	movw	r24, r16
    1d8a:	41 96       	adiw	r24, 0x11	; 17
    1d8c:	fd d5       	rcall	.+3066   	; 0x2988 <xTaskRemoveFromEventList>
    1d8e:	88 23       	and	r24, r24
    1d90:	21 f0       	breq	.+8      	; 0x1d9a <xQueueGenericSend+0x6a>
    1d92:	ac dd       	rcall	.-1192   	; 0x18ec <vPortYield>
    1d94:	02 c0       	rjmp	.+4      	; 0x1d9a <xQueueGenericSend+0x6a>
    1d96:	81 11       	cpse	r24, r1
    1d98:	a9 dd       	rcall	.-1198   	; 0x18ec <vPortYield>
    1d9a:	0f 90       	pop	r0
    1d9c:	0f be       	out	0x3f, r0	; 63
    1d9e:	81 e0       	ldi	r24, 0x01	; 1
    1da0:	46 c0       	rjmp	.+140    	; 0x1e2e <xQueueGenericSend+0xfe>
    1da2:	8c 81       	ldd	r24, Y+4	; 0x04
    1da4:	9d 81       	ldd	r25, Y+5	; 0x05
    1da6:	89 2b       	or	r24, r25
    1da8:	21 f4       	brne	.+8      	; 0x1db2 <xQueueGenericSend+0x82>
    1daa:	0f 90       	pop	r0
    1dac:	0f be       	out	0x3f, r0	; 63
    1dae:	80 e0       	ldi	r24, 0x00	; 0
    1db0:	3e c0       	rjmp	.+124    	; 0x1e2e <xQueueGenericSend+0xfe>
    1db2:	b1 10       	cpse	r11, r1
    1db4:	05 c0       	rjmp	.+10     	; 0x1dc0 <xQueueGenericSend+0x90>
    1db6:	ce 01       	movw	r24, r28
    1db8:	01 96       	adiw	r24, 0x01	; 1
    1dba:	a4 d6       	rcall	.+3400   	; 0x2b04 <vTaskInternalSetTimeOutState>
    1dbc:	bb 24       	eor	r11, r11
    1dbe:	b3 94       	inc	r11
    1dc0:	0f 90       	pop	r0
    1dc2:	0f be       	out	0x3f, r0	; 63
    1dc4:	0f d3       	rcall	.+1566   	; 0x23e4 <vTaskSuspendAll>
    1dc6:	0f b6       	in	r0, 0x3f	; 63
    1dc8:	f8 94       	cli
    1dca:	0f 92       	push	r0
    1dcc:	f8 01       	movw	r30, r16
    1dce:	85 8d       	ldd	r24, Z+29	; 0x1d
    1dd0:	8f 3f       	cpi	r24, 0xFF	; 255
    1dd2:	09 f4       	brne	.+2      	; 0x1dd6 <xQueueGenericSend+0xa6>
    1dd4:	15 8e       	std	Z+29, r1	; 0x1d
    1dd6:	f8 01       	movw	r30, r16
    1dd8:	86 8d       	ldd	r24, Z+30	; 0x1e
    1dda:	8f 3f       	cpi	r24, 0xFF	; 255
    1ddc:	09 f4       	brne	.+2      	; 0x1de0 <xQueueGenericSend+0xb0>
    1dde:	16 8e       	std	Z+30, r1	; 0x1e
    1de0:	0f 90       	pop	r0
    1de2:	0f be       	out	0x3f, r0	; 63
    1de4:	be 01       	movw	r22, r28
    1de6:	6c 5f       	subi	r22, 0xFC	; 252
    1de8:	7f 4f       	sbci	r23, 0xFF	; 255
    1dea:	ce 01       	movw	r24, r28
    1dec:	01 96       	adiw	r24, 0x01	; 1
    1dee:	95 d6       	rcall	.+3370   	; 0x2b1a <xTaskCheckForTimeOut>
    1df0:	81 11       	cpse	r24, r1
    1df2:	19 c0       	rjmp	.+50     	; 0x1e26 <xQueueGenericSend+0xf6>
    1df4:	0f b6       	in	r0, 0x3f	; 63
    1df6:	f8 94       	cli
    1df8:	0f 92       	push	r0
    1dfa:	f8 01       	movw	r30, r16
    1dfc:	92 8d       	ldd	r25, Z+26	; 0x1a
    1dfe:	0f 90       	pop	r0
    1e00:	0f be       	out	0x3f, r0	; 63
    1e02:	83 8d       	ldd	r24, Z+27	; 0x1b
    1e04:	98 13       	cpse	r25, r24
    1e06:	0b c0       	rjmp	.+22     	; 0x1e1e <xQueueGenericSend+0xee>
    1e08:	6c 81       	ldd	r22, Y+4	; 0x04
    1e0a:	7d 81       	ldd	r23, Y+5	; 0x05
    1e0c:	c7 01       	movw	r24, r14
    1e0e:	63 d5       	rcall	.+2758   	; 0x28d6 <vTaskPlaceOnEventList>
    1e10:	c8 01       	movw	r24, r16
    1e12:	a6 de       	rcall	.-692    	; 0x1b60 <prvUnlockQueue>
    1e14:	0f d4       	rcall	.+2078   	; 0x2634 <xTaskResumeAll>
    1e16:	81 11       	cpse	r24, r1
    1e18:	a4 cf       	rjmp	.-184    	; 0x1d62 <xQueueGenericSend+0x32>
    1e1a:	68 dd       	rcall	.-1328   	; 0x18ec <vPortYield>
    1e1c:	a2 cf       	rjmp	.-188    	; 0x1d62 <xQueueGenericSend+0x32>
    1e1e:	c8 01       	movw	r24, r16
    1e20:	9f de       	rcall	.-706    	; 0x1b60 <prvUnlockQueue>
    1e22:	08 d4       	rcall	.+2064   	; 0x2634 <xTaskResumeAll>
    1e24:	9e cf       	rjmp	.-196    	; 0x1d62 <xQueueGenericSend+0x32>
    1e26:	c8 01       	movw	r24, r16
    1e28:	9b de       	rcall	.-714    	; 0x1b60 <prvUnlockQueue>
    1e2a:	04 d4       	rcall	.+2056   	; 0x2634 <xTaskResumeAll>
    1e2c:	80 e0       	ldi	r24, 0x00	; 0
    1e2e:	25 96       	adiw	r28, 0x05	; 5
    1e30:	cd bf       	out	0x3d, r28	; 61
    1e32:	de bf       	out	0x3e, r29	; 62
    1e34:	df 91       	pop	r29
    1e36:	cf 91       	pop	r28
    1e38:	1f 91       	pop	r17
    1e3a:	0f 91       	pop	r16
    1e3c:	ff 90       	pop	r15
    1e3e:	ef 90       	pop	r14
    1e40:	df 90       	pop	r13
    1e42:	cf 90       	pop	r12
    1e44:	bf 90       	pop	r11
    1e46:	af 90       	pop	r10
    1e48:	08 95       	ret

00001e4a <xQueueReceive>:
    1e4a:	af 92       	push	r10
    1e4c:	bf 92       	push	r11
    1e4e:	cf 92       	push	r12
    1e50:	df 92       	push	r13
    1e52:	ef 92       	push	r14
    1e54:	ff 92       	push	r15
    1e56:	0f 93       	push	r16
    1e58:	1f 93       	push	r17
    1e5a:	cf 93       	push	r28
    1e5c:	df 93       	push	r29
    1e5e:	cd b7       	in	r28, 0x3d	; 61
    1e60:	de b7       	in	r29, 0x3e	; 62
    1e62:	25 97       	sbiw	r28, 0x05	; 5
    1e64:	cd bf       	out	0x3d, r28	; 61
    1e66:	de bf       	out	0x3e, r29	; 62
    1e68:	8c 01       	movw	r16, r24
    1e6a:	5b 01       	movw	r10, r22
    1e6c:	4c 83       	std	Y+4, r20	; 0x04
    1e6e:	5d 83       	std	Y+5, r21	; 0x05
    1e70:	e1 2c       	mov	r14, r1
    1e72:	6c 01       	movw	r12, r24
    1e74:	81 e1       	ldi	r24, 0x11	; 17
    1e76:	c8 0e       	add	r12, r24
    1e78:	d1 1c       	adc	r13, r1
    1e7a:	0f b6       	in	r0, 0x3f	; 63
    1e7c:	f8 94       	cli
    1e7e:	0f 92       	push	r0
    1e80:	f8 01       	movw	r30, r16
    1e82:	f2 8c       	ldd	r15, Z+26	; 0x1a
    1e84:	ff 20       	and	r15, r15
    1e86:	91 f0       	breq	.+36     	; 0x1eac <xQueueReceive+0x62>
    1e88:	b5 01       	movw	r22, r10
    1e8a:	c8 01       	movw	r24, r16
    1e8c:	4f de       	rcall	.-866    	; 0x1b2c <prvCopyDataFromQueue>
    1e8e:	fa 94       	dec	r15
    1e90:	f8 01       	movw	r30, r16
    1e92:	f2 8e       	std	Z+26, r15	; 0x1a
    1e94:	80 85       	ldd	r24, Z+8	; 0x08
    1e96:	88 23       	and	r24, r24
    1e98:	29 f0       	breq	.+10     	; 0x1ea4 <xQueueReceive+0x5a>
    1e9a:	c8 01       	movw	r24, r16
    1e9c:	08 96       	adiw	r24, 0x08	; 8
    1e9e:	74 d5       	rcall	.+2792   	; 0x2988 <xTaskRemoveFromEventList>
    1ea0:	81 11       	cpse	r24, r1
    1ea2:	24 dd       	rcall	.-1464   	; 0x18ec <vPortYield>
    1ea4:	0f 90       	pop	r0
    1ea6:	0f be       	out	0x3f, r0	; 63
    1ea8:	81 e0       	ldi	r24, 0x01	; 1
    1eaa:	45 c0       	rjmp	.+138    	; 0x1f36 <xQueueReceive+0xec>
    1eac:	8c 81       	ldd	r24, Y+4	; 0x04
    1eae:	9d 81       	ldd	r25, Y+5	; 0x05
    1eb0:	89 2b       	or	r24, r25
    1eb2:	21 f4       	brne	.+8      	; 0x1ebc <xQueueReceive+0x72>
    1eb4:	0f 90       	pop	r0
    1eb6:	0f be       	out	0x3f, r0	; 63
    1eb8:	80 e0       	ldi	r24, 0x00	; 0
    1eba:	3d c0       	rjmp	.+122    	; 0x1f36 <xQueueReceive+0xec>
    1ebc:	e1 10       	cpse	r14, r1
    1ebe:	05 c0       	rjmp	.+10     	; 0x1eca <xQueueReceive+0x80>
    1ec0:	ce 01       	movw	r24, r28
    1ec2:	01 96       	adiw	r24, 0x01	; 1
    1ec4:	1f d6       	rcall	.+3134   	; 0x2b04 <vTaskInternalSetTimeOutState>
    1ec6:	ee 24       	eor	r14, r14
    1ec8:	e3 94       	inc	r14
    1eca:	0f 90       	pop	r0
    1ecc:	0f be       	out	0x3f, r0	; 63
    1ece:	8a d2       	rcall	.+1300   	; 0x23e4 <vTaskSuspendAll>
    1ed0:	0f b6       	in	r0, 0x3f	; 63
    1ed2:	f8 94       	cli
    1ed4:	0f 92       	push	r0
    1ed6:	f8 01       	movw	r30, r16
    1ed8:	85 8d       	ldd	r24, Z+29	; 0x1d
    1eda:	8f 3f       	cpi	r24, 0xFF	; 255
    1edc:	09 f4       	brne	.+2      	; 0x1ee0 <xQueueReceive+0x96>
    1ede:	15 8e       	std	Z+29, r1	; 0x1d
    1ee0:	f8 01       	movw	r30, r16
    1ee2:	86 8d       	ldd	r24, Z+30	; 0x1e
    1ee4:	8f 3f       	cpi	r24, 0xFF	; 255
    1ee6:	09 f4       	brne	.+2      	; 0x1eea <xQueueReceive+0xa0>
    1ee8:	16 8e       	std	Z+30, r1	; 0x1e
    1eea:	0f 90       	pop	r0
    1eec:	0f be       	out	0x3f, r0	; 63
    1eee:	be 01       	movw	r22, r28
    1ef0:	6c 5f       	subi	r22, 0xFC	; 252
    1ef2:	7f 4f       	sbci	r23, 0xFF	; 255
    1ef4:	ce 01       	movw	r24, r28
    1ef6:	01 96       	adiw	r24, 0x01	; 1
    1ef8:	10 d6       	rcall	.+3104   	; 0x2b1a <xTaskCheckForTimeOut>
    1efa:	81 11       	cpse	r24, r1
    1efc:	13 c0       	rjmp	.+38     	; 0x1f24 <xQueueReceive+0xda>
    1efe:	c8 01       	movw	r24, r16
    1f00:	c1 dd       	rcall	.-1150   	; 0x1a84 <prvIsQueueEmpty>
    1f02:	88 23       	and	r24, r24
    1f04:	59 f0       	breq	.+22     	; 0x1f1c <xQueueReceive+0xd2>
    1f06:	6c 81       	ldd	r22, Y+4	; 0x04
    1f08:	7d 81       	ldd	r23, Y+5	; 0x05
    1f0a:	c6 01       	movw	r24, r12
    1f0c:	e4 d4       	rcall	.+2504   	; 0x28d6 <vTaskPlaceOnEventList>
    1f0e:	c8 01       	movw	r24, r16
    1f10:	27 de       	rcall	.-946    	; 0x1b60 <prvUnlockQueue>
    1f12:	90 d3       	rcall	.+1824   	; 0x2634 <xTaskResumeAll>
    1f14:	81 11       	cpse	r24, r1
    1f16:	b1 cf       	rjmp	.-158    	; 0x1e7a <xQueueReceive+0x30>
    1f18:	e9 dc       	rcall	.-1582   	; 0x18ec <vPortYield>
    1f1a:	af cf       	rjmp	.-162    	; 0x1e7a <xQueueReceive+0x30>
    1f1c:	c8 01       	movw	r24, r16
    1f1e:	20 de       	rcall	.-960    	; 0x1b60 <prvUnlockQueue>
    1f20:	89 d3       	rcall	.+1810   	; 0x2634 <xTaskResumeAll>
    1f22:	ab cf       	rjmp	.-170    	; 0x1e7a <xQueueReceive+0x30>
    1f24:	c8 01       	movw	r24, r16
    1f26:	1c de       	rcall	.-968    	; 0x1b60 <prvUnlockQueue>
    1f28:	85 d3       	rcall	.+1802   	; 0x2634 <xTaskResumeAll>
    1f2a:	c8 01       	movw	r24, r16
    1f2c:	ab dd       	rcall	.-1194   	; 0x1a84 <prvIsQueueEmpty>
    1f2e:	88 23       	and	r24, r24
    1f30:	09 f4       	brne	.+2      	; 0x1f34 <xQueueReceive+0xea>
    1f32:	a3 cf       	rjmp	.-186    	; 0x1e7a <xQueueReceive+0x30>
    1f34:	80 e0       	ldi	r24, 0x00	; 0
    1f36:	25 96       	adiw	r28, 0x05	; 5
    1f38:	cd bf       	out	0x3d, r28	; 61
    1f3a:	de bf       	out	0x3e, r29	; 62
    1f3c:	df 91       	pop	r29
    1f3e:	cf 91       	pop	r28
    1f40:	1f 91       	pop	r17
    1f42:	0f 91       	pop	r16
    1f44:	ff 90       	pop	r15
    1f46:	ef 90       	pop	r14
    1f48:	df 90       	pop	r13
    1f4a:	cf 90       	pop	r12
    1f4c:	bf 90       	pop	r11
    1f4e:	af 90       	pop	r10
    1f50:	08 95       	ret

00001f52 <xQueueSemaphoreTake>:
    1f52:	df 92       	push	r13
    1f54:	ef 92       	push	r14
    1f56:	ff 92       	push	r15
    1f58:	0f 93       	push	r16
    1f5a:	1f 93       	push	r17
    1f5c:	cf 93       	push	r28
    1f5e:	df 93       	push	r29
    1f60:	cd b7       	in	r28, 0x3d	; 61
    1f62:	de b7       	in	r29, 0x3e	; 62
    1f64:	25 97       	sbiw	r28, 0x05	; 5
    1f66:	cd bf       	out	0x3d, r28	; 61
    1f68:	de bf       	out	0x3e, r29	; 62
    1f6a:	8c 01       	movw	r16, r24
    1f6c:	6c 83       	std	Y+4, r22	; 0x04
    1f6e:	7d 83       	std	Y+5, r23	; 0x05
    1f70:	d1 2c       	mov	r13, r1
    1f72:	7c 01       	movw	r14, r24
    1f74:	81 e1       	ldi	r24, 0x11	; 17
    1f76:	e8 0e       	add	r14, r24
    1f78:	f1 1c       	adc	r15, r1
    1f7a:	0f b6       	in	r0, 0x3f	; 63
    1f7c:	f8 94       	cli
    1f7e:	0f 92       	push	r0
    1f80:	f8 01       	movw	r30, r16
    1f82:	82 8d       	ldd	r24, Z+26	; 0x1a
    1f84:	88 23       	and	r24, r24
    1f86:	71 f0       	breq	.+28     	; 0x1fa4 <xQueueSemaphoreTake+0x52>
    1f88:	81 50       	subi	r24, 0x01	; 1
    1f8a:	82 8f       	std	Z+26, r24	; 0x1a
    1f8c:	80 85       	ldd	r24, Z+8	; 0x08
    1f8e:	88 23       	and	r24, r24
    1f90:	29 f0       	breq	.+10     	; 0x1f9c <xQueueSemaphoreTake+0x4a>
    1f92:	c8 01       	movw	r24, r16
    1f94:	08 96       	adiw	r24, 0x08	; 8
    1f96:	f8 d4       	rcall	.+2544   	; 0x2988 <xTaskRemoveFromEventList>
    1f98:	81 11       	cpse	r24, r1
    1f9a:	a8 dc       	rcall	.-1712   	; 0x18ec <vPortYield>
    1f9c:	0f 90       	pop	r0
    1f9e:	0f be       	out	0x3f, r0	; 63
    1fa0:	81 e0       	ldi	r24, 0x01	; 1
    1fa2:	45 c0       	rjmp	.+138    	; 0x202e <xQueueSemaphoreTake+0xdc>
    1fa4:	8c 81       	ldd	r24, Y+4	; 0x04
    1fa6:	9d 81       	ldd	r25, Y+5	; 0x05
    1fa8:	89 2b       	or	r24, r25
    1faa:	21 f4       	brne	.+8      	; 0x1fb4 <xQueueSemaphoreTake+0x62>
    1fac:	0f 90       	pop	r0
    1fae:	0f be       	out	0x3f, r0	; 63
    1fb0:	80 e0       	ldi	r24, 0x00	; 0
    1fb2:	3d c0       	rjmp	.+122    	; 0x202e <xQueueSemaphoreTake+0xdc>
    1fb4:	d1 10       	cpse	r13, r1
    1fb6:	05 c0       	rjmp	.+10     	; 0x1fc2 <xQueueSemaphoreTake+0x70>
    1fb8:	ce 01       	movw	r24, r28
    1fba:	01 96       	adiw	r24, 0x01	; 1
    1fbc:	a3 d5       	rcall	.+2886   	; 0x2b04 <vTaskInternalSetTimeOutState>
    1fbe:	dd 24       	eor	r13, r13
    1fc0:	d3 94       	inc	r13
    1fc2:	0f 90       	pop	r0
    1fc4:	0f be       	out	0x3f, r0	; 63
    1fc6:	0e d2       	rcall	.+1052   	; 0x23e4 <vTaskSuspendAll>
    1fc8:	0f b6       	in	r0, 0x3f	; 63
    1fca:	f8 94       	cli
    1fcc:	0f 92       	push	r0
    1fce:	f8 01       	movw	r30, r16
    1fd0:	85 8d       	ldd	r24, Z+29	; 0x1d
    1fd2:	8f 3f       	cpi	r24, 0xFF	; 255
    1fd4:	09 f4       	brne	.+2      	; 0x1fd8 <xQueueSemaphoreTake+0x86>
    1fd6:	15 8e       	std	Z+29, r1	; 0x1d
    1fd8:	f8 01       	movw	r30, r16
    1fda:	86 8d       	ldd	r24, Z+30	; 0x1e
    1fdc:	8f 3f       	cpi	r24, 0xFF	; 255
    1fde:	09 f4       	brne	.+2      	; 0x1fe2 <xQueueSemaphoreTake+0x90>
    1fe0:	16 8e       	std	Z+30, r1	; 0x1e
    1fe2:	0f 90       	pop	r0
    1fe4:	0f be       	out	0x3f, r0	; 63
    1fe6:	be 01       	movw	r22, r28
    1fe8:	6c 5f       	subi	r22, 0xFC	; 252
    1fea:	7f 4f       	sbci	r23, 0xFF	; 255
    1fec:	ce 01       	movw	r24, r28
    1fee:	01 96       	adiw	r24, 0x01	; 1
    1ff0:	94 d5       	rcall	.+2856   	; 0x2b1a <xTaskCheckForTimeOut>
    1ff2:	81 11       	cpse	r24, r1
    1ff4:	13 c0       	rjmp	.+38     	; 0x201c <xQueueSemaphoreTake+0xca>
    1ff6:	c8 01       	movw	r24, r16
    1ff8:	45 dd       	rcall	.-1398   	; 0x1a84 <prvIsQueueEmpty>
    1ffa:	88 23       	and	r24, r24
    1ffc:	59 f0       	breq	.+22     	; 0x2014 <xQueueSemaphoreTake+0xc2>
    1ffe:	6c 81       	ldd	r22, Y+4	; 0x04
    2000:	7d 81       	ldd	r23, Y+5	; 0x05
    2002:	c7 01       	movw	r24, r14
    2004:	68 d4       	rcall	.+2256   	; 0x28d6 <vTaskPlaceOnEventList>
    2006:	c8 01       	movw	r24, r16
    2008:	ab dd       	rcall	.-1194   	; 0x1b60 <prvUnlockQueue>
    200a:	14 d3       	rcall	.+1576   	; 0x2634 <xTaskResumeAll>
    200c:	81 11       	cpse	r24, r1
    200e:	b5 cf       	rjmp	.-150    	; 0x1f7a <xQueueSemaphoreTake+0x28>
    2010:	6d dc       	rcall	.-1830   	; 0x18ec <vPortYield>
    2012:	b3 cf       	rjmp	.-154    	; 0x1f7a <xQueueSemaphoreTake+0x28>
    2014:	c8 01       	movw	r24, r16
    2016:	a4 dd       	rcall	.-1208   	; 0x1b60 <prvUnlockQueue>
    2018:	0d d3       	rcall	.+1562   	; 0x2634 <xTaskResumeAll>
    201a:	af cf       	rjmp	.-162    	; 0x1f7a <xQueueSemaphoreTake+0x28>
    201c:	c8 01       	movw	r24, r16
    201e:	a0 dd       	rcall	.-1216   	; 0x1b60 <prvUnlockQueue>
    2020:	09 d3       	rcall	.+1554   	; 0x2634 <xTaskResumeAll>
    2022:	c8 01       	movw	r24, r16
    2024:	2f dd       	rcall	.-1442   	; 0x1a84 <prvIsQueueEmpty>
    2026:	88 23       	and	r24, r24
    2028:	09 f4       	brne	.+2      	; 0x202c <xQueueSemaphoreTake+0xda>
    202a:	a7 cf       	rjmp	.-178    	; 0x1f7a <xQueueSemaphoreTake+0x28>
    202c:	80 e0       	ldi	r24, 0x00	; 0
    202e:	25 96       	adiw	r28, 0x05	; 5
    2030:	cd bf       	out	0x3d, r28	; 61
    2032:	de bf       	out	0x3e, r29	; 62
    2034:	df 91       	pop	r29
    2036:	cf 91       	pop	r28
    2038:	1f 91       	pop	r17
    203a:	0f 91       	pop	r16
    203c:	ff 90       	pop	r15
    203e:	ef 90       	pop	r14
    2040:	df 90       	pop	r13
    2042:	08 95       	ret

00002044 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
    2044:	cf 93       	push	r28
    2046:	df 93       	push	r29
    2048:	ec 01       	movw	r28, r24
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
    204a:	0f b6       	in	r0, 0x3f	; 63
    204c:	f8 94       	cli
    204e:	0f 92       	push	r0
    2050:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2052:	8f 3f       	cpi	r24, 0xFF	; 255
    2054:	09 f4       	brne	.+2      	; 0x2058 <vQueueWaitForMessageRestricted+0x14>
    2056:	1d 8e       	std	Y+29, r1	; 0x1d
    2058:	8e 8d       	ldd	r24, Y+30	; 0x1e
    205a:	8f 3f       	cpi	r24, 0xFF	; 255
    205c:	09 f4       	brne	.+2      	; 0x2060 <vQueueWaitForMessageRestricted+0x1c>
    205e:	1e 8e       	std	Y+30, r1	; 0x1e
    2060:	0f 90       	pop	r0
    2062:	0f be       	out	0x3f, r0	; 63

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2064:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2066:	81 11       	cpse	r24, r1
    2068:	03 c0       	rjmp	.+6      	; 0x2070 <vQueueWaitForMessageRestricted+0x2c>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
    206a:	ce 01       	movw	r24, r28
    206c:	41 96       	adiw	r24, 0x11	; 17
    206e:	44 d4       	rcall	.+2184   	; 0x28f8 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
    2070:	ce 01       	movw	r24, r28
    2072:	76 dd       	rcall	.-1300   	; 0x1b60 <prvUnlockQueue>
    }
    2074:	df 91       	pop	r29
    2076:	cf 91       	pop	r28
    2078:	08 95       	ret

0000207a <prvResetNextTaskUnblockTime>:
    taskENTER_CRITICAL();
    {
        pxTimeOut->xOverflowCount = xNumOfOverflows;
        pxTimeOut->xTimeOnEntering = xTickCount;
    }
    taskEXIT_CRITICAL();
    207a:	e0 91 a6 22 	lds	r30, 0x22A6	; 0x8022a6 <pxDelayedTaskList>
    207e:	f0 91 a7 22 	lds	r31, 0x22A7	; 0x8022a7 <pxDelayedTaskList+0x1>
    2082:	80 81       	ld	r24, Z
    2084:	81 11       	cpse	r24, r1
    2086:	07 c0       	rjmp	.+14     	; 0x2096 <prvResetNextTaskUnblockTime+0x1c>
    2088:	8f ef       	ldi	r24, 0xFF	; 255
    208a:	9f ef       	ldi	r25, 0xFF	; 255
    208c:	80 93 8f 22 	sts	0x228F, r24	; 0x80228f <xNextTaskUnblockTime>
    2090:	90 93 90 22 	sts	0x2290, r25	; 0x802290 <xNextTaskUnblockTime+0x1>
    2094:	08 95       	ret
    2096:	e0 91 a6 22 	lds	r30, 0x22A6	; 0x8022a6 <pxDelayedTaskList>
    209a:	f0 91 a7 22 	lds	r31, 0x22A7	; 0x8022a7 <pxDelayedTaskList+0x1>
    209e:	05 80       	ldd	r0, Z+5	; 0x05
    20a0:	f6 81       	ldd	r31, Z+6	; 0x06
    20a2:	e0 2d       	mov	r30, r0
    20a4:	80 81       	ld	r24, Z
    20a6:	91 81       	ldd	r25, Z+1	; 0x01
    20a8:	80 93 8f 22 	sts	0x228F, r24	; 0x80228f <xNextTaskUnblockTime>
    20ac:	90 93 90 22 	sts	0x2290, r25	; 0x802290 <xNextTaskUnblockTime+0x1>
    20b0:	08 95       	ret

000020b2 <prvIdleTask>:
    20b2:	ca eb       	ldi	r28, 0xBA	; 186
    20b4:	d2 e2       	ldi	r29, 0x22	; 34
    20b6:	88 81       	ld	r24, Y
    20b8:	82 30       	cpi	r24, 0x02	; 2
    20ba:	e8 f3       	brcs	.-6      	; 0x20b6 <prvIdleTask+0x4>
    20bc:	17 dc       	rcall	.-2002   	; 0x18ec <vPortYield>
    20be:	fb cf       	rjmp	.-10     	; 0x20b6 <prvIdleTask+0x4>

000020c0 <prvAddCurrentTaskToDelayedList>:
    20c0:	0f 93       	push	r16
    20c2:	1f 93       	push	r17
    20c4:	cf 93       	push	r28
    20c6:	df 93       	push	r29
    20c8:	ec 01       	movw	r28, r24
    20ca:	00 91 98 22 	lds	r16, 0x2298	; 0x802298 <xTickCount>
    20ce:	10 91 99 22 	lds	r17, 0x2299	; 0x802299 <xTickCount+0x1>
    20d2:	80 91 e7 22 	lds	r24, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    20d6:	90 91 e8 22 	lds	r25, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    20da:	02 96       	adiw	r24, 0x02	; 2
    20dc:	24 db       	rcall	.-2488   	; 0x1726 <uxListRemove>
    20de:	c0 0f       	add	r28, r16
    20e0:	d1 1f       	adc	r29, r17
    20e2:	e0 91 e7 22 	lds	r30, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    20e6:	f0 91 e8 22 	lds	r31, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    20ea:	c2 83       	std	Z+2, r28	; 0x02
    20ec:	d3 83       	std	Z+3, r29	; 0x03
    20ee:	c0 17       	cp	r28, r16
    20f0:	d1 07       	cpc	r29, r17
    20f2:	60 f4       	brcc	.+24     	; 0x210c <prvAddCurrentTaskToDelayedList+0x4c>
    20f4:	60 91 e7 22 	lds	r22, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    20f8:	70 91 e8 22 	lds	r23, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    20fc:	80 91 a4 22 	lds	r24, 0x22A4	; 0x8022a4 <pxOverflowDelayedTaskList>
    2100:	90 91 a5 22 	lds	r25, 0x22A5	; 0x8022a5 <pxOverflowDelayedTaskList+0x1>
    2104:	6e 5f       	subi	r22, 0xFE	; 254
    2106:	7f 4f       	sbci	r23, 0xFF	; 255
    2108:	dd da       	rcall	.-2630   	; 0x16c4 <vListInsert>
    210a:	16 c0       	rjmp	.+44     	; 0x2138 <prvAddCurrentTaskToDelayedList+0x78>
    210c:	60 91 e7 22 	lds	r22, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    2110:	70 91 e8 22 	lds	r23, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    2114:	80 91 a6 22 	lds	r24, 0x22A6	; 0x8022a6 <pxDelayedTaskList>
    2118:	90 91 a7 22 	lds	r25, 0x22A7	; 0x8022a7 <pxDelayedTaskList+0x1>
    211c:	6e 5f       	subi	r22, 0xFE	; 254
    211e:	7f 4f       	sbci	r23, 0xFF	; 255
    2120:	d1 da       	rcall	.-2654   	; 0x16c4 <vListInsert>
    2122:	80 91 8f 22 	lds	r24, 0x228F	; 0x80228f <xNextTaskUnblockTime>
    2126:	90 91 90 22 	lds	r25, 0x2290	; 0x802290 <xNextTaskUnblockTime+0x1>
    212a:	c8 17       	cp	r28, r24
    212c:	d9 07       	cpc	r29, r25
    212e:	20 f4       	brcc	.+8      	; 0x2138 <prvAddCurrentTaskToDelayedList+0x78>
    2130:	c0 93 8f 22 	sts	0x228F, r28	; 0x80228f <xNextTaskUnblockTime>
    2134:	d0 93 90 22 	sts	0x2290, r29	; 0x802290 <xNextTaskUnblockTime+0x1>
    2138:	df 91       	pop	r29
    213a:	cf 91       	pop	r28
    213c:	1f 91       	pop	r17
    213e:	0f 91       	pop	r16
    2140:	08 95       	ret

00002142 <xTaskCreate>:
    2142:	4f 92       	push	r4
    2144:	5f 92       	push	r5
    2146:	6f 92       	push	r6
    2148:	7f 92       	push	r7
    214a:	8f 92       	push	r8
    214c:	9f 92       	push	r9
    214e:	af 92       	push	r10
    2150:	bf 92       	push	r11
    2152:	cf 92       	push	r12
    2154:	df 92       	push	r13
    2156:	ef 92       	push	r14
    2158:	ff 92       	push	r15
    215a:	0f 93       	push	r16
    215c:	1f 93       	push	r17
    215e:	cf 93       	push	r28
    2160:	df 93       	push	r29
    2162:	4c 01       	movw	r8, r24
    2164:	6b 01       	movw	r12, r22
    2166:	5a 01       	movw	r10, r20
    2168:	29 01       	movw	r4, r18
    216a:	ca 01       	movw	r24, r20
    216c:	71 dc       	rcall	.-1822   	; 0x1a50 <pvPortMalloc>
    216e:	3c 01       	movw	r6, r24
    2170:	89 2b       	or	r24, r25
    2172:	09 f4       	brne	.+2      	; 0x2176 <xTaskCreate+0x34>
    2174:	f8 c0       	rjmp	.+496    	; 0x2366 <xTaskCreate+0x224>
    2176:	86 e2       	ldi	r24, 0x26	; 38
    2178:	90 e0       	ldi	r25, 0x00	; 0
    217a:	6a dc       	rcall	.-1836   	; 0x1a50 <pvPortMalloc>
    217c:	ec 01       	movw	r28, r24
    217e:	89 2b       	or	r24, r25
    2180:	59 f0       	breq	.+22     	; 0x2198 <xTaskCreate+0x56>
    2182:	6f 8a       	std	Y+23, r6	; 0x17
    2184:	78 8e       	std	Y+24, r7	; 0x18
    2186:	81 e0       	ldi	r24, 0x01	; 1
    2188:	a8 1a       	sub	r10, r24
    218a:	b1 08       	sbc	r11, r1
    218c:	a6 0c       	add	r10, r6
    218e:	b7 1c       	adc	r11, r7
    2190:	c1 14       	cp	r12, r1
    2192:	d1 04       	cpc	r13, r1
    2194:	21 f4       	brne	.+8      	; 0x219e <xTaskCreate+0x5c>
    2196:	1f c0       	rjmp	.+62     	; 0x21d6 <xTaskCreate+0x94>
    2198:	c3 01       	movw	r24, r6
    219a:	67 dc       	rcall	.-1842   	; 0x1a6a <vPortFree>
    219c:	e4 c0       	rjmp	.+456    	; 0x2366 <xTaskCreate+0x224>
    219e:	d6 01       	movw	r26, r12
    21a0:	8c 91       	ld	r24, X
    21a2:	89 8f       	std	Y+25, r24	; 0x19
    21a4:	8c 91       	ld	r24, X
    21a6:	88 23       	and	r24, r24
    21a8:	a1 f0       	breq	.+40     	; 0x21d2 <xTaskCreate+0x90>
    21aa:	ae 01       	movw	r20, r28
    21ac:	46 5e       	subi	r20, 0xE6	; 230
    21ae:	5f 4f       	sbci	r21, 0xFF	; 255
    21b0:	f6 01       	movw	r30, r12
    21b2:	31 96       	adiw	r30, 0x01	; 1
    21b4:	b8 e0       	ldi	r27, 0x08	; 8
    21b6:	cb 0e       	add	r12, r27
    21b8:	d1 1c       	adc	r13, r1
    21ba:	cf 01       	movw	r24, r30
    21bc:	21 91       	ld	r18, Z+
    21be:	da 01       	movw	r26, r20
    21c0:	2d 93       	st	X+, r18
    21c2:	ad 01       	movw	r20, r26
    21c4:	dc 01       	movw	r26, r24
    21c6:	8c 91       	ld	r24, X
    21c8:	88 23       	and	r24, r24
    21ca:	19 f0       	breq	.+6      	; 0x21d2 <xTaskCreate+0x90>
    21cc:	ce 16       	cp	r12, r30
    21ce:	df 06       	cpc	r13, r31
    21d0:	a1 f7       	brne	.-24     	; 0x21ba <xTaskCreate+0x78>
    21d2:	18 a2       	std	Y+32, r1	; 0x20
    21d4:	01 c0       	rjmp	.+2      	; 0x21d8 <xTaskCreate+0x96>
    21d6:	19 8e       	std	Y+25, r1	; 0x19
    21d8:	05 30       	cpi	r16, 0x05	; 5
    21da:	08 f0       	brcs	.+2      	; 0x21de <xTaskCreate+0x9c>
    21dc:	04 e0       	ldi	r16, 0x04	; 4
    21de:	0e 8b       	std	Y+22, r16	; 0x16
    21e0:	6e 01       	movw	r12, r28
    21e2:	b2 e0       	ldi	r27, 0x02	; 2
    21e4:	cb 0e       	add	r12, r27
    21e6:	d1 1c       	adc	r13, r1
    21e8:	c6 01       	movw	r24, r12
    21ea:	68 da       	rcall	.-2864   	; 0x16bc <vListInitialiseItem>
    21ec:	ce 01       	movw	r24, r28
    21ee:	0c 96       	adiw	r24, 0x0c	; 12
    21f0:	65 da       	rcall	.-2870   	; 0x16bc <vListInitialiseItem>
    21f2:	c8 87       	std	Y+8, r28	; 0x08
    21f4:	d9 87       	std	Y+9, r29	; 0x09
    21f6:	85 e0       	ldi	r24, 0x05	; 5
    21f8:	90 e0       	ldi	r25, 0x00	; 0
    21fa:	80 1b       	sub	r24, r16
    21fc:	91 09       	sbc	r25, r1
    21fe:	8c 87       	std	Y+12, r24	; 0x0c
    2200:	9d 87       	std	Y+13, r25	; 0x0d
    2202:	ca 8b       	std	Y+18, r28	; 0x12
    2204:	db 8b       	std	Y+19, r29	; 0x13
    2206:	84 e0       	ldi	r24, 0x04	; 4
    2208:	fe 01       	movw	r30, r28
    220a:	b1 96       	adiw	r30, 0x21	; 33
    220c:	df 01       	movw	r26, r30
    220e:	1d 92       	st	X+, r1
    2210:	8a 95       	dec	r24
    2212:	e9 f7       	brne	.-6      	; 0x220e <xTaskCreate+0xcc>
    2214:	1d a2       	std	Y+37, r1	; 0x25
    2216:	a2 01       	movw	r20, r4
    2218:	b4 01       	movw	r22, r8
    221a:	c5 01       	movw	r24, r10
    221c:	ab da       	rcall	.-2730   	; 0x1774 <pxPortInitialiseStack>
    221e:	88 83       	st	Y, r24
    2220:	99 83       	std	Y+1, r25	; 0x01
    2222:	e1 14       	cp	r14, r1
    2224:	f1 04       	cpc	r15, r1
    2226:	19 f0       	breq	.+6      	; 0x222e <xTaskCreate+0xec>
    2228:	f7 01       	movw	r30, r14
    222a:	c0 83       	st	Z, r28
    222c:	d1 83       	std	Z+1, r29	; 0x01
    222e:	0f b6       	in	r0, 0x3f	; 63
    2230:	f8 94       	cli
    2232:	0f 92       	push	r0
    2234:	80 91 9a 22 	lds	r24, 0x229A	; 0x80229a <uxCurrentNumberOfTasks>
    2238:	8f 5f       	subi	r24, 0xFF	; 255
    223a:	80 93 9a 22 	sts	0x229A, r24	; 0x80229a <uxCurrentNumberOfTasks>
    223e:	80 91 e7 22 	lds	r24, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    2242:	90 91 e8 22 	lds	r25, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    2246:	89 2b       	or	r24, r25
    2248:	69 f5       	brne	.+90     	; 0x22a4 <xTaskCreate+0x162>
    224a:	c0 93 e7 22 	sts	0x22E7, r28	; 0x8022e7 <pxCurrentTCB>
    224e:	d0 93 e8 22 	sts	0x22E8, r29	; 0x8022e8 <pxCurrentTCB+0x1>
    2252:	80 91 9a 22 	lds	r24, 0x229A	; 0x80229a <uxCurrentNumberOfTasks>
    2256:	81 30       	cpi	r24, 0x01	; 1
    2258:	a9 f5       	brne	.+106    	; 0x22c4 <xTaskCreate+0x182>
    225a:	0a eb       	ldi	r16, 0xBA	; 186
    225c:	12 e2       	ldi	r17, 0x22	; 34
    225e:	0f 2e       	mov	r0, r31
    2260:	f7 ee       	ldi	r31, 0xE7	; 231
    2262:	ef 2e       	mov	r14, r31
    2264:	f2 e2       	ldi	r31, 0x22	; 34
    2266:	ff 2e       	mov	r15, r31
    2268:	f0 2d       	mov	r31, r0
    226a:	c8 01       	movw	r24, r16
    226c:	19 da       	rcall	.-3022   	; 0x16a0 <vListInitialise>
    226e:	07 5f       	subi	r16, 0xF7	; 247
    2270:	1f 4f       	sbci	r17, 0xFF	; 255
    2272:	0e 15       	cp	r16, r14
    2274:	1f 05       	cpc	r17, r15
    2276:	c9 f7       	brne	.-14     	; 0x226a <xTaskCreate+0x128>
    2278:	81 eb       	ldi	r24, 0xB1	; 177
    227a:	92 e2       	ldi	r25, 0x22	; 34
    227c:	11 da       	rcall	.-3038   	; 0x16a0 <vListInitialise>
    227e:	88 ea       	ldi	r24, 0xA8	; 168
    2280:	92 e2       	ldi	r25, 0x22	; 34
    2282:	0e da       	rcall	.-3044   	; 0x16a0 <vListInitialise>
    2284:	8b e9       	ldi	r24, 0x9B	; 155
    2286:	92 e2       	ldi	r25, 0x22	; 34
    2288:	0b da       	rcall	.-3050   	; 0x16a0 <vListInitialise>
    228a:	81 eb       	ldi	r24, 0xB1	; 177
    228c:	92 e2       	ldi	r25, 0x22	; 34
    228e:	80 93 a6 22 	sts	0x22A6, r24	; 0x8022a6 <pxDelayedTaskList>
    2292:	90 93 a7 22 	sts	0x22A7, r25	; 0x8022a7 <pxDelayedTaskList+0x1>
    2296:	88 ea       	ldi	r24, 0xA8	; 168
    2298:	92 e2       	ldi	r25, 0x22	; 34
    229a:	80 93 a4 22 	sts	0x22A4, r24	; 0x8022a4 <pxOverflowDelayedTaskList>
    229e:	90 93 a5 22 	sts	0x22A5, r25	; 0x8022a5 <pxOverflowDelayedTaskList+0x1>
    22a2:	10 c0       	rjmp	.+32     	; 0x22c4 <xTaskCreate+0x182>
    22a4:	80 91 96 22 	lds	r24, 0x2296	; 0x802296 <xSchedulerRunning>
    22a8:	81 11       	cpse	r24, r1
    22aa:	0c c0       	rjmp	.+24     	; 0x22c4 <xTaskCreate+0x182>
    22ac:	e0 91 e7 22 	lds	r30, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    22b0:	f0 91 e8 22 	lds	r31, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    22b4:	96 89       	ldd	r25, Z+22	; 0x16
    22b6:	8e 89       	ldd	r24, Y+22	; 0x16
    22b8:	89 17       	cp	r24, r25
    22ba:	20 f0       	brcs	.+8      	; 0x22c4 <xTaskCreate+0x182>
    22bc:	c0 93 e7 22 	sts	0x22E7, r28	; 0x8022e7 <pxCurrentTCB>
    22c0:	d0 93 e8 22 	sts	0x22E8, r29	; 0x8022e8 <pxCurrentTCB+0x1>
    22c4:	80 91 91 22 	lds	r24, 0x2291	; 0x802291 <uxTaskNumber>
    22c8:	8f 5f       	subi	r24, 0xFF	; 255
    22ca:	80 93 91 22 	sts	0x2291, r24	; 0x802291 <uxTaskNumber>
    22ce:	8e 89       	ldd	r24, Y+22	; 0x16
    22d0:	90 91 97 22 	lds	r25, 0x2297	; 0x802297 <uxTopReadyPriority>
    22d4:	98 17       	cp	r25, r24
    22d6:	10 f4       	brcc	.+4      	; 0x22dc <xTaskCreate+0x19a>
    22d8:	80 93 97 22 	sts	0x2297, r24	; 0x802297 <uxTopReadyPriority>
    22dc:	90 e0       	ldi	r25, 0x00	; 0
    22de:	fc 01       	movw	r30, r24
    22e0:	ee 0f       	add	r30, r30
    22e2:	ff 1f       	adc	r31, r31
    22e4:	ee 0f       	add	r30, r30
    22e6:	ff 1f       	adc	r31, r31
    22e8:	ee 0f       	add	r30, r30
    22ea:	ff 1f       	adc	r31, r31
    22ec:	8e 0f       	add	r24, r30
    22ee:	9f 1f       	adc	r25, r31
    22f0:	fc 01       	movw	r30, r24
    22f2:	e6 54       	subi	r30, 0x46	; 70
    22f4:	fd 4d       	sbci	r31, 0xDD	; 221
    22f6:	01 80       	ldd	r0, Z+1	; 0x01
    22f8:	f2 81       	ldd	r31, Z+2	; 0x02
    22fa:	e0 2d       	mov	r30, r0
    22fc:	ec 83       	std	Y+4, r30	; 0x04
    22fe:	fd 83       	std	Y+5, r31	; 0x05
    2300:	84 81       	ldd	r24, Z+4	; 0x04
    2302:	95 81       	ldd	r25, Z+5	; 0x05
    2304:	8e 83       	std	Y+6, r24	; 0x06
    2306:	9f 83       	std	Y+7, r25	; 0x07
    2308:	a4 81       	ldd	r26, Z+4	; 0x04
    230a:	b5 81       	ldd	r27, Z+5	; 0x05
    230c:	12 96       	adiw	r26, 0x02	; 2
    230e:	cd 92       	st	X+, r12
    2310:	dc 92       	st	X, r13
    2312:	13 97       	sbiw	r26, 0x03	; 3
    2314:	c4 82       	std	Z+4, r12	; 0x04
    2316:	d5 82       	std	Z+5, r13	; 0x05
    2318:	ee 89       	ldd	r30, Y+22	; 0x16
    231a:	f0 e0       	ldi	r31, 0x00	; 0
    231c:	cf 01       	movw	r24, r30
    231e:	88 0f       	add	r24, r24
    2320:	99 1f       	adc	r25, r25
    2322:	88 0f       	add	r24, r24
    2324:	99 1f       	adc	r25, r25
    2326:	88 0f       	add	r24, r24
    2328:	99 1f       	adc	r25, r25
    232a:	e8 0f       	add	r30, r24
    232c:	f9 1f       	adc	r31, r25
    232e:	e6 54       	subi	r30, 0x46	; 70
    2330:	fd 4d       	sbci	r31, 0xDD	; 221
    2332:	ea 87       	std	Y+10, r30	; 0x0a
    2334:	fb 87       	std	Y+11, r31	; 0x0b
    2336:	80 81       	ld	r24, Z
    2338:	8f 5f       	subi	r24, 0xFF	; 255
    233a:	80 83       	st	Z, r24
    233c:	0f 90       	pop	r0
    233e:	0f be       	out	0x3f, r0	; 63
    2340:	80 91 96 22 	lds	r24, 0x2296	; 0x802296 <xSchedulerRunning>
    2344:	88 23       	and	r24, r24
    2346:	59 f0       	breq	.+22     	; 0x235e <xTaskCreate+0x21c>
    2348:	e0 91 e7 22 	lds	r30, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    234c:	f0 91 e8 22 	lds	r31, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    2350:	96 89       	ldd	r25, Z+22	; 0x16
    2352:	8e 89       	ldd	r24, Y+22	; 0x16
    2354:	98 17       	cp	r25, r24
    2356:	28 f4       	brcc	.+10     	; 0x2362 <xTaskCreate+0x220>
    2358:	c9 da       	rcall	.-2670   	; 0x18ec <vPortYield>
    235a:	81 e0       	ldi	r24, 0x01	; 1
    235c:	05 c0       	rjmp	.+10     	; 0x2368 <xTaskCreate+0x226>
    235e:	81 e0       	ldi	r24, 0x01	; 1
    2360:	03 c0       	rjmp	.+6      	; 0x2368 <xTaskCreate+0x226>
    2362:	81 e0       	ldi	r24, 0x01	; 1
    2364:	01 c0       	rjmp	.+2      	; 0x2368 <xTaskCreate+0x226>
    2366:	8f ef       	ldi	r24, 0xFF	; 255
    2368:	df 91       	pop	r29
    236a:	cf 91       	pop	r28
    236c:	1f 91       	pop	r17
    236e:	0f 91       	pop	r16
    2370:	ff 90       	pop	r15
    2372:	ef 90       	pop	r14
    2374:	df 90       	pop	r13
    2376:	cf 90       	pop	r12
    2378:	bf 90       	pop	r11
    237a:	af 90       	pop	r10
    237c:	9f 90       	pop	r9
    237e:	8f 90       	pop	r8
    2380:	7f 90       	pop	r7
    2382:	6f 90       	pop	r6
    2384:	5f 90       	pop	r5
    2386:	4f 90       	pop	r4
    2388:	08 95       	ret

0000238a <vTaskStartScheduler>:
    238a:	ef 92       	push	r14
    238c:	ff 92       	push	r15
    238e:	0f 93       	push	r16
    2390:	0f 2e       	mov	r0, r31
    2392:	fd e8       	ldi	r31, 0x8D	; 141
    2394:	ef 2e       	mov	r14, r31
    2396:	f2 e2       	ldi	r31, 0x22	; 34
    2398:	ff 2e       	mov	r15, r31
    239a:	f0 2d       	mov	r31, r0
    239c:	00 e0       	ldi	r16, 0x00	; 0
    239e:	20 e0       	ldi	r18, 0x00	; 0
    23a0:	30 e0       	ldi	r19, 0x00	; 0
    23a2:	45 e5       	ldi	r20, 0x55	; 85
    23a4:	50 e0       	ldi	r21, 0x00	; 0
    23a6:	69 e1       	ldi	r22, 0x19	; 25
    23a8:	70 e2       	ldi	r23, 0x20	; 32
    23aa:	89 e5       	ldi	r24, 0x59	; 89
    23ac:	90 e1       	ldi	r25, 0x10	; 16
    23ae:	c9 de       	rcall	.-622    	; 0x2142 <xTaskCreate>
    23b0:	81 30       	cpi	r24, 0x01	; 1
    23b2:	91 f4       	brne	.+36     	; 0x23d8 <vTaskStartScheduler+0x4e>
    23b4:	99 d5       	rcall	.+2866   	; 0x2ee8 <xTimerCreateTimerTask>
    23b6:	81 30       	cpi	r24, 0x01	; 1
    23b8:	79 f4       	brne	.+30     	; 0x23d8 <vTaskStartScheduler+0x4e>
    23ba:	f8 94       	cli
    23bc:	8f ef       	ldi	r24, 0xFF	; 255
    23be:	9f ef       	ldi	r25, 0xFF	; 255
    23c0:	80 93 8f 22 	sts	0x228F, r24	; 0x80228f <xNextTaskUnblockTime>
    23c4:	90 93 90 22 	sts	0x2290, r25	; 0x802290 <xNextTaskUnblockTime+0x1>
    23c8:	81 e0       	ldi	r24, 0x01	; 1
    23ca:	80 93 96 22 	sts	0x2296, r24	; 0x802296 <xSchedulerRunning>
    23ce:	10 92 98 22 	sts	0x2298, r1	; 0x802298 <xTickCount>
    23d2:	10 92 99 22 	sts	0x2299, r1	; 0x802299 <xTickCount+0x1>
    23d6:	45 da       	rcall	.-2934   	; 0x1862 <xPortStartScheduler>
    23d8:	80 91 0d 20 	lds	r24, 0x200D	; 0x80200d <uxTopUsedPriority>
    23dc:	0f 91       	pop	r16
    23de:	ff 90       	pop	r15
    23e0:	ef 90       	pop	r14
    23e2:	08 95       	ret

000023e4 <vTaskSuspendAll>:
    23e4:	80 91 8c 22 	lds	r24, 0x228C	; 0x80228c <uxSchedulerSuspended>
    23e8:	8f 5f       	subi	r24, 0xFF	; 255
    23ea:	80 93 8c 22 	sts	0x228C, r24	; 0x80228c <uxSchedulerSuspended>
    23ee:	08 95       	ret

000023f0 <xTaskGetTickCount>:
    23f0:	0f b6       	in	r0, 0x3f	; 63
    23f2:	f8 94       	cli
    23f4:	0f 92       	push	r0
    23f6:	80 91 98 22 	lds	r24, 0x2298	; 0x802298 <xTickCount>
    23fa:	90 91 99 22 	lds	r25, 0x2299	; 0x802299 <xTickCount+0x1>
    23fe:	0f 90       	pop	r0
    2400:	0f be       	out	0x3f, r0	; 63
    2402:	08 95       	ret

00002404 <xTaskIncrementTick>:
    2404:	0f 93       	push	r16
    2406:	1f 93       	push	r17
    2408:	cf 93       	push	r28
    240a:	df 93       	push	r29
    240c:	80 91 8c 22 	lds	r24, 0x228C	; 0x80228c <uxSchedulerSuspended>
    2410:	81 11       	cpse	r24, r1
    2412:	01 c1       	rjmp	.+514    	; 0x2616 <xTaskIncrementTick+0x212>
    2414:	c0 91 98 22 	lds	r28, 0x2298	; 0x802298 <xTickCount>
    2418:	d0 91 99 22 	lds	r29, 0x2299	; 0x802299 <xTickCount+0x1>
    241c:	8e 01       	movw	r16, r28
    241e:	0f 5f       	subi	r16, 0xFF	; 255
    2420:	1f 4f       	sbci	r17, 0xFF	; 255
    2422:	00 93 98 22 	sts	0x2298, r16	; 0x802298 <xTickCount>
    2426:	10 93 99 22 	sts	0x2299, r17	; 0x802299 <xTickCount+0x1>
    242a:	01 15       	cp	r16, r1
    242c:	11 05       	cpc	r17, r1
    242e:	b1 f4       	brne	.+44     	; 0x245c <xTaskIncrementTick+0x58>
    2430:	80 91 a6 22 	lds	r24, 0x22A6	; 0x8022a6 <pxDelayedTaskList>
    2434:	90 91 a7 22 	lds	r25, 0x22A7	; 0x8022a7 <pxDelayedTaskList+0x1>
    2438:	20 91 a4 22 	lds	r18, 0x22A4	; 0x8022a4 <pxOverflowDelayedTaskList>
    243c:	30 91 a5 22 	lds	r19, 0x22A5	; 0x8022a5 <pxOverflowDelayedTaskList+0x1>
    2440:	20 93 a6 22 	sts	0x22A6, r18	; 0x8022a6 <pxDelayedTaskList>
    2444:	30 93 a7 22 	sts	0x22A7, r19	; 0x8022a7 <pxDelayedTaskList+0x1>
    2448:	80 93 a4 22 	sts	0x22A4, r24	; 0x8022a4 <pxOverflowDelayedTaskList>
    244c:	90 93 a5 22 	sts	0x22A5, r25	; 0x8022a5 <pxOverflowDelayedTaskList+0x1>
    2450:	80 91 92 22 	lds	r24, 0x2292	; 0x802292 <xNumOfOverflows>
    2454:	8f 5f       	subi	r24, 0xFF	; 255
    2456:	80 93 92 22 	sts	0x2292, r24	; 0x802292 <xNumOfOverflows>
    245a:	0f de       	rcall	.-994    	; 0x207a <prvResetNextTaskUnblockTime>
    245c:	80 91 8f 22 	lds	r24, 0x228F	; 0x80228f <xNextTaskUnblockTime>
    2460:	90 91 90 22 	lds	r25, 0x2290	; 0x802290 <xNextTaskUnblockTime+0x1>
    2464:	08 17       	cp	r16, r24
    2466:	19 07       	cpc	r17, r25
    2468:	10 f4       	brcc	.+4      	; 0x246e <xTaskIncrementTick+0x6a>
    246a:	80 e0       	ldi	r24, 0x00	; 0
    246c:	b8 c0       	rjmp	.+368    	; 0x25de <xTaskIncrementTick+0x1da>
    246e:	80 e0       	ldi	r24, 0x00	; 0
    2470:	e0 91 a6 22 	lds	r30, 0x22A6	; 0x8022a6 <pxDelayedTaskList>
    2474:	f0 91 a7 22 	lds	r31, 0x22A7	; 0x8022a7 <pxDelayedTaskList+0x1>
    2478:	90 81       	ld	r25, Z
    247a:	91 11       	cpse	r25, r1
    247c:	07 c0       	rjmp	.+14     	; 0x248c <xTaskIncrementTick+0x88>
    247e:	2f ef       	ldi	r18, 0xFF	; 255
    2480:	3f ef       	ldi	r19, 0xFF	; 255
    2482:	20 93 8f 22 	sts	0x228F, r18	; 0x80228f <xNextTaskUnblockTime>
    2486:	30 93 90 22 	sts	0x2290, r19	; 0x802290 <xNextTaskUnblockTime+0x1>
    248a:	a9 c0       	rjmp	.+338    	; 0x25de <xTaskIncrementTick+0x1da>
    248c:	e0 91 a6 22 	lds	r30, 0x22A6	; 0x8022a6 <pxDelayedTaskList>
    2490:	f0 91 a7 22 	lds	r31, 0x22A7	; 0x8022a7 <pxDelayedTaskList+0x1>
    2494:	05 80       	ldd	r0, Z+5	; 0x05
    2496:	f6 81       	ldd	r31, Z+6	; 0x06
    2498:	e0 2d       	mov	r30, r0
    249a:	06 80       	ldd	r0, Z+6	; 0x06
    249c:	f7 81       	ldd	r31, Z+7	; 0x07
    249e:	e0 2d       	mov	r30, r0
    24a0:	22 81       	ldd	r18, Z+2	; 0x02
    24a2:	33 81       	ldd	r19, Z+3	; 0x03
    24a4:	02 17       	cp	r16, r18
    24a6:	13 07       	cpc	r17, r19
    24a8:	28 f4       	brcc	.+10     	; 0x24b4 <xTaskIncrementTick+0xb0>
    24aa:	20 93 8f 22 	sts	0x228F, r18	; 0x80228f <xNextTaskUnblockTime>
    24ae:	30 93 90 22 	sts	0x2290, r19	; 0x802290 <xNextTaskUnblockTime+0x1>
    24b2:	95 c0       	rjmp	.+298    	; 0x25de <xTaskIncrementTick+0x1da>
    24b4:	a2 85       	ldd	r26, Z+10	; 0x0a
    24b6:	b3 85       	ldd	r27, Z+11	; 0x0b
    24b8:	24 81       	ldd	r18, Z+4	; 0x04
    24ba:	35 81       	ldd	r19, Z+5	; 0x05
    24bc:	46 81       	ldd	r20, Z+6	; 0x06
    24be:	57 81       	ldd	r21, Z+7	; 0x07
    24c0:	e9 01       	movw	r28, r18
    24c2:	4c 83       	std	Y+4, r20	; 0x04
    24c4:	5d 83       	std	Y+5, r21	; 0x05
    24c6:	26 81       	ldd	r18, Z+6	; 0x06
    24c8:	37 81       	ldd	r19, Z+7	; 0x07
    24ca:	44 81       	ldd	r20, Z+4	; 0x04
    24cc:	55 81       	ldd	r21, Z+5	; 0x05
    24ce:	e9 01       	movw	r28, r18
    24d0:	4a 83       	std	Y+2, r20	; 0x02
    24d2:	5b 83       	std	Y+3, r21	; 0x03
    24d4:	af 01       	movw	r20, r30
    24d6:	4e 5f       	subi	r20, 0xFE	; 254
    24d8:	5f 4f       	sbci	r21, 0xFF	; 255
    24da:	11 96       	adiw	r26, 0x01	; 1
    24dc:	2d 91       	ld	r18, X+
    24de:	3c 91       	ld	r19, X
    24e0:	12 97       	sbiw	r26, 0x02	; 2
    24e2:	24 17       	cp	r18, r20
    24e4:	35 07       	cpc	r19, r21
    24e6:	31 f4       	brne	.+12     	; 0x24f4 <xTaskIncrementTick+0xf0>
    24e8:	26 81       	ldd	r18, Z+6	; 0x06
    24ea:	37 81       	ldd	r19, Z+7	; 0x07
    24ec:	11 96       	adiw	r26, 0x01	; 1
    24ee:	2d 93       	st	X+, r18
    24f0:	3c 93       	st	X, r19
    24f2:	12 97       	sbiw	r26, 0x02	; 2
    24f4:	12 86       	std	Z+10, r1	; 0x0a
    24f6:	13 86       	std	Z+11, r1	; 0x0b
    24f8:	9c 91       	ld	r25, X
    24fa:	91 50       	subi	r25, 0x01	; 1
    24fc:	9c 93       	st	X, r25
    24fe:	a4 89       	ldd	r26, Z+20	; 0x14
    2500:	b5 89       	ldd	r27, Z+21	; 0x15
    2502:	10 97       	sbiw	r26, 0x00	; 0
    2504:	19 f1       	breq	.+70     	; 0x254c <xTaskIncrementTick+0x148>
    2506:	26 85       	ldd	r18, Z+14	; 0x0e
    2508:	37 85       	ldd	r19, Z+15	; 0x0f
    250a:	60 89       	ldd	r22, Z+16	; 0x10
    250c:	71 89       	ldd	r23, Z+17	; 0x11
    250e:	e9 01       	movw	r28, r18
    2510:	6c 83       	std	Y+4, r22	; 0x04
    2512:	7d 83       	std	Y+5, r23	; 0x05
    2514:	20 89       	ldd	r18, Z+16	; 0x10
    2516:	31 89       	ldd	r19, Z+17	; 0x11
    2518:	66 85       	ldd	r22, Z+14	; 0x0e
    251a:	77 85       	ldd	r23, Z+15	; 0x0f
    251c:	e9 01       	movw	r28, r18
    251e:	6a 83       	std	Y+2, r22	; 0x02
    2520:	7b 83       	std	Y+3, r23	; 0x03
    2522:	11 96       	adiw	r26, 0x01	; 1
    2524:	6d 91       	ld	r22, X+
    2526:	7c 91       	ld	r23, X
    2528:	12 97       	sbiw	r26, 0x02	; 2
    252a:	9f 01       	movw	r18, r30
    252c:	24 5f       	subi	r18, 0xF4	; 244
    252e:	3f 4f       	sbci	r19, 0xFF	; 255
    2530:	62 17       	cp	r22, r18
    2532:	73 07       	cpc	r23, r19
    2534:	31 f4       	brne	.+12     	; 0x2542 <xTaskIncrementTick+0x13e>
    2536:	20 89       	ldd	r18, Z+16	; 0x10
    2538:	31 89       	ldd	r19, Z+17	; 0x11
    253a:	11 96       	adiw	r26, 0x01	; 1
    253c:	2d 93       	st	X+, r18
    253e:	3c 93       	st	X, r19
    2540:	12 97       	sbiw	r26, 0x02	; 2
    2542:	14 8a       	std	Z+20, r1	; 0x14
    2544:	15 8a       	std	Z+21, r1	; 0x15
    2546:	9c 91       	ld	r25, X
    2548:	91 50       	subi	r25, 0x01	; 1
    254a:	9c 93       	st	X, r25
    254c:	26 89       	ldd	r18, Z+22	; 0x16
    254e:	90 91 97 22 	lds	r25, 0x2297	; 0x802297 <uxTopReadyPriority>
    2552:	92 17       	cp	r25, r18
    2554:	10 f4       	brcc	.+4      	; 0x255a <xTaskIncrementTick+0x156>
    2556:	20 93 97 22 	sts	0x2297, r18	; 0x802297 <uxTopReadyPriority>
    255a:	30 e0       	ldi	r19, 0x00	; 0
    255c:	d9 01       	movw	r26, r18
    255e:	aa 0f       	add	r26, r26
    2560:	bb 1f       	adc	r27, r27
    2562:	aa 0f       	add	r26, r26
    2564:	bb 1f       	adc	r27, r27
    2566:	aa 0f       	add	r26, r26
    2568:	bb 1f       	adc	r27, r27
    256a:	2a 0f       	add	r18, r26
    256c:	3b 1f       	adc	r19, r27
    256e:	d9 01       	movw	r26, r18
    2570:	a6 54       	subi	r26, 0x46	; 70
    2572:	bd 4d       	sbci	r27, 0xDD	; 221
    2574:	11 96       	adiw	r26, 0x01	; 1
    2576:	0d 90       	ld	r0, X+
    2578:	bc 91       	ld	r27, X
    257a:	a0 2d       	mov	r26, r0
    257c:	a4 83       	std	Z+4, r26	; 0x04
    257e:	b5 83       	std	Z+5, r27	; 0x05
    2580:	14 96       	adiw	r26, 0x04	; 4
    2582:	2d 91       	ld	r18, X+
    2584:	3c 91       	ld	r19, X
    2586:	15 97       	sbiw	r26, 0x05	; 5
    2588:	26 83       	std	Z+6, r18	; 0x06
    258a:	37 83       	std	Z+7, r19	; 0x07
    258c:	14 96       	adiw	r26, 0x04	; 4
    258e:	2d 91       	ld	r18, X+
    2590:	3c 91       	ld	r19, X
    2592:	15 97       	sbiw	r26, 0x05	; 5
    2594:	e9 01       	movw	r28, r18
    2596:	4a 83       	std	Y+2, r20	; 0x02
    2598:	5b 83       	std	Y+3, r21	; 0x03
    259a:	14 96       	adiw	r26, 0x04	; 4
    259c:	4d 93       	st	X+, r20
    259e:	5c 93       	st	X, r21
    25a0:	15 97       	sbiw	r26, 0x05	; 5
    25a2:	a6 89       	ldd	r26, Z+22	; 0x16
    25a4:	b0 e0       	ldi	r27, 0x00	; 0
    25a6:	9d 01       	movw	r18, r26
    25a8:	22 0f       	add	r18, r18
    25aa:	33 1f       	adc	r19, r19
    25ac:	22 0f       	add	r18, r18
    25ae:	33 1f       	adc	r19, r19
    25b0:	22 0f       	add	r18, r18
    25b2:	33 1f       	adc	r19, r19
    25b4:	a2 0f       	add	r26, r18
    25b6:	b3 1f       	adc	r27, r19
    25b8:	a6 54       	subi	r26, 0x46	; 70
    25ba:	bd 4d       	sbci	r27, 0xDD	; 221
    25bc:	a2 87       	std	Z+10, r26	; 0x0a
    25be:	b3 87       	std	Z+11, r27	; 0x0b
    25c0:	9c 91       	ld	r25, X
    25c2:	9f 5f       	subi	r25, 0xFF	; 255
    25c4:	9c 93       	st	X, r25
    25c6:	a0 91 e7 22 	lds	r26, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    25ca:	b0 91 e8 22 	lds	r27, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    25ce:	26 89       	ldd	r18, Z+22	; 0x16
    25d0:	56 96       	adiw	r26, 0x16	; 22
    25d2:	9c 91       	ld	r25, X
    25d4:	29 17       	cp	r18, r25
    25d6:	08 f4       	brcc	.+2      	; 0x25da <xTaskIncrementTick+0x1d6>
    25d8:	4b cf       	rjmp	.-362    	; 0x2470 <xTaskIncrementTick+0x6c>
    25da:	81 e0       	ldi	r24, 0x01	; 1
    25dc:	49 cf       	rjmp	.-366    	; 0x2470 <xTaskIncrementTick+0x6c>
    25de:	e0 91 e7 22 	lds	r30, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    25e2:	f0 91 e8 22 	lds	r31, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    25e6:	26 89       	ldd	r18, Z+22	; 0x16
    25e8:	30 e0       	ldi	r19, 0x00	; 0
    25ea:	f9 01       	movw	r30, r18
    25ec:	ee 0f       	add	r30, r30
    25ee:	ff 1f       	adc	r31, r31
    25f0:	ee 0f       	add	r30, r30
    25f2:	ff 1f       	adc	r31, r31
    25f4:	ee 0f       	add	r30, r30
    25f6:	ff 1f       	adc	r31, r31
    25f8:	2e 0f       	add	r18, r30
    25fa:	3f 1f       	adc	r19, r31
    25fc:	f9 01       	movw	r30, r18
    25fe:	e6 54       	subi	r30, 0x46	; 70
    2600:	fd 4d       	sbci	r31, 0xDD	; 221
    2602:	90 81       	ld	r25, Z
    2604:	92 30       	cpi	r25, 0x02	; 2
    2606:	08 f0       	brcs	.+2      	; 0x260a <xTaskIncrementTick+0x206>
    2608:	81 e0       	ldi	r24, 0x01	; 1
    260a:	90 91 93 22 	lds	r25, 0x2293	; 0x802293 <xYieldPending>
    260e:	99 23       	and	r25, r25
    2610:	61 f0       	breq	.+24     	; 0x262a <xTaskIncrementTick+0x226>
    2612:	81 e0       	ldi	r24, 0x01	; 1
    2614:	0a c0       	rjmp	.+20     	; 0x262a <xTaskIncrementTick+0x226>
    2616:	80 91 94 22 	lds	r24, 0x2294	; 0x802294 <xPendedTicks>
    261a:	90 91 95 22 	lds	r25, 0x2295	; 0x802295 <xPendedTicks+0x1>
    261e:	01 96       	adiw	r24, 0x01	; 1
    2620:	80 93 94 22 	sts	0x2294, r24	; 0x802294 <xPendedTicks>
    2624:	90 93 95 22 	sts	0x2295, r25	; 0x802295 <xPendedTicks+0x1>
    2628:	80 e0       	ldi	r24, 0x00	; 0
    262a:	df 91       	pop	r29
    262c:	cf 91       	pop	r28
    262e:	1f 91       	pop	r17
    2630:	0f 91       	pop	r16
    2632:	08 95       	ret

00002634 <xTaskResumeAll>:
    2634:	1f 93       	push	r17
    2636:	cf 93       	push	r28
    2638:	df 93       	push	r29
    263a:	0f b6       	in	r0, 0x3f	; 63
    263c:	f8 94       	cli
    263e:	0f 92       	push	r0
    2640:	80 91 8c 22 	lds	r24, 0x228C	; 0x80228c <uxSchedulerSuspended>
    2644:	81 50       	subi	r24, 0x01	; 1
    2646:	80 93 8c 22 	sts	0x228C, r24	; 0x80228c <uxSchedulerSuspended>
    264a:	80 91 8c 22 	lds	r24, 0x228C	; 0x80228c <uxSchedulerSuspended>
    264e:	81 11       	cpse	r24, r1
    2650:	c3 c0       	rjmp	.+390    	; 0x27d8 <xTaskResumeAll+0x1a4>
    2652:	80 91 9a 22 	lds	r24, 0x229A	; 0x80229a <uxCurrentNumberOfTasks>
    2656:	81 11       	cpse	r24, r1
    2658:	9b c0       	rjmp	.+310    	; 0x2790 <xTaskResumeAll+0x15c>
    265a:	c1 c0       	rjmp	.+386    	; 0x27de <xTaskResumeAll+0x1aa>
    265c:	db 01       	movw	r26, r22
    265e:	15 96       	adiw	r26, 0x05	; 5
    2660:	ed 91       	ld	r30, X+
    2662:	fc 91       	ld	r31, X
    2664:	16 97       	sbiw	r26, 0x06	; 6
    2666:	06 80       	ldd	r0, Z+6	; 0x06
    2668:	f7 81       	ldd	r31, Z+7	; 0x07
    266a:	e0 2d       	mov	r30, r0
    266c:	a4 89       	ldd	r26, Z+20	; 0x14
    266e:	b5 89       	ldd	r27, Z+21	; 0x15
    2670:	86 85       	ldd	r24, Z+14	; 0x0e
    2672:	97 85       	ldd	r25, Z+15	; 0x0f
    2674:	20 89       	ldd	r18, Z+16	; 0x10
    2676:	31 89       	ldd	r19, Z+17	; 0x11
    2678:	ec 01       	movw	r28, r24
    267a:	2c 83       	std	Y+4, r18	; 0x04
    267c:	3d 83       	std	Y+5, r19	; 0x05
    267e:	80 89       	ldd	r24, Z+16	; 0x10
    2680:	91 89       	ldd	r25, Z+17	; 0x11
    2682:	26 85       	ldd	r18, Z+14	; 0x0e
    2684:	37 85       	ldd	r19, Z+15	; 0x0f
    2686:	ec 01       	movw	r28, r24
    2688:	2a 83       	std	Y+2, r18	; 0x02
    268a:	3b 83       	std	Y+3, r19	; 0x03
    268c:	cf 01       	movw	r24, r30
    268e:	0c 96       	adiw	r24, 0x0c	; 12
    2690:	11 96       	adiw	r26, 0x01	; 1
    2692:	2d 91       	ld	r18, X+
    2694:	3c 91       	ld	r19, X
    2696:	12 97       	sbiw	r26, 0x02	; 2
    2698:	28 17       	cp	r18, r24
    269a:	39 07       	cpc	r19, r25
    269c:	31 f4       	brne	.+12     	; 0x26aa <xTaskResumeAll+0x76>
    269e:	80 89       	ldd	r24, Z+16	; 0x10
    26a0:	91 89       	ldd	r25, Z+17	; 0x11
    26a2:	11 96       	adiw	r26, 0x01	; 1
    26a4:	8d 93       	st	X+, r24
    26a6:	9c 93       	st	X, r25
    26a8:	12 97       	sbiw	r26, 0x02	; 2
    26aa:	14 8a       	std	Z+20, r1	; 0x14
    26ac:	15 8a       	std	Z+21, r1	; 0x15
    26ae:	8c 91       	ld	r24, X
    26b0:	81 50       	subi	r24, 0x01	; 1
    26b2:	8c 93       	st	X, r24
    26b4:	a2 85       	ldd	r26, Z+10	; 0x0a
    26b6:	b3 85       	ldd	r27, Z+11	; 0x0b
    26b8:	84 81       	ldd	r24, Z+4	; 0x04
    26ba:	95 81       	ldd	r25, Z+5	; 0x05
    26bc:	26 81       	ldd	r18, Z+6	; 0x06
    26be:	37 81       	ldd	r19, Z+7	; 0x07
    26c0:	ec 01       	movw	r28, r24
    26c2:	2c 83       	std	Y+4, r18	; 0x04
    26c4:	3d 83       	std	Y+5, r19	; 0x05
    26c6:	86 81       	ldd	r24, Z+6	; 0x06
    26c8:	97 81       	ldd	r25, Z+7	; 0x07
    26ca:	24 81       	ldd	r18, Z+4	; 0x04
    26cc:	35 81       	ldd	r19, Z+5	; 0x05
    26ce:	ec 01       	movw	r28, r24
    26d0:	2a 83       	std	Y+2, r18	; 0x02
    26d2:	3b 83       	std	Y+3, r19	; 0x03
    26d4:	9f 01       	movw	r18, r30
    26d6:	2e 5f       	subi	r18, 0xFE	; 254
    26d8:	3f 4f       	sbci	r19, 0xFF	; 255
    26da:	11 96       	adiw	r26, 0x01	; 1
    26dc:	8d 91       	ld	r24, X+
    26de:	9c 91       	ld	r25, X
    26e0:	12 97       	sbiw	r26, 0x02	; 2
    26e2:	82 17       	cp	r24, r18
    26e4:	93 07       	cpc	r25, r19
    26e6:	31 f4       	brne	.+12     	; 0x26f4 <xTaskResumeAll+0xc0>
    26e8:	86 81       	ldd	r24, Z+6	; 0x06
    26ea:	97 81       	ldd	r25, Z+7	; 0x07
    26ec:	11 96       	adiw	r26, 0x01	; 1
    26ee:	8d 93       	st	X+, r24
    26f0:	9c 93       	st	X, r25
    26f2:	12 97       	sbiw	r26, 0x02	; 2
    26f4:	12 86       	std	Z+10, r1	; 0x0a
    26f6:	13 86       	std	Z+11, r1	; 0x0b
    26f8:	8c 91       	ld	r24, X
    26fa:	81 50       	subi	r24, 0x01	; 1
    26fc:	8c 93       	st	X, r24
    26fe:	86 89       	ldd	r24, Z+22	; 0x16
    2700:	90 91 97 22 	lds	r25, 0x2297	; 0x802297 <uxTopReadyPriority>
    2704:	98 17       	cp	r25, r24
    2706:	10 f4       	brcc	.+4      	; 0x270c <xTaskResumeAll+0xd8>
    2708:	80 93 97 22 	sts	0x2297, r24	; 0x802297 <uxTopReadyPriority>
    270c:	90 e0       	ldi	r25, 0x00	; 0
    270e:	dc 01       	movw	r26, r24
    2710:	aa 0f       	add	r26, r26
    2712:	bb 1f       	adc	r27, r27
    2714:	aa 0f       	add	r26, r26
    2716:	bb 1f       	adc	r27, r27
    2718:	aa 0f       	add	r26, r26
    271a:	bb 1f       	adc	r27, r27
    271c:	8a 0f       	add	r24, r26
    271e:	9b 1f       	adc	r25, r27
    2720:	dc 01       	movw	r26, r24
    2722:	a6 54       	subi	r26, 0x46	; 70
    2724:	bd 4d       	sbci	r27, 0xDD	; 221
    2726:	11 96       	adiw	r26, 0x01	; 1
    2728:	0d 90       	ld	r0, X+
    272a:	bc 91       	ld	r27, X
    272c:	a0 2d       	mov	r26, r0
    272e:	a4 83       	std	Z+4, r26	; 0x04
    2730:	b5 83       	std	Z+5, r27	; 0x05
    2732:	14 96       	adiw	r26, 0x04	; 4
    2734:	8d 91       	ld	r24, X+
    2736:	9c 91       	ld	r25, X
    2738:	15 97       	sbiw	r26, 0x05	; 5
    273a:	86 83       	std	Z+6, r24	; 0x06
    273c:	97 83       	std	Z+7, r25	; 0x07
    273e:	14 96       	adiw	r26, 0x04	; 4
    2740:	8d 91       	ld	r24, X+
    2742:	9c 91       	ld	r25, X
    2744:	15 97       	sbiw	r26, 0x05	; 5
    2746:	ec 01       	movw	r28, r24
    2748:	2a 83       	std	Y+2, r18	; 0x02
    274a:	3b 83       	std	Y+3, r19	; 0x03
    274c:	14 96       	adiw	r26, 0x04	; 4
    274e:	2d 93       	st	X+, r18
    2750:	3c 93       	st	X, r19
    2752:	15 97       	sbiw	r26, 0x05	; 5
    2754:	a6 89       	ldd	r26, Z+22	; 0x16
    2756:	b0 e0       	ldi	r27, 0x00	; 0
    2758:	cd 01       	movw	r24, r26
    275a:	88 0f       	add	r24, r24
    275c:	99 1f       	adc	r25, r25
    275e:	88 0f       	add	r24, r24
    2760:	99 1f       	adc	r25, r25
    2762:	88 0f       	add	r24, r24
    2764:	99 1f       	adc	r25, r25
    2766:	a8 0f       	add	r26, r24
    2768:	b9 1f       	adc	r27, r25
    276a:	a6 54       	subi	r26, 0x46	; 70
    276c:	bd 4d       	sbci	r27, 0xDD	; 221
    276e:	a2 87       	std	Z+10, r26	; 0x0a
    2770:	b3 87       	std	Z+11, r27	; 0x0b
    2772:	8c 91       	ld	r24, X
    2774:	8f 5f       	subi	r24, 0xFF	; 255
    2776:	8c 93       	st	X, r24
    2778:	a0 91 e7 22 	lds	r26, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    277c:	b0 91 e8 22 	lds	r27, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    2780:	96 89       	ldd	r25, Z+22	; 0x16
    2782:	56 96       	adiw	r26, 0x16	; 22
    2784:	8c 91       	ld	r24, X
    2786:	98 17       	cp	r25, r24
    2788:	40 f0       	brcs	.+16     	; 0x279a <xTaskResumeAll+0x166>
    278a:	40 93 93 22 	sts	0x2293, r20	; 0x802293 <xYieldPending>
    278e:	05 c0       	rjmp	.+10     	; 0x279a <xTaskResumeAll+0x166>
    2790:	e0 e0       	ldi	r30, 0x00	; 0
    2792:	f0 e0       	ldi	r31, 0x00	; 0
    2794:	6b e9       	ldi	r22, 0x9B	; 155
    2796:	72 e2       	ldi	r23, 0x22	; 34
    2798:	41 e0       	ldi	r20, 0x01	; 1
    279a:	db 01       	movw	r26, r22
    279c:	8c 91       	ld	r24, X
    279e:	81 11       	cpse	r24, r1
    27a0:	5d cf       	rjmp	.-326    	; 0x265c <xTaskResumeAll+0x28>
    27a2:	ef 2b       	or	r30, r31
    27a4:	09 f0       	breq	.+2      	; 0x27a8 <xTaskResumeAll+0x174>
    27a6:	69 dc       	rcall	.-1838   	; 0x207a <prvResetNextTaskUnblockTime>
    27a8:	c0 91 94 22 	lds	r28, 0x2294	; 0x802294 <xPendedTicks>
    27ac:	d0 91 95 22 	lds	r29, 0x2295	; 0x802295 <xPendedTicks+0x1>
    27b0:	20 97       	sbiw	r28, 0x00	; 0
    27b2:	59 f0       	breq	.+22     	; 0x27ca <xTaskResumeAll+0x196>
    27b4:	11 e0       	ldi	r17, 0x01	; 1
    27b6:	26 de       	rcall	.-948    	; 0x2404 <xTaskIncrementTick>
    27b8:	81 11       	cpse	r24, r1
    27ba:	10 93 93 22 	sts	0x2293, r17	; 0x802293 <xYieldPending>
    27be:	21 97       	sbiw	r28, 0x01	; 1
    27c0:	d1 f7       	brne	.-12     	; 0x27b6 <xTaskResumeAll+0x182>
    27c2:	10 92 94 22 	sts	0x2294, r1	; 0x802294 <xPendedTicks>
    27c6:	10 92 95 22 	sts	0x2295, r1	; 0x802295 <xPendedTicks+0x1>
    27ca:	80 91 93 22 	lds	r24, 0x2293	; 0x802293 <xYieldPending>
    27ce:	88 23       	and	r24, r24
    27d0:	29 f0       	breq	.+10     	; 0x27dc <xTaskResumeAll+0x1a8>
    27d2:	8c d8       	rcall	.-3816   	; 0x18ec <vPortYield>
    27d4:	81 e0       	ldi	r24, 0x01	; 1
    27d6:	03 c0       	rjmp	.+6      	; 0x27de <xTaskResumeAll+0x1aa>
    27d8:	80 e0       	ldi	r24, 0x00	; 0
    27da:	01 c0       	rjmp	.+2      	; 0x27de <xTaskResumeAll+0x1aa>
    27dc:	80 e0       	ldi	r24, 0x00	; 0
    27de:	0f 90       	pop	r0
    27e0:	0f be       	out	0x3f, r0	; 63
    27e2:	df 91       	pop	r29
    27e4:	cf 91       	pop	r28
    27e6:	1f 91       	pop	r17
    27e8:	08 95       	ret

000027ea <vTaskDelay>:
    27ea:	cf 93       	push	r28
    27ec:	df 93       	push	r29
    27ee:	ec 01       	movw	r28, r24
    27f0:	89 2b       	or	r24, r25
    27f2:	39 f0       	breq	.+14     	; 0x2802 <vTaskDelay+0x18>
    27f4:	f7 dd       	rcall	.-1042   	; 0x23e4 <vTaskSuspendAll>
    27f6:	60 e0       	ldi	r22, 0x00	; 0
    27f8:	ce 01       	movw	r24, r28
    27fa:	62 dc       	rcall	.-1852   	; 0x20c0 <prvAddCurrentTaskToDelayedList>
    27fc:	1b df       	rcall	.-458    	; 0x2634 <xTaskResumeAll>
    27fe:	81 11       	cpse	r24, r1
    2800:	01 c0       	rjmp	.+2      	; 0x2804 <vTaskDelay+0x1a>
    2802:	74 d8       	rcall	.-3864   	; 0x18ec <vPortYield>
    2804:	df 91       	pop	r29
    2806:	cf 91       	pop	r28
    2808:	08 95       	ret

0000280a <vTaskSwitchContext>:
    280a:	80 91 8c 22 	lds	r24, 0x228C	; 0x80228c <uxSchedulerSuspended>
    280e:	88 23       	and	r24, r24
    2810:	21 f0       	breq	.+8      	; 0x281a <vTaskSwitchContext+0x10>
    2812:	81 e0       	ldi	r24, 0x01	; 1
    2814:	80 93 93 22 	sts	0x2293, r24	; 0x802293 <xYieldPending>
    2818:	08 95       	ret
    281a:	10 92 93 22 	sts	0x2293, r1	; 0x802293 <xYieldPending>
    281e:	20 91 97 22 	lds	r18, 0x2297	; 0x802297 <uxTopReadyPriority>
    2822:	82 2f       	mov	r24, r18
    2824:	90 e0       	ldi	r25, 0x00	; 0
    2826:	fc 01       	movw	r30, r24
    2828:	ee 0f       	add	r30, r30
    282a:	ff 1f       	adc	r31, r31
    282c:	ee 0f       	add	r30, r30
    282e:	ff 1f       	adc	r31, r31
    2830:	ee 0f       	add	r30, r30
    2832:	ff 1f       	adc	r31, r31
    2834:	e8 0f       	add	r30, r24
    2836:	f9 1f       	adc	r31, r25
    2838:	e6 54       	subi	r30, 0x46	; 70
    283a:	fd 4d       	sbci	r31, 0xDD	; 221
    283c:	30 81       	ld	r19, Z
    283e:	31 11       	cpse	r19, r1
    2840:	11 c0       	rjmp	.+34     	; 0x2864 <vTaskSwitchContext+0x5a>
    2842:	21 50       	subi	r18, 0x01	; 1
    2844:	82 2f       	mov	r24, r18
    2846:	90 e0       	ldi	r25, 0x00	; 0
    2848:	fc 01       	movw	r30, r24
    284a:	ee 0f       	add	r30, r30
    284c:	ff 1f       	adc	r31, r31
    284e:	ee 0f       	add	r30, r30
    2850:	ff 1f       	adc	r31, r31
    2852:	ee 0f       	add	r30, r30
    2854:	ff 1f       	adc	r31, r31
    2856:	e8 0f       	add	r30, r24
    2858:	f9 1f       	adc	r31, r25
    285a:	e6 54       	subi	r30, 0x46	; 70
    285c:	fd 4d       	sbci	r31, 0xDD	; 221
    285e:	30 81       	ld	r19, Z
    2860:	33 23       	and	r19, r19
    2862:	79 f3       	breq	.-34     	; 0x2842 <vTaskSwitchContext+0x38>
    2864:	ac 01       	movw	r20, r24
    2866:	44 0f       	add	r20, r20
    2868:	55 1f       	adc	r21, r21
    286a:	44 0f       	add	r20, r20
    286c:	55 1f       	adc	r21, r21
    286e:	44 0f       	add	r20, r20
    2870:	55 1f       	adc	r21, r21
    2872:	48 0f       	add	r20, r24
    2874:	59 1f       	adc	r21, r25
    2876:	da 01       	movw	r26, r20
    2878:	a6 54       	subi	r26, 0x46	; 70
    287a:	bd 4d       	sbci	r27, 0xDD	; 221
    287c:	11 96       	adiw	r26, 0x01	; 1
    287e:	ed 91       	ld	r30, X+
    2880:	fc 91       	ld	r31, X
    2882:	12 97       	sbiw	r26, 0x02	; 2
    2884:	02 80       	ldd	r0, Z+2	; 0x02
    2886:	f3 81       	ldd	r31, Z+3	; 0x03
    2888:	e0 2d       	mov	r30, r0
    288a:	11 96       	adiw	r26, 0x01	; 1
    288c:	ed 93       	st	X+, r30
    288e:	fc 93       	st	X, r31
    2890:	12 97       	sbiw	r26, 0x02	; 2
    2892:	43 54       	subi	r20, 0x43	; 67
    2894:	5d 4d       	sbci	r21, 0xDD	; 221
    2896:	e4 17       	cp	r30, r20
    2898:	f5 07       	cpc	r31, r21
    289a:	29 f4       	brne	.+10     	; 0x28a6 <vTaskSwitchContext+0x9c>
    289c:	42 81       	ldd	r20, Z+2	; 0x02
    289e:	53 81       	ldd	r21, Z+3	; 0x03
    28a0:	fd 01       	movw	r30, r26
    28a2:	41 83       	std	Z+1, r20	; 0x01
    28a4:	52 83       	std	Z+2, r21	; 0x02
    28a6:	fc 01       	movw	r30, r24
    28a8:	ee 0f       	add	r30, r30
    28aa:	ff 1f       	adc	r31, r31
    28ac:	ee 0f       	add	r30, r30
    28ae:	ff 1f       	adc	r31, r31
    28b0:	ee 0f       	add	r30, r30
    28b2:	ff 1f       	adc	r31, r31
    28b4:	8e 0f       	add	r24, r30
    28b6:	9f 1f       	adc	r25, r31
    28b8:	fc 01       	movw	r30, r24
    28ba:	e6 54       	subi	r30, 0x46	; 70
    28bc:	fd 4d       	sbci	r31, 0xDD	; 221
    28be:	01 80       	ldd	r0, Z+1	; 0x01
    28c0:	f2 81       	ldd	r31, Z+2	; 0x02
    28c2:	e0 2d       	mov	r30, r0
    28c4:	86 81       	ldd	r24, Z+6	; 0x06
    28c6:	97 81       	ldd	r25, Z+7	; 0x07
    28c8:	80 93 e7 22 	sts	0x22E7, r24	; 0x8022e7 <pxCurrentTCB>
    28cc:	90 93 e8 22 	sts	0x22E8, r25	; 0x8022e8 <pxCurrentTCB+0x1>
    28d0:	20 93 97 22 	sts	0x2297, r18	; 0x802297 <uxTopReadyPriority>
    28d4:	08 95       	ret

000028d6 <vTaskPlaceOnEventList>:
    28d6:	cf 93       	push	r28
    28d8:	df 93       	push	r29
    28da:	eb 01       	movw	r28, r22
    28dc:	60 91 e7 22 	lds	r22, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    28e0:	70 91 e8 22 	lds	r23, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    28e4:	64 5f       	subi	r22, 0xF4	; 244
    28e6:	7f 4f       	sbci	r23, 0xFF	; 255
    28e8:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <vListInsert>
    28ec:	61 e0       	ldi	r22, 0x01	; 1
    28ee:	ce 01       	movw	r24, r28
    28f0:	e7 db       	rcall	.-2098   	; 0x20c0 <prvAddCurrentTaskToDelayedList>
    28f2:	df 91       	pop	r29
    28f4:	cf 91       	pop	r28
    28f6:	08 95       	ret

000028f8 <vTaskPlaceOnEventListRestricted>:
    28f8:	0f 93       	push	r16
    28fa:	1f 93       	push	r17
    28fc:	cf 93       	push	r28
    28fe:	df 93       	push	r29
    2900:	fc 01       	movw	r30, r24
    2902:	8b 01       	movw	r16, r22
    2904:	a1 81       	ldd	r26, Z+1	; 0x01
    2906:	b2 81       	ldd	r27, Z+2	; 0x02
    2908:	80 91 e7 22 	lds	r24, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    290c:	90 91 e8 22 	lds	r25, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    2910:	ec 01       	movw	r28, r24
    2912:	ae 87       	std	Y+14, r26	; 0x0e
    2914:	bf 87       	std	Y+15, r27	; 0x0f
    2916:	80 91 e7 22 	lds	r24, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    291a:	90 91 e8 22 	lds	r25, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    291e:	14 96       	adiw	r26, 0x04	; 4
    2920:	2d 91       	ld	r18, X+
    2922:	3c 91       	ld	r19, X
    2924:	15 97       	sbiw	r26, 0x05	; 5
    2926:	ec 01       	movw	r28, r24
    2928:	28 8b       	std	Y+16, r18	; 0x10
    292a:	39 8b       	std	Y+17, r19	; 0x11
    292c:	14 96       	adiw	r26, 0x04	; 4
    292e:	8d 91       	ld	r24, X+
    2930:	9c 91       	ld	r25, X
    2932:	15 97       	sbiw	r26, 0x05	; 5
    2934:	20 91 e7 22 	lds	r18, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    2938:	30 91 e8 22 	lds	r19, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    293c:	24 5f       	subi	r18, 0xF4	; 244
    293e:	3f 4f       	sbci	r19, 0xFF	; 255
    2940:	ec 01       	movw	r28, r24
    2942:	2a 83       	std	Y+2, r18	; 0x02
    2944:	3b 83       	std	Y+3, r19	; 0x03
    2946:	20 91 e7 22 	lds	r18, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    294a:	30 91 e8 22 	lds	r19, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    294e:	24 5f       	subi	r18, 0xF4	; 244
    2950:	3f 4f       	sbci	r19, 0xFF	; 255
    2952:	14 96       	adiw	r26, 0x04	; 4
    2954:	2d 93       	st	X+, r18
    2956:	3c 93       	st	X, r19
    2958:	15 97       	sbiw	r26, 0x05	; 5
    295a:	a0 91 e7 22 	lds	r26, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    295e:	b0 91 e8 22 	lds	r27, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    2962:	54 96       	adiw	r26, 0x14	; 20
    2964:	ed 93       	st	X+, r30
    2966:	fc 93       	st	X, r31
    2968:	55 97       	sbiw	r26, 0x15	; 21
    296a:	90 81       	ld	r25, Z
    296c:	9f 5f       	subi	r25, 0xFF	; 255
    296e:	90 83       	st	Z, r25
    2970:	44 23       	and	r20, r20
    2972:	11 f0       	breq	.+4      	; 0x2978 <vTaskPlaceOnEventListRestricted+0x80>
    2974:	0f ef       	ldi	r16, 0xFF	; 255
    2976:	1f ef       	ldi	r17, 0xFF	; 255
    2978:	64 2f       	mov	r22, r20
    297a:	c8 01       	movw	r24, r16
    297c:	a1 db       	rcall	.-2238   	; 0x20c0 <prvAddCurrentTaskToDelayedList>
    297e:	df 91       	pop	r29
    2980:	cf 91       	pop	r28
    2982:	1f 91       	pop	r17
    2984:	0f 91       	pop	r16
    2986:	08 95       	ret

00002988 <xTaskRemoveFromEventList>:
    2988:	cf 93       	push	r28
    298a:	df 93       	push	r29
    298c:	dc 01       	movw	r26, r24
    298e:	15 96       	adiw	r26, 0x05	; 5
    2990:	ed 91       	ld	r30, X+
    2992:	fc 91       	ld	r31, X
    2994:	16 97       	sbiw	r26, 0x06	; 6
    2996:	06 80       	ldd	r0, Z+6	; 0x06
    2998:	f7 81       	ldd	r31, Z+7	; 0x07
    299a:	e0 2d       	mov	r30, r0
    299c:	a4 89       	ldd	r26, Z+20	; 0x14
    299e:	b5 89       	ldd	r27, Z+21	; 0x15
    29a0:	c6 85       	ldd	r28, Z+14	; 0x0e
    29a2:	d7 85       	ldd	r29, Z+15	; 0x0f
    29a4:	80 89       	ldd	r24, Z+16	; 0x10
    29a6:	91 89       	ldd	r25, Z+17	; 0x11
    29a8:	8c 83       	std	Y+4, r24	; 0x04
    29aa:	9d 83       	std	Y+5, r25	; 0x05
    29ac:	c0 89       	ldd	r28, Z+16	; 0x10
    29ae:	d1 89       	ldd	r29, Z+17	; 0x11
    29b0:	86 85       	ldd	r24, Z+14	; 0x0e
    29b2:	97 85       	ldd	r25, Z+15	; 0x0f
    29b4:	8a 83       	std	Y+2, r24	; 0x02
    29b6:	9b 83       	std	Y+3, r25	; 0x03
    29b8:	9f 01       	movw	r18, r30
    29ba:	24 5f       	subi	r18, 0xF4	; 244
    29bc:	3f 4f       	sbci	r19, 0xFF	; 255
    29be:	11 96       	adiw	r26, 0x01	; 1
    29c0:	8d 91       	ld	r24, X+
    29c2:	9c 91       	ld	r25, X
    29c4:	12 97       	sbiw	r26, 0x02	; 2
    29c6:	82 17       	cp	r24, r18
    29c8:	93 07       	cpc	r25, r19
    29ca:	31 f4       	brne	.+12     	; 0x29d8 <xTaskRemoveFromEventList+0x50>
    29cc:	80 89       	ldd	r24, Z+16	; 0x10
    29ce:	91 89       	ldd	r25, Z+17	; 0x11
    29d0:	11 96       	adiw	r26, 0x01	; 1
    29d2:	8d 93       	st	X+, r24
    29d4:	9c 93       	st	X, r25
    29d6:	12 97       	sbiw	r26, 0x02	; 2
    29d8:	14 8a       	std	Z+20, r1	; 0x14
    29da:	15 8a       	std	Z+21, r1	; 0x15
    29dc:	8c 91       	ld	r24, X
    29de:	81 50       	subi	r24, 0x01	; 1
    29e0:	8c 93       	st	X, r24
    29e2:	80 91 8c 22 	lds	r24, 0x228C	; 0x80228c <uxSchedulerSuspended>
    29e6:	81 11       	cpse	r24, r1
    29e8:	60 c0       	rjmp	.+192    	; 0x2aaa <xTaskRemoveFromEventList+0x122>
    29ea:	a2 85       	ldd	r26, Z+10	; 0x0a
    29ec:	b3 85       	ldd	r27, Z+11	; 0x0b
    29ee:	c4 81       	ldd	r28, Z+4	; 0x04
    29f0:	d5 81       	ldd	r29, Z+5	; 0x05
    29f2:	86 81       	ldd	r24, Z+6	; 0x06
    29f4:	97 81       	ldd	r25, Z+7	; 0x07
    29f6:	8c 83       	std	Y+4, r24	; 0x04
    29f8:	9d 83       	std	Y+5, r25	; 0x05
    29fa:	c6 81       	ldd	r28, Z+6	; 0x06
    29fc:	d7 81       	ldd	r29, Z+7	; 0x07
    29fe:	84 81       	ldd	r24, Z+4	; 0x04
    2a00:	95 81       	ldd	r25, Z+5	; 0x05
    2a02:	8a 83       	std	Y+2, r24	; 0x02
    2a04:	9b 83       	std	Y+3, r25	; 0x03
    2a06:	9f 01       	movw	r18, r30
    2a08:	2e 5f       	subi	r18, 0xFE	; 254
    2a0a:	3f 4f       	sbci	r19, 0xFF	; 255
    2a0c:	11 96       	adiw	r26, 0x01	; 1
    2a0e:	8d 91       	ld	r24, X+
    2a10:	9c 91       	ld	r25, X
    2a12:	12 97       	sbiw	r26, 0x02	; 2
    2a14:	82 17       	cp	r24, r18
    2a16:	93 07       	cpc	r25, r19
    2a18:	31 f4       	brne	.+12     	; 0x2a26 <xTaskRemoveFromEventList+0x9e>
    2a1a:	86 81       	ldd	r24, Z+6	; 0x06
    2a1c:	97 81       	ldd	r25, Z+7	; 0x07
    2a1e:	11 96       	adiw	r26, 0x01	; 1
    2a20:	8d 93       	st	X+, r24
    2a22:	9c 93       	st	X, r25
    2a24:	12 97       	sbiw	r26, 0x02	; 2
    2a26:	12 86       	std	Z+10, r1	; 0x0a
    2a28:	13 86       	std	Z+11, r1	; 0x0b
    2a2a:	8c 91       	ld	r24, X
    2a2c:	81 50       	subi	r24, 0x01	; 1
    2a2e:	8c 93       	st	X, r24
    2a30:	86 89       	ldd	r24, Z+22	; 0x16
    2a32:	90 91 97 22 	lds	r25, 0x2297	; 0x802297 <uxTopReadyPriority>
    2a36:	98 17       	cp	r25, r24
    2a38:	10 f4       	brcc	.+4      	; 0x2a3e <xTaskRemoveFromEventList+0xb6>
    2a3a:	80 93 97 22 	sts	0x2297, r24	; 0x802297 <uxTopReadyPriority>
    2a3e:	90 e0       	ldi	r25, 0x00	; 0
    2a40:	dc 01       	movw	r26, r24
    2a42:	aa 0f       	add	r26, r26
    2a44:	bb 1f       	adc	r27, r27
    2a46:	aa 0f       	add	r26, r26
    2a48:	bb 1f       	adc	r27, r27
    2a4a:	aa 0f       	add	r26, r26
    2a4c:	bb 1f       	adc	r27, r27
    2a4e:	8a 0f       	add	r24, r26
    2a50:	9b 1f       	adc	r25, r27
    2a52:	dc 01       	movw	r26, r24
    2a54:	a6 54       	subi	r26, 0x46	; 70
    2a56:	bd 4d       	sbci	r27, 0xDD	; 221
    2a58:	11 96       	adiw	r26, 0x01	; 1
    2a5a:	0d 90       	ld	r0, X+
    2a5c:	bc 91       	ld	r27, X
    2a5e:	a0 2d       	mov	r26, r0
    2a60:	a4 83       	std	Z+4, r26	; 0x04
    2a62:	b5 83       	std	Z+5, r27	; 0x05
    2a64:	14 96       	adiw	r26, 0x04	; 4
    2a66:	8d 91       	ld	r24, X+
    2a68:	9c 91       	ld	r25, X
    2a6a:	15 97       	sbiw	r26, 0x05	; 5
    2a6c:	86 83       	std	Z+6, r24	; 0x06
    2a6e:	97 83       	std	Z+7, r25	; 0x07
    2a70:	14 96       	adiw	r26, 0x04	; 4
    2a72:	cd 91       	ld	r28, X+
    2a74:	dc 91       	ld	r29, X
    2a76:	15 97       	sbiw	r26, 0x05	; 5
    2a78:	2a 83       	std	Y+2, r18	; 0x02
    2a7a:	3b 83       	std	Y+3, r19	; 0x03
    2a7c:	14 96       	adiw	r26, 0x04	; 4
    2a7e:	2d 93       	st	X+, r18
    2a80:	3c 93       	st	X, r19
    2a82:	15 97       	sbiw	r26, 0x05	; 5
    2a84:	a6 89       	ldd	r26, Z+22	; 0x16
    2a86:	b0 e0       	ldi	r27, 0x00	; 0
    2a88:	cd 01       	movw	r24, r26
    2a8a:	88 0f       	add	r24, r24
    2a8c:	99 1f       	adc	r25, r25
    2a8e:	88 0f       	add	r24, r24
    2a90:	99 1f       	adc	r25, r25
    2a92:	88 0f       	add	r24, r24
    2a94:	99 1f       	adc	r25, r25
    2a96:	a8 0f       	add	r26, r24
    2a98:	b9 1f       	adc	r27, r25
    2a9a:	a6 54       	subi	r26, 0x46	; 70
    2a9c:	bd 4d       	sbci	r27, 0xDD	; 221
    2a9e:	a2 87       	std	Z+10, r26	; 0x0a
    2aa0:	b3 87       	std	Z+11, r27	; 0x0b
    2aa2:	8c 91       	ld	r24, X
    2aa4:	8f 5f       	subi	r24, 0xFF	; 255
    2aa6:	8c 93       	st	X, r24
    2aa8:	1c c0       	rjmp	.+56     	; 0x2ae2 <xTaskRemoveFromEventList+0x15a>
    2aaa:	4b e9       	ldi	r20, 0x9B	; 155
    2aac:	52 e2       	ldi	r21, 0x22	; 34
    2aae:	da 01       	movw	r26, r20
    2ab0:	11 96       	adiw	r26, 0x01	; 1
    2ab2:	cd 91       	ld	r28, X+
    2ab4:	dc 91       	ld	r29, X
    2ab6:	12 97       	sbiw	r26, 0x02	; 2
    2ab8:	c6 87       	std	Z+14, r28	; 0x0e
    2aba:	d7 87       	std	Z+15, r29	; 0x0f
    2abc:	8c 81       	ldd	r24, Y+4	; 0x04
    2abe:	9d 81       	ldd	r25, Y+5	; 0x05
    2ac0:	80 8b       	std	Z+16, r24	; 0x10
    2ac2:	91 8b       	std	Z+17, r25	; 0x11
    2ac4:	8c 81       	ldd	r24, Y+4	; 0x04
    2ac6:	9d 81       	ldd	r25, Y+5	; 0x05
    2ac8:	dc 01       	movw	r26, r24
    2aca:	12 96       	adiw	r26, 0x02	; 2
    2acc:	2d 93       	st	X+, r18
    2ace:	3c 93       	st	X, r19
    2ad0:	13 97       	sbiw	r26, 0x03	; 3
    2ad2:	2c 83       	std	Y+4, r18	; 0x04
    2ad4:	3d 83       	std	Y+5, r19	; 0x05
    2ad6:	44 8b       	std	Z+20, r20	; 0x14
    2ad8:	55 8b       	std	Z+21, r21	; 0x15
    2ada:	da 01       	movw	r26, r20
    2adc:	8c 91       	ld	r24, X
    2ade:	8f 5f       	subi	r24, 0xFF	; 255
    2ae0:	8c 93       	st	X, r24
    2ae2:	a0 91 e7 22 	lds	r26, 0x22E7	; 0x8022e7 <pxCurrentTCB>
    2ae6:	b0 91 e8 22 	lds	r27, 0x22E8	; 0x8022e8 <pxCurrentTCB+0x1>
    2aea:	96 89       	ldd	r25, Z+22	; 0x16
    2aec:	56 96       	adiw	r26, 0x16	; 22
    2aee:	8c 91       	ld	r24, X
    2af0:	89 17       	cp	r24, r25
    2af2:	20 f4       	brcc	.+8      	; 0x2afc <xTaskRemoveFromEventList+0x174>
    2af4:	81 e0       	ldi	r24, 0x01	; 1
    2af6:	80 93 93 22 	sts	0x2293, r24	; 0x802293 <xYieldPending>
    2afa:	01 c0       	rjmp	.+2      	; 0x2afe <xTaskRemoveFromEventList+0x176>
    2afc:	80 e0       	ldi	r24, 0x00	; 0
    2afe:	df 91       	pop	r29
    2b00:	cf 91       	pop	r28
    2b02:	08 95       	ret

00002b04 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
    2b04:	20 91 92 22 	lds	r18, 0x2292	; 0x802292 <xNumOfOverflows>
    2b08:	fc 01       	movw	r30, r24
    2b0a:	20 83       	st	Z, r18
    pxTimeOut->xTimeOnEntering = xTickCount;
    2b0c:	20 91 98 22 	lds	r18, 0x2298	; 0x802298 <xTickCount>
    2b10:	30 91 99 22 	lds	r19, 0x2299	; 0x802299 <xTickCount+0x1>
    2b14:	21 83       	std	Z+1, r18	; 0x01
    2b16:	32 83       	std	Z+2, r19	; 0x02
    2b18:	08 95       	ret

00002b1a <xTaskCheckForTimeOut>:
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
    configASSERT( pxTicksToWait );

    taskENTER_CRITICAL();
    2b1a:	0f b6       	in	r0, 0x3f	; 63
    2b1c:	f8 94       	cli
    2b1e:	0f 92       	push	r0
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
    2b20:	20 91 98 22 	lds	r18, 0x2298	; 0x802298 <xTickCount>
    2b24:	30 91 99 22 	lds	r19, 0x2299	; 0x802299 <xTickCount+0x1>
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
    2b28:	dc 01       	movw	r26, r24
    2b2a:	11 96       	adiw	r26, 0x01	; 1
    2b2c:	4d 91       	ld	r20, X+
    2b2e:	5c 91       	ld	r21, X
    2b30:	12 97       	sbiw	r26, 0x02	; 2
                xReturn = pdFALSE;
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    2b32:	e0 91 92 22 	lds	r30, 0x2292	; 0x802292 <xNumOfOverflows>
    2b36:	fc 91       	ld	r31, X
    2b38:	fe 17       	cp	r31, r30
    2b3a:	41 f0       	breq	.+16     	; 0x2b4c <xTaskCheckForTimeOut+0x32>
    2b3c:	24 17       	cp	r18, r20
    2b3e:	35 07       	cpc	r19, r21
    2b40:	28 f0       	brcs	.+10     	; 0x2b4c <xTaskCheckForTimeOut+0x32>
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
            *pxTicksToWait = ( TickType_t ) 0;
    2b42:	fb 01       	movw	r30, r22
    2b44:	10 82       	st	Z, r1
    2b46:	11 82       	std	Z+1, r1	; 0x01
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
    2b48:	81 e0       	ldi	r24, 0x01	; 1
            *pxTicksToWait = ( TickType_t ) 0;
    2b4a:	14 c0       	rjmp	.+40     	; 0x2b74 <xTaskCheckForTimeOut+0x5a>

    taskENTER_CRITICAL();
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
    2b4c:	24 1b       	sub	r18, r20
    2b4e:	35 0b       	sbc	r19, r21
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
            *pxTicksToWait = ( TickType_t ) 0;
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
    2b50:	db 01       	movw	r26, r22
    2b52:	4d 91       	ld	r20, X+
    2b54:	5c 91       	ld	r21, X
    2b56:	24 17       	cp	r18, r20
    2b58:	35 07       	cpc	r19, r21
    2b5a:	40 f4       	brcc	.+16     	; 0x2b6c <xTaskCheckForTimeOut+0x52>
    2b5c:	fb 01       	movw	r30, r22
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
    2b5e:	42 1b       	sub	r20, r18
    2b60:	53 0b       	sbc	r21, r19
    2b62:	40 83       	st	Z, r20
    2b64:	51 83       	std	Z+1, r21	; 0x01
            vTaskInternalSetTimeOutState( pxTimeOut );
    2b66:	ce df       	rcall	.-100    	; 0x2b04 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
    2b68:	80 e0       	ldi	r24, 0x00	; 0
    2b6a:	04 c0       	rjmp	.+8      	; 0x2b74 <xTaskCheckForTimeOut+0x5a>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
    2b6c:	fb 01       	movw	r30, r22
    2b6e:	10 82       	st	Z, r1
    2b70:	11 82       	std	Z+1, r1	; 0x01
            xReturn = pdTRUE;
    2b72:	81 e0       	ldi	r24, 0x01	; 1
        }
    }
    taskEXIT_CRITICAL();
    2b74:	0f 90       	pop	r0
    2b76:	0f be       	out	0x3f, r0	; 63

    return xReturn;
}
    2b78:	08 95       	ret

00002b7a <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    xYieldPending = pdTRUE;
    2b7a:	81 e0       	ldi	r24, 0x01	; 1
    2b7c:	80 93 93 22 	sts	0x2293, r24	; 0x802293 <xYieldPending>
    2b80:	08 95       	ret

00002b82 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
    2b82:	fc 01       	movw	r30, r24
        BaseType_t xProcessTimerNow = pdFALSE;

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    2b84:	62 83       	std	Z+2, r22	; 0x02
    2b86:	73 83       	std	Z+3, r23	; 0x03
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    2b88:	80 87       	std	Z+8, r24	; 0x08
    2b8a:	91 87       	std	Z+9, r25	; 0x09

        if( xNextExpiryTime <= xTimeNow )
    2b8c:	46 17       	cp	r20, r22
    2b8e:	57 07       	cpc	r21, r23
    2b90:	90 f0       	brcs	.+36     	; 0x2bb6 <prvInsertTimerInActiveList+0x34>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2b92:	42 1b       	sub	r20, r18
    2b94:	53 0b       	sbc	r21, r19
    2b96:	84 85       	ldd	r24, Z+12	; 0x0c
    2b98:	95 85       	ldd	r25, Z+13	; 0x0d
    2b9a:	48 17       	cp	r20, r24
    2b9c:	59 07       	cpc	r21, r25
    2b9e:	e0 f4       	brcc	.+56     	; 0x2bd8 <prvInsertTimerInActiveList+0x56>
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    2ba0:	bf 01       	movw	r22, r30
    2ba2:	6e 5f       	subi	r22, 0xFE	; 254
    2ba4:	7f 4f       	sbci	r23, 0xFF	; 255
    2ba6:	80 91 ef 22 	lds	r24, 0x22EF	; 0x8022ef <pxOverflowTimerList>
    2baa:	90 91 f0 22 	lds	r25, 0x22F0	; 0x8022f0 <pxOverflowTimerList+0x1>
    2bae:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <vListInsert>
    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
        BaseType_t xProcessTimerNow = pdFALSE;
    2bb2:	80 e0       	ldi	r24, 0x00	; 0
    2bb4:	08 95       	ret
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    2bb6:	42 17       	cp	r20, r18
    2bb8:	53 07       	cpc	r21, r19
    2bba:	18 f4       	brcc	.+6      	; 0x2bc2 <prvInsertTimerInActiveList+0x40>
    2bbc:	62 17       	cp	r22, r18
    2bbe:	73 07       	cpc	r23, r19
    2bc0:	68 f4       	brcc	.+26     	; 0x2bdc <prvInsertTimerInActiveList+0x5a>
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    2bc2:	bf 01       	movw	r22, r30
    2bc4:	6e 5f       	subi	r22, 0xFE	; 254
    2bc6:	7f 4f       	sbci	r23, 0xFF	; 255
    2bc8:	80 91 f1 22 	lds	r24, 0x22F1	; 0x8022f1 <pxCurrentTimerList>
    2bcc:	90 91 f2 22 	lds	r25, 0x22F2	; 0x8022f2 <pxCurrentTimerList+0x1>
    2bd0:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <vListInsert>
    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
        BaseType_t xProcessTimerNow = pdFALSE;
    2bd4:	80 e0       	ldi	r24, 0x00	; 0
    2bd6:	08 95       	ret
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
    2bd8:	81 e0       	ldi	r24, 0x01	; 1
    2bda:	08 95       	ret
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
    2bdc:	81 e0       	ldi	r24, 0x01	; 1
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
            }
        }

        return xProcessTimerNow;
    }
    2bde:	08 95       	ret

00002be0 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
    2be0:	ef 92       	push	r14
    2be2:	ff 92       	push	r15
    2be4:	0f 93       	push	r16
    2be6:	1f 93       	push	r17
    2be8:	cf 93       	push	r28
    2bea:	df 93       	push	r29
    2bec:	ec 01       	movw	r28, r24
    2bee:	8b 01       	movw	r16, r22
    2bf0:	7a 01       	movw	r14, r20
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
    2bf2:	08 c0       	rjmp	.+16     	; 0x2c04 <prvReloadTimer+0x24>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
    2bf4:	8c 85       	ldd	r24, Y+12	; 0x0c
    2bf6:	9d 85       	ldd	r25, Y+13	; 0x0d
    2bf8:	08 0f       	add	r16, r24
    2bfa:	19 1f       	adc	r17, r25

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    2bfc:	e8 89       	ldd	r30, Y+16	; 0x10
    2bfe:	f9 89       	ldd	r31, Y+17	; 0x11
    2c00:	ce 01       	movw	r24, r28
    2c02:	19 95       	eicall
                                const TickType_t xTimeNow )
    {
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
    2c04:	6c 85       	ldd	r22, Y+12	; 0x0c
    2c06:	7d 85       	ldd	r23, Y+13	; 0x0d
    2c08:	60 0f       	add	r22, r16
    2c0a:	71 1f       	adc	r23, r17
    2c0c:	98 01       	movw	r18, r16
    2c0e:	a7 01       	movw	r20, r14
    2c10:	ce 01       	movw	r24, r28
    2c12:	b7 df       	rcall	.-146    	; 0x2b82 <prvInsertTimerInActiveList>
    2c14:	81 11       	cpse	r24, r1
    2c16:	ee cf       	rjmp	.-36     	; 0x2bf4 <prvReloadTimer+0x14>

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
        }
    }
    2c18:	df 91       	pop	r29
    2c1a:	cf 91       	pop	r28
    2c1c:	1f 91       	pop	r17
    2c1e:	0f 91       	pop	r16
    2c20:	ff 90       	pop	r15
    2c22:	ef 90       	pop	r14
    2c24:	08 95       	ret

00002c26 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
    2c26:	ef 92       	push	r14
    2c28:	ff 92       	push	r15
    2c2a:	0f 93       	push	r16
    2c2c:	1f 93       	push	r17
    2c2e:	cf 93       	push	r28
    2c30:	df 93       	push	r29
    2c32:	8c 01       	movw	r16, r24
    2c34:	7b 01       	movw	r14, r22
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
    2c36:	e0 91 f1 22 	lds	r30, 0x22F1	; 0x8022f1 <pxCurrentTimerList>
    2c3a:	f0 91 f2 22 	lds	r31, 0x22F2	; 0x8022f2 <pxCurrentTimerList+0x1>
    2c3e:	05 80       	ldd	r0, Z+5	; 0x05
    2c40:	f6 81       	ldd	r31, Z+6	; 0x06
    2c42:	e0 2d       	mov	r30, r0
    2c44:	c6 81       	ldd	r28, Z+6	; 0x06
    2c46:	d7 81       	ldd	r29, Z+7	; 0x07

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    2c48:	ce 01       	movw	r24, r28
    2c4a:	02 96       	adiw	r24, 0x02	; 2
    2c4c:	0e 94 93 0b 	call	0x1726	; 0x1726 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
    2c50:	8a 89       	ldd	r24, Y+18	; 0x12
    2c52:	82 ff       	sbrs	r24, 2
    2c54:	05 c0       	rjmp	.+10     	; 0x2c60 <prvProcessExpiredTimer+0x3a>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
    2c56:	a7 01       	movw	r20, r14
    2c58:	b8 01       	movw	r22, r16
    2c5a:	ce 01       	movw	r24, r28
    2c5c:	c1 df       	rcall	.-126    	; 0x2be0 <prvReloadTimer>
    2c5e:	02 c0       	rjmp	.+4      	; 0x2c64 <prvProcessExpiredTimer+0x3e>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
    2c60:	8e 7f       	andi	r24, 0xFE	; 254
    2c62:	8a 8b       	std	Y+18, r24	; 0x12
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    2c64:	e8 89       	ldd	r30, Y+16	; 0x10
    2c66:	f9 89       	ldd	r31, Y+17	; 0x11
    2c68:	ce 01       	movw	r24, r28
    2c6a:	19 95       	eicall
    }
    2c6c:	df 91       	pop	r29
    2c6e:	cf 91       	pop	r28
    2c70:	1f 91       	pop	r17
    2c72:	0f 91       	pop	r16
    2c74:	ff 90       	pop	r15
    2c76:	ef 90       	pop	r14
    2c78:	08 95       	ret

00002c7a <prvSampleTimeNow>:
        return xNextExpireTime;
    }
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
    2c7a:	0f 93       	push	r16
    2c7c:	1f 93       	push	r17
    2c7e:	cf 93       	push	r28
    2c80:	df 93       	push	r29
    2c82:	8c 01       	movw	r16, r24
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
    2c84:	b5 db       	rcall	.-2198   	; 0x23f0 <xTaskGetTickCount>
    2c86:	ec 01       	movw	r28, r24

        if( xTimeNow < xLastTime )
    2c88:	80 91 e9 22 	lds	r24, 0x22E9	; 0x8022e9 <xLastTime.4412>
    2c8c:	90 91 ea 22 	lds	r25, 0x22EA	; 0x8022ea <xLastTime.4412+0x1>
    2c90:	c8 17       	cp	r28, r24
    2c92:	d9 07       	cpc	r29, r25
    2c94:	30 f5       	brcc	.+76     	; 0x2ce2 <prvSampleTimeNow+0x68>

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    2c96:	e0 91 f1 22 	lds	r30, 0x22F1	; 0x8022f1 <pxCurrentTimerList>
    2c9a:	f0 91 f2 22 	lds	r31, 0x22F2	; 0x8022f2 <pxCurrentTimerList+0x1>
    2c9e:	80 81       	ld	r24, Z
    2ca0:	88 23       	and	r24, r24
    2ca2:	79 f0       	breq	.+30     	; 0x2cc2 <prvSampleTimeNow+0x48>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    2ca4:	05 80       	ldd	r0, Z+5	; 0x05
    2ca6:	f6 81       	ldd	r31, Z+6	; 0x06
    2ca8:	e0 2d       	mov	r30, r0

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
    2caa:	6f ef       	ldi	r22, 0xFF	; 255
    2cac:	7f ef       	ldi	r23, 0xFF	; 255
    2cae:	80 81       	ld	r24, Z
    2cb0:	91 81       	ldd	r25, Z+1	; 0x01
    2cb2:	b9 df       	rcall	.-142    	; 0x2c26 <prvProcessExpiredTimer>

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    2cb4:	e0 91 f1 22 	lds	r30, 0x22F1	; 0x8022f1 <pxCurrentTimerList>
    2cb8:	f0 91 f2 22 	lds	r31, 0x22F2	; 0x8022f2 <pxCurrentTimerList+0x1>
    2cbc:	80 81       	ld	r24, Z
    2cbe:	81 11       	cpse	r24, r1
    2cc0:	f1 cf       	rjmp	.-30     	; 0x2ca4 <prvSampleTimeNow+0x2a>
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
        }

        pxTemp = pxCurrentTimerList;
        pxCurrentTimerList = pxOverflowTimerList;
    2cc2:	80 91 ef 22 	lds	r24, 0x22EF	; 0x8022ef <pxOverflowTimerList>
    2cc6:	90 91 f0 22 	lds	r25, 0x22F0	; 0x8022f0 <pxOverflowTimerList+0x1>
    2cca:	80 93 f1 22 	sts	0x22F1, r24	; 0x8022f1 <pxCurrentTimerList>
    2cce:	90 93 f2 22 	sts	0x22F2, r25	; 0x8022f2 <pxCurrentTimerList+0x1>
        pxOverflowTimerList = pxTemp;
    2cd2:	e0 93 ef 22 	sts	0x22EF, r30	; 0x8022ef <pxOverflowTimerList>
    2cd6:	f0 93 f0 22 	sts	0x22F0, r31	; 0x8022f0 <pxOverflowTimerList+0x1>
        xTimeNow = xTaskGetTickCount();

        if( xTimeNow < xLastTime )
        {
            prvSwitchTimerLists();
            *pxTimerListsWereSwitched = pdTRUE;
    2cda:	81 e0       	ldi	r24, 0x01	; 1
    2cdc:	f8 01       	movw	r30, r16
    2cde:	80 83       	st	Z, r24
    2ce0:	02 c0       	rjmp	.+4      	; 0x2ce6 <prvSampleTimeNow+0x6c>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
    2ce2:	f8 01       	movw	r30, r16
    2ce4:	10 82       	st	Z, r1
        }

        xLastTime = xTimeNow;
    2ce6:	c0 93 e9 22 	sts	0x22E9, r28	; 0x8022e9 <xLastTime.4412>
    2cea:	d0 93 ea 22 	sts	0x22EA, r29	; 0x8022ea <xLastTime.4412+0x1>

        return xTimeNow;
    }
    2cee:	ce 01       	movw	r24, r28
    2cf0:	df 91       	pop	r29
    2cf2:	cf 91       	pop	r28
    2cf4:	1f 91       	pop	r17
    2cf6:	0f 91       	pop	r16
    2cf8:	08 95       	ret

00002cfa <prvTimerTask>:
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    }
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
    2cfa:	cf 93       	push	r28
    2cfc:	df 93       	push	r29
    2cfe:	00 d0       	rcall	.+0      	; 0x2d00 <prvTimerTask+0x6>
    2d00:	00 d0       	rcall	.+0      	; 0x2d02 <prvTimerTask+0x8>
    2d02:	cd b7       	in	r28, 0x3d	; 61
    2d04:	de b7       	in	r29, 0x3e	; 62
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    2d06:	ce 01       	movw	r24, r28
    2d08:	01 96       	adiw	r24, 0x01	; 1
    2d0a:	5c 01       	movw	r10, r24
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    2d0c:	08 2f       	mov	r16, r24
    2d0e:	1b 2d       	mov	r17, r11
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    2d10:	e0 91 f1 22 	lds	r30, 0x22F1	; 0x8022f1 <pxCurrentTimerList>
    2d14:	f0 91 f2 22 	lds	r31, 0x22F2	; 0x8022f2 <pxCurrentTimerList+0x1>
    2d18:	80 81       	ld	r24, Z

        if( *pxListWasEmpty == pdFALSE )
    2d1a:	88 23       	and	r24, r24
    2d1c:	09 f4       	brne	.+2      	; 0x2d20 <prvTimerTask+0x26>
    2d1e:	a9 c0       	rjmp	.+338    	; 0x2e72 <prvTimerTask+0x178>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    2d20:	05 80       	ldd	r0, Z+5	; 0x05
    2d22:	f6 81       	ldd	r31, Z+6	; 0x06
    2d24:	e0 2d       	mov	r30, r0
    2d26:	e0 80       	ld	r14, Z
    2d28:	f1 80       	ldd	r15, Z+1	; 0x01
                                            BaseType_t xListWasEmpty )
    {
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
    2d2a:	5c db       	rcall	.-2376   	; 0x23e4 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    2d2c:	c5 01       	movw	r24, r10
    2d2e:	a5 df       	rcall	.-182    	; 0x2c7a <prvSampleTimeNow>
    2d30:	6c 01       	movw	r12, r24

            if( xTimerListsWereSwitched == pdFALSE )
    2d32:	89 81       	ldd	r24, Y+1	; 0x01
    2d34:	81 11       	cpse	r24, r1
    2d36:	17 c0       	rjmp	.+46     	; 0x2d66 <prvTimerTask+0x6c>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    2d38:	ce 14       	cp	r12, r14
    2d3a:	df 04       	cpc	r13, r15
                {
                    ( void ) xTaskResumeAll();
    2d3c:	28 f0       	brcs	.+10     	; 0x2d48 <prvTimerTask+0x4e>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    2d3e:	7a dc       	rcall	.-1804   	; 0x2634 <xTaskResumeAll>
    2d40:	b6 01       	movw	r22, r12
    2d42:	c7 01       	movw	r24, r14
    2d44:	70 df       	rcall	.-288    	; 0x2c26 <prvProcessExpiredTimer>
    2d46:	88 c0       	rjmp	.+272    	; 0x2e58 <prvTimerTask+0x15e>
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

            if( xTimerListsWereSwitched == pdFALSE )
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    2d48:	40 e0       	ldi	r20, 0x00	; 0
                        /* The current timer list is empty - is the overflow list
                         * also empty? */
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
                    }

                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
    2d4a:	b7 01       	movw	r22, r14
    2d4c:	6c 19       	sub	r22, r12
    2d4e:	7d 09       	sbc	r23, r13
    2d50:	80 91 ed 22 	lds	r24, 0x22ED	; 0x8022ed <xTimerQueue>
    2d54:	90 91 ee 22 	lds	r25, 0x22EE	; 0x8022ee <xTimerQueue+0x1>

                    if( xTaskResumeAll() == pdFALSE )
    2d58:	75 d9       	rcall	.-3350   	; 0x2044 <vQueueWaitForMessageRestricted>
    2d5a:	6c dc       	rcall	.-1832   	; 0x2634 <xTaskResumeAll>
    2d5c:	81 11       	cpse	r24, r1
                    {
                        /* Yield to wait for either a command to arrive, or the
                         * block time to expire.  If a command arrived between the
                         * critical section being exited and this yield then the yield
                         * will not cause the task to block. */
                        portYIELD_WITHIN_API();
    2d5e:	7c c0       	rjmp	.+248    	; 0x2e58 <prvTimerTask+0x15e>
    2d60:	0e 94 76 0c 	call	0x18ec	; 0x18ec <vPortYield>
                    }
                }
            }
            else
            {
                ( void ) xTaskResumeAll();
    2d64:	79 c0       	rjmp	.+242    	; 0x2e58 <prvTimerTask+0x15e>
    2d66:	66 dc       	rcall	.-1844   	; 0x2634 <xTaskResumeAll>
    2d68:	77 c0       	rjmp	.+238    	; 0x2e58 <prvTimerTask+0x15e>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    2d6a:	89 81       	ldd	r24, Y+1	; 0x01
    2d6c:	88 23       	and	r24, r24
    2d6e:	0c f4       	brge	.+2      	; 0x2d72 <prvTimerTask+0x78>
    2d70:	73 c0       	rjmp	.+230    	; 0x2e58 <prvTimerTask+0x15e>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
    2d72:	ec 80       	ldd	r14, Y+4	; 0x04
    2d74:	fd 80       	ldd	r15, Y+5	; 0x05

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
    2d76:	d7 01       	movw	r26, r14
    2d78:	1a 96       	adiw	r26, 0x0a	; 10
    2d7a:	8d 91       	ld	r24, X+
    2d7c:	9c 91       	ld	r25, X
    2d7e:	1b 97       	sbiw	r26, 0x0b	; 11
    2d80:	89 2b       	or	r24, r25
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    2d82:	21 f0       	breq	.+8      	; 0x2d8c <prvTimerTask+0x92>
    2d84:	c7 01       	movw	r24, r14
    2d86:	02 96       	adiw	r24, 0x02	; 2
    2d88:	0e 94 93 0b 	call	0x1726	; 0x1726 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    2d8c:	ce 01       	movw	r24, r28
    2d8e:	06 96       	adiw	r24, 0x06	; 6
    2d90:	74 df       	rcall	.-280    	; 0x2c7a <prvSampleTimeNow>
    2d92:	6c 01       	movw	r12, r24

                switch( xMessage.xMessageID )
    2d94:	e9 81       	ldd	r30, Y+1	; 0x01
    2d96:	8e 2f       	mov	r24, r30
    2d98:	ee 0f       	add	r30, r30
    2d9a:	99 0b       	sbc	r25, r25
    2d9c:	aa 0b       	sbc	r26, r26
    2d9e:	bb 0b       	sbc	r27, r27
    2da0:	fc 01       	movw	r30, r24
    2da2:	31 97       	sbiw	r30, 0x01	; 1
    2da4:	e9 30       	cpi	r30, 0x09	; 9
    2da6:	f1 05       	cpc	r31, r1
    2da8:	08 f0       	brcs	.+2      	; 0x2dac <prvTimerTask+0xb2>
    2daa:	56 c0       	rjmp	.+172    	; 0x2e58 <prvTimerTask+0x15e>
    2dac:	88 27       	eor	r24, r24
    2dae:	e2 50       	subi	r30, 0x02	; 2
    2db0:	ff 4f       	sbci	r31, 0xFF	; 255
    2db2:	8f 4f       	sbci	r24, 0xFF	; 255
    2db4:	cf c3       	rjmp	.+1950   	; 0x3554 <__tablejump2__>
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
    2db6:	f7 01       	movw	r30, r14
    2db8:	82 89       	ldd	r24, Z+18	; 0x12
    2dba:	81 60       	ori	r24, 0x01	; 1

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
    2dbc:	82 8b       	std	Z+18, r24	; 0x12
    2dbe:	2a 81       	ldd	r18, Y+2	; 0x02
    2dc0:	3b 81       	ldd	r19, Y+3	; 0x03
    2dc2:	64 85       	ldd	r22, Z+12	; 0x0c
    2dc4:	75 85       	ldd	r23, Z+13	; 0x0d
    2dc6:	62 0f       	add	r22, r18
    2dc8:	73 1f       	adc	r23, r19
    2dca:	a6 01       	movw	r20, r12
    2dcc:	c7 01       	movw	r24, r14
    2dce:	d9 de       	rcall	.-590    	; 0x2b82 <prvInsertTimerInActiveList>
    2dd0:	88 23       	and	r24, r24
    2dd2:	09 f4       	brne	.+2      	; 0x2dd6 <prvTimerTask+0xdc>
    2dd4:	41 c0       	rjmp	.+130    	; 0x2e58 <prvTimerTask+0x15e>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
    2dd6:	d7 01       	movw	r26, r14
    2dd8:	52 96       	adiw	r26, 0x12	; 18
    2dda:	8c 91       	ld	r24, X
    2ddc:	52 97       	sbiw	r26, 0x12	; 18
    2dde:	82 ff       	sbrs	r24, 2
    2de0:	0c c0       	rjmp	.+24     	; 0x2dfa <prvTimerTask+0x100>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
    2de2:	6a 81       	ldd	r22, Y+2	; 0x02
    2de4:	7b 81       	ldd	r23, Y+3	; 0x03
    2de6:	1c 96       	adiw	r26, 0x0c	; 12
    2de8:	8d 91       	ld	r24, X+
    2dea:	9c 91       	ld	r25, X
    2dec:	1d 97       	sbiw	r26, 0x0d	; 13
    2dee:	68 0f       	add	r22, r24
    2df0:	79 1f       	adc	r23, r25
    2df2:	a6 01       	movw	r20, r12
    2df4:	c7 01       	movw	r24, r14
    2df6:	f4 de       	rcall	.-536    	; 0x2be0 <prvReloadTimer>
    2df8:	03 c0       	rjmp	.+6      	; 0x2e00 <prvTimerTask+0x106>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
    2dfa:	8e 7f       	andi	r24, 0xFE	; 254
    2dfc:	f7 01       	movw	r30, r14
    2dfe:	82 8b       	std	Z+18, r24	; 0x12
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    2e00:	d7 01       	movw	r26, r14
    2e02:	50 96       	adiw	r26, 0x10	; 16
    2e04:	ed 91       	ld	r30, X+
    2e06:	fc 91       	ld	r31, X
    2e08:	51 97       	sbiw	r26, 0x11	; 17
    2e0a:	c7 01       	movw	r24, r14
    2e0c:	19 95       	eicall
    2e0e:	24 c0       	rjmp	.+72     	; 0x2e58 <prvTimerTask+0x15e>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
    2e10:	f7 01       	movw	r30, r14
    2e12:	82 89       	ldd	r24, Z+18	; 0x12
    2e14:	8e 7f       	andi	r24, 0xFE	; 254
    2e16:	82 8b       	std	Z+18, r24	; 0x12
    2e18:	1f c0       	rjmp	.+62     	; 0x2e58 <prvTimerTask+0x15e>
                        break;

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
    2e1a:	d7 01       	movw	r26, r14
    2e1c:	52 96       	adiw	r26, 0x12	; 18
    2e1e:	8c 91       	ld	r24, X
    2e20:	52 97       	sbiw	r26, 0x12	; 18
    2e22:	81 60       	ori	r24, 0x01	; 1
    2e24:	52 96       	adiw	r26, 0x12	; 18
    2e26:	8c 93       	st	X, r24
    2e28:	52 97       	sbiw	r26, 0x12	; 18
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    2e2a:	6a 81       	ldd	r22, Y+2	; 0x02
    2e2c:	7b 81       	ldd	r23, Y+3	; 0x03
    2e2e:	1c 96       	adiw	r26, 0x0c	; 12
    2e30:	6d 93       	st	X+, r22
    2e32:	7c 93       	st	X, r23
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    2e34:	1d 97       	sbiw	r26, 0x0d	; 13
    2e36:	6c 0d       	add	r22, r12
    2e38:	7d 1d       	adc	r23, r13
    2e3a:	96 01       	movw	r18, r12
    2e3c:	a6 01       	movw	r20, r12
    2e3e:	c7 01       	movw	r24, r14
    2e40:	a0 de       	rcall	.-704    	; 0x2b82 <prvInsertTimerInActiveList>
    2e42:	0a c0       	rjmp	.+20     	; 0x2e58 <prvTimerTask+0x15e>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
    2e44:	f7 01       	movw	r30, r14
    2e46:	82 89       	ldd	r24, Z+18	; 0x12
    2e48:	81 fd       	sbrc	r24, 1
    2e4a:	04 c0       	rjmp	.+8      	; 0x2e54 <prvTimerTask+0x15a>
                                {
                                    vPortFree( pxTimer );
    2e4c:	c7 01       	movw	r24, r14
    2e4e:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <vPortFree>
    2e52:	02 c0       	rjmp	.+4      	; 0x2e58 <prvTimerTask+0x15e>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
    2e54:	8e 7f       	andi	r24, 0xFE	; 254
    2e56:	82 8b       	std	Z+18, r24	; 0x12
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    2e58:	40 e0       	ldi	r20, 0x00	; 0
    2e5a:	50 e0       	ldi	r21, 0x00	; 0
    2e5c:	60 2f       	mov	r22, r16
    2e5e:	71 2f       	mov	r23, r17
    2e60:	80 91 ed 22 	lds	r24, 0x22ED	; 0x8022ed <xTimerQueue>
    2e64:	90 91 ee 22 	lds	r25, 0x22EE	; 0x8022ee <xTimerQueue+0x1>
    2e68:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <xQueueReceive>
    2e6c:	81 11       	cpse	r24, r1
                                            BaseType_t xListWasEmpty )
    {
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
    2e6e:	7d cf       	rjmp	.-262    	; 0x2d6a <prvTimerTask+0x70>
    2e70:	4f cf       	rjmp	.-354    	; 0x2d10 <prvTimerTask+0x16>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    2e72:	b8 da       	rcall	.-2704   	; 0x23e4 <vTaskSuspendAll>
    2e74:	c5 01       	movw	r24, r10
    2e76:	01 df       	rcall	.-510    	; 0x2c7a <prvSampleTimeNow>
    2e78:	6c 01       	movw	r12, r24

            if( xTimerListsWereSwitched == pdFALSE )
    2e7a:	89 81       	ldd	r24, Y+1	; 0x01
    2e7c:	81 11       	cpse	r24, r1
    2e7e:	73 cf       	rjmp	.-282    	; 0x2d66 <prvTimerTask+0x6c>
                     * case when the current timer list is empty. */
                    if( xListWasEmpty != pdFALSE )
                    {
                        /* The current timer list is empty - is the overflow list
                         * also empty? */
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
    2e80:	e0 91 ef 22 	lds	r30, 0x22EF	; 0x8022ef <pxOverflowTimerList>
    2e84:	f0 91 f0 22 	lds	r31, 0x22F0	; 0x8022f0 <pxOverflowTimerList+0x1>
    2e88:	80 81       	ld	r24, Z
    2e8a:	41 e0       	ldi	r20, 0x01	; 1
    2e8c:	81 11       	cpse	r24, r1
    2e8e:	40 e0       	ldi	r20, 0x00	; 0
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
    2e90:	e1 2c       	mov	r14, r1
    2e92:	f1 2c       	mov	r15, r1
    2e94:	5a cf       	rjmp	.-332    	; 0x2d4a <prvTimerTask+0x50>

00002e96 <prvCheckForValidListAndQueue>:
    static void prvCheckForValidListAndQueue( void )
    {
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
    2e96:	0f b6       	in	r0, 0x3f	; 63
    2e98:	f8 94       	cli
    2e9a:	0f 92       	push	r0
        {
            if( xTimerQueue == NULL )
    2e9c:	80 91 ed 22 	lds	r24, 0x22ED	; 0x8022ed <xTimerQueue>
    2ea0:	90 91 ee 22 	lds	r25, 0x22EE	; 0x8022ee <xTimerQueue+0x1>
    2ea4:	89 2b       	or	r24, r25
    2ea6:	e9 f4       	brne	.+58     	; 0x2ee2 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
    2ea8:	8c ef       	ldi	r24, 0xFC	; 252
    2eaa:	92 e2       	ldi	r25, 0x22	; 34
    2eac:	0e 94 50 0b 	call	0x16a0	; 0x16a0 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
    2eb0:	83 ef       	ldi	r24, 0xF3	; 243
    2eb2:	92 e2       	ldi	r25, 0x22	; 34
    2eb4:	0e 94 50 0b 	call	0x16a0	; 0x16a0 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
    2eb8:	8c ef       	ldi	r24, 0xFC	; 252
    2eba:	92 e2       	ldi	r25, 0x22	; 34
    2ebc:	80 93 f1 22 	sts	0x22F1, r24	; 0x8022f1 <pxCurrentTimerList>
    2ec0:	90 93 f2 22 	sts	0x22F2, r25	; 0x8022f2 <pxCurrentTimerList+0x1>
                pxOverflowTimerList = &xActiveTimerList2;
    2ec4:	83 ef       	ldi	r24, 0xF3	; 243
    2ec6:	92 e2       	ldi	r25, 0x22	; 34
    2ec8:	80 93 ef 22 	sts	0x22EF, r24	; 0x8022ef <pxOverflowTimerList>
    2ecc:	90 93 f0 22 	sts	0x22F0, r25	; 0x8022f0 <pxOverflowTimerList+0x1>

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    2ed0:	40 e0       	ldi	r20, 0x00	; 0
    2ed2:	65 e0       	ldi	r22, 0x05	; 5
    2ed4:	8a e0       	ldi	r24, 0x0A	; 10
    2ed6:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <xQueueGenericCreate>
    2eda:	80 93 ed 22 	sts	0x22ED, r24	; 0x8022ed <xTimerQueue>
    2ede:	90 93 ee 22 	sts	0x22EE, r25	; 0x8022ee <xTimerQueue+0x1>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
    2ee2:	0f 90       	pop	r0
    2ee4:	0f be       	out	0x3f, r0	; 63
    2ee6:	08 95       	ret

00002ee8 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
    2ee8:	ef 92       	push	r14
    2eea:	ff 92       	push	r15
    2eec:	0f 93       	push	r16

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
    2eee:	d3 df       	rcall	.-90     	; 0x2e96 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
    2ef0:	80 91 ed 22 	lds	r24, 0x22ED	; 0x8022ed <xTimerQueue>
    2ef4:	90 91 ee 22 	lds	r25, 0x22EE	; 0x8022ee <xTimerQueue+0x1>
    2ef8:	89 2b       	or	r24, r25
    2efa:	89 f0       	breq	.+34     	; 0x2f1e <xTimerCreateTimerTask+0x36>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
    2efc:	0f 2e       	mov	r0, r31
    2efe:	fb ee       	ldi	r31, 0xEB	; 235
    2f00:	ef 2e       	mov	r14, r31
    2f02:	f2 e2       	ldi	r31, 0x22	; 34
    2f04:	ff 2e       	mov	r15, r31
    2f06:	f0 2d       	mov	r31, r0
    2f08:	03 e0       	ldi	r16, 0x03	; 3
    2f0a:	20 e0       	ldi	r18, 0x00	; 0
    2f0c:	30 e0       	ldi	r19, 0x00	; 0
    2f0e:	45 e5       	ldi	r20, 0x55	; 85
    2f10:	50 e0       	ldi	r21, 0x00	; 0
    2f12:	6e e1       	ldi	r22, 0x1E	; 30
    2f14:	70 e2       	ldi	r23, 0x20	; 32
    2f16:	8d e7       	ldi	r24, 0x7D	; 125
    2f18:	96 e1       	ldi	r25, 0x16	; 22
    2f1a:	13 d9       	rcall	.-3546   	; 0x2142 <xTaskCreate>
    2f1c:	01 c0       	rjmp	.+2      	; 0x2f20 <xTimerCreateTimerTask+0x38>
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
        BaseType_t xReturn = pdFAIL;
    2f1e:	80 e0       	ldi	r24, 0x00	; 0
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
        return xReturn;
    }
    2f20:	0f 91       	pop	r16
    2f22:	ff 90       	pop	r15
    2f24:	ef 90       	pop	r14
    2f26:	08 95       	ret

00002f28 <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
    2f28:	cf 93       	push	r28
    2f2a:	df 93       	push	r29
    2f2c:	fc 01       	movw	r30, r24
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    2f2e:	20 e0       	ldi	r18, 0x00	; 0
    2f30:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
    2f32:	c6 2f       	mov	r28, r22
    2f34:	d0 e0       	ldi	r29, 0x00	; 0
    2f36:	de 01       	movw	r26, r28
    2f38:	02 2e       	mov	r0, r18
    2f3a:	02 c0       	rjmp	.+4      	; 0x2f40 <ioport_configure_port_pin+0x18>
    2f3c:	b5 95       	asr	r27
    2f3e:	a7 95       	ror	r26
    2f40:	0a 94       	dec	r0
    2f42:	e2 f7       	brpl	.-8      	; 0x2f3c <ioport_configure_port_pin+0x14>
    2f44:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    2f46:	50 8b       	std	Z+16, r21	; 0x10
    2f48:	2f 5f       	subi	r18, 0xFF	; 255
    2f4a:	3f 4f       	sbci	r19, 0xFF	; 255
    2f4c:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
    2f4e:	28 30       	cpi	r18, 0x08	; 8
    2f50:	31 05       	cpc	r19, r1
    2f52:	89 f7       	brne	.-30     	; 0x2f36 <ioport_configure_port_pin+0xe>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    2f54:	40 ff       	sbrs	r20, 0
    2f56:	0a c0       	rjmp	.+20     	; 0x2f6c <ioport_configure_port_pin+0x44>
		if (flags & IOPORT_INIT_HIGH) {
    2f58:	41 ff       	sbrs	r20, 1
    2f5a:	03 c0       	rjmp	.+6      	; 0x2f62 <ioport_configure_port_pin+0x3a>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
    2f5c:	fc 01       	movw	r30, r24
    2f5e:	65 83       	std	Z+5, r22	; 0x05
    2f60:	02 c0       	rjmp	.+4      	; 0x2f66 <ioport_configure_port_pin+0x3e>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
    2f62:	fc 01       	movw	r30, r24
    2f64:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
    2f66:	fc 01       	movw	r30, r24
    2f68:	61 83       	std	Z+1, r22	; 0x01
    2f6a:	02 c0       	rjmp	.+4      	; 0x2f70 <ioport_configure_port_pin+0x48>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
    2f6c:	fc 01       	movw	r30, r24
    2f6e:	62 83       	std	Z+2, r22	; 0x02
	}
}
    2f70:	df 91       	pop	r29
    2f72:	cf 91       	pop	r28
    2f74:	08 95       	ret

00002f76 <board_init>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
    2f76:	43 e0       	ldi	r20, 0x03	; 3
    2f78:	50 e0       	ldi	r21, 0x00	; 0
    2f7a:	61 e0       	ldi	r22, 0x01	; 1
    2f7c:	80 ee       	ldi	r24, 0xE0	; 224
    2f7e:	97 e0       	ldi	r25, 0x07	; 7
    2f80:	d3 df       	rcall	.-90     	; 0x2f28 <ioport_configure_port_pin>
    2f82:	43 e0       	ldi	r20, 0x03	; 3
    2f84:	50 e0       	ldi	r21, 0x00	; 0
    2f86:	62 e0       	ldi	r22, 0x02	; 2
    2f88:	80 ee       	ldi	r24, 0xE0	; 224
    2f8a:	97 e0       	ldi	r25, 0x07	; 7
    2f8c:	cd df       	rcall	.-102    	; 0x2f28 <ioport_configure_port_pin>
    2f8e:	43 e0       	ldi	r20, 0x03	; 3
    2f90:	50 e0       	ldi	r21, 0x00	; 0
    2f92:	60 e1       	ldi	r22, 0x10	; 16
    2f94:	80 e6       	ldi	r24, 0x60	; 96
    2f96:	96 e0       	ldi	r25, 0x06	; 6
    2f98:	c7 df       	rcall	.-114    	; 0x2f28 <ioport_configure_port_pin>
    2f9a:	41 e0       	ldi	r20, 0x01	; 1
    2f9c:	50 e4       	ldi	r21, 0x40	; 64
    2f9e:	60 e2       	ldi	r22, 0x20	; 32
    2fa0:	80 e6       	ldi	r24, 0x60	; 96
    2fa2:	96 e0       	ldi	r25, 0x06	; 6
    2fa4:	c1 df       	rcall	.-126    	; 0x2f28 <ioport_configure_port_pin>
    2fa6:	40 e0       	ldi	r20, 0x00	; 0
    2fa8:	5b e1       	ldi	r21, 0x1B	; 27
    2faa:	60 e2       	ldi	r22, 0x20	; 32
    2fac:	80 e8       	ldi	r24, 0x80	; 128
    2fae:	96 e0       	ldi	r25, 0x06	; 6
    2fb0:	bb df       	rcall	.-138    	; 0x2f28 <ioport_configure_port_pin>
    2fb2:	40 e0       	ldi	r20, 0x00	; 0
    2fb4:	5b e1       	ldi	r21, 0x1B	; 27
    2fb6:	62 e0       	ldi	r22, 0x02	; 2
    2fb8:	80 ea       	ldi	r24, 0xA0	; 160
    2fba:	96 e0       	ldi	r25, 0x06	; 6
    2fbc:	b5 df       	rcall	.-150    	; 0x2f28 <ioport_configure_port_pin>
    2fbe:	40 e0       	ldi	r20, 0x00	; 0
    2fc0:	5b e1       	ldi	r21, 0x1B	; 27
    2fc2:	64 e0       	ldi	r22, 0x04	; 4
    2fc4:	80 ea       	ldi	r24, 0xA0	; 160
    2fc6:	96 e0       	ldi	r25, 0x06	; 6
    2fc8:	af df       	rcall	.-162    	; 0x2f28 <ioport_configure_port_pin>
    2fca:	43 e0       	ldi	r20, 0x03	; 3
    2fcc:	50 e0       	ldi	r21, 0x00	; 0
    2fce:	62 e0       	ldi	r22, 0x02	; 2
    2fd0:	80 e6       	ldi	r24, 0x60	; 96
    2fd2:	96 e0       	ldi	r25, 0x06	; 6
    2fd4:	a9 df       	rcall	.-174    	; 0x2f28 <ioport_configure_port_pin>
    2fd6:	43 e0       	ldi	r20, 0x03	; 3
    2fd8:	50 e0       	ldi	r21, 0x00	; 0
    2fda:	68 e0       	ldi	r22, 0x08	; 8
    2fdc:	80 e6       	ldi	r24, 0x60	; 96
    2fde:	96 e0       	ldi	r25, 0x06	; 6
    2fe0:	a3 df       	rcall	.-186    	; 0x2f28 <ioport_configure_port_pin>
    2fe2:	43 e0       	ldi	r20, 0x03	; 3
    2fe4:	50 e0       	ldi	r21, 0x00	; 0
    2fe6:	68 e0       	ldi	r22, 0x08	; 8
    2fe8:	80 ea       	ldi	r24, 0xA0	; 160
    2fea:	96 e0       	ldi	r25, 0x06	; 6
    2fec:	9d df       	rcall	.-198    	; 0x2f28 <ioport_configure_port_pin>
    2fee:	43 e0       	ldi	r20, 0x03	; 3
    2ff0:	50 e0       	ldi	r21, 0x00	; 0
    2ff2:	61 e0       	ldi	r22, 0x01	; 1
    2ff4:	80 e6       	ldi	r24, 0x60	; 96
    2ff6:	96 e0       	ldi	r25, 0x06	; 6
    2ff8:	97 df       	rcall	.-210    	; 0x2f28 <ioport_configure_port_pin>
    2ffa:	43 e0       	ldi	r20, 0x03	; 3
    2ffc:	50 e0       	ldi	r21, 0x00	; 0
    2ffe:	68 e0       	ldi	r22, 0x08	; 8
    3000:	80 e0       	ldi	r24, 0x00	; 0
    3002:	96 e0       	ldi	r25, 0x06	; 6
    3004:	91 df       	rcall	.-222    	; 0x2f28 <ioport_configure_port_pin>
    3006:	41 e0       	ldi	r20, 0x01	; 1
    3008:	50 e0       	ldi	r21, 0x00	; 0
    300a:	60 e1       	ldi	r22, 0x10	; 16
    300c:	80 e8       	ldi	r24, 0x80	; 128
    300e:	96 e0       	ldi	r25, 0x06	; 6
    3010:	8b df       	rcall	.-234    	; 0x2f28 <ioport_configure_port_pin>
    3012:	43 e0       	ldi	r20, 0x03	; 3
    3014:	50 e0       	ldi	r21, 0x00	; 0
    3016:	62 e0       	ldi	r22, 0x02	; 2
    3018:	80 e6       	ldi	r24, 0x60	; 96
    301a:	96 e0       	ldi	r25, 0x06	; 6
    301c:	85 df       	rcall	.-246    	; 0x2f28 <ioport_configure_port_pin>
    301e:	43 e0       	ldi	r20, 0x03	; 3
    3020:	50 e0       	ldi	r21, 0x00	; 0
    3022:	68 e0       	ldi	r22, 0x08	; 8
    3024:	80 e6       	ldi	r24, 0x60	; 96
    3026:	96 e0       	ldi	r25, 0x06	; 6
    3028:	7f df       	rcall	.-258    	; 0x2f28 <ioport_configure_port_pin>
    302a:	40 e0       	ldi	r20, 0x00	; 0
    302c:	50 e0       	ldi	r21, 0x00	; 0
    302e:	64 e0       	ldi	r22, 0x04	; 4
    3030:	80 e6       	ldi	r24, 0x60	; 96
    3032:	96 e0       	ldi	r25, 0x06	; 6
    3034:	79 df       	rcall	.-270    	; 0x2f28 <ioport_configure_port_pin>
    3036:	43 e0       	ldi	r20, 0x03	; 3
    3038:	50 e0       	ldi	r21, 0x00	; 0
    303a:	60 e1       	ldi	r22, 0x10	; 16
    303c:	80 ea       	ldi	r24, 0xA0	; 160
    303e:	96 e0       	ldi	r25, 0x06	; 6
    3040:	73 df       	rcall	.-282    	; 0x2f28 <ioport_configure_port_pin>
    3042:	40 e0       	ldi	r20, 0x00	; 0
    3044:	50 e0       	ldi	r21, 0x00	; 0
    3046:	61 e0       	ldi	r22, 0x01	; 1
    3048:	80 e0       	ldi	r24, 0x00	; 0
    304a:	96 e0       	ldi	r25, 0x06	; 6
    304c:	6d df       	rcall	.-294    	; 0x2f28 <ioport_configure_port_pin>
    304e:	40 e0       	ldi	r20, 0x00	; 0
    3050:	50 e0       	ldi	r21, 0x00	; 0
    3052:	64 e0       	ldi	r22, 0x04	; 4
    3054:	80 e0       	ldi	r24, 0x00	; 0
    3056:	96 e0       	ldi	r25, 0x06	; 6
    3058:	67 df       	rcall	.-306    	; 0x2f28 <ioport_configure_port_pin>
    305a:	40 e0       	ldi	r20, 0x00	; 0
    305c:	50 e0       	ldi	r21, 0x00	; 0
    305e:	62 e0       	ldi	r22, 0x02	; 2
    3060:	80 e2       	ldi	r24, 0x20	; 32
    3062:	96 e0       	ldi	r25, 0x06	; 6
    3064:	61 df       	rcall	.-318    	; 0x2f28 <ioport_configure_port_pin>
    3066:	43 e0       	ldi	r20, 0x03	; 3
    3068:	50 e0       	ldi	r21, 0x00	; 0
    306a:	68 e0       	ldi	r22, 0x08	; 8
    306c:	80 e4       	ldi	r24, 0x40	; 64
    306e:	96 e0       	ldi	r25, 0x06	; 6
    3070:	5b df       	rcall	.-330    	; 0x2f28 <ioport_configure_port_pin>
    3072:	40 e0       	ldi	r20, 0x00	; 0
    3074:	50 e0       	ldi	r21, 0x00	; 0
    3076:	64 e0       	ldi	r22, 0x04	; 4
    3078:	80 e4       	ldi	r24, 0x40	; 64
    307a:	96 e0       	ldi	r25, 0x06	; 6
    307c:	55 df       	rcall	.-342    	; 0x2f28 <ioport_configure_port_pin>
    307e:	43 e0       	ldi	r20, 0x03	; 3
    3080:	50 e0       	ldi	r21, 0x00	; 0
    3082:	68 e0       	ldi	r22, 0x08	; 8
    3084:	80 e6       	ldi	r24, 0x60	; 96
    3086:	96 e0       	ldi	r25, 0x06	; 6
    3088:	4f df       	rcall	.-354    	; 0x2f28 <ioport_configure_port_pin>
    308a:	40 e0       	ldi	r20, 0x00	; 0
    308c:	50 e0       	ldi	r21, 0x00	; 0
    308e:	64 e0       	ldi	r22, 0x04	; 4
    3090:	80 e6       	ldi	r24, 0x60	; 96
    3092:	96 e0       	ldi	r25, 0x06	; 6
    3094:	49 df       	rcall	.-366    	; 0x2f28 <ioport_configure_port_pin>
    3096:	43 e0       	ldi	r20, 0x03	; 3
    3098:	50 e0       	ldi	r21, 0x00	; 0
    309a:	68 e0       	ldi	r22, 0x08	; 8
    309c:	80 e8       	ldi	r24, 0x80	; 128
    309e:	96 e0       	ldi	r25, 0x06	; 6
    30a0:	43 df       	rcall	.-378    	; 0x2f28 <ioport_configure_port_pin>
    30a2:	40 e0       	ldi	r20, 0x00	; 0
    30a4:	50 e0       	ldi	r21, 0x00	; 0
    30a6:	64 e0       	ldi	r22, 0x04	; 4
    30a8:	80 e8       	ldi	r24, 0x80	; 128
    30aa:	96 e0       	ldi	r25, 0x06	; 6
    30ac:	3d cf       	rjmp	.-390    	; 0x2f28 <ioport_configure_port_pin>
    30ae:	08 95       	ret

000030b0 <__portable_avr_delay_cycles>:

char receiveChar()
{
	while( !(USARTC0_STATUS & USART_RXCIF_bm) ); //Wait until receive finish
	return USARTC0_DATA;
}
    30b0:	04 c0       	rjmp	.+8      	; 0x30ba <__portable_avr_delay_cycles+0xa>
    30b2:	61 50       	subi	r22, 0x01	; 1
    30b4:	71 09       	sbc	r23, r1
    30b6:	81 09       	sbc	r24, r1
    30b8:	91 09       	sbc	r25, r1
    30ba:	61 15       	cp	r22, r1
    30bc:	71 05       	cpc	r23, r1
    30be:	81 05       	cpc	r24, r1
    30c0:	91 05       	cpc	r25, r1
    30c2:	b9 f7       	brne	.-18     	; 0x30b2 <__portable_avr_delay_cycles+0x2>
    30c4:	08 95       	ret

000030c6 <state_enum_to_string>:
    30c6:	82 30       	cpi	r24, 0x02	; 2
    30c8:	91 05       	cpc	r25, r1
    30ca:	41 f0       	breq	.+16     	; 0x30dc <state_enum_to_string+0x16>
    30cc:	84 30       	cpi	r24, 0x04	; 4
    30ce:	91 05       	cpc	r25, r1
    30d0:	11 f0       	breq	.+4      	; 0x30d6 <state_enum_to_string+0x10>
    30d2:	01 97       	sbiw	r24, 0x01	; 1
    30d4:	31 f4       	brne	.+12     	; 0x30e2 <state_enum_to_string+0x1c>
    30d6:	8d e2       	ldi	r24, 0x2D	; 45
    30d8:	90 e2       	ldi	r25, 0x20	; 32
    30da:	08 95       	ret
    30dc:	84 e3       	ldi	r24, 0x34	; 52
    30de:	90 e2       	ldi	r25, 0x20	; 32
    30e0:	08 95       	ret
    30e2:	86 e2       	ldi	r24, 0x26	; 38
    30e4:	90 e2       	ldi	r25, 0x20	; 32
    30e6:	08 95       	ret

000030e8 <next_state>:
    30e8:	82 30       	cpi	r24, 0x02	; 2
    30ea:	91 05       	cpc	r25, r1
    30ec:	91 f0       	breq	.+36     	; 0x3112 <next_state+0x2a>
    30ee:	2c f4       	brge	.+10     	; 0x30fa <next_state+0x12>
    30f0:	00 97       	sbiw	r24, 0x00	; 0
    30f2:	a9 f0       	breq	.+42     	; 0x311e <next_state+0x36>
    30f4:	01 97       	sbiw	r24, 0x01	; 1
    30f6:	39 f0       	breq	.+14     	; 0x3106 <next_state+0x1e>
    30f8:	0f c0       	rjmp	.+30     	; 0x3118 <next_state+0x30>
    30fa:	83 30       	cpi	r24, 0x03	; 3
    30fc:	91 05       	cpc	r25, r1
    30fe:	79 f0       	breq	.+30     	; 0x311e <next_state+0x36>
    3100:	04 97       	sbiw	r24, 0x04	; 4
    3102:	21 f0       	breq	.+8      	; 0x310c <next_state+0x24>
    3104:	09 c0       	rjmp	.+18     	; 0x3118 <next_state+0x30>
    3106:	82 e0       	ldi	r24, 0x02	; 2
    3108:	90 e0       	ldi	r25, 0x00	; 0
    310a:	08 95       	ret
    310c:	80 e0       	ldi	r24, 0x00	; 0
    310e:	90 e0       	ldi	r25, 0x00	; 0
    3110:	08 95       	ret
    3112:	84 e0       	ldi	r24, 0x04	; 4
    3114:	90 e0       	ldi	r25, 0x00	; 0
    3116:	08 95       	ret
    3118:	80 e0       	ldi	r24, 0x00	; 0
    311a:	90 e0       	ldi	r25, 0x00	; 0
    311c:	08 95       	ret
    311e:	81 e0       	ldi	r24, 0x01	; 1
    3120:	90 e0       	ldi	r25, 0x00	; 0
    3122:	08 95       	ret

00003124 <vTimeCount>:
    3124:	05 e0       	ldi	r16, 0x05	; 5
    3126:	10 e0       	ldi	r17, 0x00	; 0
    3128:	c0 e0       	ldi	r28, 0x00	; 0
    312a:	d6 e0       	ldi	r29, 0x06	; 6
    312c:	80 91 15 20 	lds	r24, 0x2015	; 0x802015 <countdown>
    3130:	90 91 16 20 	lds	r25, 0x2016	; 0x802016 <countdown+0x1>
    3134:	00 97       	sbiw	r24, 0x00	; 0
    3136:	31 f0       	breq	.+12     	; 0x3144 <vTimeCount+0x20>
    3138:	01 97       	sbiw	r24, 0x01	; 1
    313a:	80 93 15 20 	sts	0x2015, r24	; 0x802015 <countdown>
    313e:	90 93 16 20 	sts	0x2016, r25	; 0x802016 <countdown+0x1>
    3142:	3e c0       	rjmp	.+124    	; 0x31c0 <vTimeCount+0x9c>
    3144:	6a e0       	ldi	r22, 0x0A	; 10
    3146:	70 e0       	ldi	r23, 0x00	; 0
    3148:	80 91 2b 23 	lds	r24, 0x232B	; 0x80232b <xSemaphore>
    314c:	90 91 2c 23 	lds	r25, 0x232C	; 0x80232c <xSemaphore+0x1>
    3150:	0e 94 a9 0f 	call	0x1f52	; 0x1f52 <xQueueSemaphoreTake>
    3154:	81 30       	cpi	r24, 0x01	; 1
    3156:	a1 f5       	brne	.+104    	; 0x31c0 <vTimeCount+0x9c>
    3158:	80 91 05 23 	lds	r24, 0x2305	; 0x802305 <currState>
    315c:	90 91 06 23 	lds	r25, 0x2306	; 0x802306 <currState+0x1>
    3160:	c3 df       	rcall	.-122    	; 0x30e8 <next_state>
    3162:	80 93 05 23 	sts	0x2305, r24	; 0x802305 <currState>
    3166:	90 93 06 23 	sts	0x2306, r25	; 0x802306 <currState+0x1>
    316a:	82 30       	cpi	r24, 0x02	; 2
    316c:	91 05       	cpc	r25, r1
    316e:	61 f1       	breq	.+88     	; 0x31c8 <vTimeCount+0xa4>
    3170:	84 30       	cpi	r24, 0x04	; 4
    3172:	91 05       	cpc	r25, r1
    3174:	19 f0       	breq	.+6      	; 0x317c <vTimeCount+0x58>
    3176:	81 30       	cpi	r24, 0x01	; 1
    3178:	91 05       	cpc	r25, r1
    317a:	19 f4       	brne	.+6      	; 0x3182 <vTimeCount+0x5e>
    317c:	23 e0       	ldi	r18, 0x03	; 3
    317e:	30 e0       	ldi	r19, 0x00	; 0
    3180:	02 c0       	rjmp	.+4      	; 0x3186 <vTimeCount+0x62>
    3182:	2a e0       	ldi	r18, 0x0A	; 10
    3184:	30 e0       	ldi	r19, 0x00	; 0
    3186:	20 93 15 20 	sts	0x2015, r18	; 0x802015 <countdown>
    318a:	30 93 16 20 	sts	0x2016, r19	; 0x802016 <countdown+0x1>
    318e:	82 30       	cpi	r24, 0x02	; 2
    3190:	91 05       	cpc	r25, r1
    3192:	39 f0       	breq	.+14     	; 0x31a2 <vTimeCount+0x7e>
    3194:	84 30       	cpi	r24, 0x04	; 4
    3196:	91 05       	cpc	r25, r1
    3198:	11 f0       	breq	.+4      	; 0x319e <vTimeCount+0x7a>
    319a:	01 97       	sbiw	r24, 0x01	; 1
    319c:	21 f4       	brne	.+8      	; 0x31a6 <vTimeCount+0x82>
    319e:	82 e0       	ldi	r24, 0x02	; 2
    31a0:	03 c0       	rjmp	.+6      	; 0x31a8 <vTimeCount+0x84>
    31a2:	84 e0       	ldi	r24, 0x04	; 4
    31a4:	01 c0       	rjmp	.+2      	; 0x31a8 <vTimeCount+0x84>
    31a6:	81 e0       	ldi	r24, 0x01	; 1
    31a8:	8c 83       	std	Y+4, r24	; 0x04
    31aa:	20 e0       	ldi	r18, 0x00	; 0
    31ac:	40 e0       	ldi	r20, 0x00	; 0
    31ae:	50 e0       	ldi	r21, 0x00	; 0
    31b0:	60 e0       	ldi	r22, 0x00	; 0
    31b2:	70 e0       	ldi	r23, 0x00	; 0
    31b4:	80 91 2b 23 	lds	r24, 0x232B	; 0x80232b <xSemaphore>
    31b8:	90 91 2c 23 	lds	r25, 0x232C	; 0x80232c <xSemaphore+0x1>
    31bc:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <xQueueGenericSend>
    31c0:	82 e3       	ldi	r24, 0x32	; 50
    31c2:	90 e0       	ldi	r25, 0x00	; 0
    31c4:	12 db       	rcall	.-2524   	; 0x27ea <vTaskDelay>
    31c6:	b2 cf       	rjmp	.-156    	; 0x312c <vTimeCount+0x8>
    31c8:	00 93 15 20 	sts	0x2015, r16	; 0x802015 <countdown>
    31cc:	10 93 16 20 	sts	0x2016, r17	; 0x802016 <countdown+0x1>
    31d0:	e8 cf       	rjmp	.-48     	; 0x31a2 <vTimeCount+0x7e>

000031d2 <update_LCD>:
    31d2:	ef 92       	push	r14
    31d4:	ff 92       	push	r15
    31d6:	0f 93       	push	r16
    31d8:	1f 93       	push	r17
    31da:	cf 93       	push	r28
    31dc:	df 93       	push	r29
    31de:	cd b7       	in	r28, 0x3d	; 61
    31e0:	de b7       	in	r29, 0x3e	; 62
    31e2:	c0 58       	subi	r28, 0x80	; 128
    31e4:	d1 09       	sbc	r29, r1
    31e6:	cd bf       	out	0x3d, r28	; 61
    31e8:	de bf       	out	0x3e, r29	; 62
    31ea:	f0 90 15 20 	lds	r15, 0x2015	; 0x802015 <countdown>
    31ee:	e0 90 16 20 	lds	r14, 0x2016	; 0x802016 <countdown+0x1>
    31f2:	10 91 09 23 	lds	r17, 0x2309	; 0x802309 <distance>
    31f6:	00 91 0a 23 	lds	r16, 0x230A	; 0x80230a <distance+0x1>
    31fa:	80 91 05 23 	lds	r24, 0x2305	; 0x802305 <currState>
    31fe:	90 91 06 23 	lds	r25, 0x2306	; 0x802306 <currState+0x1>
    3202:	61 df       	rcall	.-318    	; 0x30c6 <state_enum_to_string>
    3204:	2b e0       	ldi	r18, 0x0B	; 11
    3206:	33 e2       	ldi	r19, 0x23	; 35
    3208:	3f 93       	push	r19
    320a:	2f 93       	push	r18
    320c:	ef 92       	push	r14
    320e:	ff 92       	push	r15
    3210:	0f 93       	push	r16
    3212:	1f 93       	push	r17
    3214:	9f 93       	push	r25
    3216:	8f 93       	push	r24
    3218:	8b e3       	ldi	r24, 0x3B	; 59
    321a:	90 e2       	ldi	r25, 0x20	; 32
    321c:	9f 93       	push	r25
    321e:	8f 93       	push	r24
    3220:	1f 92       	push	r1
    3222:	80 e8       	ldi	r24, 0x80	; 128
    3224:	8f 93       	push	r24
    3226:	8e 01       	movw	r16, r28
    3228:	0f 5f       	subi	r16, 0xFF	; 255
    322a:	1f 4f       	sbci	r17, 0xFF	; 255
    322c:	1f 93       	push	r17
    322e:	0f 93       	push	r16
    3230:	cc d2       	rcall	.+1432   	; 0x37ca <snprintf>
    3232:	26 e0       	ldi	r18, 0x06	; 6
    3234:	30 e2       	ldi	r19, 0x20	; 32
    3236:	40 e0       	ldi	r20, 0x00	; 0
    3238:	60 e0       	ldi	r22, 0x00	; 0
    323a:	c8 01       	movw	r24, r16
    323c:	0e 94 27 0b 	call	0x164e	; 0x164e <gfx_mono_draw_string>
    3240:	cd bf       	out	0x3d, r28	; 61
    3242:	de bf       	out	0x3e, r29	; 62
    3244:	c0 58       	subi	r28, 0x80	; 128
    3246:	df 4f       	sbci	r29, 0xFF	; 255
    3248:	cd bf       	out	0x3d, r28	; 61
    324a:	de bf       	out	0x3e, r29	; 62
    324c:	df 91       	pop	r29
    324e:	cf 91       	pop	r28
    3250:	1f 91       	pop	r17
    3252:	0f 91       	pop	r16
    3254:	ff 90       	pop	r15
    3256:	ef 90       	pop	r14
    3258:	08 95       	ret

0000325a <setUpSerial>:
    325a:	10 92 a7 08 	sts	0x08A7, r1	; 0x8008a7 <__TEXT_REGION_LENGTH__+0x7be8a7>
    325e:	8c e0       	ldi	r24, 0x0C	; 12
    3260:	80 93 a6 08 	sts	0x08A6, r24	; 0x8008a6 <__TEXT_REGION_LENGTH__+0x7be8a6>
    3264:	10 92 a3 08 	sts	0x08A3, r1	; 0x8008a3 <__TEXT_REGION_LENGTH__+0x7be8a3>
    3268:	83 e0       	ldi	r24, 0x03	; 3
    326a:	80 93 a5 08 	sts	0x08A5, r24	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7be8a5>
    326e:	88 e1       	ldi	r24, 0x18	; 24
    3270:	80 93 a4 08 	sts	0x08A4, r24	; 0x8008a4 <__TEXT_REGION_LENGTH__+0x7be8a4>
    3274:	08 95       	ret

00003276 <receiveString>:

void receiveString()
{
    3276:	0f 93       	push	r16
    3278:	1f 93       	push	r17
    327a:	cf 93       	push	r28
    327c:	df 93       	push	r29
    327e:	cb e0       	ldi	r28, 0x0B	; 11
    3280:	d3 e2       	ldi	r29, 0x23	; 35
    3282:	00 e1       	ldi	r16, 0x10	; 16
    3284:	13 e2       	ldi	r17, 0x23	; 35
	int i = 0;
	while(1){
		//char inp = receiveChar();
		char inp = usart_getchar(USART_SERIAL_EXAMPLE);
    3286:	80 ea       	ldi	r24, 0xA0	; 160
    3288:	98 e0       	ldi	r25, 0x08	; 8
    328a:	0e 94 62 05 	call	0xac4	; 0xac4 <usart_getchar>
		if(inp=='\n') break;
    328e:	8a 30       	cpi	r24, 0x0A	; 10
    3290:	21 f0       	breq	.+8      	; 0x329a <receiveString+0x24>
		else reads[i++] = inp;
    3292:	89 93       	st	Y+, r24
		if (i > 4) break;
    3294:	c0 17       	cp	r28, r16
    3296:	d1 07       	cpc	r29, r17
    3298:	b1 f7       	brne	.-20     	; 0x3286 <receiveString+0x10>
	}
	if(strcmp(close,reads) == 0 && currState != RED_INTERRUPT_STATE){
    329a:	6b e0       	ldi	r22, 0x0B	; 11
    329c:	73 e2       	ldi	r23, 0x23	; 35
    329e:	80 91 17 20 	lds	r24, 0x2017	; 0x802017 <close>
    32a2:	90 91 18 20 	lds	r25, 0x2018	; 0x802018 <close+0x1>
    32a6:	88 d2       	rcall	.+1296   	; 0x37b8 <strcmp>
    32a8:	89 2b       	or	r24, r25
    32aa:	d9 f4       	brne	.+54     	; 0x32e2 <receiveString+0x6c>
    32ac:	80 91 05 23 	lds	r24, 0x2305	; 0x802305 <currState>
    32b0:	90 91 06 23 	lds	r25, 0x2306	; 0x802306 <currState+0x1>
    32b4:	03 97       	sbiw	r24, 0x03	; 3
    32b6:	a9 f0       	breq	.+42     	; 0x32e2 <receiveString+0x6c>
		currState = RED_INTERRUPT_STATE;
    32b8:	83 e0       	ldi	r24, 0x03	; 3
    32ba:	90 e0       	ldi	r25, 0x00	; 0
    32bc:	80 93 05 23 	sts	0x2305, r24	; 0x802305 <currState>
    32c0:	90 93 06 23 	sts	0x2306, r25	; 0x802306 <currState+0x1>
		alarmAck = 1;
    32c4:	81 e0       	ldi	r24, 0x01	; 1
    32c6:	90 e0       	ldi	r25, 0x00	; 0
    32c8:	80 93 07 23 	sts	0x2307, r24	; 0x802307 <alarmAck>
    32cc:	90 93 08 23 	sts	0x2308, r25	; 0x802308 <alarmAck+0x1>
		countdown = state_countdown(currState);
    32d0:	8a e0       	ldi	r24, 0x0A	; 10
    32d2:	90 e0       	ldi	r25, 0x00	; 0
    32d4:	80 93 15 20 	sts	0x2015, r24	; 0x802015 <countdown>
    32d8:	90 93 16 20 	sts	0x2016, r25	; 0x802016 <countdown+0x1>
		PORTA.OUT = state_output(currState);
    32dc:	81 e0       	ldi	r24, 0x01	; 1
    32de:	80 93 04 06 	sts	0x0604, r24	; 0x800604 <__TEXT_REGION_LENGTH__+0x7be604>
	}
}
    32e2:	df 91       	pop	r29
    32e4:	cf 91       	pop	r28
    32e6:	1f 91       	pop	r17
    32e8:	0f 91       	pop	r16
    32ea:	08 95       	ret

000032ec <vIdle>:
static portTASK_FUNCTION(vIdle, r_) {
	int distanceCount = 0;
	
	while (1) {
		if(xSemaphoreTake(xSemaphore, (TickType_t) 10) == pdTRUE) {
			PORTB.DIR = 0b11111111;
    32ec:	00 e2       	ldi	r16, 0x20	; 32
    32ee:	16 e0       	ldi	r17, 0x06	; 6
    32f0:	55 24       	eor	r5, r5
    32f2:	5a 94       	dec	r5

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	return base->IN & arch_ioport_pin_to_mask(pin);
    32f4:	0f 2e       	mov	r0, r31
    32f6:	f0 ea       	ldi	r31, 0xA0	; 160
    32f8:	ef 2e       	mov	r14, r31
    32fa:	f6 e0       	ldi	r31, 0x06	; 6
    32fc:	ff 2e       	mov	r15, r31
    32fe:	f0 2d       	mov	r31, r0
			
			receiveString();			
			update_LCD();
			
			if(ioport_get_pin_level(GPIO_PUSH_BUTTON_1)==0 && currState != RED_INTERRUPT_STATE){
				currState = RED_INTERRUPT_STATE;
    3300:	0f 2e       	mov	r0, r31
    3302:	f3 e0       	ldi	r31, 0x03	; 3
    3304:	af 2e       	mov	r10, r31
    3306:	b1 2c       	mov	r11, r1
    3308:	f0 2d       	mov	r31, r0
				countdown = state_countdown(currState);
				PORTA.OUT = state_output(currState);
    330a:	0f 2e       	mov	r0, r31
    330c:	c1 2c       	mov	r12, r1
    330e:	f6 e0       	ldi	r31, 0x06	; 6
    3310:	df 2e       	mov	r13, r31
    3312:	f0 2d       	mov	r31, r0
    3314:	44 24       	eor	r4, r4
    3316:	43 94       	inc	r4
			
			distance = distanceCount;
			distanceCount = 0;
			
			if (distance < 10 && currState == RED_STATE) {
				currState = YELLOW_STATE;
    3318:	88 24       	eor	r8, r8
    331a:	83 94       	inc	r8
    331c:	91 2c       	mov	r9, r1
				countdown = state_countdown(currState);
				PORTA.OUT = state_output(currState);
    331e:	68 94       	set
    3320:	33 24       	eor	r3, r3
    3322:	31 f8       	bld	r3, 1
				if (distanceCount == MAX_DISTANCE) {
					break;
				}
			}
			
			distance = distanceCount;
    3324:	0f 2e       	mov	r0, r31
    3326:	f4 e6       	ldi	r31, 0x64	; 100
    3328:	6f 2e       	mov	r6, r31
    332a:	71 2c       	mov	r7, r1
    332c:	f0 2d       	mov	r31, r0

static portTASK_FUNCTION(vIdle, r_) {
	int distanceCount = 0;
	
	while (1) {
		if(xSemaphoreTake(xSemaphore, (TickType_t) 10) == pdTRUE) {
    332e:	6a e0       	ldi	r22, 0x0A	; 10
    3330:	70 e0       	ldi	r23, 0x00	; 0
    3332:	80 91 2b 23 	lds	r24, 0x232B	; 0x80232b <xSemaphore>
    3336:	90 91 2c 23 	lds	r25, 0x232C	; 0x80232c <xSemaphore+0x1>
    333a:	0e 94 a9 0f 	call	0x1f52	; 0x1f52 <xQueueSemaphoreTake>
    333e:	81 30       	cpi	r24, 0x01	; 1
    3340:	09 f0       	breq	.+2      	; 0x3344 <vIdle+0x58>
    3342:	64 c0       	rjmp	.+200    	; 0x340c <vIdle+0x120>
			PORTB.DIR = 0b11111111;
    3344:	f8 01       	movw	r30, r16
    3346:	50 82       	st	Z, r5
			PORTB.OUT = 0b00000000;
    3348:	14 82       	std	Z+4, r1	; 0x04
			PORTB.OUT = 0b11111111; // Send PING
    334a:	54 82       	std	Z+4, r5	; 0x04
			delay_us(5);
    334c:	62 e0       	ldi	r22, 0x02	; 2
    334e:	70 e0       	ldi	r23, 0x00	; 0
    3350:	80 e0       	ldi	r24, 0x00	; 0
    3352:	90 e0       	ldi	r25, 0x00	; 0
    3354:	ad de       	rcall	.-678    	; 0x30b0 <__portable_avr_delay_cycles>
			PORTB.OUT = 0b00000000;
    3356:	f8 01       	movw	r30, r16
    3358:	14 82       	std	Z+4, r1	; 0x04
			PORTB.DIR = 0b00000000; // Set to input
    335a:	10 82       	st	Z, r1
			delay_us(750);
    335c:	6b ef       	ldi	r22, 0xFB	; 251
    335e:	70 e0       	ldi	r23, 0x00	; 0
    3360:	80 e0       	ldi	r24, 0x00	; 0
    3362:	90 e0       	ldi	r25, 0x00	; 0
    3364:	a5 de       	rcall	.-694    	; 0x30b0 <__portable_avr_delay_cycles>
			delay_us(115); // Delay until output PIN is high
    3366:	67 e2       	ldi	r22, 0x27	; 39
    3368:	70 e0       	ldi	r23, 0x00	; 0
    336a:	80 e0       	ldi	r24, 0x00	; 0
    336c:	90 e0       	ldi	r25, 0x00	; 0
    336e:	a0 de       	rcall	.-704    	; 0x30b0 <__portable_avr_delay_cycles>
			
			while (PORTB.IN & PIN0_bm) {
    3370:	c0 e0       	ldi	r28, 0x00	; 0
    3372:	d0 e0       	ldi	r29, 0x00	; 0
    3374:	0a c0       	rjmp	.+20     	; 0x338a <vIdle+0x9e>
				delay_us(58);
    3376:	64 e1       	ldi	r22, 0x14	; 20
    3378:	70 e0       	ldi	r23, 0x00	; 0
    337a:	80 e0       	ldi	r24, 0x00	; 0
    337c:	90 e0       	ldi	r25, 0x00	; 0
    337e:	98 de       	rcall	.-720    	; 0x30b0 <__portable_avr_delay_cycles>
				distanceCount = distanceCount + 1;
    3380:	21 96       	adiw	r28, 0x01	; 1
				if (distanceCount == MAX_DISTANCE) {
    3382:	c4 36       	cpi	r28, 0x64	; 100
    3384:	d1 05       	cpc	r29, r1
    3386:	09 f4       	brne	.+2      	; 0x338a <vIdle+0x9e>
    3388:	45 c0       	rjmp	.+138    	; 0x3414 <vIdle+0x128>
			PORTB.OUT = 0b00000000;
			PORTB.DIR = 0b00000000; // Set to input
			delay_us(750);
			delay_us(115); // Delay until output PIN is high
			
			while (PORTB.IN & PIN0_bm) {
    338a:	f8 01       	movw	r30, r16
    338c:	80 85       	ldd	r24, Z+8	; 0x08
    338e:	80 fd       	sbrc	r24, 0
    3390:	f2 cf       	rjmp	.-28     	; 0x3376 <vIdle+0x8a>
				if (distanceCount == MAX_DISTANCE) {
					break;
				}
			}
			
			distance = distanceCount;
    3392:	c0 93 09 23 	sts	0x2309, r28	; 0x802309 <distance>
    3396:	d0 93 0a 23 	sts	0x230A, r29	; 0x80230a <distance+0x1>
			distanceCount = 0;
			
			if (distance < 10 && currState == RED_STATE) {
    339a:	2a 97       	sbiw	r28, 0x0a	; 10
    339c:	80 f4       	brcc	.+32     	; 0x33be <vIdle+0xd2>
    339e:	80 91 05 23 	lds	r24, 0x2305	; 0x802305 <currState>
    33a2:	90 91 06 23 	lds	r25, 0x2306	; 0x802306 <currState+0x1>
    33a6:	89 2b       	or	r24, r25
    33a8:	51 f4       	brne	.+20     	; 0x33be <vIdle+0xd2>
				currState = YELLOW_STATE;
    33aa:	80 92 05 23 	sts	0x2305, r8	; 0x802305 <currState>
    33ae:	90 92 06 23 	sts	0x2306, r9	; 0x802306 <currState+0x1>
				countdown = state_countdown(currState);
    33b2:	a0 92 15 20 	sts	0x2015, r10	; 0x802015 <countdown>
    33b6:	b0 92 16 20 	sts	0x2016, r11	; 0x802016 <countdown+0x1>
				PORTA.OUT = state_output(currState);
    33ba:	f6 01       	movw	r30, r12
			}
			
			receiveString();			
    33bc:	34 82       	std	Z+4, r3	; 0x04
    33be:	5b df       	rcall	.-330    	; 0x3276 <receiveString>
			update_LCD();
    33c0:	08 df       	rcall	.-496    	; 0x31d2 <update_LCD>
    33c2:	f7 01       	movw	r30, r14
    33c4:	80 85       	ldd	r24, Z+8	; 0x08
    33c6:	81 fd       	sbrc	r24, 1
			
			if(ioport_get_pin_level(GPIO_PUSH_BUTTON_1)==0 && currState != RED_INTERRUPT_STATE){
    33c8:	16 c0       	rjmp	.+44     	; 0x33f6 <vIdle+0x10a>
    33ca:	80 91 05 23 	lds	r24, 0x2305	; 0x802305 <currState>
    33ce:	90 91 06 23 	lds	r25, 0x2306	; 0x802306 <currState+0x1>
    33d2:	03 97       	sbiw	r24, 0x03	; 3
    33d4:	81 f0       	breq	.+32     	; 0x33f6 <vIdle+0x10a>
    33d6:	a0 92 05 23 	sts	0x2305, r10	; 0x802305 <currState>
				currState = RED_INTERRUPT_STATE;
    33da:	b0 92 06 23 	sts	0x2306, r11	; 0x802306 <currState+0x1>
    33de:	8a e0       	ldi	r24, 0x0A	; 10
				countdown = state_countdown(currState);
    33e0:	90 e0       	ldi	r25, 0x00	; 0
    33e2:	80 93 15 20 	sts	0x2015, r24	; 0x802015 <countdown>
    33e6:	90 93 16 20 	sts	0x2016, r25	; 0x802016 <countdown+0x1>
    33ea:	f6 01       	movw	r30, r12
				PORTA.OUT = state_output(currState);
    33ec:	44 82       	std	Z+4, r4	; 0x04
    33ee:	10 92 07 23 	sts	0x2307, r1	; 0x802307 <alarmAck>
				alarmAck = 0;
    33f2:	10 92 08 23 	sts	0x2308, r1	; 0x802308 <alarmAck+0x1>
    33f6:	20 e0       	ldi	r18, 0x00	; 0
			}
			xSemaphoreGive(xSemaphore);
    33f8:	40 e0       	ldi	r20, 0x00	; 0
    33fa:	50 e0       	ldi	r21, 0x00	; 0
    33fc:	60 e0       	ldi	r22, 0x00	; 0
    33fe:	70 e0       	ldi	r23, 0x00	; 0
    3400:	80 91 2b 23 	lds	r24, 0x232B	; 0x80232b <xSemaphore>
    3404:	90 91 2c 23 	lds	r25, 0x232C	; 0x80232c <xSemaphore+0x1>
    3408:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <xQueueGenericSend>
		}		
		vTaskDelay(10/portTICK_PERIOD_MS);
    340c:	85 e0       	ldi	r24, 0x05	; 5
    340e:	90 e0       	ldi	r25, 0x00	; 0
    3410:	ec d9       	rcall	.-3112   	; 0x27ea <vTaskDelay>
    3412:	8d cf       	rjmp	.-230    	; 0x332e <vIdle+0x42>
	}
    3414:	60 92 09 23 	sts	0x2309, r6	; 0x802309 <distance>
				if (distanceCount == MAX_DISTANCE) {
					break;
				}
			}
			
			distance = distanceCount;
    3418:	70 92 0a 23 	sts	0x230A, r7	; 0x80230a <distance+0x1>
    341c:	d0 cf       	rjmp	.-96     	; 0x33be <vIdle+0xd2>

0000341e <main>:
    341e:	ef 92       	push	r14
		PORTA.OUT = state_output(currState);
	}
}

int main (void)
{
    3420:	ff 92       	push	r15
    3422:	0f 93       	push	r16
    3424:	cf 93       	push	r28
	/* Insert system clock initialization code here (sysclk_init()). */

	board_init();
    3426:	a7 dd       	rcall	.-1202   	; 0x2f76 <board_init>
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
    3428:	c7 e0       	ldi	r28, 0x07	; 7
    342a:	c0 93 a2 00 	sts	0x00A2, r28	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7be0a2>
	pmic_init();
	gfx_mono_init();
    342e:	0e 94 e8 04 	call	0x9d0	; 0x9d0 <gfx_mono_st7565r_init>
	
	PORTC_OUTSET = PIN3_bm; // PC3 as TX
    3432:	88 e0       	ldi	r24, 0x08	; 8
    3434:	80 93 45 06 	sts	0x0645, r24	; 0x800645 <__TEXT_REGION_LENGTH__+0x7be645>
	PORTC_DIRSET = PIN3_bm; //TX pin as output
    3438:	80 93 41 06 	sts	0x0641, r24	; 0x800641 <__TEXT_REGION_LENGTH__+0x7be641>
	
	PORTC_OUTCLR = PIN2_bm; //PC2 as RX
    343c:	84 e0       	ldi	r24, 0x04	; 4
    343e:	80 93 46 06 	sts	0x0646, r24	; 0x800646 <__TEXT_REGION_LENGTH__+0x7be646>
	PORTC_DIRCLR = PIN2_bm; //RX pin as input
    3442:	80 93 42 06 	sts	0x0642, r24	; 0x800642 <__TEXT_REGION_LENGTH__+0x7be642>
	
	setUpSerial();
    3446:	09 df       	rcall	.-494    	; 0x325a <setUpSerial>
		.charlength = USART_SERIAL_CHAR_LENGTH,
		.paritytype = USART_SERIAL_PARITY,
		.stopbits = USART_SERIAL_STOP_BIT
	};
	
	usart_init_rs232(USART_SERIAL_EXAMPLE, &USART_SERIAL_OPTIONS);
    3448:	6e e0       	ldi	r22, 0x0E	; 14
    344a:	70 e2       	ldi	r23, 0x20	; 32
    344c:	80 ea       	ldi	r24, 0xA0	; 160
    344e:	98 e0       	ldi	r25, 0x08	; 8
    3450:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <usart_init_rs232>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    3454:	81 e0       	ldi	r24, 0x01	; 1
    3456:	80 93 21 06 	sts	0x0621, r24	; 0x800621 <__TEXT_REGION_LENGTH__+0x7be621>
	
	ioport_set_pin_dir(J2_PIN0, IOPORT_DIR_OUTPUT);
	
	PORTA.DIR = 0x07;
    345a:	c0 93 00 06 	sts	0x0600, r28	; 0x800600 <__TEXT_REGION_LENGTH__+0x7be600>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    345e:	80 e1       	ldi	r24, 0x10	; 16
    3460:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x7be685>
	
	gpio_set_pin_high(LCD_BACKLIGHT_ENABLE_PIN);
	gfx_mono_draw_string("RTOS v10.2.1", 0, 0, &sysfont);
    3464:	26 e0       	ldi	r18, 0x06	; 6
    3466:	30 e2       	ldi	r19, 0x20	; 32
    3468:	40 e0       	ldi	r20, 0x00	; 0
    346a:	60 e0       	ldi	r22, 0x00	; 0
    346c:	87 e7       	ldi	r24, 0x77	; 119
    346e:	90 e2       	ldi	r25, 0x20	; 32
    3470:	0e 94 27 0b 	call	0x164e	; 0x164e <gfx_mono_draw_string>
	
	// Workaround for known issue: Enable RTC32 sysclk
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    3474:	64 e0       	ldi	r22, 0x04	; 4
    3476:	80 e0       	ldi	r24, 0x00	; 0
    3478:	0e 94 b4 0a 	call	0x1568	; 0x1568 <sysclk_enable_module>
	while (RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm) {
    347c:	e0 e2       	ldi	r30, 0x20	; 32
    347e:	f4 e0       	ldi	r31, 0x04	; 4
    3480:	81 81       	ldd	r24, Z+1	; 0x01
    3482:	80 fd       	sbrc	r24, 0
    3484:	fd cf       	rjmp	.-6      	; 0x3480 <main+0x62>
		// Wait for RTC32 sysclk to become stable
	}

	/* Create the task */
	xTaskCreate(vTimeCount, "", 1000, NULL, tskIDLE_PRIORITY + 1, NULL);
    3486:	e1 2c       	mov	r14, r1
    3488:	f1 2c       	mov	r15, r1
    348a:	01 e0       	ldi	r16, 0x01	; 1
    348c:	20 e0       	ldi	r18, 0x00	; 0
    348e:	30 e0       	ldi	r19, 0x00	; 0
    3490:	48 ee       	ldi	r20, 0xE8	; 232
    3492:	53 e0       	ldi	r21, 0x03	; 3
    3494:	6c e2       	ldi	r22, 0x2C	; 44
    3496:	70 e2       	ldi	r23, 0x20	; 32
    3498:	82 e9       	ldi	r24, 0x92	; 146
    349a:	98 e1       	ldi	r25, 0x18	; 24
    349c:	0e 94 a1 10 	call	0x2142	; 0x2142 <xTaskCreate>
	xTaskCreate(vIdle, "", 1000, NULL, tskIDLE_PRIORITY , NULL);
    34a0:	00 e0       	ldi	r16, 0x00	; 0
    34a2:	20 e0       	ldi	r18, 0x00	; 0
    34a4:	30 e0       	ldi	r19, 0x00	; 0
    34a6:	48 ee       	ldi	r20, 0xE8	; 232
    34a8:	53 e0       	ldi	r21, 0x03	; 3
    34aa:	6c e2       	ldi	r22, 0x2C	; 44
    34ac:	70 e2       	ldi	r23, 0x20	; 32
    34ae:	86 e7       	ldi	r24, 0x76	; 118
    34b0:	99 e1       	ldi	r25, 0x19	; 25
    34b2:	0e 94 a1 10 	call	0x2142	; 0x2142 <xTaskCreate>
	
	/* Semaphore */
	xSemaphore = xSemaphoreCreateBinary();
    34b6:	43 e0       	ldi	r20, 0x03	; 3
    34b8:	60 e0       	ldi	r22, 0x00	; 0
    34ba:	81 e0       	ldi	r24, 0x01	; 1
    34bc:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <xQueueGenericCreate>
    34c0:	80 93 2b 23 	sts	0x232B, r24	; 0x80232b <xSemaphore>
    34c4:	90 93 2c 23 	sts	0x232C, r25	; 0x80232c <xSemaphore+0x1>
	xSemaphoreGive(xSemaphore);
    34c8:	20 e0       	ldi	r18, 0x00	; 0
    34ca:	40 e0       	ldi	r20, 0x00	; 0
    34cc:	50 e0       	ldi	r21, 0x00	; 0
    34ce:	60 e0       	ldi	r22, 0x00	; 0
    34d0:	70 e0       	ldi	r23, 0x00	; 0
    34d2:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <xQueueGenericSend>
	
	/* Start the task */
	
	vTaskStartScheduler();
    34d6:	0e 94 c5 11 	call	0x238a	; 0x238a <vTaskStartScheduler>
}
    34da:	80 e0       	ldi	r24, 0x00	; 0
    34dc:	90 e0       	ldi	r25, 0x00	; 0
    34de:	cf 91       	pop	r28
    34e0:	0f 91       	pop	r16
    34e2:	ff 90       	pop	r15
    34e4:	ef 90       	pop	r14
    34e6:	08 95       	ret

000034e8 <__udivmodhi4>:
    34e8:	aa 1b       	sub	r26, r26
    34ea:	bb 1b       	sub	r27, r27
    34ec:	51 e1       	ldi	r21, 0x11	; 17
    34ee:	07 c0       	rjmp	.+14     	; 0x34fe <__udivmodhi4_ep>

000034f0 <__udivmodhi4_loop>:
    34f0:	aa 1f       	adc	r26, r26
    34f2:	bb 1f       	adc	r27, r27
    34f4:	a6 17       	cp	r26, r22
    34f6:	b7 07       	cpc	r27, r23
    34f8:	10 f0       	brcs	.+4      	; 0x34fe <__udivmodhi4_ep>
    34fa:	a6 1b       	sub	r26, r22
    34fc:	b7 0b       	sbc	r27, r23

000034fe <__udivmodhi4_ep>:
    34fe:	88 1f       	adc	r24, r24
    3500:	99 1f       	adc	r25, r25
    3502:	5a 95       	dec	r21
    3504:	a9 f7       	brne	.-22     	; 0x34f0 <__udivmodhi4_loop>
    3506:	80 95       	com	r24
    3508:	90 95       	com	r25
    350a:	bc 01       	movw	r22, r24
    350c:	cd 01       	movw	r24, r26
    350e:	08 95       	ret

00003510 <__udivmodsi4>:
    3510:	a1 e2       	ldi	r26, 0x21	; 33
    3512:	1a 2e       	mov	r1, r26
    3514:	aa 1b       	sub	r26, r26
    3516:	bb 1b       	sub	r27, r27
    3518:	fd 01       	movw	r30, r26
    351a:	0d c0       	rjmp	.+26     	; 0x3536 <__udivmodsi4_ep>

0000351c <__udivmodsi4_loop>:
    351c:	aa 1f       	adc	r26, r26
    351e:	bb 1f       	adc	r27, r27
    3520:	ee 1f       	adc	r30, r30
    3522:	ff 1f       	adc	r31, r31
    3524:	a2 17       	cp	r26, r18
    3526:	b3 07       	cpc	r27, r19
    3528:	e4 07       	cpc	r30, r20
    352a:	f5 07       	cpc	r31, r21
    352c:	20 f0       	brcs	.+8      	; 0x3536 <__udivmodsi4_ep>
    352e:	a2 1b       	sub	r26, r18
    3530:	b3 0b       	sbc	r27, r19
    3532:	e4 0b       	sbc	r30, r20
    3534:	f5 0b       	sbc	r31, r21

00003536 <__udivmodsi4_ep>:
    3536:	66 1f       	adc	r22, r22
    3538:	77 1f       	adc	r23, r23
    353a:	88 1f       	adc	r24, r24
    353c:	99 1f       	adc	r25, r25
    353e:	1a 94       	dec	r1
    3540:	69 f7       	brne	.-38     	; 0x351c <__udivmodsi4_loop>
    3542:	60 95       	com	r22
    3544:	70 95       	com	r23
    3546:	80 95       	com	r24
    3548:	90 95       	com	r25
    354a:	9b 01       	movw	r18, r22
    354c:	ac 01       	movw	r20, r24
    354e:	bd 01       	movw	r22, r26
    3550:	cf 01       	movw	r24, r30
    3552:	08 95       	ret

00003554 <__tablejump2__>:
    3554:	ee 0f       	add	r30, r30
    3556:	ff 1f       	adc	r31, r31
    3558:	88 1f       	adc	r24, r24
    355a:	8b bf       	out	0x3b, r24	; 59
    355c:	07 90       	elpm	r0, Z+
    355e:	f6 91       	elpm	r31, Z
    3560:	e0 2d       	mov	r30, r0
    3562:	19 94       	eijmp

00003564 <malloc>:
    3564:	0f 93       	push	r16
    3566:	1f 93       	push	r17
    3568:	cf 93       	push	r28
    356a:	df 93       	push	r29
    356c:	82 30       	cpi	r24, 0x02	; 2
    356e:	91 05       	cpc	r25, r1
    3570:	10 f4       	brcc	.+4      	; 0x3576 <malloc+0x12>
    3572:	82 e0       	ldi	r24, 0x02	; 2
    3574:	90 e0       	ldi	r25, 0x00	; 0
    3576:	e0 91 2f 23 	lds	r30, 0x232F	; 0x80232f <__flp>
    357a:	f0 91 30 23 	lds	r31, 0x2330	; 0x802330 <__flp+0x1>
    357e:	20 e0       	ldi	r18, 0x00	; 0
    3580:	30 e0       	ldi	r19, 0x00	; 0
    3582:	a0 e0       	ldi	r26, 0x00	; 0
    3584:	b0 e0       	ldi	r27, 0x00	; 0
    3586:	30 97       	sbiw	r30, 0x00	; 0
    3588:	19 f1       	breq	.+70     	; 0x35d0 <malloc+0x6c>
    358a:	40 81       	ld	r20, Z
    358c:	51 81       	ldd	r21, Z+1	; 0x01
    358e:	02 81       	ldd	r16, Z+2	; 0x02
    3590:	13 81       	ldd	r17, Z+3	; 0x03
    3592:	48 17       	cp	r20, r24
    3594:	59 07       	cpc	r21, r25
    3596:	c8 f0       	brcs	.+50     	; 0x35ca <malloc+0x66>
    3598:	84 17       	cp	r24, r20
    359a:	95 07       	cpc	r25, r21
    359c:	69 f4       	brne	.+26     	; 0x35b8 <malloc+0x54>
    359e:	10 97       	sbiw	r26, 0x00	; 0
    35a0:	31 f0       	breq	.+12     	; 0x35ae <malloc+0x4a>
    35a2:	12 96       	adiw	r26, 0x02	; 2
    35a4:	0c 93       	st	X, r16
    35a6:	12 97       	sbiw	r26, 0x02	; 2
    35a8:	13 96       	adiw	r26, 0x03	; 3
    35aa:	1c 93       	st	X, r17
    35ac:	27 c0       	rjmp	.+78     	; 0x35fc <malloc+0x98>
    35ae:	00 93 2f 23 	sts	0x232F, r16	; 0x80232f <__flp>
    35b2:	10 93 30 23 	sts	0x2330, r17	; 0x802330 <__flp+0x1>
    35b6:	22 c0       	rjmp	.+68     	; 0x35fc <malloc+0x98>
    35b8:	21 15       	cp	r18, r1
    35ba:	31 05       	cpc	r19, r1
    35bc:	19 f0       	breq	.+6      	; 0x35c4 <malloc+0x60>
    35be:	42 17       	cp	r20, r18
    35c0:	53 07       	cpc	r21, r19
    35c2:	18 f4       	brcc	.+6      	; 0x35ca <malloc+0x66>
    35c4:	9a 01       	movw	r18, r20
    35c6:	bd 01       	movw	r22, r26
    35c8:	ef 01       	movw	r28, r30
    35ca:	df 01       	movw	r26, r30
    35cc:	f8 01       	movw	r30, r16
    35ce:	db cf       	rjmp	.-74     	; 0x3586 <malloc+0x22>
    35d0:	21 15       	cp	r18, r1
    35d2:	31 05       	cpc	r19, r1
    35d4:	f9 f0       	breq	.+62     	; 0x3614 <malloc+0xb0>
    35d6:	28 1b       	sub	r18, r24
    35d8:	39 0b       	sbc	r19, r25
    35da:	24 30       	cpi	r18, 0x04	; 4
    35dc:	31 05       	cpc	r19, r1
    35de:	80 f4       	brcc	.+32     	; 0x3600 <malloc+0x9c>
    35e0:	8a 81       	ldd	r24, Y+2	; 0x02
    35e2:	9b 81       	ldd	r25, Y+3	; 0x03
    35e4:	61 15       	cp	r22, r1
    35e6:	71 05       	cpc	r23, r1
    35e8:	21 f0       	breq	.+8      	; 0x35f2 <malloc+0x8e>
    35ea:	fb 01       	movw	r30, r22
    35ec:	82 83       	std	Z+2, r24	; 0x02
    35ee:	93 83       	std	Z+3, r25	; 0x03
    35f0:	04 c0       	rjmp	.+8      	; 0x35fa <malloc+0x96>
    35f2:	80 93 2f 23 	sts	0x232F, r24	; 0x80232f <__flp>
    35f6:	90 93 30 23 	sts	0x2330, r25	; 0x802330 <__flp+0x1>
    35fa:	fe 01       	movw	r30, r28
    35fc:	32 96       	adiw	r30, 0x02	; 2
    35fe:	44 c0       	rjmp	.+136    	; 0x3688 <malloc+0x124>
    3600:	fe 01       	movw	r30, r28
    3602:	e2 0f       	add	r30, r18
    3604:	f3 1f       	adc	r31, r19
    3606:	81 93       	st	Z+, r24
    3608:	91 93       	st	Z+, r25
    360a:	22 50       	subi	r18, 0x02	; 2
    360c:	31 09       	sbc	r19, r1
    360e:	28 83       	st	Y, r18
    3610:	39 83       	std	Y+1, r19	; 0x01
    3612:	3a c0       	rjmp	.+116    	; 0x3688 <malloc+0x124>
    3614:	20 91 2d 23 	lds	r18, 0x232D	; 0x80232d <__brkval>
    3618:	30 91 2e 23 	lds	r19, 0x232E	; 0x80232e <__brkval+0x1>
    361c:	23 2b       	or	r18, r19
    361e:	41 f4       	brne	.+16     	; 0x3630 <malloc+0xcc>
    3620:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    3624:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    3628:	20 93 2d 23 	sts	0x232D, r18	; 0x80232d <__brkval>
    362c:	30 93 2e 23 	sts	0x232E, r19	; 0x80232e <__brkval+0x1>
    3630:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
    3634:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
    3638:	21 15       	cp	r18, r1
    363a:	31 05       	cpc	r19, r1
    363c:	41 f4       	brne	.+16     	; 0x364e <malloc+0xea>
    363e:	2d b7       	in	r18, 0x3d	; 61
    3640:	3e b7       	in	r19, 0x3e	; 62
    3642:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    3646:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    364a:	24 1b       	sub	r18, r20
    364c:	35 0b       	sbc	r19, r21
    364e:	e0 91 2d 23 	lds	r30, 0x232D	; 0x80232d <__brkval>
    3652:	f0 91 2e 23 	lds	r31, 0x232E	; 0x80232e <__brkval+0x1>
    3656:	e2 17       	cp	r30, r18
    3658:	f3 07       	cpc	r31, r19
    365a:	a0 f4       	brcc	.+40     	; 0x3684 <malloc+0x120>
    365c:	2e 1b       	sub	r18, r30
    365e:	3f 0b       	sbc	r19, r31
    3660:	28 17       	cp	r18, r24
    3662:	39 07       	cpc	r19, r25
    3664:	78 f0       	brcs	.+30     	; 0x3684 <malloc+0x120>
    3666:	ac 01       	movw	r20, r24
    3668:	4e 5f       	subi	r20, 0xFE	; 254
    366a:	5f 4f       	sbci	r21, 0xFF	; 255
    366c:	24 17       	cp	r18, r20
    366e:	35 07       	cpc	r19, r21
    3670:	48 f0       	brcs	.+18     	; 0x3684 <malloc+0x120>
    3672:	4e 0f       	add	r20, r30
    3674:	5f 1f       	adc	r21, r31
    3676:	40 93 2d 23 	sts	0x232D, r20	; 0x80232d <__brkval>
    367a:	50 93 2e 23 	sts	0x232E, r21	; 0x80232e <__brkval+0x1>
    367e:	81 93       	st	Z+, r24
    3680:	91 93       	st	Z+, r25
    3682:	02 c0       	rjmp	.+4      	; 0x3688 <malloc+0x124>
    3684:	e0 e0       	ldi	r30, 0x00	; 0
    3686:	f0 e0       	ldi	r31, 0x00	; 0
    3688:	cf 01       	movw	r24, r30
    368a:	df 91       	pop	r29
    368c:	cf 91       	pop	r28
    368e:	1f 91       	pop	r17
    3690:	0f 91       	pop	r16
    3692:	08 95       	ret

00003694 <free>:
    3694:	cf 93       	push	r28
    3696:	df 93       	push	r29
    3698:	00 97       	sbiw	r24, 0x00	; 0
    369a:	09 f4       	brne	.+2      	; 0x369e <free+0xa>
    369c:	81 c0       	rjmp	.+258    	; 0x37a0 <free+0x10c>
    369e:	fc 01       	movw	r30, r24
    36a0:	32 97       	sbiw	r30, 0x02	; 2
    36a2:	12 82       	std	Z+2, r1	; 0x02
    36a4:	13 82       	std	Z+3, r1	; 0x03
    36a6:	a0 91 2f 23 	lds	r26, 0x232F	; 0x80232f <__flp>
    36aa:	b0 91 30 23 	lds	r27, 0x2330	; 0x802330 <__flp+0x1>
    36ae:	10 97       	sbiw	r26, 0x00	; 0
    36b0:	81 f4       	brne	.+32     	; 0x36d2 <free+0x3e>
    36b2:	20 81       	ld	r18, Z
    36b4:	31 81       	ldd	r19, Z+1	; 0x01
    36b6:	82 0f       	add	r24, r18
    36b8:	93 1f       	adc	r25, r19
    36ba:	20 91 2d 23 	lds	r18, 0x232D	; 0x80232d <__brkval>
    36be:	30 91 2e 23 	lds	r19, 0x232E	; 0x80232e <__brkval+0x1>
    36c2:	28 17       	cp	r18, r24
    36c4:	39 07       	cpc	r19, r25
    36c6:	51 f5       	brne	.+84     	; 0x371c <free+0x88>
    36c8:	e0 93 2d 23 	sts	0x232D, r30	; 0x80232d <__brkval>
    36cc:	f0 93 2e 23 	sts	0x232E, r31	; 0x80232e <__brkval+0x1>
    36d0:	67 c0       	rjmp	.+206    	; 0x37a0 <free+0x10c>
    36d2:	ed 01       	movw	r28, r26
    36d4:	20 e0       	ldi	r18, 0x00	; 0
    36d6:	30 e0       	ldi	r19, 0x00	; 0
    36d8:	ce 17       	cp	r28, r30
    36da:	df 07       	cpc	r29, r31
    36dc:	40 f4       	brcc	.+16     	; 0x36ee <free+0x5a>
    36de:	4a 81       	ldd	r20, Y+2	; 0x02
    36e0:	5b 81       	ldd	r21, Y+3	; 0x03
    36e2:	9e 01       	movw	r18, r28
    36e4:	41 15       	cp	r20, r1
    36e6:	51 05       	cpc	r21, r1
    36e8:	f1 f0       	breq	.+60     	; 0x3726 <free+0x92>
    36ea:	ea 01       	movw	r28, r20
    36ec:	f5 cf       	rjmp	.-22     	; 0x36d8 <free+0x44>
    36ee:	c2 83       	std	Z+2, r28	; 0x02
    36f0:	d3 83       	std	Z+3, r29	; 0x03
    36f2:	40 81       	ld	r20, Z
    36f4:	51 81       	ldd	r21, Z+1	; 0x01
    36f6:	84 0f       	add	r24, r20
    36f8:	95 1f       	adc	r25, r21
    36fa:	c8 17       	cp	r28, r24
    36fc:	d9 07       	cpc	r29, r25
    36fe:	59 f4       	brne	.+22     	; 0x3716 <free+0x82>
    3700:	88 81       	ld	r24, Y
    3702:	99 81       	ldd	r25, Y+1	; 0x01
    3704:	84 0f       	add	r24, r20
    3706:	95 1f       	adc	r25, r21
    3708:	02 96       	adiw	r24, 0x02	; 2
    370a:	80 83       	st	Z, r24
    370c:	91 83       	std	Z+1, r25	; 0x01
    370e:	8a 81       	ldd	r24, Y+2	; 0x02
    3710:	9b 81       	ldd	r25, Y+3	; 0x03
    3712:	82 83       	std	Z+2, r24	; 0x02
    3714:	93 83       	std	Z+3, r25	; 0x03
    3716:	21 15       	cp	r18, r1
    3718:	31 05       	cpc	r19, r1
    371a:	29 f4       	brne	.+10     	; 0x3726 <free+0x92>
    371c:	e0 93 2f 23 	sts	0x232F, r30	; 0x80232f <__flp>
    3720:	f0 93 30 23 	sts	0x2330, r31	; 0x802330 <__flp+0x1>
    3724:	3d c0       	rjmp	.+122    	; 0x37a0 <free+0x10c>
    3726:	e9 01       	movw	r28, r18
    3728:	ea 83       	std	Y+2, r30	; 0x02
    372a:	fb 83       	std	Y+3, r31	; 0x03
    372c:	49 91       	ld	r20, Y+
    372e:	59 91       	ld	r21, Y+
    3730:	c4 0f       	add	r28, r20
    3732:	d5 1f       	adc	r29, r21
    3734:	ec 17       	cp	r30, r28
    3736:	fd 07       	cpc	r31, r29
    3738:	61 f4       	brne	.+24     	; 0x3752 <free+0xbe>
    373a:	80 81       	ld	r24, Z
    373c:	91 81       	ldd	r25, Z+1	; 0x01
    373e:	84 0f       	add	r24, r20
    3740:	95 1f       	adc	r25, r21
    3742:	02 96       	adiw	r24, 0x02	; 2
    3744:	e9 01       	movw	r28, r18
    3746:	88 83       	st	Y, r24
    3748:	99 83       	std	Y+1, r25	; 0x01
    374a:	82 81       	ldd	r24, Z+2	; 0x02
    374c:	93 81       	ldd	r25, Z+3	; 0x03
    374e:	8a 83       	std	Y+2, r24	; 0x02
    3750:	9b 83       	std	Y+3, r25	; 0x03
    3752:	e0 e0       	ldi	r30, 0x00	; 0
    3754:	f0 e0       	ldi	r31, 0x00	; 0
    3756:	12 96       	adiw	r26, 0x02	; 2
    3758:	8d 91       	ld	r24, X+
    375a:	9c 91       	ld	r25, X
    375c:	13 97       	sbiw	r26, 0x03	; 3
    375e:	00 97       	sbiw	r24, 0x00	; 0
    3760:	19 f0       	breq	.+6      	; 0x3768 <free+0xd4>
    3762:	fd 01       	movw	r30, r26
    3764:	dc 01       	movw	r26, r24
    3766:	f7 cf       	rjmp	.-18     	; 0x3756 <free+0xc2>
    3768:	8d 91       	ld	r24, X+
    376a:	9c 91       	ld	r25, X
    376c:	11 97       	sbiw	r26, 0x01	; 1
    376e:	9d 01       	movw	r18, r26
    3770:	2e 5f       	subi	r18, 0xFE	; 254
    3772:	3f 4f       	sbci	r19, 0xFF	; 255
    3774:	82 0f       	add	r24, r18
    3776:	93 1f       	adc	r25, r19
    3778:	20 91 2d 23 	lds	r18, 0x232D	; 0x80232d <__brkval>
    377c:	30 91 2e 23 	lds	r19, 0x232E	; 0x80232e <__brkval+0x1>
    3780:	28 17       	cp	r18, r24
    3782:	39 07       	cpc	r19, r25
    3784:	69 f4       	brne	.+26     	; 0x37a0 <free+0x10c>
    3786:	30 97       	sbiw	r30, 0x00	; 0
    3788:	29 f4       	brne	.+10     	; 0x3794 <free+0x100>
    378a:	10 92 2f 23 	sts	0x232F, r1	; 0x80232f <__flp>
    378e:	10 92 30 23 	sts	0x2330, r1	; 0x802330 <__flp+0x1>
    3792:	02 c0       	rjmp	.+4      	; 0x3798 <free+0x104>
    3794:	12 82       	std	Z+2, r1	; 0x02
    3796:	13 82       	std	Z+3, r1	; 0x03
    3798:	a0 93 2d 23 	sts	0x232D, r26	; 0x80232d <__brkval>
    379c:	b0 93 2e 23 	sts	0x232E, r27	; 0x80232e <__brkval+0x1>
    37a0:	df 91       	pop	r29
    37a2:	cf 91       	pop	r28
    37a4:	08 95       	ret

000037a6 <memcpy>:
    37a6:	fb 01       	movw	r30, r22
    37a8:	dc 01       	movw	r26, r24
    37aa:	02 c0       	rjmp	.+4      	; 0x37b0 <memcpy+0xa>
    37ac:	01 90       	ld	r0, Z+
    37ae:	0d 92       	st	X+, r0
    37b0:	41 50       	subi	r20, 0x01	; 1
    37b2:	50 40       	sbci	r21, 0x00	; 0
    37b4:	d8 f7       	brcc	.-10     	; 0x37ac <memcpy+0x6>
    37b6:	08 95       	ret

000037b8 <strcmp>:
    37b8:	fb 01       	movw	r30, r22
    37ba:	dc 01       	movw	r26, r24
    37bc:	8d 91       	ld	r24, X+
    37be:	01 90       	ld	r0, Z+
    37c0:	80 19       	sub	r24, r0
    37c2:	01 10       	cpse	r0, r1
    37c4:	d9 f3       	breq	.-10     	; 0x37bc <strcmp+0x4>
    37c6:	99 0b       	sbc	r25, r25
    37c8:	08 95       	ret

000037ca <snprintf>:
    37ca:	0f 93       	push	r16
    37cc:	1f 93       	push	r17
    37ce:	cf 93       	push	r28
    37d0:	df 93       	push	r29
    37d2:	cd b7       	in	r28, 0x3d	; 61
    37d4:	de b7       	in	r29, 0x3e	; 62
    37d6:	2e 97       	sbiw	r28, 0x0e	; 14
    37d8:	cd bf       	out	0x3d, r28	; 61
    37da:	de bf       	out	0x3e, r29	; 62
    37dc:	0e 89       	ldd	r16, Y+22	; 0x16
    37de:	1f 89       	ldd	r17, Y+23	; 0x17
    37e0:	88 8d       	ldd	r24, Y+24	; 0x18
    37e2:	99 8d       	ldd	r25, Y+25	; 0x19
    37e4:	26 e0       	ldi	r18, 0x06	; 6
    37e6:	2c 83       	std	Y+4, r18	; 0x04
    37e8:	09 83       	std	Y+1, r16	; 0x01
    37ea:	1a 83       	std	Y+2, r17	; 0x02
    37ec:	97 ff       	sbrs	r25, 7
    37ee:	02 c0       	rjmp	.+4      	; 0x37f4 <snprintf+0x2a>
    37f0:	80 e0       	ldi	r24, 0x00	; 0
    37f2:	90 e8       	ldi	r25, 0x80	; 128
    37f4:	01 97       	sbiw	r24, 0x01	; 1
    37f6:	8d 83       	std	Y+5, r24	; 0x05
    37f8:	9e 83       	std	Y+6, r25	; 0x06
    37fa:	ae 01       	movw	r20, r28
    37fc:	44 5e       	subi	r20, 0xE4	; 228
    37fe:	5f 4f       	sbci	r21, 0xFF	; 255
    3800:	6a 8d       	ldd	r22, Y+26	; 0x1a
    3802:	7b 8d       	ldd	r23, Y+27	; 0x1b
    3804:	ce 01       	movw	r24, r28
    3806:	01 96       	adiw	r24, 0x01	; 1
    3808:	16 d0       	rcall	.+44     	; 0x3836 <vfprintf>
    380a:	4d 81       	ldd	r20, Y+5	; 0x05
    380c:	5e 81       	ldd	r21, Y+6	; 0x06
    380e:	57 fd       	sbrc	r21, 7
    3810:	0a c0       	rjmp	.+20     	; 0x3826 <snprintf+0x5c>
    3812:	2f 81       	ldd	r18, Y+7	; 0x07
    3814:	38 85       	ldd	r19, Y+8	; 0x08
    3816:	42 17       	cp	r20, r18
    3818:	53 07       	cpc	r21, r19
    381a:	0c f4       	brge	.+2      	; 0x381e <snprintf+0x54>
    381c:	9a 01       	movw	r18, r20
    381e:	f8 01       	movw	r30, r16
    3820:	e2 0f       	add	r30, r18
    3822:	f3 1f       	adc	r31, r19
    3824:	10 82       	st	Z, r1
    3826:	2e 96       	adiw	r28, 0x0e	; 14
    3828:	cd bf       	out	0x3d, r28	; 61
    382a:	de bf       	out	0x3e, r29	; 62
    382c:	df 91       	pop	r29
    382e:	cf 91       	pop	r28
    3830:	1f 91       	pop	r17
    3832:	0f 91       	pop	r16
    3834:	08 95       	ret

00003836 <vfprintf>:
    3836:	2f 92       	push	r2
    3838:	3f 92       	push	r3
    383a:	4f 92       	push	r4
    383c:	5f 92       	push	r5
    383e:	6f 92       	push	r6
    3840:	7f 92       	push	r7
    3842:	8f 92       	push	r8
    3844:	9f 92       	push	r9
    3846:	af 92       	push	r10
    3848:	bf 92       	push	r11
    384a:	cf 92       	push	r12
    384c:	df 92       	push	r13
    384e:	ef 92       	push	r14
    3850:	ff 92       	push	r15
    3852:	0f 93       	push	r16
    3854:	1f 93       	push	r17
    3856:	cf 93       	push	r28
    3858:	df 93       	push	r29
    385a:	cd b7       	in	r28, 0x3d	; 61
    385c:	de b7       	in	r29, 0x3e	; 62
    385e:	2b 97       	sbiw	r28, 0x0b	; 11
    3860:	cd bf       	out	0x3d, r28	; 61
    3862:	de bf       	out	0x3e, r29	; 62
    3864:	6c 01       	movw	r12, r24
    3866:	7b 01       	movw	r14, r22
    3868:	8a 01       	movw	r16, r20
    386a:	fc 01       	movw	r30, r24
    386c:	16 82       	std	Z+6, r1	; 0x06
    386e:	17 82       	std	Z+7, r1	; 0x07
    3870:	83 81       	ldd	r24, Z+3	; 0x03
    3872:	81 ff       	sbrs	r24, 1
    3874:	bf c1       	rjmp	.+894    	; 0x3bf4 <vfprintf+0x3be>
    3876:	ce 01       	movw	r24, r28
    3878:	01 96       	adiw	r24, 0x01	; 1
    387a:	3c 01       	movw	r6, r24
    387c:	f6 01       	movw	r30, r12
    387e:	93 81       	ldd	r25, Z+3	; 0x03
    3880:	f7 01       	movw	r30, r14
    3882:	93 fd       	sbrc	r25, 3
    3884:	85 91       	lpm	r24, Z+
    3886:	93 ff       	sbrs	r25, 3
    3888:	81 91       	ld	r24, Z+
    388a:	7f 01       	movw	r14, r30
    388c:	88 23       	and	r24, r24
    388e:	09 f4       	brne	.+2      	; 0x3892 <vfprintf+0x5c>
    3890:	ad c1       	rjmp	.+858    	; 0x3bec <vfprintf+0x3b6>
    3892:	85 32       	cpi	r24, 0x25	; 37
    3894:	39 f4       	brne	.+14     	; 0x38a4 <vfprintf+0x6e>
    3896:	93 fd       	sbrc	r25, 3
    3898:	85 91       	lpm	r24, Z+
    389a:	93 ff       	sbrs	r25, 3
    389c:	81 91       	ld	r24, Z+
    389e:	7f 01       	movw	r14, r30
    38a0:	85 32       	cpi	r24, 0x25	; 37
    38a2:	21 f4       	brne	.+8      	; 0x38ac <vfprintf+0x76>
    38a4:	b6 01       	movw	r22, r12
    38a6:	90 e0       	ldi	r25, 0x00	; 0
    38a8:	d3 d1       	rcall	.+934    	; 0x3c50 <fputc>
    38aa:	e8 cf       	rjmp	.-48     	; 0x387c <vfprintf+0x46>
    38ac:	91 2c       	mov	r9, r1
    38ae:	21 2c       	mov	r2, r1
    38b0:	31 2c       	mov	r3, r1
    38b2:	ff e1       	ldi	r31, 0x1F	; 31
    38b4:	f3 15       	cp	r31, r3
    38b6:	d8 f0       	brcs	.+54     	; 0x38ee <vfprintf+0xb8>
    38b8:	8b 32       	cpi	r24, 0x2B	; 43
    38ba:	79 f0       	breq	.+30     	; 0x38da <vfprintf+0xa4>
    38bc:	38 f4       	brcc	.+14     	; 0x38cc <vfprintf+0x96>
    38be:	80 32       	cpi	r24, 0x20	; 32
    38c0:	79 f0       	breq	.+30     	; 0x38e0 <vfprintf+0xaa>
    38c2:	83 32       	cpi	r24, 0x23	; 35
    38c4:	a1 f4       	brne	.+40     	; 0x38ee <vfprintf+0xb8>
    38c6:	23 2d       	mov	r18, r3
    38c8:	20 61       	ori	r18, 0x10	; 16
    38ca:	1d c0       	rjmp	.+58     	; 0x3906 <vfprintf+0xd0>
    38cc:	8d 32       	cpi	r24, 0x2D	; 45
    38ce:	61 f0       	breq	.+24     	; 0x38e8 <vfprintf+0xb2>
    38d0:	80 33       	cpi	r24, 0x30	; 48
    38d2:	69 f4       	brne	.+26     	; 0x38ee <vfprintf+0xb8>
    38d4:	23 2d       	mov	r18, r3
    38d6:	21 60       	ori	r18, 0x01	; 1
    38d8:	16 c0       	rjmp	.+44     	; 0x3906 <vfprintf+0xd0>
    38da:	83 2d       	mov	r24, r3
    38dc:	82 60       	ori	r24, 0x02	; 2
    38de:	38 2e       	mov	r3, r24
    38e0:	e3 2d       	mov	r30, r3
    38e2:	e4 60       	ori	r30, 0x04	; 4
    38e4:	3e 2e       	mov	r3, r30
    38e6:	2a c0       	rjmp	.+84     	; 0x393c <vfprintf+0x106>
    38e8:	f3 2d       	mov	r31, r3
    38ea:	f8 60       	ori	r31, 0x08	; 8
    38ec:	1d c0       	rjmp	.+58     	; 0x3928 <vfprintf+0xf2>
    38ee:	37 fc       	sbrc	r3, 7
    38f0:	2d c0       	rjmp	.+90     	; 0x394c <vfprintf+0x116>
    38f2:	20 ed       	ldi	r18, 0xD0	; 208
    38f4:	28 0f       	add	r18, r24
    38f6:	2a 30       	cpi	r18, 0x0A	; 10
    38f8:	40 f0       	brcs	.+16     	; 0x390a <vfprintf+0xd4>
    38fa:	8e 32       	cpi	r24, 0x2E	; 46
    38fc:	b9 f4       	brne	.+46     	; 0x392c <vfprintf+0xf6>
    38fe:	36 fc       	sbrc	r3, 6
    3900:	75 c1       	rjmp	.+746    	; 0x3bec <vfprintf+0x3b6>
    3902:	23 2d       	mov	r18, r3
    3904:	20 64       	ori	r18, 0x40	; 64
    3906:	32 2e       	mov	r3, r18
    3908:	19 c0       	rjmp	.+50     	; 0x393c <vfprintf+0x106>
    390a:	36 fe       	sbrs	r3, 6
    390c:	06 c0       	rjmp	.+12     	; 0x391a <vfprintf+0xe4>
    390e:	8a e0       	ldi	r24, 0x0A	; 10
    3910:	98 9e       	mul	r9, r24
    3912:	20 0d       	add	r18, r0
    3914:	11 24       	eor	r1, r1
    3916:	92 2e       	mov	r9, r18
    3918:	11 c0       	rjmp	.+34     	; 0x393c <vfprintf+0x106>
    391a:	ea e0       	ldi	r30, 0x0A	; 10
    391c:	2e 9e       	mul	r2, r30
    391e:	20 0d       	add	r18, r0
    3920:	11 24       	eor	r1, r1
    3922:	22 2e       	mov	r2, r18
    3924:	f3 2d       	mov	r31, r3
    3926:	f0 62       	ori	r31, 0x20	; 32
    3928:	3f 2e       	mov	r3, r31
    392a:	08 c0       	rjmp	.+16     	; 0x393c <vfprintf+0x106>
    392c:	8c 36       	cpi	r24, 0x6C	; 108
    392e:	21 f4       	brne	.+8      	; 0x3938 <vfprintf+0x102>
    3930:	83 2d       	mov	r24, r3
    3932:	80 68       	ori	r24, 0x80	; 128
    3934:	38 2e       	mov	r3, r24
    3936:	02 c0       	rjmp	.+4      	; 0x393c <vfprintf+0x106>
    3938:	88 36       	cpi	r24, 0x68	; 104
    393a:	41 f4       	brne	.+16     	; 0x394c <vfprintf+0x116>
    393c:	f7 01       	movw	r30, r14
    393e:	93 fd       	sbrc	r25, 3
    3940:	85 91       	lpm	r24, Z+
    3942:	93 ff       	sbrs	r25, 3
    3944:	81 91       	ld	r24, Z+
    3946:	7f 01       	movw	r14, r30
    3948:	81 11       	cpse	r24, r1
    394a:	b3 cf       	rjmp	.-154    	; 0x38b2 <vfprintf+0x7c>
    394c:	98 2f       	mov	r25, r24
    394e:	9f 7d       	andi	r25, 0xDF	; 223
    3950:	95 54       	subi	r25, 0x45	; 69
    3952:	93 30       	cpi	r25, 0x03	; 3
    3954:	28 f4       	brcc	.+10     	; 0x3960 <vfprintf+0x12a>
    3956:	0c 5f       	subi	r16, 0xFC	; 252
    3958:	1f 4f       	sbci	r17, 0xFF	; 255
    395a:	9f e3       	ldi	r25, 0x3F	; 63
    395c:	99 83       	std	Y+1, r25	; 0x01
    395e:	0d c0       	rjmp	.+26     	; 0x397a <vfprintf+0x144>
    3960:	83 36       	cpi	r24, 0x63	; 99
    3962:	31 f0       	breq	.+12     	; 0x3970 <vfprintf+0x13a>
    3964:	83 37       	cpi	r24, 0x73	; 115
    3966:	71 f0       	breq	.+28     	; 0x3984 <vfprintf+0x14e>
    3968:	83 35       	cpi	r24, 0x53	; 83
    396a:	09 f0       	breq	.+2      	; 0x396e <vfprintf+0x138>
    396c:	55 c0       	rjmp	.+170    	; 0x3a18 <vfprintf+0x1e2>
    396e:	20 c0       	rjmp	.+64     	; 0x39b0 <vfprintf+0x17a>
    3970:	f8 01       	movw	r30, r16
    3972:	80 81       	ld	r24, Z
    3974:	89 83       	std	Y+1, r24	; 0x01
    3976:	0e 5f       	subi	r16, 0xFE	; 254
    3978:	1f 4f       	sbci	r17, 0xFF	; 255
    397a:	88 24       	eor	r8, r8
    397c:	83 94       	inc	r8
    397e:	91 2c       	mov	r9, r1
    3980:	53 01       	movw	r10, r6
    3982:	12 c0       	rjmp	.+36     	; 0x39a8 <vfprintf+0x172>
    3984:	28 01       	movw	r4, r16
    3986:	f2 e0       	ldi	r31, 0x02	; 2
    3988:	4f 0e       	add	r4, r31
    398a:	51 1c       	adc	r5, r1
    398c:	f8 01       	movw	r30, r16
    398e:	a0 80       	ld	r10, Z
    3990:	b1 80       	ldd	r11, Z+1	; 0x01
    3992:	36 fe       	sbrs	r3, 6
    3994:	03 c0       	rjmp	.+6      	; 0x399c <vfprintf+0x166>
    3996:	69 2d       	mov	r22, r9
    3998:	70 e0       	ldi	r23, 0x00	; 0
    399a:	02 c0       	rjmp	.+4      	; 0x39a0 <vfprintf+0x16a>
    399c:	6f ef       	ldi	r22, 0xFF	; 255
    399e:	7f ef       	ldi	r23, 0xFF	; 255
    39a0:	c5 01       	movw	r24, r10
    39a2:	4b d1       	rcall	.+662    	; 0x3c3a <strnlen>
    39a4:	4c 01       	movw	r8, r24
    39a6:	82 01       	movw	r16, r4
    39a8:	f3 2d       	mov	r31, r3
    39aa:	ff 77       	andi	r31, 0x7F	; 127
    39ac:	3f 2e       	mov	r3, r31
    39ae:	15 c0       	rjmp	.+42     	; 0x39da <vfprintf+0x1a4>
    39b0:	28 01       	movw	r4, r16
    39b2:	22 e0       	ldi	r18, 0x02	; 2
    39b4:	42 0e       	add	r4, r18
    39b6:	51 1c       	adc	r5, r1
    39b8:	f8 01       	movw	r30, r16
    39ba:	a0 80       	ld	r10, Z
    39bc:	b1 80       	ldd	r11, Z+1	; 0x01
    39be:	36 fe       	sbrs	r3, 6
    39c0:	03 c0       	rjmp	.+6      	; 0x39c8 <vfprintf+0x192>
    39c2:	69 2d       	mov	r22, r9
    39c4:	70 e0       	ldi	r23, 0x00	; 0
    39c6:	02 c0       	rjmp	.+4      	; 0x39cc <vfprintf+0x196>
    39c8:	6f ef       	ldi	r22, 0xFF	; 255
    39ca:	7f ef       	ldi	r23, 0xFF	; 255
    39cc:	c5 01       	movw	r24, r10
    39ce:	2a d1       	rcall	.+596    	; 0x3c24 <strnlen_P>
    39d0:	4c 01       	movw	r8, r24
    39d2:	f3 2d       	mov	r31, r3
    39d4:	f0 68       	ori	r31, 0x80	; 128
    39d6:	3f 2e       	mov	r3, r31
    39d8:	82 01       	movw	r16, r4
    39da:	33 fc       	sbrc	r3, 3
    39dc:	19 c0       	rjmp	.+50     	; 0x3a10 <vfprintf+0x1da>
    39de:	82 2d       	mov	r24, r2
    39e0:	90 e0       	ldi	r25, 0x00	; 0
    39e2:	88 16       	cp	r8, r24
    39e4:	99 06       	cpc	r9, r25
    39e6:	a0 f4       	brcc	.+40     	; 0x3a10 <vfprintf+0x1da>
    39e8:	b6 01       	movw	r22, r12
    39ea:	80 e2       	ldi	r24, 0x20	; 32
    39ec:	90 e0       	ldi	r25, 0x00	; 0
    39ee:	30 d1       	rcall	.+608    	; 0x3c50 <fputc>
    39f0:	2a 94       	dec	r2
    39f2:	f5 cf       	rjmp	.-22     	; 0x39de <vfprintf+0x1a8>
    39f4:	f5 01       	movw	r30, r10
    39f6:	37 fc       	sbrc	r3, 7
    39f8:	85 91       	lpm	r24, Z+
    39fa:	37 fe       	sbrs	r3, 7
    39fc:	81 91       	ld	r24, Z+
    39fe:	5f 01       	movw	r10, r30
    3a00:	b6 01       	movw	r22, r12
    3a02:	90 e0       	ldi	r25, 0x00	; 0
    3a04:	25 d1       	rcall	.+586    	; 0x3c50 <fputc>
    3a06:	21 10       	cpse	r2, r1
    3a08:	2a 94       	dec	r2
    3a0a:	21 e0       	ldi	r18, 0x01	; 1
    3a0c:	82 1a       	sub	r8, r18
    3a0e:	91 08       	sbc	r9, r1
    3a10:	81 14       	cp	r8, r1
    3a12:	91 04       	cpc	r9, r1
    3a14:	79 f7       	brne	.-34     	; 0x39f4 <vfprintf+0x1be>
    3a16:	e1 c0       	rjmp	.+450    	; 0x3bda <vfprintf+0x3a4>
    3a18:	84 36       	cpi	r24, 0x64	; 100
    3a1a:	11 f0       	breq	.+4      	; 0x3a20 <vfprintf+0x1ea>
    3a1c:	89 36       	cpi	r24, 0x69	; 105
    3a1e:	39 f5       	brne	.+78     	; 0x3a6e <vfprintf+0x238>
    3a20:	f8 01       	movw	r30, r16
    3a22:	37 fe       	sbrs	r3, 7
    3a24:	07 c0       	rjmp	.+14     	; 0x3a34 <vfprintf+0x1fe>
    3a26:	60 81       	ld	r22, Z
    3a28:	71 81       	ldd	r23, Z+1	; 0x01
    3a2a:	82 81       	ldd	r24, Z+2	; 0x02
    3a2c:	93 81       	ldd	r25, Z+3	; 0x03
    3a2e:	0c 5f       	subi	r16, 0xFC	; 252
    3a30:	1f 4f       	sbci	r17, 0xFF	; 255
    3a32:	08 c0       	rjmp	.+16     	; 0x3a44 <vfprintf+0x20e>
    3a34:	60 81       	ld	r22, Z
    3a36:	71 81       	ldd	r23, Z+1	; 0x01
    3a38:	07 2e       	mov	r0, r23
    3a3a:	00 0c       	add	r0, r0
    3a3c:	88 0b       	sbc	r24, r24
    3a3e:	99 0b       	sbc	r25, r25
    3a40:	0e 5f       	subi	r16, 0xFE	; 254
    3a42:	1f 4f       	sbci	r17, 0xFF	; 255
    3a44:	f3 2d       	mov	r31, r3
    3a46:	ff 76       	andi	r31, 0x6F	; 111
    3a48:	3f 2e       	mov	r3, r31
    3a4a:	97 ff       	sbrs	r25, 7
    3a4c:	09 c0       	rjmp	.+18     	; 0x3a60 <vfprintf+0x22a>
    3a4e:	90 95       	com	r25
    3a50:	80 95       	com	r24
    3a52:	70 95       	com	r23
    3a54:	61 95       	neg	r22
    3a56:	7f 4f       	sbci	r23, 0xFF	; 255
    3a58:	8f 4f       	sbci	r24, 0xFF	; 255
    3a5a:	9f 4f       	sbci	r25, 0xFF	; 255
    3a5c:	f0 68       	ori	r31, 0x80	; 128
    3a5e:	3f 2e       	mov	r3, r31
    3a60:	2a e0       	ldi	r18, 0x0A	; 10
    3a62:	30 e0       	ldi	r19, 0x00	; 0
    3a64:	a3 01       	movw	r20, r6
    3a66:	30 d1       	rcall	.+608    	; 0x3cc8 <__ultoa_invert>
    3a68:	88 2e       	mov	r8, r24
    3a6a:	86 18       	sub	r8, r6
    3a6c:	44 c0       	rjmp	.+136    	; 0x3af6 <vfprintf+0x2c0>
    3a6e:	85 37       	cpi	r24, 0x75	; 117
    3a70:	31 f4       	brne	.+12     	; 0x3a7e <vfprintf+0x248>
    3a72:	23 2d       	mov	r18, r3
    3a74:	2f 7e       	andi	r18, 0xEF	; 239
    3a76:	b2 2e       	mov	r11, r18
    3a78:	2a e0       	ldi	r18, 0x0A	; 10
    3a7a:	30 e0       	ldi	r19, 0x00	; 0
    3a7c:	25 c0       	rjmp	.+74     	; 0x3ac8 <vfprintf+0x292>
    3a7e:	93 2d       	mov	r25, r3
    3a80:	99 7f       	andi	r25, 0xF9	; 249
    3a82:	b9 2e       	mov	r11, r25
    3a84:	8f 36       	cpi	r24, 0x6F	; 111
    3a86:	c1 f0       	breq	.+48     	; 0x3ab8 <vfprintf+0x282>
    3a88:	18 f4       	brcc	.+6      	; 0x3a90 <vfprintf+0x25a>
    3a8a:	88 35       	cpi	r24, 0x58	; 88
    3a8c:	79 f0       	breq	.+30     	; 0x3aac <vfprintf+0x276>
    3a8e:	ae c0       	rjmp	.+348    	; 0x3bec <vfprintf+0x3b6>
    3a90:	80 37       	cpi	r24, 0x70	; 112
    3a92:	19 f0       	breq	.+6      	; 0x3a9a <vfprintf+0x264>
    3a94:	88 37       	cpi	r24, 0x78	; 120
    3a96:	21 f0       	breq	.+8      	; 0x3aa0 <vfprintf+0x26a>
    3a98:	a9 c0       	rjmp	.+338    	; 0x3bec <vfprintf+0x3b6>
    3a9a:	e9 2f       	mov	r30, r25
    3a9c:	e0 61       	ori	r30, 0x10	; 16
    3a9e:	be 2e       	mov	r11, r30
    3aa0:	b4 fe       	sbrs	r11, 4
    3aa2:	0d c0       	rjmp	.+26     	; 0x3abe <vfprintf+0x288>
    3aa4:	fb 2d       	mov	r31, r11
    3aa6:	f4 60       	ori	r31, 0x04	; 4
    3aa8:	bf 2e       	mov	r11, r31
    3aaa:	09 c0       	rjmp	.+18     	; 0x3abe <vfprintf+0x288>
    3aac:	34 fe       	sbrs	r3, 4
    3aae:	0a c0       	rjmp	.+20     	; 0x3ac4 <vfprintf+0x28e>
    3ab0:	29 2f       	mov	r18, r25
    3ab2:	26 60       	ori	r18, 0x06	; 6
    3ab4:	b2 2e       	mov	r11, r18
    3ab6:	06 c0       	rjmp	.+12     	; 0x3ac4 <vfprintf+0x28e>
    3ab8:	28 e0       	ldi	r18, 0x08	; 8
    3aba:	30 e0       	ldi	r19, 0x00	; 0
    3abc:	05 c0       	rjmp	.+10     	; 0x3ac8 <vfprintf+0x292>
    3abe:	20 e1       	ldi	r18, 0x10	; 16
    3ac0:	30 e0       	ldi	r19, 0x00	; 0
    3ac2:	02 c0       	rjmp	.+4      	; 0x3ac8 <vfprintf+0x292>
    3ac4:	20 e1       	ldi	r18, 0x10	; 16
    3ac6:	32 e0       	ldi	r19, 0x02	; 2
    3ac8:	f8 01       	movw	r30, r16
    3aca:	b7 fe       	sbrs	r11, 7
    3acc:	07 c0       	rjmp	.+14     	; 0x3adc <vfprintf+0x2a6>
    3ace:	60 81       	ld	r22, Z
    3ad0:	71 81       	ldd	r23, Z+1	; 0x01
    3ad2:	82 81       	ldd	r24, Z+2	; 0x02
    3ad4:	93 81       	ldd	r25, Z+3	; 0x03
    3ad6:	0c 5f       	subi	r16, 0xFC	; 252
    3ad8:	1f 4f       	sbci	r17, 0xFF	; 255
    3ada:	06 c0       	rjmp	.+12     	; 0x3ae8 <vfprintf+0x2b2>
    3adc:	60 81       	ld	r22, Z
    3ade:	71 81       	ldd	r23, Z+1	; 0x01
    3ae0:	80 e0       	ldi	r24, 0x00	; 0
    3ae2:	90 e0       	ldi	r25, 0x00	; 0
    3ae4:	0e 5f       	subi	r16, 0xFE	; 254
    3ae6:	1f 4f       	sbci	r17, 0xFF	; 255
    3ae8:	a3 01       	movw	r20, r6
    3aea:	ee d0       	rcall	.+476    	; 0x3cc8 <__ultoa_invert>
    3aec:	88 2e       	mov	r8, r24
    3aee:	86 18       	sub	r8, r6
    3af0:	fb 2d       	mov	r31, r11
    3af2:	ff 77       	andi	r31, 0x7F	; 127
    3af4:	3f 2e       	mov	r3, r31
    3af6:	36 fe       	sbrs	r3, 6
    3af8:	0d c0       	rjmp	.+26     	; 0x3b14 <vfprintf+0x2de>
    3afa:	23 2d       	mov	r18, r3
    3afc:	2e 7f       	andi	r18, 0xFE	; 254
    3afe:	a2 2e       	mov	r10, r18
    3b00:	89 14       	cp	r8, r9
    3b02:	58 f4       	brcc	.+22     	; 0x3b1a <vfprintf+0x2e4>
    3b04:	34 fe       	sbrs	r3, 4
    3b06:	0b c0       	rjmp	.+22     	; 0x3b1e <vfprintf+0x2e8>
    3b08:	32 fc       	sbrc	r3, 2
    3b0a:	09 c0       	rjmp	.+18     	; 0x3b1e <vfprintf+0x2e8>
    3b0c:	83 2d       	mov	r24, r3
    3b0e:	8e 7e       	andi	r24, 0xEE	; 238
    3b10:	a8 2e       	mov	r10, r24
    3b12:	05 c0       	rjmp	.+10     	; 0x3b1e <vfprintf+0x2e8>
    3b14:	b8 2c       	mov	r11, r8
    3b16:	a3 2c       	mov	r10, r3
    3b18:	03 c0       	rjmp	.+6      	; 0x3b20 <vfprintf+0x2ea>
    3b1a:	b8 2c       	mov	r11, r8
    3b1c:	01 c0       	rjmp	.+2      	; 0x3b20 <vfprintf+0x2ea>
    3b1e:	b9 2c       	mov	r11, r9
    3b20:	a4 fe       	sbrs	r10, 4
    3b22:	0f c0       	rjmp	.+30     	; 0x3b42 <vfprintf+0x30c>
    3b24:	fe 01       	movw	r30, r28
    3b26:	e8 0d       	add	r30, r8
    3b28:	f1 1d       	adc	r31, r1
    3b2a:	80 81       	ld	r24, Z
    3b2c:	80 33       	cpi	r24, 0x30	; 48
    3b2e:	21 f4       	brne	.+8      	; 0x3b38 <vfprintf+0x302>
    3b30:	9a 2d       	mov	r25, r10
    3b32:	99 7e       	andi	r25, 0xE9	; 233
    3b34:	a9 2e       	mov	r10, r25
    3b36:	09 c0       	rjmp	.+18     	; 0x3b4a <vfprintf+0x314>
    3b38:	a2 fe       	sbrs	r10, 2
    3b3a:	06 c0       	rjmp	.+12     	; 0x3b48 <vfprintf+0x312>
    3b3c:	b3 94       	inc	r11
    3b3e:	b3 94       	inc	r11
    3b40:	04 c0       	rjmp	.+8      	; 0x3b4a <vfprintf+0x314>
    3b42:	8a 2d       	mov	r24, r10
    3b44:	86 78       	andi	r24, 0x86	; 134
    3b46:	09 f0       	breq	.+2      	; 0x3b4a <vfprintf+0x314>
    3b48:	b3 94       	inc	r11
    3b4a:	a3 fc       	sbrc	r10, 3
    3b4c:	10 c0       	rjmp	.+32     	; 0x3b6e <vfprintf+0x338>
    3b4e:	a0 fe       	sbrs	r10, 0
    3b50:	06 c0       	rjmp	.+12     	; 0x3b5e <vfprintf+0x328>
    3b52:	b2 14       	cp	r11, r2
    3b54:	80 f4       	brcc	.+32     	; 0x3b76 <vfprintf+0x340>
    3b56:	28 0c       	add	r2, r8
    3b58:	92 2c       	mov	r9, r2
    3b5a:	9b 18       	sub	r9, r11
    3b5c:	0d c0       	rjmp	.+26     	; 0x3b78 <vfprintf+0x342>
    3b5e:	b2 14       	cp	r11, r2
    3b60:	58 f4       	brcc	.+22     	; 0x3b78 <vfprintf+0x342>
    3b62:	b6 01       	movw	r22, r12
    3b64:	80 e2       	ldi	r24, 0x20	; 32
    3b66:	90 e0       	ldi	r25, 0x00	; 0
    3b68:	73 d0       	rcall	.+230    	; 0x3c50 <fputc>
    3b6a:	b3 94       	inc	r11
    3b6c:	f8 cf       	rjmp	.-16     	; 0x3b5e <vfprintf+0x328>
    3b6e:	b2 14       	cp	r11, r2
    3b70:	18 f4       	brcc	.+6      	; 0x3b78 <vfprintf+0x342>
    3b72:	2b 18       	sub	r2, r11
    3b74:	02 c0       	rjmp	.+4      	; 0x3b7a <vfprintf+0x344>
    3b76:	98 2c       	mov	r9, r8
    3b78:	21 2c       	mov	r2, r1
    3b7a:	a4 fe       	sbrs	r10, 4
    3b7c:	0f c0       	rjmp	.+30     	; 0x3b9c <vfprintf+0x366>
    3b7e:	b6 01       	movw	r22, r12
    3b80:	80 e3       	ldi	r24, 0x30	; 48
    3b82:	90 e0       	ldi	r25, 0x00	; 0
    3b84:	65 d0       	rcall	.+202    	; 0x3c50 <fputc>
    3b86:	a2 fe       	sbrs	r10, 2
    3b88:	16 c0       	rjmp	.+44     	; 0x3bb6 <vfprintf+0x380>
    3b8a:	a1 fc       	sbrc	r10, 1
    3b8c:	03 c0       	rjmp	.+6      	; 0x3b94 <vfprintf+0x35e>
    3b8e:	88 e7       	ldi	r24, 0x78	; 120
    3b90:	90 e0       	ldi	r25, 0x00	; 0
    3b92:	02 c0       	rjmp	.+4      	; 0x3b98 <vfprintf+0x362>
    3b94:	88 e5       	ldi	r24, 0x58	; 88
    3b96:	90 e0       	ldi	r25, 0x00	; 0
    3b98:	b6 01       	movw	r22, r12
    3b9a:	0c c0       	rjmp	.+24     	; 0x3bb4 <vfprintf+0x37e>
    3b9c:	8a 2d       	mov	r24, r10
    3b9e:	86 78       	andi	r24, 0x86	; 134
    3ba0:	51 f0       	breq	.+20     	; 0x3bb6 <vfprintf+0x380>
    3ba2:	a1 fe       	sbrs	r10, 1
    3ba4:	02 c0       	rjmp	.+4      	; 0x3baa <vfprintf+0x374>
    3ba6:	8b e2       	ldi	r24, 0x2B	; 43
    3ba8:	01 c0       	rjmp	.+2      	; 0x3bac <vfprintf+0x376>
    3baa:	80 e2       	ldi	r24, 0x20	; 32
    3bac:	a7 fc       	sbrc	r10, 7
    3bae:	8d e2       	ldi	r24, 0x2D	; 45
    3bb0:	b6 01       	movw	r22, r12
    3bb2:	90 e0       	ldi	r25, 0x00	; 0
    3bb4:	4d d0       	rcall	.+154    	; 0x3c50 <fputc>
    3bb6:	89 14       	cp	r8, r9
    3bb8:	30 f4       	brcc	.+12     	; 0x3bc6 <vfprintf+0x390>
    3bba:	b6 01       	movw	r22, r12
    3bbc:	80 e3       	ldi	r24, 0x30	; 48
    3bbe:	90 e0       	ldi	r25, 0x00	; 0
    3bc0:	47 d0       	rcall	.+142    	; 0x3c50 <fputc>
    3bc2:	9a 94       	dec	r9
    3bc4:	f8 cf       	rjmp	.-16     	; 0x3bb6 <vfprintf+0x380>
    3bc6:	8a 94       	dec	r8
    3bc8:	f3 01       	movw	r30, r6
    3bca:	e8 0d       	add	r30, r8
    3bcc:	f1 1d       	adc	r31, r1
    3bce:	80 81       	ld	r24, Z
    3bd0:	b6 01       	movw	r22, r12
    3bd2:	90 e0       	ldi	r25, 0x00	; 0
    3bd4:	3d d0       	rcall	.+122    	; 0x3c50 <fputc>
    3bd6:	81 10       	cpse	r8, r1
    3bd8:	f6 cf       	rjmp	.-20     	; 0x3bc6 <vfprintf+0x390>
    3bda:	22 20       	and	r2, r2
    3bdc:	09 f4       	brne	.+2      	; 0x3be0 <vfprintf+0x3aa>
    3bde:	4e ce       	rjmp	.-868    	; 0x387c <vfprintf+0x46>
    3be0:	b6 01       	movw	r22, r12
    3be2:	80 e2       	ldi	r24, 0x20	; 32
    3be4:	90 e0       	ldi	r25, 0x00	; 0
    3be6:	34 d0       	rcall	.+104    	; 0x3c50 <fputc>
    3be8:	2a 94       	dec	r2
    3bea:	f7 cf       	rjmp	.-18     	; 0x3bda <vfprintf+0x3a4>
    3bec:	f6 01       	movw	r30, r12
    3bee:	86 81       	ldd	r24, Z+6	; 0x06
    3bf0:	97 81       	ldd	r25, Z+7	; 0x07
    3bf2:	02 c0       	rjmp	.+4      	; 0x3bf8 <vfprintf+0x3c2>
    3bf4:	8f ef       	ldi	r24, 0xFF	; 255
    3bf6:	9f ef       	ldi	r25, 0xFF	; 255
    3bf8:	2b 96       	adiw	r28, 0x0b	; 11
    3bfa:	cd bf       	out	0x3d, r28	; 61
    3bfc:	de bf       	out	0x3e, r29	; 62
    3bfe:	df 91       	pop	r29
    3c00:	cf 91       	pop	r28
    3c02:	1f 91       	pop	r17
    3c04:	0f 91       	pop	r16
    3c06:	ff 90       	pop	r15
    3c08:	ef 90       	pop	r14
    3c0a:	df 90       	pop	r13
    3c0c:	cf 90       	pop	r12
    3c0e:	bf 90       	pop	r11
    3c10:	af 90       	pop	r10
    3c12:	9f 90       	pop	r9
    3c14:	8f 90       	pop	r8
    3c16:	7f 90       	pop	r7
    3c18:	6f 90       	pop	r6
    3c1a:	5f 90       	pop	r5
    3c1c:	4f 90       	pop	r4
    3c1e:	3f 90       	pop	r3
    3c20:	2f 90       	pop	r2
    3c22:	08 95       	ret

00003c24 <strnlen_P>:
    3c24:	fc 01       	movw	r30, r24
    3c26:	05 90       	lpm	r0, Z+
    3c28:	61 50       	subi	r22, 0x01	; 1
    3c2a:	70 40       	sbci	r23, 0x00	; 0
    3c2c:	01 10       	cpse	r0, r1
    3c2e:	d8 f7       	brcc	.-10     	; 0x3c26 <strnlen_P+0x2>
    3c30:	80 95       	com	r24
    3c32:	90 95       	com	r25
    3c34:	8e 0f       	add	r24, r30
    3c36:	9f 1f       	adc	r25, r31
    3c38:	08 95       	ret

00003c3a <strnlen>:
    3c3a:	fc 01       	movw	r30, r24
    3c3c:	61 50       	subi	r22, 0x01	; 1
    3c3e:	70 40       	sbci	r23, 0x00	; 0
    3c40:	01 90       	ld	r0, Z+
    3c42:	01 10       	cpse	r0, r1
    3c44:	d8 f7       	brcc	.-10     	; 0x3c3c <strnlen+0x2>
    3c46:	80 95       	com	r24
    3c48:	90 95       	com	r25
    3c4a:	8e 0f       	add	r24, r30
    3c4c:	9f 1f       	adc	r25, r31
    3c4e:	08 95       	ret

00003c50 <fputc>:
    3c50:	0f 93       	push	r16
    3c52:	1f 93       	push	r17
    3c54:	cf 93       	push	r28
    3c56:	df 93       	push	r29
    3c58:	fb 01       	movw	r30, r22
    3c5a:	23 81       	ldd	r18, Z+3	; 0x03
    3c5c:	21 fd       	sbrc	r18, 1
    3c5e:	03 c0       	rjmp	.+6      	; 0x3c66 <fputc+0x16>
    3c60:	8f ef       	ldi	r24, 0xFF	; 255
    3c62:	9f ef       	ldi	r25, 0xFF	; 255
    3c64:	2c c0       	rjmp	.+88     	; 0x3cbe <fputc+0x6e>
    3c66:	22 ff       	sbrs	r18, 2
    3c68:	16 c0       	rjmp	.+44     	; 0x3c96 <fputc+0x46>
    3c6a:	46 81       	ldd	r20, Z+6	; 0x06
    3c6c:	57 81       	ldd	r21, Z+7	; 0x07
    3c6e:	24 81       	ldd	r18, Z+4	; 0x04
    3c70:	35 81       	ldd	r19, Z+5	; 0x05
    3c72:	42 17       	cp	r20, r18
    3c74:	53 07       	cpc	r21, r19
    3c76:	44 f4       	brge	.+16     	; 0x3c88 <fputc+0x38>
    3c78:	a0 81       	ld	r26, Z
    3c7a:	b1 81       	ldd	r27, Z+1	; 0x01
    3c7c:	9d 01       	movw	r18, r26
    3c7e:	2f 5f       	subi	r18, 0xFF	; 255
    3c80:	3f 4f       	sbci	r19, 0xFF	; 255
    3c82:	20 83       	st	Z, r18
    3c84:	31 83       	std	Z+1, r19	; 0x01
    3c86:	8c 93       	st	X, r24
    3c88:	26 81       	ldd	r18, Z+6	; 0x06
    3c8a:	37 81       	ldd	r19, Z+7	; 0x07
    3c8c:	2f 5f       	subi	r18, 0xFF	; 255
    3c8e:	3f 4f       	sbci	r19, 0xFF	; 255
    3c90:	26 83       	std	Z+6, r18	; 0x06
    3c92:	37 83       	std	Z+7, r19	; 0x07
    3c94:	14 c0       	rjmp	.+40     	; 0x3cbe <fputc+0x6e>
    3c96:	8b 01       	movw	r16, r22
    3c98:	ec 01       	movw	r28, r24
    3c9a:	fb 01       	movw	r30, r22
    3c9c:	00 84       	ldd	r0, Z+8	; 0x08
    3c9e:	f1 85       	ldd	r31, Z+9	; 0x09
    3ca0:	e0 2d       	mov	r30, r0
    3ca2:	19 95       	eicall
    3ca4:	89 2b       	or	r24, r25
    3ca6:	e1 f6       	brne	.-72     	; 0x3c60 <fputc+0x10>
    3ca8:	d8 01       	movw	r26, r16
    3caa:	16 96       	adiw	r26, 0x06	; 6
    3cac:	8d 91       	ld	r24, X+
    3cae:	9c 91       	ld	r25, X
    3cb0:	17 97       	sbiw	r26, 0x07	; 7
    3cb2:	01 96       	adiw	r24, 0x01	; 1
    3cb4:	16 96       	adiw	r26, 0x06	; 6
    3cb6:	8d 93       	st	X+, r24
    3cb8:	9c 93       	st	X, r25
    3cba:	17 97       	sbiw	r26, 0x07	; 7
    3cbc:	ce 01       	movw	r24, r28
    3cbe:	df 91       	pop	r29
    3cc0:	cf 91       	pop	r28
    3cc2:	1f 91       	pop	r17
    3cc4:	0f 91       	pop	r16
    3cc6:	08 95       	ret

00003cc8 <__ultoa_invert>:
    3cc8:	fa 01       	movw	r30, r20
    3cca:	aa 27       	eor	r26, r26
    3ccc:	28 30       	cpi	r18, 0x08	; 8
    3cce:	51 f1       	breq	.+84     	; 0x3d24 <__ultoa_invert+0x5c>
    3cd0:	20 31       	cpi	r18, 0x10	; 16
    3cd2:	81 f1       	breq	.+96     	; 0x3d34 <__ultoa_invert+0x6c>
    3cd4:	e8 94       	clt
    3cd6:	6f 93       	push	r22
    3cd8:	6e 7f       	andi	r22, 0xFE	; 254
    3cda:	6e 5f       	subi	r22, 0xFE	; 254
    3cdc:	7f 4f       	sbci	r23, 0xFF	; 255
    3cde:	8f 4f       	sbci	r24, 0xFF	; 255
    3ce0:	9f 4f       	sbci	r25, 0xFF	; 255
    3ce2:	af 4f       	sbci	r26, 0xFF	; 255
    3ce4:	b1 e0       	ldi	r27, 0x01	; 1
    3ce6:	3e d0       	rcall	.+124    	; 0x3d64 <__ultoa_invert+0x9c>
    3ce8:	b4 e0       	ldi	r27, 0x04	; 4
    3cea:	3c d0       	rcall	.+120    	; 0x3d64 <__ultoa_invert+0x9c>
    3cec:	67 0f       	add	r22, r23
    3cee:	78 1f       	adc	r23, r24
    3cf0:	89 1f       	adc	r24, r25
    3cf2:	9a 1f       	adc	r25, r26
    3cf4:	a1 1d       	adc	r26, r1
    3cf6:	68 0f       	add	r22, r24
    3cf8:	79 1f       	adc	r23, r25
    3cfa:	8a 1f       	adc	r24, r26
    3cfc:	91 1d       	adc	r25, r1
    3cfe:	a1 1d       	adc	r26, r1
    3d00:	6a 0f       	add	r22, r26
    3d02:	71 1d       	adc	r23, r1
    3d04:	81 1d       	adc	r24, r1
    3d06:	91 1d       	adc	r25, r1
    3d08:	a1 1d       	adc	r26, r1
    3d0a:	20 d0       	rcall	.+64     	; 0x3d4c <__ultoa_invert+0x84>
    3d0c:	09 f4       	brne	.+2      	; 0x3d10 <__ultoa_invert+0x48>
    3d0e:	68 94       	set
    3d10:	3f 91       	pop	r19
    3d12:	2a e0       	ldi	r18, 0x0A	; 10
    3d14:	26 9f       	mul	r18, r22
    3d16:	11 24       	eor	r1, r1
    3d18:	30 19       	sub	r19, r0
    3d1a:	30 5d       	subi	r19, 0xD0	; 208
    3d1c:	31 93       	st	Z+, r19
    3d1e:	de f6       	brtc	.-74     	; 0x3cd6 <__ultoa_invert+0xe>
    3d20:	cf 01       	movw	r24, r30
    3d22:	08 95       	ret
    3d24:	46 2f       	mov	r20, r22
    3d26:	47 70       	andi	r20, 0x07	; 7
    3d28:	40 5d       	subi	r20, 0xD0	; 208
    3d2a:	41 93       	st	Z+, r20
    3d2c:	b3 e0       	ldi	r27, 0x03	; 3
    3d2e:	0f d0       	rcall	.+30     	; 0x3d4e <__ultoa_invert+0x86>
    3d30:	c9 f7       	brne	.-14     	; 0x3d24 <__ultoa_invert+0x5c>
    3d32:	f6 cf       	rjmp	.-20     	; 0x3d20 <__ultoa_invert+0x58>
    3d34:	46 2f       	mov	r20, r22
    3d36:	4f 70       	andi	r20, 0x0F	; 15
    3d38:	40 5d       	subi	r20, 0xD0	; 208
    3d3a:	4a 33       	cpi	r20, 0x3A	; 58
    3d3c:	18 f0       	brcs	.+6      	; 0x3d44 <__ultoa_invert+0x7c>
    3d3e:	49 5d       	subi	r20, 0xD9	; 217
    3d40:	31 fd       	sbrc	r19, 1
    3d42:	40 52       	subi	r20, 0x20	; 32
    3d44:	41 93       	st	Z+, r20
    3d46:	02 d0       	rcall	.+4      	; 0x3d4c <__ultoa_invert+0x84>
    3d48:	a9 f7       	brne	.-22     	; 0x3d34 <__ultoa_invert+0x6c>
    3d4a:	ea cf       	rjmp	.-44     	; 0x3d20 <__ultoa_invert+0x58>
    3d4c:	b4 e0       	ldi	r27, 0x04	; 4
    3d4e:	a6 95       	lsr	r26
    3d50:	97 95       	ror	r25
    3d52:	87 95       	ror	r24
    3d54:	77 95       	ror	r23
    3d56:	67 95       	ror	r22
    3d58:	ba 95       	dec	r27
    3d5a:	c9 f7       	brne	.-14     	; 0x3d4e <__ultoa_invert+0x86>
    3d5c:	00 97       	sbiw	r24, 0x00	; 0
    3d5e:	61 05       	cpc	r22, r1
    3d60:	71 05       	cpc	r23, r1
    3d62:	08 95       	ret
    3d64:	9b 01       	movw	r18, r22
    3d66:	ac 01       	movw	r20, r24
    3d68:	0a 2e       	mov	r0, r26
    3d6a:	06 94       	lsr	r0
    3d6c:	57 95       	ror	r21
    3d6e:	47 95       	ror	r20
    3d70:	37 95       	ror	r19
    3d72:	27 95       	ror	r18
    3d74:	ba 95       	dec	r27
    3d76:	c9 f7       	brne	.-14     	; 0x3d6a <__ultoa_invert+0xa2>
    3d78:	62 0f       	add	r22, r18
    3d7a:	73 1f       	adc	r23, r19
    3d7c:	84 1f       	adc	r24, r20
    3d7e:	95 1f       	adc	r25, r21
    3d80:	a0 1d       	adc	r26, r0
    3d82:	08 95       	ret

00003d84 <_exit>:
    3d84:	f8 94       	cli

00003d86 <__stop_program>:
    3d86:	ff cf       	rjmp	.-2      	; 0x3d86 <__stop_program>
