[13:43:31.732] <TB3>     INFO: *** Welcome to pxar ***
[13:43:31.732] <TB3>     INFO: *** Today: 2016/06/13
[13:43:31.739] <TB3>     INFO: *** Version: b2a7-dirty
[13:43:31.739] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C15.dat
[13:43:31.740] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:43:31.740] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//defaultMaskFile.dat
[13:43:31.740] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters_C15.dat
[13:43:31.818] <TB3>     INFO:         clk: 4
[13:43:31.818] <TB3>     INFO:         ctr: 4
[13:43:31.818] <TB3>     INFO:         sda: 19
[13:43:31.818] <TB3>     INFO:         tin: 9
[13:43:31.818] <TB3>     INFO:         level: 15
[13:43:31.818] <TB3>     INFO:         triggerdelay: 0
[13:43:31.818] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:43:31.818] <TB3>     INFO: Log level: DEBUG
[13:43:31.826] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:43:31.838] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:43:31.841] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:43:31.845] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:43:33.406] <TB3>     INFO: DUT info: 
[13:43:33.406] <TB3>     INFO: The DUT currently contains the following objects:
[13:43:33.406] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:43:33.406] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:43:33.406] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:43:33.406] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:43:33.406] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:33.406] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:33.406] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:33.406] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:33.406] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:33.406] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:33.406] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:33.406] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:33.406] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:33.406] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:33.406] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:33.406] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:33.406] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:33.406] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:33.406] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:33.406] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:43:33.407] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:43:33.408] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:43:33.409] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:43:33.409] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:43:33.409] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:43:33.409] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:43:33.409] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:43:33.409] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:43:33.409] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:43:33.416] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30871552
[13:43:33.416] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x20768d0
[13:43:33.416] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1e4b770
[13:43:33.416] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f983dd94010
[13:43:33.416] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f9843fff510
[13:43:33.416] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30937088 fPxarMemory = 0x7f983dd94010
[13:43:33.421] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 377.8mA
[13:43:33.422] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.1mA
[13:43:33.422] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.7 C
[13:43:33.422] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:43:33.823] <TB3>     INFO: enter 'restricted' command line mode
[13:43:33.823] <TB3>     INFO: enter test to run
[13:43:33.823] <TB3>     INFO:   test: FPIXTest no parameter change
[13:43:33.823] <TB3>     INFO:   running: fpixtest
[13:43:33.823] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:43:33.826] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:43:33.826] <TB3>     INFO: ######################################################################
[13:43:33.826] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:43:33.826] <TB3>     INFO: ######################################################################
[13:43:33.830] <TB3>     INFO: ######################################################################
[13:43:33.830] <TB3>     INFO: PixTestPretest::doTest()
[13:43:33.830] <TB3>     INFO: ######################################################################
[13:43:33.832] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:33.833] <TB3>     INFO:    PixTestPretest::programROC() 
[13:43:33.833] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:51.849] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:43:51.849] <TB3>     INFO: IA differences per ROC:  17.7 18.5 17.7 17.7 20.1 17.7 19.3 17.7 19.3 20.9 19.3 20.1 17.7 17.7 19.3 21.7
[13:43:51.918] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:51.918] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:43:51.918] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:52.021] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[13:43:52.122] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.1188 mA
[13:43:52.223] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  83 Ia 24.7188 mA
[13:43:52.323] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 23.9188 mA
[13:43:52.425] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.9188 mA
[13:43:52.527] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.3188 mA
[13:43:52.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  88 Ia 24.7188 mA
[13:43:52.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  85 Ia 23.9188 mA
[13:43:52.830] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.3188 mA
[13:43:52.930] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  88 Ia 24.7188 mA
[13:43:53.031] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  85 Ia 24.7188 mA
[13:43:53.131] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  82 Ia 23.9188 mA
[13:43:53.233] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.7188 mA
[13:43:53.333] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  75 Ia 23.9188 mA
[13:43:53.434] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.3188 mA
[13:43:53.536] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  88 Ia 24.7188 mA
[13:43:53.637] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  85 Ia 23.9188 mA
[13:43:53.739] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.9188 mA
[13:43:53.840] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.3188 mA
[13:43:53.941] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  88 Ia 24.7188 mA
[13:43:54.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  85 Ia 23.9188 mA
[13:43:54.143] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.9188 mA
[13:43:54.245] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 25.5188 mA
[13:43:54.345] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  70 Ia 23.9188 mA
[13:43:54.447] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.9188 mA
[13:43:54.548] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 24.7188 mA
[13:43:54.649] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  75 Ia 23.9188 mA
[13:43:54.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.1188 mA
[13:43:54.851] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  83 Ia 24.7188 mA
[13:43:54.952] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  80 Ia 23.9188 mA
[13:43:55.053] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.3188 mA
[13:43:55.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  88 Ia 24.7188 mA
[13:43:55.254] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  85 Ia 23.9188 mA
[13:43:55.356] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.9188 mA
[13:43:55.457] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 26.3188 mA
[13:43:55.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  65 Ia 23.9188 mA
[13:43:55.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[13:43:55.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[13:43:55.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  85
[13:43:55.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  82
[13:43:55.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  75
[13:43:55.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  85
[13:43:55.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[13:43:55.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  85
[13:43:55.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[13:43:55.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  70
[13:43:55.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  78
[13:43:55.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  75
[13:43:55.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  80
[13:43:55.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  85
[13:43:55.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[13:43:55.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  65
[13:43:57.416] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 384.3 mA = 24.0187 mA/ROC
[13:43:57.416] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  18.5
[13:43:57.448] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:57.448] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:43:57.448] <TB3>     INFO:    ----------------------------------------------------------------------
[13:43:57.584] <TB3>     INFO: Expecting 231680 events.
[13:44:05.762] <TB3>     INFO: 231680 events read in total (7461ms).
[13:44:05.919] <TB3>     INFO: Test took 8468ms.
[13:44:06.121] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 87 and Delta(CalDel) = 62
[13:44:06.126] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 90 and Delta(CalDel) = 62
[13:44:06.130] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 84 and Delta(CalDel) = 62
[13:44:06.133] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 74 and Delta(CalDel) = 64
[13:44:06.136] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 95 and Delta(CalDel) = 61
[13:44:06.140] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 81 and Delta(CalDel) = 61
[13:44:06.144] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 81 and Delta(CalDel) = 60
[13:44:06.148] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 102 and Delta(CalDel) = 60
[13:44:06.151] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 77 and Delta(CalDel) = 62
[13:44:06.155] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 74 and Delta(CalDel) = 63
[13:44:06.158] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 108 and Delta(CalDel) = 61
[13:44:06.162] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 88 and Delta(CalDel) = 69
[13:44:06.165] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 93 and Delta(CalDel) = 64
[13:44:06.169] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 84 and Delta(CalDel) = 61
[13:44:06.172] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 88 and Delta(CalDel) = 61
[13:44:06.176] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 99 and Delta(CalDel) = 62
[13:44:06.219] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:44:06.255] <TB3>     INFO:    ----------------------------------------------------------------------
[13:44:06.255] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:44:06.255] <TB3>     INFO:    ----------------------------------------------------------------------
[13:44:06.392] <TB3>     INFO: Expecting 231680 events.
[13:44:14.619] <TB3>     INFO: 231680 events read in total (7513ms).
[13:44:14.625] <TB3>     INFO: Test took 8365ms.
[13:44:14.649] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 30.5
[13:44:14.963] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30.5
[13:44:14.968] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30
[13:44:14.972] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 32
[13:44:14.976] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 31
[13:44:14.979] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30
[13:44:14.983] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30.5
[13:44:14.987] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 108 +/- 29
[13:44:14.990] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30.5
[13:44:14.994] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 31.5
[13:44:14.998] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[13:44:14.002] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 34
[13:44:15.006] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 32
[13:44:15.011] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31
[13:44:15.014] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[13:44:15.018] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31
[13:44:15.054] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:44:15.055] <TB3>     INFO: CalDel:      144   124   138   149   127   133   133   108   135   154   128   150   143   147   144   148
[13:44:15.055] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:44:15.059] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C0.dat
[13:44:15.060] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C1.dat
[13:44:15.060] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C2.dat
[13:44:15.060] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C3.dat
[13:44:15.060] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C4.dat
[13:44:15.060] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C5.dat
[13:44:15.060] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C6.dat
[13:44:15.061] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C7.dat
[13:44:15.061] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C8.dat
[13:44:15.061] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C9.dat
[13:44:15.061] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C10.dat
[13:44:15.061] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C11.dat
[13:44:15.062] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C12.dat
[13:44:15.062] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C13.dat
[13:44:15.062] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C14.dat
[13:44:15.062] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters_C15.dat
[13:44:15.062] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:44:15.062] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:44:15.062] <TB3>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[13:44:15.063] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:44:15.152] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:44:15.152] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:44:15.152] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:44:15.152] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:44:15.155] <TB3>     INFO: ######################################################################
[13:44:15.155] <TB3>     INFO: PixTestTiming::doTest()
[13:44:15.155] <TB3>     INFO: ######################################################################
[13:44:15.156] <TB3>     INFO:    ----------------------------------------------------------------------
[13:44:15.156] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:44:15.156] <TB3>     INFO:    ----------------------------------------------------------------------
[13:44:15.156] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:44:17.052] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:44:19.325] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:44:21.598] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:44:23.872] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:44:26.145] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:44:28.419] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:44:30.692] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:44:32.965] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:44:35.238] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:44:37.512] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:44:39.785] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:44:42.060] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:44:44.334] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:44:46.606] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:44:48.880] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:44:51.153] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:45:03.643] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:45:05.918] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:45:08.191] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:45:10.466] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:45:12.739] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:45:15.012] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:45:17.286] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:45:19.560] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:45:21.080] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:45:22.601] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:45:24.123] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:45:25.644] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:45:27.165] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:45:28.686] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:45:30.206] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:45:31.727] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:45:33.248] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:45:34.769] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:45:36.290] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:45:37.810] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:45:39.331] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:45:40.852] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:45:42.372] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:45:43.893] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:45:46.167] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:45:48.441] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:45:50.713] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:45:52.987] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:45:55.261] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:45:57.534] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:45:59.807] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:46:02.082] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:46:04.356] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:46:06.629] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:46:08.902] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:46:11.175] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:46:13.450] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:46:15.725] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:46:17.998] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:46:20.271] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:46:22.545] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:46:24.818] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:46:27.092] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:46:29.366] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:46:31.640] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:46:33.914] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:46:36.188] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:46:38.461] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:46:40.735] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:46:43.013] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:46:45.287] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:46:47.559] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:46:49.833] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:46:52.107] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:46:54.380] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:46:56.653] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:46:58.173] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:47:00.447] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:47:02.719] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:47:04.991] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:47:07.265] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:47:09.540] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:47:11.814] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:47:14.087] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:47:26.610] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:47:28.130] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:47:29.650] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:47:31.171] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:47:32.692] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:47:34.211] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:47:35.731] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:47:37.251] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:47:38.771] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:47:40.292] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:47:41.812] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:47:43.333] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:47:44.853] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:47:46.373] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:47:47.893] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:47:49.414] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:47:50.934] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:47:52.455] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:47:53.975] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:47:55.495] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:47:57.017] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:47:58.537] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:48:00.058] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:48:01.578] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:48:03.851] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:48:06.125] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:48:08.398] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:48:10.672] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:48:12.945] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:48:15.219] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:48:17.492] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:48:19.766] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:48:22.041] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:48:24.314] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:48:26.589] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:48:28.862] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:48:31.135] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:48:33.408] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:48:35.681] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:48:37.954] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:48:40.228] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:48:42.501] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:48:44.775] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:48:47.048] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:48:49.321] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:48:51.594] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:48:53.867] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:48:56.527] <TB3>     INFO: TBM Phase Settings: 240
[13:48:56.527] <TB3>     INFO: 400MHz Phase: 4
[13:48:56.527] <TB3>     INFO: 160MHz Phase: 7
[13:48:56.527] <TB3>     INFO: Functional Phase Area: 5
[13:48:56.530] <TB3>     INFO: Test took 281375 ms.
[13:48:56.530] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:48:56.530] <TB3>     INFO:    ----------------------------------------------------------------------
[13:48:56.530] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:48:56.530] <TB3>     INFO:    ----------------------------------------------------------------------
[13:48:56.530] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:48:57.671] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:48:59.950] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:49:02.226] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:49:04.524] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:49:06.795] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:49:09.071] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:49:11.360] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:49:13.642] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:49:15.178] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:49:16.703] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:49:18.235] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:49:19.775] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:49:21.305] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:49:22.840] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:49:24.365] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:49:25.895] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:49:27.422] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:49:28.943] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:49:31.220] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:49:33.495] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:49:35.772] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:49:38.047] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:49:40.321] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:49:42.597] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:49:44.115] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:49:45.636] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:49:47.911] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:49:50.184] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:49:52.457] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:49:54.731] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:49:56.004] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:49:58.528] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:50:00.047] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:50:01.568] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:50:03.844] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:50:06.115] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:50:08.388] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:50:10.662] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:50:12.936] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:50:14.455] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:50:15.976] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:50:17.498] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:50:19.775] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:50:22.051] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:50:24.323] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:50:26.598] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:50:28.874] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:50:30.395] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:50:31.914] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:50:33.436] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:50:35.710] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:50:37.983] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:50:40.256] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:50:42.530] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:50:44.807] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:50:47.081] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:50:48.601] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:50:50.121] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:50:52.396] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:50:54.670] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:50:56.944] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:50:59.218] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:51:01.495] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:51:04.151] <TB3>     INFO: ROC Delay Settings: 228
[13:51:04.151] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:51:04.151] <TB3>     INFO: ROC Port 0 Delay: 4
[13:51:04.151] <TB3>     INFO: ROC Port 1 Delay: 4
[13:51:04.151] <TB3>     INFO: Functional ROC Area: 5
[13:51:04.155] <TB3>     INFO: Test took 127625 ms.
[13:51:04.155] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:51:04.155] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:04.155] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:51:04.155] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:05.294] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4c08 4c08 4c08 4c08 4c08 4c09 4c09 4c09 e062 c000 a101 80c0 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e062 c000 
[13:51:05.294] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4c08 4c08 4c09 4c09 4c08 4c08 4c08 4c09 e022 c000 a102 8000 4c09 4c09 4c09 4c09 4c09 4c09 4c09 4c09 e022 c000 
[13:51:05.294] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4c08 4c09 4c08 4c09 4c08 4c09 4c08 4c08 e022 c000 a103 8040 4c09 4c09 4c09 4c09 4c09 4c09 4c09 4c09 e022 c000 
[13:51:05.294] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:51:19.589] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:19.589] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:51:33.948] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:33.948] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:51:48.283] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:48.283] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:52:02.734] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:02.734] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:52:17.180] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:17.180] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:52:31.564] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:31.564] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:52:45.833] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:45.833] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:53:00.013] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:00.013] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:53:14.202] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:14.202] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:53:28.434] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:28.817] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:28.829] <TB3>     INFO: Decoding statistics:
[13:53:28.829] <TB3>     INFO:   General information:
[13:53:28.829] <TB3>     INFO: 	 16bit words read:         240000000
[13:53:28.829] <TB3>     INFO: 	 valid events total:       20000000
[13:53:28.829] <TB3>     INFO: 	 empty events:             20000000
[13:53:28.829] <TB3>     INFO: 	 valid events with pixels: 0
[13:53:28.829] <TB3>     INFO: 	 valid pixel hits:         0
[13:53:28.829] <TB3>     INFO:   Event errors: 	           0
[13:53:28.829] <TB3>     INFO: 	 start marker:             0
[13:53:28.829] <TB3>     INFO: 	 stop marker:              0
[13:53:28.829] <TB3>     INFO: 	 overflow:                 0
[13:53:28.829] <TB3>     INFO: 	 invalid 5bit words:       0
[13:53:28.829] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:53:28.829] <TB3>     INFO:   TBM errors: 		           0
[13:53:28.829] <TB3>     INFO: 	 flawed TBM headers:       0
[13:53:28.829] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:53:28.829] <TB3>     INFO: 	 event ID mismatches:      0
[13:53:28.829] <TB3>     INFO:   ROC errors: 		           0
[13:53:28.829] <TB3>     INFO: 	 missing ROC header(s):    0
[13:53:28.829] <TB3>     INFO: 	 misplaced readback start: 0
[13:53:28.829] <TB3>     INFO:   Pixel decoding errors:	   0
[13:53:28.829] <TB3>     INFO: 	 pixel data incomplete:    0
[13:53:28.829] <TB3>     INFO: 	 pixel address:            0
[13:53:28.829] <TB3>     INFO: 	 pulse height fill bit:    0
[13:53:28.829] <TB3>     INFO: 	 buffer corruption:        0
[13:53:28.829] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:28.829] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:53:28.829] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:28.829] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:28.829] <TB3>     INFO:    Read back bit status: 1
[13:53:28.829] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:28.829] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:28.829] <TB3>     INFO:    Timings are good!
[13:53:28.829] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:28.829] <TB3>     INFO: Test took 144674 ms.
[13:53:28.829] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:53:28.830] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:53:28.830] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:53:28.830] <TB3>     INFO: PixTestTiming::doTest took 553678 ms.
[13:53:28.830] <TB3>     INFO: PixTestTiming::doTest() done
[13:53:28.830] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:53:28.830] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:53:28.830] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:53:28.830] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:53:28.830] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:53:28.831] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:53:28.831] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:53:29.185] <TB3>     INFO: ######################################################################
[13:53:29.185] <TB3>     INFO: PixTestAlive::doTest()
[13:53:29.185] <TB3>     INFO: ######################################################################
[13:53:29.190] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:29.190] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:53:29.190] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:29.191] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:53:29.535] <TB3>     INFO: Expecting 41600 events.
[13:53:33.594] <TB3>     INFO: 41600 events read in total (3344ms).
[13:53:33.594] <TB3>     INFO: Test took 4403ms.
[13:53:33.602] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:33.602] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:53:33.602] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:53:33.973] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:53:33.973] <TB3>     INFO: number of dead pixels (per ROC):     0    1    1    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:53:33.973] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    1    1    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:53:33.976] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:33.976] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:53:33.976] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:33.977] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:53:34.320] <TB3>     INFO: Expecting 41600 events.
[13:53:37.313] <TB3>     INFO: 41600 events read in total (2278ms).
[13:53:37.314] <TB3>     INFO: Test took 3337ms.
[13:53:37.314] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:37.314] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:53:37.314] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:53:37.314] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:53:37.721] <TB3>     INFO: PixTestAlive::maskTest() done
[13:53:37.721] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:53:37.726] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:37.726] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:53:37.726] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:37.727] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:53:38.071] <TB3>     INFO: Expecting 41600 events.
[13:53:42.187] <TB3>     INFO: 41600 events read in total (3401ms).
[13:53:42.188] <TB3>     INFO: Test took 4461ms.
[13:53:42.196] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:42.196] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:53:42.196] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:53:42.572] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:53:42.572] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:53:42.572] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:53:42.572] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:53:42.580] <TB3>     INFO: ######################################################################
[13:53:42.580] <TB3>     INFO: PixTestTrim::doTest()
[13:53:42.580] <TB3>     INFO: ######################################################################
[13:53:42.583] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:42.583] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:53:42.583] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:42.661] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:53:42.661] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:53:42.764] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:42.764] <TB3>     INFO:     run 1 of 1
[13:53:42.764] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:43.107] <TB3>     INFO: Expecting 5025280 events.
[13:54:28.632] <TB3>     INFO: 1403512 events read in total (44810ms).
[13:55:13.112] <TB3>     INFO: 2791456 events read in total (89290ms).
[13:55:57.341] <TB3>     INFO: 4186744 events read in total (133519ms).
[13:56:24.284] <TB3>     INFO: 5025280 events read in total (160462ms).
[13:56:24.326] <TB3>     INFO: Test took 161562ms.
[13:56:24.389] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:24.493] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:25.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:27.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:28.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:29.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:31.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:32.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:33.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:35.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:36.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:37.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:39.241] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:40.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:41.849] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:43.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:44.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:45.899] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 218103808
[13:56:45.902] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.3995 minThrLimit = 86.2388 minThrNLimit = 104.6 -> result = 86.3995 -> 86
[13:56:45.903] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6601 minThrLimit = 90.6248 minThrNLimit = 116.789 -> result = 90.6601 -> 90
[13:56:45.903] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.0157 minThrLimit = 85.9645 minThrNLimit = 111.354 -> result = 86.0157 -> 86
[13:56:45.904] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.9526 minThrLimit = 93.8857 minThrNLimit = 115.242 -> result = 93.9526 -> 93
[13:56:45.904] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9313 minThrLimit = 91.8997 minThrNLimit = 117.262 -> result = 91.9313 -> 91
[13:56:45.905] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.208 minThrLimit = 92.1976 minThrNLimit = 112.775 -> result = 92.208 -> 92
[13:56:45.905] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8061 minThrLimit = 93.7992 minThrNLimit = 120.05 -> result = 93.8061 -> 93
[13:56:45.906] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.3237 minThrLimit = 98.3057 minThrNLimit = 126.733 -> result = 98.3237 -> 98
[13:56:45.906] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.9563 minThrLimit = 80.9537 minThrNLimit = 104.063 -> result = 80.9563 -> 80
[13:56:45.906] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.2028 minThrLimit = 85.0908 minThrNLimit = 106.484 -> result = 85.2028 -> 85
[13:56:45.907] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.336 minThrLimit = 101.333 minThrNLimit = 127.753 -> result = 101.336 -> 101
[13:56:45.907] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4866 minThrLimit = 91.4693 minThrNLimit = 110.384 -> result = 91.4866 -> 91
[13:56:45.908] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.4789 minThrLimit = 83.472 minThrNLimit = 106.269 -> result = 83.4789 -> 83
[13:56:45.908] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8958 minThrLimit = 92.8606 minThrNLimit = 112.429 -> result = 92.8958 -> 92
[13:56:45.909] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.8924 minThrLimit = 86.8494 minThrNLimit = 109.528 -> result = 86.8924 -> 86
[13:56:45.909] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6935 minThrLimit = 97.6754 minThrNLimit = 124.429 -> result = 97.6935 -> 97
[13:56:45.909] <TB3>     INFO: ROC 0 VthrComp = 86
[13:56:45.911] <TB3>     INFO: ROC 1 VthrComp = 90
[13:56:45.911] <TB3>     INFO: ROC 2 VthrComp = 86
[13:56:45.911] <TB3>     INFO: ROC 3 VthrComp = 93
[13:56:45.911] <TB3>     INFO: ROC 4 VthrComp = 91
[13:56:45.911] <TB3>     INFO: ROC 5 VthrComp = 92
[13:56:45.911] <TB3>     INFO: ROC 6 VthrComp = 93
[13:56:45.912] <TB3>     INFO: ROC 7 VthrComp = 98
[13:56:45.912] <TB3>     INFO: ROC 8 VthrComp = 80
[13:56:45.912] <TB3>     INFO: ROC 9 VthrComp = 85
[13:56:45.912] <TB3>     INFO: ROC 10 VthrComp = 101
[13:56:45.912] <TB3>     INFO: ROC 11 VthrComp = 91
[13:56:45.912] <TB3>     INFO: ROC 12 VthrComp = 83
[13:56:45.912] <TB3>     INFO: ROC 13 VthrComp = 92
[13:56:45.912] <TB3>     INFO: ROC 14 VthrComp = 86
[13:56:45.913] <TB3>     INFO: ROC 15 VthrComp = 97
[13:56:45.913] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:56:45.913] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:56:45.929] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:56:45.929] <TB3>     INFO:     run 1 of 1
[13:56:45.929] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:46.272] <TB3>     INFO: Expecting 5025280 events.
[13:57:22.561] <TB3>     INFO: 883792 events read in total (35572ms).
[13:57:58.442] <TB3>     INFO: 1765560 events read in total (71453ms).
[13:58:34.101] <TB3>     INFO: 2647256 events read in total (107112ms).
[13:59:09.628] <TB3>     INFO: 3520656 events read in total (142639ms).
[13:59:44.366] <TB3>     INFO: 4390504 events read in total (177377ms).
[14:00:10.422] <TB3>     INFO: 5025280 events read in total (203433ms).
[14:00:10.499] <TB3>     INFO: Test took 204570ms.
[14:00:10.681] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:11.072] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:12.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:14.201] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:15.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:17.340] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:18.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:20.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:22.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:23.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:25.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:26.778] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:28.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:29.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:31.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:33.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:34.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:36.214] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254386176
[14:00:36.218] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.6055 for pixel 1/34 mean/min/max = 45.855/31.9574/59.7526
[14:00:36.219] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.2907 for pixel 0/71 mean/min/max = 44.7387/34.1774/55.3
[14:00:36.219] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.2522 for pixel 21/12 mean/min/max = 44.0558/31.6853/56.4263
[14:00:36.219] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.6173 for pixel 30/4 mean/min/max = 45.1694/34.2788/56.0601
[14:00:36.220] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.7626 for pixel 16/25 mean/min/max = 45.3383/33.7804/56.8962
[14:00:36.220] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.5031 for pixel 23/7 mean/min/max = 45.0821/33.6005/56.5637
[14:00:36.220] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.3784 for pixel 17/79 mean/min/max = 44.8036/33.1757/56.4316
[14:00:36.221] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.4783 for pixel 0/24 mean/min/max = 43.6642/31.8237/55.5048
[14:00:36.221] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.2232 for pixel 41/2 mean/min/max = 44.2305/34.0395/54.4215
[14:00:36.221] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.8854 for pixel 25/46 mean/min/max = 43.3908/31.8612/54.9205
[14:00:36.222] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.0361 for pixel 0/23 mean/min/max = 44.0271/31.9799/56.0743
[14:00:36.222] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 61.3146 for pixel 8/28 mean/min/max = 47.097/32.7655/61.4285
[14:00:36.222] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.6539 for pixel 10/74 mean/min/max = 43.8294/32.5365/55.1222
[14:00:36.223] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.4749 for pixel 8/3 mean/min/max = 45.5195/34.4605/56.5786
[14:00:36.223] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.1272 for pixel 22/1 mean/min/max = 45.0787/32.9853/57.1721
[14:00:36.223] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.7691 for pixel 0/34 mean/min/max = 43.8834/31.8608/55.906
[14:00:36.224] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:00:36.356] <TB3>     INFO: Expecting 411648 events.
[14:00:44.153] <TB3>     INFO: 411648 events read in total (7083ms).
[14:00:44.160] <TB3>     INFO: Expecting 411648 events.
[14:00:52.053] <TB3>     INFO: 411648 events read in total (7228ms).
[14:00:52.063] <TB3>     INFO: Expecting 411648 events.
[14:00:59.927] <TB3>     INFO: 411648 events read in total (7203ms).
[14:00:59.939] <TB3>     INFO: Expecting 411648 events.
[14:01:07.619] <TB3>     INFO: 411648 events read in total (7015ms).
[14:01:07.633] <TB3>     INFO: Expecting 411648 events.
[14:01:15.405] <TB3>     INFO: 411648 events read in total (7118ms).
[14:01:15.422] <TB3>     INFO: Expecting 411648 events.
[14:01:23.744] <TB3>     INFO: 411648 events read in total (7667ms).
[14:01:23.764] <TB3>     INFO: Expecting 411648 events.
[14:01:32.185] <TB3>     INFO: 411648 events read in total (7765ms).
[14:01:32.206] <TB3>     INFO: Expecting 411648 events.
[14:01:40.447] <TB3>     INFO: 411648 events read in total (7587ms).
[14:01:40.471] <TB3>     INFO: Expecting 411648 events.
[14:01:48.708] <TB3>     INFO: 411648 events read in total (7585ms).
[14:01:48.736] <TB3>     INFO: Expecting 411648 events.
[14:01:56.581] <TB3>     INFO: 411648 events read in total (7206ms).
[14:01:56.610] <TB3>     INFO: Expecting 411648 events.
[14:02:04.299] <TB3>     INFO: 411648 events read in total (7048ms).
[14:02:04.330] <TB3>     INFO: Expecting 411648 events.
[14:02:11.960] <TB3>     INFO: 411648 events read in total (6986ms).
[14:02:11.994] <TB3>     INFO: Expecting 411648 events.
[14:02:19.685] <TB3>     INFO: 411648 events read in total (7049ms).
[14:02:19.723] <TB3>     INFO: Expecting 411648 events.
[14:02:28.442] <TB3>     INFO: 411648 events read in total (8084ms).
[14:02:28.482] <TB3>     INFO: Expecting 411648 events.
[14:02:36.405] <TB3>     INFO: 411648 events read in total (7277ms).
[14:02:36.451] <TB3>     INFO: Expecting 411648 events.
[14:02:44.389] <TB3>     INFO: 411648 events read in total (7315ms).
[14:02:44.433] <TB3>     INFO: Test took 128209ms.
[14:02:44.934] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4858 < 35 for itrim+1 = 112; old thr = 34.8459 ... break
[14:02:44.969] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0308 < 35 for itrim = 100; old thr = 34.5797 ... break
[14:02:45.007] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5839 < 35 for itrim = 93; old thr = 34.3153 ... break
[14:02:45.053] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2489 < 35 for itrim = 100; old thr = 33.5744 ... break
[14:02:45.093] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3988 < 35 for itrim = 105; old thr = 34.462 ... break
[14:02:45.132] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0005 < 35 for itrim = 104; old thr = 33.165 ... break
[14:02:45.170] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6108 < 35 for itrim = 102; old thr = 34.1039 ... break
[14:02:45.207] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1512 < 35 for itrim = 97; old thr = 34.3006 ... break
[14:02:45.253] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0808 < 35 for itrim = 99; old thr = 34.4578 ... break
[14:02:45.289] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2497 < 35 for itrim = 93; old thr = 34.1336 ... break
[14:02:45.320] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4744 < 35 for itrim = 99; old thr = 33.4532 ... break
[14:02:45.345] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0639 < 35 for itrim = 112; old thr = 33.0781 ... break
[14:02:45.386] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0583 < 35 for itrim = 105; old thr = 34.7413 ... break
[14:02:45.419] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.085 < 35 for itrim = 96; old thr = 34.3624 ... break
[14:02:45.465] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1824 < 35 for itrim+1 = 114; old thr = 34.8913 ... break
[14:02:45.507] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9906 < 35 for itrim+1 = 106; old thr = 34.8377 ... break
[14:02:45.585] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:02:45.595] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:45.595] <TB3>     INFO:     run 1 of 1
[14:02:45.595] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:45.944] <TB3>     INFO: Expecting 5025280 events.
[14:03:23.649] <TB3>     INFO: 867536 events read in total (36991ms).
[14:03:59.052] <TB3>     INFO: 1733944 events read in total (72394ms).
[14:04:34.640] <TB3>     INFO: 2601016 events read in total (107982ms).
[14:05:10.636] <TB3>     INFO: 3458456 events read in total (143978ms).
[14:05:44.977] <TB3>     INFO: 4312496 events read in total (178319ms).
[14:06:14.472] <TB3>     INFO: 5025280 events read in total (207814ms).
[14:06:14.552] <TB3>     INFO: Test took 208958ms.
[14:06:14.736] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:15.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:16.674] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:18.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:19.728] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:21.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:22.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:24.406] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:25.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:27.465] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:28.993] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:30.499] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:32.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:33.625] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:35.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:36.712] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:38.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:39.750] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276492288
[14:06:39.752] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 0.900572 .. 52.797762
[14:06:39.827] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 62 (-1/-1) hits flags = 528 (plus default)
[14:06:39.837] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:06:39.837] <TB3>     INFO:     run 1 of 1
[14:06:39.837] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:40.184] <TB3>     INFO: Expecting 2096640 events.
[14:07:21.023] <TB3>     INFO: 1141936 events read in total (40124ms).
[14:07:57.481] <TB3>     INFO: 2096640 events read in total (76582ms).
[14:07:57.510] <TB3>     INFO: Test took 77674ms.
[14:07:57.561] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:57.666] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:58.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:59.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:00.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:01.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:02.785] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:03.800] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:04.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:05.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:06.882] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:07.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:08.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:10.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:11.078] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:12.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:13.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:14.200] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263589888
[14:08:14.281] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.651260 .. 43.418885
[14:08:14.356] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:08:14.366] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:14.366] <TB3>     INFO:     run 1 of 1
[14:08:14.366] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:14.715] <TB3>     INFO: Expecting 1497600 events.
[14:08:56.965] <TB3>     INFO: 1158840 events read in total (41532ms).
[14:09:09.359] <TB3>     INFO: 1497600 events read in total (53926ms).
[14:09:09.379] <TB3>     INFO: Test took 55013ms.
[14:09:09.414] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:09.485] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:10.428] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:11.371] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:12.317] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:13.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:14.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:15.136] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:16.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:17.027] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:17.972] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:18.919] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:19.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:20.808] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:21.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:22.688] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:23.634] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:24.584] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275832832
[14:09:24.665] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.873673 .. 39.453285
[14:09:24.741] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 49 (-1/-1) hits flags = 528 (plus default)
[14:09:24.753] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:24.753] <TB3>     INFO:     run 1 of 1
[14:09:24.753] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:25.097] <TB3>     INFO: Expecting 1231360 events.
[14:10:07.886] <TB3>     INFO: 1178664 events read in total (42075ms).
[14:10:10.118] <TB3>     INFO: 1231360 events read in total (44307ms).
[14:10:10.128] <TB3>     INFO: Test took 45375ms.
[14:10:10.154] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:10.213] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:11.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:12.041] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:12.954] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:13.857] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:14.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:15.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:16.577] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:17.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:18.399] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:19.309] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:20.217] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:21.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:22.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:22.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:23.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:24.805] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294547456
[14:10:24.888] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.597845 .. 39.453285
[14:10:24.965] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 49 (-1/-1) hits flags = 528 (plus default)
[14:10:24.976] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:24.977] <TB3>     INFO:     run 1 of 1
[14:10:24.977] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:25.332] <TB3>     INFO: Expecting 1164800 events.
[14:11:07.652] <TB3>     INFO: 1161456 events read in total (41605ms).
[14:11:08.181] <TB3>     INFO: 1164800 events read in total (42134ms).
[14:11:08.198] <TB3>     INFO: Test took 43221ms.
[14:11:08.226] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:08.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:09.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:10.099] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:11.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:11.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:12.813] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:13.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:14.623] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:15.532] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:16.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:17.372] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:18.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:19.231] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:20.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:21.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:22.027] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:22.966] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 319934464
[14:11:23.050] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:11:23.050] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:11:23.062] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:23.062] <TB3>     INFO:     run 1 of 1
[14:11:23.062] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:23.407] <TB3>     INFO: Expecting 1364480 events.
[14:12:03.699] <TB3>     INFO: 1074336 events read in total (39577ms).
[14:12:14.872] <TB3>     INFO: 1364480 events read in total (50751ms).
[14:12:14.890] <TB3>     INFO: Test took 51829ms.
[14:12:14.926] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:14.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:15.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:16.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:17.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:18.873] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:19.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:20.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:21.779] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:22.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:23.722] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:24.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:25.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:26.631] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:27.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:28.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:29.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:30.498] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280231936
[14:12:30.536] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C0.dat
[14:12:30.537] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C1.dat
[14:12:30.537] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C2.dat
[14:12:30.537] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C3.dat
[14:12:30.537] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C4.dat
[14:12:30.537] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C5.dat
[14:12:30.537] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C6.dat
[14:12:30.537] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C7.dat
[14:12:30.537] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C8.dat
[14:12:30.537] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C9.dat
[14:12:30.538] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C10.dat
[14:12:30.538] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C11.dat
[14:12:30.538] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C12.dat
[14:12:30.538] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C13.dat
[14:12:30.538] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C14.dat
[14:12:30.538] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C15.dat
[14:12:30.538] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C0.dat
[14:12:30.546] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C1.dat
[14:12:30.553] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C2.dat
[14:12:30.560] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C3.dat
[14:12:30.567] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C4.dat
[14:12:30.574] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C5.dat
[14:12:30.581] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C6.dat
[14:12:30.588] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C7.dat
[14:12:30.595] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C8.dat
[14:12:30.601] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C9.dat
[14:12:30.608] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C10.dat
[14:12:30.615] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C11.dat
[14:12:30.622] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C12.dat
[14:12:30.629] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C13.dat
[14:12:30.636] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C14.dat
[14:12:30.643] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//trimParameters35_C15.dat
[14:12:30.650] <TB3>     INFO: PixTestTrim::trimTest() done
[14:12:30.650] <TB3>     INFO: vtrim:     112 100  93 100 105 104 102  97  99  93  99 112 105  96 114 106 
[14:12:30.650] <TB3>     INFO: vthrcomp:   86  90  86  93  91  92  93  98  80  85 101  91  83  92  86  97 
[14:12:30.650] <TB3>     INFO: vcal mean:  34.96  34.91  34.95  34.92  34.96  34.94  34.96  34.93  34.94  34.94  34.94  34.92  34.95  34.94  34.93  34.97 
[14:12:30.650] <TB3>     INFO: vcal RMS:    0.84   0.95   0.96   0.79   0.79   0.84   0.78   0.79   0.74   0.80   0.83   0.89   0.78   0.81   0.79   0.80 
[14:12:30.650] <TB3>     INFO: bits mean:   9.71   9.37   9.94   9.03   9.27   9.55   9.49   9.94   9.66  10.54   9.89   9.46   9.99   9.51   9.71   9.79 
[14:12:30.650] <TB3>     INFO: bits RMS:    2.58   2.47   2.67   2.64   2.60   2.51   2.56   2.67   2.42   2.38   2.63   2.47   2.54   2.37   2.51   2.75 
[14:12:30.663] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:30.663] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:12:30.663] <TB3>     INFO:    ----------------------------------------------------------------------
[14:12:30.667] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:12:30.667] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:12:30.677] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:12:30.678] <TB3>     INFO:     run 1 of 1
[14:12:30.678] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:31.020] <TB3>     INFO: Expecting 4160000 events.
[14:13:17.685] <TB3>     INFO: 1122935 events read in total (45950ms).
[14:14:03.578] <TB3>     INFO: 2233895 events read in total (91844ms).
[14:14:49.198] <TB3>     INFO: 3331075 events read in total (137464ms).
[14:15:23.082] <TB3>     INFO: 4160000 events read in total (171347ms).
[14:15:23.153] <TB3>     INFO: Test took 172475ms.
[14:15:23.296] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:23.570] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:25.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:27.372] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:29.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:31.214] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:33.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:35.028] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:36.919] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:38.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:40.725] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:42.596] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:44.478] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:46.364] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:48.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:50.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:51.000] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:53.846] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305942528
[14:15:53.847] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:15:53.921] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:15:53.921] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:15:53.931] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:15:53.931] <TB3>     INFO:     run 1 of 1
[14:15:53.931] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:54.275] <TB3>     INFO: Expecting 3307200 events.
[14:16:43.340] <TB3>     INFO: 1211575 events read in total (48350ms).
[14:17:31.341] <TB3>     INFO: 2401310 events read in total (96352ms).
[14:18:07.247] <TB3>     INFO: 3307200 events read in total (132258ms).
[14:18:07.289] <TB3>     INFO: Test took 133359ms.
[14:18:07.386] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:07.560] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:09.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:10.885] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:12.549] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:14.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:15.850] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:17.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:19.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:20.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:22.546] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:24.209] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:25.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:27.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:29.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:30.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:32.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:34.133] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263745536
[14:18:34.134] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:18:34.213] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:18:34.213] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 528 (plus default)
[14:18:34.223] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:18:34.223] <TB3>     INFO:     run 1 of 1
[14:18:34.223] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:34.570] <TB3>     INFO: Expecting 3120000 events.
[14:19:24.613] <TB3>     INFO: 1256950 events read in total (49328ms).
[14:20:13.942] <TB3>     INFO: 2485490 events read in total (98657ms).
[14:20:38.870] <TB3>     INFO: 3120000 events read in total (123586ms).
[14:20:38.914] <TB3>     INFO: Test took 124692ms.
[14:20:38.999] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:39.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:40.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:42.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:43.993] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:45.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:47.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:48.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:50.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:51.945] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:53.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:55.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:56.741] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:58.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:59.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:01.507] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:03.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:04.702] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260018176
[14:21:04.702] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:21:04.777] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:21:04.777] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:21:04.787] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:21:04.787] <TB3>     INFO:     run 1 of 1
[14:21:04.788] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:05.131] <TB3>     INFO: Expecting 3140800 events.
[14:21:55.351] <TB3>     INFO: 1251700 events read in total (49505ms).
[14:22:44.237] <TB3>     INFO: 2475030 events read in total (98391ms).
[14:23:10.471] <TB3>     INFO: 3140800 events read in total (124626ms).
[14:23:10.507] <TB3>     INFO: Test took 125720ms.
[14:23:10.591] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:10.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:12.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:14.012] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:15.676] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:17.318] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:18.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:20.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:22.208] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:23.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:25.463] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:27.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:28.673] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:30.279] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:31.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:33.536] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:35.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:36.757] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288595968
[14:23:36.757] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:23:36.831] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:23:36.831] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 148 (-1/-1) hits flags = 528 (plus default)
[14:23:36.842] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:23:36.842] <TB3>     INFO:     run 1 of 1
[14:23:36.842] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:37.191] <TB3>     INFO: Expecting 3099200 events.
[14:24:28.125] <TB3>     INFO: 1262715 events read in total (50220ms).
[14:25:18.795] <TB3>     INFO: 2494750 events read in total (100890ms).
[14:25:42.619] <TB3>     INFO: 3099200 events read in total (124715ms).
[14:25:42.659] <TB3>     INFO: Test took 125817ms.
[14:25:42.735] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:42.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:44.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:46.072] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:47.674] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:49.240] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:50.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:52.373] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:53.960] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:55.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:57.279] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:58.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:00.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:02.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:03.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:05.304] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:06.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:08.541] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279064576
[14:26:08.542] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.35756, thr difference RMS: 1.48511
[14:26:08.542] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.70169, thr difference RMS: 1.35257
[14:26:08.542] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.18001, thr difference RMS: 1.39753
[14:26:08.543] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.22082, thr difference RMS: 1.72523
[14:26:08.543] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.24912, thr difference RMS: 1.58323
[14:26:08.543] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.15644, thr difference RMS: 1.68145
[14:26:08.543] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.46385, thr difference RMS: 1.3779
[14:26:08.543] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.3378, thr difference RMS: 1.66892
[14:26:08.544] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.21883, thr difference RMS: 1.09385
[14:26:08.544] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.98824, thr difference RMS: 1.31719
[14:26:08.544] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.75209, thr difference RMS: 1.83301
[14:26:08.545] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.5735, thr difference RMS: 1.72708
[14:26:08.545] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.93727, thr difference RMS: 1.20021
[14:26:08.545] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.59178, thr difference RMS: 1.70725
[14:26:08.545] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.74707, thr difference RMS: 1.31286
[14:26:08.546] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.68523, thr difference RMS: 1.5918
[14:26:08.546] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.30769, thr difference RMS: 1.50756
[14:26:08.546] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.75236, thr difference RMS: 1.35437
[14:26:08.546] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.15399, thr difference RMS: 1.39634
[14:26:08.546] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.01982, thr difference RMS: 1.71196
[14:26:08.547] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.30704, thr difference RMS: 1.58787
[14:26:08.547] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.16311, thr difference RMS: 1.6613
[14:26:08.547] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.39614, thr difference RMS: 1.37143
[14:26:08.547] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.29174, thr difference RMS: 1.64015
[14:26:08.548] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.09333, thr difference RMS: 1.10182
[14:26:08.548] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.02613, thr difference RMS: 1.30617
[14:26:08.548] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.73417, thr difference RMS: 1.80337
[14:26:08.548] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.46698, thr difference RMS: 1.72273
[14:26:08.548] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.78558, thr difference RMS: 1.18165
[14:26:08.549] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.54934, thr difference RMS: 1.68487
[14:26:08.549] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.47827, thr difference RMS: 1.31572
[14:26:08.549] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.60924, thr difference RMS: 1.60186
[14:26:08.549] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.33711, thr difference RMS: 1.48155
[14:26:08.550] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.87513, thr difference RMS: 1.35934
[14:26:08.550] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.17723, thr difference RMS: 1.3819
[14:26:08.550] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.06973, thr difference RMS: 1.70934
[14:26:08.550] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.46537, thr difference RMS: 1.60093
[14:26:08.550] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.23166, thr difference RMS: 1.69727
[14:26:08.551] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.43618, thr difference RMS: 1.38312
[14:26:08.551] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.38793, thr difference RMS: 1.67214
[14:26:08.551] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.09629, thr difference RMS: 1.10138
[14:26:08.551] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.15249, thr difference RMS: 1.30064
[14:26:08.551] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.80415, thr difference RMS: 1.7915
[14:26:08.552] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.55534, thr difference RMS: 1.70234
[14:26:08.552] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.76617, thr difference RMS: 1.17708
[14:26:08.552] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.6948, thr difference RMS: 1.63483
[14:26:08.552] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.29618, thr difference RMS: 1.31315
[14:26:08.553] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.70574, thr difference RMS: 1.60998
[14:26:08.553] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.28361, thr difference RMS: 1.46696
[14:26:08.553] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.88861, thr difference RMS: 1.33239
[14:26:08.553] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.31418, thr difference RMS: 1.37738
[14:26:08.553] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.07488, thr difference RMS: 1.69461
[14:26:08.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.542, thr difference RMS: 1.5952
[14:26:08.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.20388, thr difference RMS: 1.65937
[14:26:08.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.51515, thr difference RMS: 1.3753
[14:26:08.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.33727, thr difference RMS: 1.66011
[14:26:08.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.16233, thr difference RMS: 1.09958
[14:26:08.555] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.22744, thr difference RMS: 1.2714
[14:26:08.555] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.88681, thr difference RMS: 1.78607
[14:26:08.555] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.59545, thr difference RMS: 1.68679
[14:26:08.555] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.65869, thr difference RMS: 1.16153
[14:26:08.556] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.72432, thr difference RMS: 1.62564
[14:26:08.556] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.26901, thr difference RMS: 1.32493
[14:26:08.556] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.70748, thr difference RMS: 1.59158
[14:26:08.663] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:26:08.667] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1946 seconds
[14:26:08.667] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:26:09.370] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:26:09.370] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:26:09.373] <TB3>     INFO: ######################################################################
[14:26:09.373] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:26:09.373] <TB3>     INFO: ######################################################################
[14:26:09.373] <TB3>     INFO:    ----------------------------------------------------------------------
[14:26:09.373] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:26:09.373] <TB3>     INFO:    ----------------------------------------------------------------------
[14:26:09.373] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:26:09.385] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:26:09.385] <TB3>     INFO:     run 1 of 1
[14:26:09.385] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:09.740] <TB3>     INFO: Expecting 59072000 events.
[14:26:39.972] <TB3>     INFO: 1073200 events read in total (29517ms).
[14:27:08.843] <TB3>     INFO: 2141800 events read in total (58388ms).
[14:27:37.573] <TB3>     INFO: 3209800 events read in total (87118ms).
[14:28:06.193] <TB3>     INFO: 4281600 events read in total (115738ms).
[14:28:34.789] <TB3>     INFO: 5350400 events read in total (144334ms).
[14:29:03.367] <TB3>     INFO: 6420400 events read in total (172912ms).
[14:29:31.888] <TB3>     INFO: 7491600 events read in total (201433ms).
[14:30:00.619] <TB3>     INFO: 8559400 events read in total (230164ms).
[14:30:29.204] <TB3>     INFO: 9627600 events read in total (258749ms).
[14:30:57.743] <TB3>     INFO: 10700200 events read in total (287288ms).
[14:31:26.442] <TB3>     INFO: 11769000 events read in total (315987ms).
[14:31:56.781] <TB3>     INFO: 12837000 events read in total (346326ms).
[14:32:26.192] <TB3>     INFO: 13908000 events read in total (375737ms).
[14:32:55.146] <TB3>     INFO: 14976600 events read in total (404691ms).
[14:33:25.446] <TB3>     INFO: 16045200 events read in total (434991ms).
[14:33:55.653] <TB3>     INFO: 17116800 events read in total (465198ms).
[14:34:25.603] <TB3>     INFO: 18185800 events read in total (495148ms).
[14:34:55.473] <TB3>     INFO: 19254000 events read in total (525018ms).
[14:35:24.356] <TB3>     INFO: 20325200 events read in total (553901ms).
[14:35:53.341] <TB3>     INFO: 21395400 events read in total (582886ms).
[14:36:22.468] <TB3>     INFO: 22463800 events read in total (612013ms).
[14:36:51.389] <TB3>     INFO: 23534600 events read in total (640934ms).
[14:37:20.245] <TB3>     INFO: 24604000 events read in total (669790ms).
[14:37:49.079] <TB3>     INFO: 25672600 events read in total (698624ms).
[14:38:18.111] <TB3>     INFO: 26745600 events read in total (727656ms).
[14:38:47.048] <TB3>     INFO: 27814000 events read in total (756593ms).
[14:39:15.993] <TB3>     INFO: 28882400 events read in total (785538ms).
[14:39:44.974] <TB3>     INFO: 29954200 events read in total (814519ms).
[14:40:13.919] <TB3>     INFO: 31022800 events read in total (843464ms).
[14:40:42.790] <TB3>     INFO: 32091000 events read in total (872335ms).
[14:41:11.674] <TB3>     INFO: 33161800 events read in total (901219ms).
[14:41:40.678] <TB3>     INFO: 34231000 events read in total (930223ms).
[14:42:09.551] <TB3>     INFO: 35299600 events read in total (959096ms).
[14:42:38.549] <TB3>     INFO: 36370200 events read in total (988094ms).
[14:43:07.518] <TB3>     INFO: 37440000 events read in total (1017063ms).
[14:43:36.463] <TB3>     INFO: 38508000 events read in total (1046008ms).
[14:44:05.397] <TB3>     INFO: 39577200 events read in total (1074942ms).
[14:44:34.294] <TB3>     INFO: 40648800 events read in total (1103839ms).
[14:45:03.182] <TB3>     INFO: 41717200 events read in total (1132727ms).
[14:45:32.126] <TB3>     INFO: 42786200 events read in total (1161671ms).
[14:46:00.873] <TB3>     INFO: 43856400 events read in total (1190418ms).
[14:46:29.898] <TB3>     INFO: 44924600 events read in total (1219443ms).
[14:46:58.822] <TB3>     INFO: 45993000 events read in total (1248367ms).
[14:47:27.842] <TB3>     INFO: 47063200 events read in total (1277387ms).
[14:47:56.734] <TB3>     INFO: 48132600 events read in total (1306279ms).
[14:48:25.639] <TB3>     INFO: 49200000 events read in total (1335184ms).
[14:48:54.576] <TB3>     INFO: 50268600 events read in total (1364121ms).
[14:49:23.526] <TB3>     INFO: 51340600 events read in total (1393071ms).
[14:49:52.365] <TB3>     INFO: 52408200 events read in total (1421910ms).
[14:50:21.323] <TB3>     INFO: 53475800 events read in total (1450868ms).
[14:50:50.181] <TB3>     INFO: 54545800 events read in total (1479726ms).
[14:51:19.136] <TB3>     INFO: 55616400 events read in total (1508681ms).
[14:51:48.021] <TB3>     INFO: 56685000 events read in total (1537566ms).
[14:52:16.908] <TB3>     INFO: 57754800 events read in total (1566453ms).
[14:52:46.760] <TB3>     INFO: 58825200 events read in total (1596305ms).
[14:52:53.447] <TB3>     INFO: 59072000 events read in total (1602992ms).
[14:52:53.469] <TB3>     INFO: Test took 1604084ms.
[14:52:53.527] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:53.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:53.658] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:54.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:54.834] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:55.004] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:55.004] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:57.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:57.153] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:58.352] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:58.352] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:59.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:59.508] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:00.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:53:00.737] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:01.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:53:01.935] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:03.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:03.098] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:04.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:04.291] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:05.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:05.446] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:06.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:06.615] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:07.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:07.796] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:08.972] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:08.972] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:10.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:10.164] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:11.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:11.342] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:12.529] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497278976
[14:53:12.559] <TB3>     INFO: PixTestScurves::scurves() done 
[14:53:12.559] <TB3>     INFO: Vcal mean:  35.02  35.04  35.14  35.09  35.08  35.10  35.06  35.09  35.07  35.08  35.06  35.09  35.06  35.05  35.06  35.10 
[14:53:12.559] <TB3>     INFO: Vcal RMS:    0.72   0.84   0.86   0.65   0.64   0.71   0.66   0.66   0.62   0.68   0.71   0.78   0.66   0.69   0.66   0.67 
[14:53:12.559] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:53:12.632] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:53:12.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:53:12.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:53:12.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:53:12.632] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:53:12.633] <TB3>     INFO: ######################################################################
[14:53:12.633] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:53:12.633] <TB3>     INFO: ######################################################################
[14:53:12.635] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:53:12.979] <TB3>     INFO: Expecting 41600 events.
[14:53:17.123] <TB3>     INFO: 41600 events read in total (3413ms).
[14:53:17.124] <TB3>     INFO: Test took 4488ms.
[14:53:17.132] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:17.132] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:53:17.132] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:53:17.136] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 5, 36] has eff 0/10
[14:53:17.136] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 5, 36]
[14:53:17.136] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 4, 39] has eff 0/10
[14:53:17.136] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 4, 39]
[14:53:17.141] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[14:53:17.141] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:53:17.141] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:53:17.141] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:53:17.482] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:53:17.826] <TB3>     INFO: Expecting 41600 events.
[14:53:21.965] <TB3>     INFO: 41600 events read in total (3424ms).
[14:53:21.966] <TB3>     INFO: Test took 4483ms.
[14:53:21.974] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:21.974] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:53:21.974] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:53:21.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.636
[14:53:21.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,34] phvalue 178
[14:53:21.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 159.605
[14:53:21.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 159
[14:53:21.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.932
[14:53:21.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,10] phvalue 164
[14:53:21.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.766
[14:53:21.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 164
[14:53:21.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 155.631
[14:53:21.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 156
[14:53:21.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.569
[14:53:21.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 169
[14:53:21.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.51
[14:53:21.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 165
[14:53:21.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 155.791
[14:53:21.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 156
[14:53:21.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.341
[14:53:21.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 175
[14:53:21.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.352
[14:53:21.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 171
[14:53:21.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.097
[14:53:21.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,17] phvalue 173
[14:53:21.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.181
[14:53:21.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 163
[14:53:21.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.681
[14:53:21.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[14:53:21.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.803
[14:53:21.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[14:53:21.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.566
[14:53:21.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[14:53:21.982] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 157.505
[14:53:21.982] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 157
[14:53:21.982] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:53:21.982] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:53:21.982] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:53:22.072] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:53:22.420] <TB3>     INFO: Expecting 41600 events.
[14:53:26.611] <TB3>     INFO: 41600 events read in total (3476ms).
[14:53:26.612] <TB3>     INFO: Test took 4540ms.
[14:53:26.619] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:26.619] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:53:26.619] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:53:26.623] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:53:26.624] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 41minph_roc = 7
[14:53:26.624] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2654
[14:53:26.624] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 73
[14:53:26.624] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.0871
[14:53:26.624] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 66
[14:53:26.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.842
[14:53:26.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 67
[14:53:26.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3757
[14:53:26.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 61
[14:53:26.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 46.3746
[14:53:26.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 47
[14:53:26.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.6186
[14:53:26.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 69
[14:53:26.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.0149
[14:53:26.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 50
[14:53:26.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 45.6507
[14:53:26.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 46
[14:53:26.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.4262
[14:53:26.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 73
[14:53:26.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.1486
[14:53:26.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 73
[14:53:26.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.3275
[14:53:26.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 65
[14:53:26.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.6402
[14:53:26.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 56
[14:53:26.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3739
[14:53:26.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,32] phvalue 61
[14:53:26.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.8021
[14:53:26.627] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 81
[14:53:26.627] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.2967
[14:53:26.627] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 85
[14:53:26.627] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.859
[14:53:26.627] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 56
[14:53:26.628] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 0 0
[14:53:27.041] <TB3>     INFO: Expecting 2560 events.
[14:53:28.004] <TB3>     INFO: 2560 events read in total (244ms).
[14:53:28.005] <TB3>     INFO: Test took 1377ms.
[14:53:28.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:28.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 1 1
[14:53:28.526] <TB3>     INFO: Expecting 2560 events.
[14:53:29.486] <TB3>     INFO: 2560 events read in total (245ms).
[14:53:29.486] <TB3>     INFO: Test took 1481ms.
[14:53:29.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:29.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 2 2
[14:53:29.994] <TB3>     INFO: Expecting 2560 events.
[14:53:30.963] <TB3>     INFO: 2560 events read in total (251ms).
[14:53:30.964] <TB3>     INFO: Test took 1478ms.
[14:53:30.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:30.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 3 3
[14:53:31.471] <TB3>     INFO: Expecting 2560 events.
[14:53:32.430] <TB3>     INFO: 2560 events read in total (242ms).
[14:53:32.430] <TB3>     INFO: Test took 1466ms.
[14:53:32.430] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:32.431] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 4 4
[14:53:32.940] <TB3>     INFO: Expecting 2560 events.
[14:53:33.896] <TB3>     INFO: 2560 events read in total (241ms).
[14:53:33.896] <TB3>     INFO: Test took 1465ms.
[14:53:33.896] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:33.897] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 5 5
[14:53:34.404] <TB3>     INFO: Expecting 2560 events.
[14:53:35.366] <TB3>     INFO: 2560 events read in total (245ms).
[14:53:35.367] <TB3>     INFO: Test took 1470ms.
[14:53:35.367] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:35.367] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[14:53:35.882] <TB3>     INFO: Expecting 2560 events.
[14:53:36.842] <TB3>     INFO: 2560 events read in total (245ms).
[14:53:36.842] <TB3>     INFO: Test took 1475ms.
[14:53:36.842] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:36.842] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 7 7
[14:53:37.349] <TB3>     INFO: Expecting 2560 events.
[14:53:38.307] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:38.307] <TB3>     INFO: Test took 1466ms.
[14:53:38.308] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:38.308] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 8 8
[14:53:38.815] <TB3>     INFO: Expecting 2560 events.
[14:53:39.773] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:39.774] <TB3>     INFO: Test took 1466ms.
[14:53:39.774] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:39.774] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 9 9
[14:53:40.282] <TB3>     INFO: Expecting 2560 events.
[14:53:41.242] <TB3>     INFO: 2560 events read in total (244ms).
[14:53:41.242] <TB3>     INFO: Test took 1468ms.
[14:53:41.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:41.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 10 10
[14:53:41.751] <TB3>     INFO: Expecting 2560 events.
[14:53:42.712] <TB3>     INFO: 2560 events read in total (246ms).
[14:53:42.712] <TB3>     INFO: Test took 1469ms.
[14:53:42.712] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:42.712] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[14:53:43.221] <TB3>     INFO: Expecting 2560 events.
[14:53:44.178] <TB3>     INFO: 2560 events read in total (242ms).
[14:53:44.179] <TB3>     INFO: Test took 1467ms.
[14:53:44.179] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:44.179] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 32, 12 12
[14:53:44.698] <TB3>     INFO: Expecting 2560 events.
[14:53:45.654] <TB3>     INFO: 2560 events read in total (241ms).
[14:53:45.655] <TB3>     INFO: Test took 1476ms.
[14:53:45.655] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:45.655] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 13 13
[14:53:46.162] <TB3>     INFO: Expecting 2560 events.
[14:53:47.122] <TB3>     INFO: 2560 events read in total (245ms).
[14:53:47.123] <TB3>     INFO: Test took 1468ms.
[14:53:47.126] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:47.126] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 14 14
[14:53:47.632] <TB3>     INFO: Expecting 2560 events.
[14:53:48.590] <TB3>     INFO: 2560 events read in total (243ms).
[14:53:48.590] <TB3>     INFO: Test took 1464ms.
[14:53:48.590] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:48.590] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 15 15
[14:53:49.102] <TB3>     INFO: Expecting 2560 events.
[14:53:50.059] <TB3>     INFO: 2560 events read in total (242ms).
[14:53:50.059] <TB3>     INFO: Test took 1469ms.
[14:53:50.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:50.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[14:53:50.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[14:53:50.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC2
[14:53:50.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:53:50.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[14:53:50.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:53:50.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC6
[14:53:50.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:53:50.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:53:50.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[14:53:50.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:53:50.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:53:50.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:53:50.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC13
[14:53:50.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[14:53:50.059] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:53:50.062] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:50.568] <TB3>     INFO: Expecting 655360 events.
[14:54:02.531] <TB3>     INFO: 655360 events read in total (11246ms).
[14:54:02.541] <TB3>     INFO: Expecting 655360 events.
[14:54:14.358] <TB3>     INFO: 655360 events read in total (11252ms).
[14:54:14.373] <TB3>     INFO: Expecting 655360 events.
[14:54:26.295] <TB3>     INFO: 655360 events read in total (11365ms).
[14:54:26.315] <TB3>     INFO: Expecting 655360 events.
[14:54:38.278] <TB3>     INFO: 655360 events read in total (11411ms).
[14:54:38.301] <TB3>     INFO: Expecting 655360 events.
[14:54:50.078] <TB3>     INFO: 655360 events read in total (11227ms).
[14:54:50.105] <TB3>     INFO: Expecting 655360 events.
[14:55:02.017] <TB3>     INFO: 655360 events read in total (11363ms).
[14:55:02.052] <TB3>     INFO: Expecting 655360 events.
[14:55:13.769] <TB3>     INFO: 655360 events read in total (11191ms).
[14:55:13.805] <TB3>     INFO: Expecting 655360 events.
[14:55:25.550] <TB3>     INFO: 655360 events read in total (11203ms).
[14:55:25.590] <TB3>     INFO: Expecting 655360 events.
[14:55:37.664] <TB3>     INFO: 655360 events read in total (11540ms).
[14:55:37.708] <TB3>     INFO: Expecting 655360 events.
[14:55:50.633] <TB3>     INFO: 655360 events read in total (12394ms).
[14:55:50.682] <TB3>     INFO: Expecting 655360 events.
[14:56:02.805] <TB3>     INFO: 655360 events read in total (11594ms).
[14:56:02.859] <TB3>     INFO: Expecting 655360 events.
[14:56:14.824] <TB3>     INFO: 655360 events read in total (11438ms).
[14:56:14.883] <TB3>     INFO: Expecting 655360 events.
[14:56:26.872] <TB3>     INFO: 655360 events read in total (11462ms).
[14:56:26.936] <TB3>     INFO: Expecting 655360 events.
[14:56:38.965] <TB3>     INFO: 655360 events read in total (11501ms).
[14:56:39.036] <TB3>     INFO: Expecting 655360 events.
[14:56:50.894] <TB3>     INFO: 655360 events read in total (11331ms).
[14:56:50.970] <TB3>     INFO: Expecting 655360 events.
[14:57:02.871] <TB3>     INFO: 655360 events read in total (11374ms).
[14:57:02.947] <TB3>     INFO: Test took 192885ms.
[14:57:03.049] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:03.348] <TB3>     INFO: Expecting 655360 events.
[14:57:15.464] <TB3>     INFO: 655360 events read in total (11401ms).
[14:57:15.474] <TB3>     INFO: Expecting 655360 events.
[14:57:27.319] <TB3>     INFO: 655360 events read in total (11279ms).
[14:57:27.334] <TB3>     INFO: Expecting 655360 events.
[14:57:39.209] <TB3>     INFO: 655360 events read in total (11312ms).
[14:57:39.229] <TB3>     INFO: Expecting 655360 events.
[14:57:51.203] <TB3>     INFO: 655360 events read in total (11421ms).
[14:57:51.226] <TB3>     INFO: Expecting 655360 events.
[14:58:03.131] <TB3>     INFO: 655360 events read in total (11352ms).
[14:58:03.158] <TB3>     INFO: Expecting 655360 events.
[14:58:15.816] <TB3>     INFO: 655360 events read in total (12114ms).
[14:58:15.850] <TB3>     INFO: Expecting 655360 events.
[14:58:27.927] <TB3>     INFO: 655360 events read in total (11533ms).
[14:58:27.964] <TB3>     INFO: Expecting 655360 events.
[14:58:40.200] <TB3>     INFO: 655360 events read in total (11702ms).
[14:58:40.241] <TB3>     INFO: Expecting 655360 events.
[14:58:52.397] <TB3>     INFO: 655360 events read in total (11618ms).
[14:58:52.442] <TB3>     INFO: Expecting 655360 events.
[14:59:04.602] <TB3>     INFO: 655360 events read in total (11630ms).
[14:59:04.651] <TB3>     INFO: Expecting 655360 events.
[14:59:16.710] <TB3>     INFO: 655360 events read in total (11532ms).
[14:59:16.763] <TB3>     INFO: Expecting 655360 events.
[14:59:28.935] <TB3>     INFO: 655360 events read in total (11643ms).
[14:59:28.994] <TB3>     INFO: Expecting 655360 events.
[14:59:41.017] <TB3>     INFO: 655360 events read in total (11496ms).
[14:59:41.079] <TB3>     INFO: Expecting 655360 events.
[14:59:53.135] <TB3>     INFO: 655360 events read in total (11530ms).
[14:59:53.205] <TB3>     INFO: Expecting 655360 events.
[15:00:05.376] <TB3>     INFO: 655360 events read in total (11644ms).
[15:00:05.452] <TB3>     INFO: Expecting 655360 events.
[15:00:17.606] <TB3>     INFO: 655360 events read in total (11626ms).
[15:00:17.681] <TB3>     INFO: Test took 194633ms.
[15:00:17.858] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:17.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:00:17.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:17.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:00:17.859] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:17.860] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:00:17.860] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:17.860] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:00:17.860] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:17.860] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:00:17.860] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:17.861] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:00:17.861] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:17.861] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:00:17.861] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:17.862] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:00:17.862] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:17.862] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:00:17.862] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:17.862] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:00:17.862] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:17.863] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:00:17.863] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:17.863] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:00:17.863] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:17.864] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:00:17.864] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:17.864] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:00:17.864] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:17.865] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:00:17.865] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:17.865] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:00:17.865] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:17.873] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:00:17.881] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:00:17.889] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:00:17.897] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:00:17.904] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:00:17.911] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:00:17.919] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:00:17.927] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:17.934] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:17.942] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:17.950] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:17.957] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:17.965] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:17.972] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:17.980] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:17.987] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:17.994] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:00:17.001] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:00:18.008] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:00:18.015] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:00:18.022] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:00:18.030] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:00:18.037] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:00:18.044] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:18.051] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:18.058] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:18.065] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:18.072] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:18.080] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:18.087] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:00:18.115] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C0.dat
[15:00:18.115] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C1.dat
[15:00:18.116] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C2.dat
[15:00:18.116] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C3.dat
[15:00:18.116] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C4.dat
[15:00:18.116] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C5.dat
[15:00:18.116] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C6.dat
[15:00:18.116] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C7.dat
[15:00:18.116] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C8.dat
[15:00:18.116] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C9.dat
[15:00:18.116] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C10.dat
[15:00:18.117] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C11.dat
[15:00:18.117] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C12.dat
[15:00:18.117] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C13.dat
[15:00:18.117] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C14.dat
[15:00:18.117] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//dacParameters35_C15.dat
[15:00:18.465] <TB3>     INFO: Expecting 41600 events.
[15:00:22.485] <TB3>     INFO: 41600 events read in total (3305ms).
[15:00:22.486] <TB3>     INFO: Test took 4366ms.
[15:00:23.163] <TB3>     INFO: Expecting 41600 events.
[15:00:27.107] <TB3>     INFO: 41600 events read in total (3230ms).
[15:00:27.107] <TB3>     INFO: Test took 4312ms.
[15:00:27.787] <TB3>     INFO: Expecting 41600 events.
[15:00:31.737] <TB3>     INFO: 41600 events read in total (3235ms).
[15:00:31.738] <TB3>     INFO: Test took 4319ms.
[15:00:32.036] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:32.169] <TB3>     INFO: Expecting 2560 events.
[15:00:33.129] <TB3>     INFO: 2560 events read in total (245ms).
[15:00:33.129] <TB3>     INFO: Test took 1093ms.
[15:00:33.131] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:33.642] <TB3>     INFO: Expecting 2560 events.
[15:00:34.612] <TB3>     INFO: 2560 events read in total (250ms).
[15:00:34.613] <TB3>     INFO: Test took 1482ms.
[15:00:34.615] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:35.122] <TB3>     INFO: Expecting 2560 events.
[15:00:36.080] <TB3>     INFO: 2560 events read in total (243ms).
[15:00:36.081] <TB3>     INFO: Test took 1466ms.
[15:00:36.082] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:36.590] <TB3>     INFO: Expecting 2560 events.
[15:00:37.549] <TB3>     INFO: 2560 events read in total (243ms).
[15:00:37.550] <TB3>     INFO: Test took 1468ms.
[15:00:37.552] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:38.058] <TB3>     INFO: Expecting 2560 events.
[15:00:39.017] <TB3>     INFO: 2560 events read in total (244ms).
[15:00:39.018] <TB3>     INFO: Test took 1466ms.
[15:00:39.019] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:39.541] <TB3>     INFO: Expecting 2560 events.
[15:00:40.504] <TB3>     INFO: 2560 events read in total (249ms).
[15:00:40.505] <TB3>     INFO: Test took 1486ms.
[15:00:40.507] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:41.015] <TB3>     INFO: Expecting 2560 events.
[15:00:41.974] <TB3>     INFO: 2560 events read in total (245ms).
[15:00:41.974] <TB3>     INFO: Test took 1467ms.
[15:00:41.977] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:42.488] <TB3>     INFO: Expecting 2560 events.
[15:00:43.447] <TB3>     INFO: 2560 events read in total (245ms).
[15:00:43.448] <TB3>     INFO: Test took 1471ms.
[15:00:43.450] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:43.957] <TB3>     INFO: Expecting 2560 events.
[15:00:44.919] <TB3>     INFO: 2560 events read in total (247ms).
[15:00:44.920] <TB3>     INFO: Test took 1470ms.
[15:00:44.922] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:45.429] <TB3>     INFO: Expecting 2560 events.
[15:00:46.390] <TB3>     INFO: 2560 events read in total (246ms).
[15:00:46.390] <TB3>     INFO: Test took 1469ms.
[15:00:46.392] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:46.900] <TB3>     INFO: Expecting 2560 events.
[15:00:47.861] <TB3>     INFO: 2560 events read in total (246ms).
[15:00:47.861] <TB3>     INFO: Test took 1469ms.
[15:00:47.863] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:48.373] <TB3>     INFO: Expecting 2560 events.
[15:00:49.330] <TB3>     INFO: 2560 events read in total (242ms).
[15:00:49.330] <TB3>     INFO: Test took 1467ms.
[15:00:49.332] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:49.838] <TB3>     INFO: Expecting 2560 events.
[15:00:50.799] <TB3>     INFO: 2560 events read in total (246ms).
[15:00:50.799] <TB3>     INFO: Test took 1467ms.
[15:00:50.801] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:51.308] <TB3>     INFO: Expecting 2560 events.
[15:00:52.270] <TB3>     INFO: 2560 events read in total (247ms).
[15:00:52.270] <TB3>     INFO: Test took 1469ms.
[15:00:52.272] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:52.779] <TB3>     INFO: Expecting 2560 events.
[15:00:53.738] <TB3>     INFO: 2560 events read in total (244ms).
[15:00:53.738] <TB3>     INFO: Test took 1466ms.
[15:00:53.740] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:54.247] <TB3>     INFO: Expecting 2560 events.
[15:00:55.211] <TB3>     INFO: 2560 events read in total (247ms).
[15:00:55.211] <TB3>     INFO: Test took 1471ms.
[15:00:55.213] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:55.719] <TB3>     INFO: Expecting 2560 events.
[15:00:56.678] <TB3>     INFO: 2560 events read in total (244ms).
[15:00:56.678] <TB3>     INFO: Test took 1465ms.
[15:00:56.680] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:57.196] <TB3>     INFO: Expecting 2560 events.
[15:00:58.155] <TB3>     INFO: 2560 events read in total (245ms).
[15:00:58.156] <TB3>     INFO: Test took 1476ms.
[15:00:58.158] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:58.665] <TB3>     INFO: Expecting 2560 events.
[15:00:59.623] <TB3>     INFO: 2560 events read in total (241ms).
[15:00:59.624] <TB3>     INFO: Test took 1466ms.
[15:00:59.627] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:00.134] <TB3>     INFO: Expecting 2560 events.
[15:01:01.095] <TB3>     INFO: 2560 events read in total (246ms).
[15:01:01.095] <TB3>     INFO: Test took 1469ms.
[15:01:01.098] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:01.605] <TB3>     INFO: Expecting 2560 events.
[15:01:02.566] <TB3>     INFO: 2560 events read in total (246ms).
[15:01:02.566] <TB3>     INFO: Test took 1468ms.
[15:01:02.569] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:03.075] <TB3>     INFO: Expecting 2560 events.
[15:01:04.035] <TB3>     INFO: 2560 events read in total (245ms).
[15:01:04.035] <TB3>     INFO: Test took 1466ms.
[15:01:04.037] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:04.544] <TB3>     INFO: Expecting 2560 events.
[15:01:05.505] <TB3>     INFO: 2560 events read in total (246ms).
[15:01:05.505] <TB3>     INFO: Test took 1468ms.
[15:01:05.508] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:06.016] <TB3>     INFO: Expecting 2560 events.
[15:01:06.976] <TB3>     INFO: 2560 events read in total (245ms).
[15:01:06.977] <TB3>     INFO: Test took 1470ms.
[15:01:06.981] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:07.486] <TB3>     INFO: Expecting 2560 events.
[15:01:08.448] <TB3>     INFO: 2560 events read in total (247ms).
[15:01:08.449] <TB3>     INFO: Test took 1469ms.
[15:01:08.451] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:08.961] <TB3>     INFO: Expecting 2560 events.
[15:01:09.925] <TB3>     INFO: 2560 events read in total (248ms).
[15:01:09.925] <TB3>     INFO: Test took 1474ms.
[15:01:09.927] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:10.433] <TB3>     INFO: Expecting 2560 events.
[15:01:11.391] <TB3>     INFO: 2560 events read in total (243ms).
[15:01:11.391] <TB3>     INFO: Test took 1464ms.
[15:01:11.393] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:11.905] <TB3>     INFO: Expecting 2560 events.
[15:01:12.864] <TB3>     INFO: 2560 events read in total (244ms).
[15:01:12.865] <TB3>     INFO: Test took 1472ms.
[15:01:12.866] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:13.374] <TB3>     INFO: Expecting 2560 events.
[15:01:14.338] <TB3>     INFO: 2560 events read in total (250ms).
[15:01:14.339] <TB3>     INFO: Test took 1473ms.
[15:01:14.340] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:14.848] <TB3>     INFO: Expecting 2560 events.
[15:01:15.805] <TB3>     INFO: 2560 events read in total (242ms).
[15:01:15.805] <TB3>     INFO: Test took 1465ms.
[15:01:15.807] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:16.314] <TB3>     INFO: Expecting 2560 events.
[15:01:17.278] <TB3>     INFO: 2560 events read in total (249ms).
[15:01:17.278] <TB3>     INFO: Test took 1471ms.
[15:01:17.280] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:17.791] <TB3>     INFO: Expecting 2560 events.
[15:01:18.753] <TB3>     INFO: 2560 events read in total (247ms).
[15:01:18.753] <TB3>     INFO: Test took 1473ms.
[15:01:19.975] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 487 seconds
[15:01:19.976] <TB3>     INFO: PH scale (per ROC):    78  72  75  77  80  74  87  83  80  78  83  69  80  79  81  75
[15:01:19.976] <TB3>     INFO: PH offset (per ROC):  176 185 181 187 195 181 188 194 174 176 177 195 181 167 161 191
[15:01:20.154] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:01:20.157] <TB3>     INFO: ######################################################################
[15:01:20.157] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:01:20.157] <TB3>     INFO: ######################################################################
[15:01:20.157] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:01:20.168] <TB3>     INFO: scanning low vcal = 10
[15:01:20.524] <TB3>     INFO: Expecting 41600 events.
[15:01:24.274] <TB3>     INFO: 41600 events read in total (3035ms).
[15:01:24.274] <TB3>     INFO: Test took 4105ms.
[15:01:24.283] <TB3>     INFO: scanning low vcal = 20
[15:01:24.785] <TB3>     INFO: Expecting 41600 events.
[15:01:28.522] <TB3>     INFO: 41600 events read in total (3022ms).
[15:01:28.523] <TB3>     INFO: Test took 4240ms.
[15:01:28.524] <TB3>     INFO: scanning low vcal = 30
[15:01:29.031] <TB3>     INFO: Expecting 41600 events.
[15:01:32.820] <TB3>     INFO: 41600 events read in total (3073ms).
[15:01:32.821] <TB3>     INFO: Test took 4297ms.
[15:01:32.823] <TB3>     INFO: scanning low vcal = 40
[15:01:33.341] <TB3>     INFO: Expecting 41600 events.
[15:01:37.617] <TB3>     INFO: 41600 events read in total (3561ms).
[15:01:37.618] <TB3>     INFO: Test took 4794ms.
[15:01:37.621] <TB3>     INFO: scanning low vcal = 50
[15:01:38.045] <TB3>     INFO: Expecting 41600 events.
[15:01:42.317] <TB3>     INFO: 41600 events read in total (3557ms).
[15:01:42.318] <TB3>     INFO: Test took 4697ms.
[15:01:42.321] <TB3>     INFO: scanning low vcal = 60
[15:01:42.744] <TB3>     INFO: Expecting 41600 events.
[15:01:47.025] <TB3>     INFO: 41600 events read in total (3566ms).
[15:01:47.026] <TB3>     INFO: Test took 4705ms.
[15:01:47.029] <TB3>     INFO: scanning low vcal = 70
[15:01:47.451] <TB3>     INFO: Expecting 41600 events.
[15:01:51.716] <TB3>     INFO: 41600 events read in total (3550ms).
[15:01:51.716] <TB3>     INFO: Test took 4687ms.
[15:01:51.720] <TB3>     INFO: scanning low vcal = 80
[15:01:52.142] <TB3>     INFO: Expecting 41600 events.
[15:01:56.429] <TB3>     INFO: 41600 events read in total (3572ms).
[15:01:56.429] <TB3>     INFO: Test took 4709ms.
[15:01:56.432] <TB3>     INFO: scanning low vcal = 90
[15:01:56.855] <TB3>     INFO: Expecting 41600 events.
[15:02:01.162] <TB3>     INFO: 41600 events read in total (3592ms).
[15:02:01.163] <TB3>     INFO: Test took 4731ms.
[15:02:01.166] <TB3>     INFO: scanning low vcal = 100
[15:02:01.589] <TB3>     INFO: Expecting 41600 events.
[15:02:06.021] <TB3>     INFO: 41600 events read in total (3718ms).
[15:02:06.021] <TB3>     INFO: Test took 4855ms.
[15:02:06.025] <TB3>     INFO: scanning low vcal = 110
[15:02:06.448] <TB3>     INFO: Expecting 41600 events.
[15:02:10.726] <TB3>     INFO: 41600 events read in total (3563ms).
[15:02:10.727] <TB3>     INFO: Test took 4702ms.
[15:02:10.730] <TB3>     INFO: scanning low vcal = 120
[15:02:11.154] <TB3>     INFO: Expecting 41600 events.
[15:02:15.439] <TB3>     INFO: 41600 events read in total (3570ms).
[15:02:15.439] <TB3>     INFO: Test took 4709ms.
[15:02:15.442] <TB3>     INFO: scanning low vcal = 130
[15:02:15.870] <TB3>     INFO: Expecting 41600 events.
[15:02:20.172] <TB3>     INFO: 41600 events read in total (3587ms).
[15:02:20.173] <TB3>     INFO: Test took 4730ms.
[15:02:20.177] <TB3>     INFO: scanning low vcal = 140
[15:02:20.598] <TB3>     INFO: Expecting 41600 events.
[15:02:24.885] <TB3>     INFO: 41600 events read in total (3572ms).
[15:02:24.885] <TB3>     INFO: Test took 4708ms.
[15:02:24.889] <TB3>     INFO: scanning low vcal = 150
[15:02:25.317] <TB3>     INFO: Expecting 41600 events.
[15:02:29.595] <TB3>     INFO: 41600 events read in total (3564ms).
[15:02:29.596] <TB3>     INFO: Test took 4707ms.
[15:02:29.599] <TB3>     INFO: scanning low vcal = 160
[15:02:30.024] <TB3>     INFO: Expecting 41600 events.
[15:02:34.300] <TB3>     INFO: 41600 events read in total (3561ms).
[15:02:34.301] <TB3>     INFO: Test took 4702ms.
[15:02:34.304] <TB3>     INFO: scanning low vcal = 170
[15:02:34.730] <TB3>     INFO: Expecting 41600 events.
[15:02:38.999] <TB3>     INFO: 41600 events read in total (3554ms).
[15:02:38.000] <TB3>     INFO: Test took 4696ms.
[15:02:39.005] <TB3>     INFO: scanning low vcal = 180
[15:02:39.427] <TB3>     INFO: Expecting 41600 events.
[15:02:43.700] <TB3>     INFO: 41600 events read in total (3558ms).
[15:02:43.701] <TB3>     INFO: Test took 4696ms.
[15:02:43.705] <TB3>     INFO: scanning low vcal = 190
[15:02:44.129] <TB3>     INFO: Expecting 41600 events.
[15:02:48.389] <TB3>     INFO: 41600 events read in total (3545ms).
[15:02:48.393] <TB3>     INFO: Test took 4688ms.
[15:02:48.396] <TB3>     INFO: scanning low vcal = 200
[15:02:48.825] <TB3>     INFO: Expecting 41600 events.
[15:02:53.115] <TB3>     INFO: 41600 events read in total (3575ms).
[15:02:53.116] <TB3>     INFO: Test took 4720ms.
[15:02:53.120] <TB3>     INFO: scanning low vcal = 210
[15:02:53.541] <TB3>     INFO: Expecting 41600 events.
[15:02:57.832] <TB3>     INFO: 41600 events read in total (3576ms).
[15:02:57.832] <TB3>     INFO: Test took 4712ms.
[15:02:57.836] <TB3>     INFO: scanning low vcal = 220
[15:02:58.260] <TB3>     INFO: Expecting 41600 events.
[15:03:02.531] <TB3>     INFO: 41600 events read in total (3556ms).
[15:03:02.532] <TB3>     INFO: Test took 4696ms.
[15:03:02.535] <TB3>     INFO: scanning low vcal = 230
[15:03:02.960] <TB3>     INFO: Expecting 41600 events.
[15:03:07.247] <TB3>     INFO: 41600 events read in total (3572ms).
[15:03:07.248] <TB3>     INFO: Test took 4713ms.
[15:03:07.251] <TB3>     INFO: scanning low vcal = 240
[15:03:07.672] <TB3>     INFO: Expecting 41600 events.
[15:03:11.951] <TB3>     INFO: 41600 events read in total (3564ms).
[15:03:11.952] <TB3>     INFO: Test took 4701ms.
[15:03:11.956] <TB3>     INFO: scanning low vcal = 250
[15:03:12.379] <TB3>     INFO: Expecting 41600 events.
[15:03:16.663] <TB3>     INFO: 41600 events read in total (3569ms).
[15:03:16.663] <TB3>     INFO: Test took 4707ms.
[15:03:16.667] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:03:17.093] <TB3>     INFO: Expecting 41600 events.
[15:03:21.364] <TB3>     INFO: 41600 events read in total (3556ms).
[15:03:21.365] <TB3>     INFO: Test took 4697ms.
[15:03:21.368] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:03:21.792] <TB3>     INFO: Expecting 41600 events.
[15:03:26.078] <TB3>     INFO: 41600 events read in total (3571ms).
[15:03:26.079] <TB3>     INFO: Test took 4711ms.
[15:03:26.082] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:03:26.508] <TB3>     INFO: Expecting 41600 events.
[15:03:30.791] <TB3>     INFO: 41600 events read in total (3568ms).
[15:03:30.792] <TB3>     INFO: Test took 4710ms.
[15:03:30.797] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:03:31.222] <TB3>     INFO: Expecting 41600 events.
[15:03:35.490] <TB3>     INFO: 41600 events read in total (3554ms).
[15:03:35.491] <TB3>     INFO: Test took 4694ms.
[15:03:35.494] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:03:35.922] <TB3>     INFO: Expecting 41600 events.
[15:03:40.197] <TB3>     INFO: 41600 events read in total (3561ms).
[15:03:40.198] <TB3>     INFO: Test took 4704ms.
[15:03:40.742] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:03:40.745] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:03:40.745] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:03:40.745] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:03:40.745] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:03:40.746] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:03:40.746] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:03:40.746] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:03:40.746] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:03:40.746] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:03:40.747] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:03:40.747] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:03:40.747] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:03:40.747] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:03:40.747] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:03:40.747] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:03:40.748] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:04:20.021] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:04:20.021] <TB3>     INFO: non-linearity mean:  0.959 0.955 0.954 0.958 0.960 0.956 0.958 0.961 0.958 0.961 0.962 0.954 0.955 0.961 0.959 0.956
[15:04:20.021] <TB3>     INFO: non-linearity RMS:   0.005 0.006 0.006 0.006 0.005 0.006 0.006 0.005 0.006 0.004 0.004 0.007 0.006 0.005 0.006 0.006
[15:04:20.021] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:04:20.044] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:04:20.067] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:04:20.090] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:04:20.113] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:04:20.136] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:04:20.159] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:04:20.182] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:04:20.204] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:04:20.227] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:04:20.250] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:04:20.273] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:04:20.295] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:04:20.318] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:04:20.341] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:04:20.364] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-1-38_FPIXTest-17C-Nebraska-160613-1340_2016-06-13_13h40m_1465843243//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:04:20.387] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[15:04:20.387] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:04:20.394] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:04:20.394] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:04:20.397] <TB3>     INFO: ######################################################################
[15:04:20.397] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:04:20.397] <TB3>     INFO: ######################################################################
[15:04:20.400] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:04:20.410] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:04:20.411] <TB3>     INFO:     run 1 of 1
[15:04:20.411] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:04:20.754] <TB3>     INFO: Expecting 3120000 events.
[15:05:11.608] <TB3>     INFO: 1284070 events read in total (50139ms).
[15:06:01.614] <TB3>     INFO: 2563380 events read in total (100145ms).
[15:06:22.960] <TB3>     INFO: 3120000 events read in total (121491ms).
[15:06:23.006] <TB3>     INFO: Test took 122596ms.
[15:06:23.086] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:23.225] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:06:24.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:06:26.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:06:27.510] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:06:28.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:06:30.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:06:31.872] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:06:33.367] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:06:34.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:06:36.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:06:37.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:06:39.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:06:40.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:06:41.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:06:43.402] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:44.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:46.327] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 398274560
[15:06:46.360] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:06:46.360] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0959, RMS = 1.45404
[15:06:46.360] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:06:46.360] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:06:46.360] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0503, RMS = 1.54193
[15:06:46.360] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:06:46.361] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:06:46.361] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1897, RMS = 1.42132
[15:06:46.361] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:06:46.361] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:06:46.361] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9283, RMS = 1.54279
[15:06:46.361] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:46.362] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:06:46.362] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.545, RMS = 1.28636
[15:06:46.362] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:06:46.362] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:06:46.362] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2528, RMS = 1.41645
[15:06:46.362] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:46.363] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:06:46.363] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0172, RMS = 1.45043
[15:06:46.363] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:06:46.363] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:06:46.363] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6385, RMS = 1.27667
[15:06:46.364] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:06:46.365] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:06:46.365] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0939, RMS = 1.66801
[15:06:46.365] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:06:46.365] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:06:46.365] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.79, RMS = 1.53784
[15:06:46.365] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:46.366] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:06:46.366] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.8584, RMS = 2.14343
[15:06:46.366] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:06:46.366] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:06:46.366] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6302, RMS = 2.00932
[15:06:46.366] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:46.367] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:06:46.367] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8022, RMS = 1.22752
[15:06:46.367] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:06:46.367] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:06:46.367] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4078, RMS = 1.35652
[15:06:46.367] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:06:46.368] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:06:46.368] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.47, RMS = 1.4877
[15:06:46.369] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:06:46.369] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:06:46.369] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5849, RMS = 1.60994
[15:06:46.369] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:06:46.370] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:06:46.370] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.3747, RMS = 1.62317
[15:06:46.370] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:06:46.370] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:06:46.370] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.8113, RMS = 1.68914
[15:06:46.370] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:06:46.371] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:06:46.371] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7549, RMS = 0.780923
[15:06:46.371] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:06:46.371] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:06:46.371] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3758, RMS = 0.897395
[15:06:46.371] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:06:46.373] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:06:46.373] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.3143, RMS = 1.96002
[15:06:46.373] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:06:46.373] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:06:46.373] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5628, RMS = 1.69551
[15:06:46.373] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:06:46.374] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:06:46.374] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9712, RMS = 1.32266
[15:06:46.374] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:06:46.374] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:06:46.374] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1169, RMS = 1.53988
[15:06:46.374] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:46.375] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:06:46.375] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.6497, RMS = 2.10833
[15:06:46.375] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:06:46.375] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:06:46.375] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.9104, RMS = 2.31922
[15:06:46.375] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:46.377] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:06:46.377] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8388, RMS = 1.34656
[15:06:46.377] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:06:46.377] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:06:46.377] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3719, RMS = 1.60245
[15:06:46.377] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:06:46.378] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:06:46.378] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6087, RMS = 0.982935
[15:06:46.378] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:06:46.378] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:06:46.378] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.627, RMS = 1.14936
[15:06:46.378] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:06:46.379] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:06:46.379] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2642, RMS = 1.76077
[15:06:46.379] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:06:46.379] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:06:46.379] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2848, RMS = 1.47136
[15:06:46.379] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:06:46.382] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[15:06:46.382] <TB3>     INFO: number of dead bumps (per ROC):     0    0    1    0    1    0    0    0    0    0    0    0    0    1    0    0
[15:06:46.382] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:06:46.480] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:06:46.480] <TB3>     INFO: enter test to run
[15:06:46.480] <TB3>     INFO:   test:  no parameter change
[15:06:46.480] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 386.7mA
[15:06:46.481] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 468.7mA
[15:06:46.481] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[15:06:46.481] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:06:46.979] <TB3>    QUIET: Connection to board 24 closed.
[15:06:46.980] <TB3>     INFO: pXar: this is the end, my friend
[15:06:46.980] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
