Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Fri Nov 13 13:46:58 2020
| Host             : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu2cg-sfvc784-1-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.175        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.837        |
| Device Static (W)        | 0.338        |
| Effective TJA (C/W)      | 2.4          |
| Max Ambient (C)          | 92.5         |
| Junction Temperature (C) | 32.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.103 |       14 |       --- |             --- |
| CLB Logic                |     0.086 |    52486 |       --- |             --- |
|   LUT as Logic           |     0.071 |    19287 |     47232 |           40.83 |
|   CARRY8                 |     0.005 |      782 |      8820 |            8.87 |
|   Register               |     0.005 |    25233 |     94464 |           26.71 |
|   LUT as Shift Register  |     0.004 |      512 |     28800 |            1.78 |
|   LUT as Distributed RAM |    <0.001 |      128 |     28800 |            0.44 |
|   Others                 |     0.000 |     1839 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       97 |     70560 |            0.14 |
|   BUFG                   |     0.000 |        1 |        24 |            4.17 |
| Signals                  |     0.087 |    41623 |       --- |             --- |
| Block RAM                |     0.075 |       61 |       150 |           40.67 |
| PLL                      |     0.123 |        2 |       --- |             --- |
| DSPs                     |     0.020 |       16 |       240 |            6.67 |
| I/O                      |     0.069 |       18 |       252 |            7.14 |
| PS8                      |     2.275 |        1 |       --- |             --- |
| Static Power             |     0.338 |          |           |                 |
|   PS Static              |     0.096 |          |           |                 |
|   PL Static              |     0.242 |          |           |                 |
| Total                    |     3.175 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.494 |       0.436 |      0.059 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.041 |       0.014 |      0.027 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.006 |       0.005 |      0.001 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.114 |       0.066 |      0.047 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.037 |       0.011 |      0.025 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.017 |       0.010 |      0.007 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.002 |       0.002 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.441 |       0.411 |      0.030 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.258 |       0.250 |      0.008 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.119 |       0.118 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.821 |       0.816 |      0.005 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.074 |       0.072 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.677 |       0.643 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                              | Domain                                                                                                                                                                                          | Constraint (ns) |
+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GEN_PLL_IN_IP_USP.pll0_clkout0     | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0 |             5.6 |
| GEN_PLL_IN_IP_USP.pll0_clkout0_1   | design_1_i/mipi_csi2_rx_subsyst_1/inst/phy/inst/inst/bd_115c_phy_0_rx_support_i/slave_rx.bd_115c_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0 |             5.6 |
| clk_pl_0                           | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                          |             6.8 |
| clk_pl_1                           | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                       |             5.3 |
| clkoutphy_out                      | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/shared_pll0_clkoutphy_out      |             0.7 |
| clkoutphy_out_1                    | design_1_i/mipi_csi2_rx_subsyst_1/inst/phy/inst/inst/bd_115c_phy_0_rx_support_i/slave_rx.bd_115c_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/shared_pll0_clkoutphy_out      |             0.7 |
| clkoutphy_out_1_DIV                | design_1_i/mipi_csi2_rx_subsyst_1/inst/phy/inst/inst/bd_115c_phy_0_rx_support_i/slave_rx.bd_115c_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_tx_bit_ctrl_in[26]                      |             5.6 |
| clkoutphy_out_DIV                  | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs0_tx_bit_ctrl_in[26]                      |             5.6 |
| mipi_phy_if_0_clk_p                | mipi_phy_if_0_clk_p                                                                                                                                                                             |             2.0 |
| mipi_phy_if_0_clk_p_FIFO_WRCLK_OUT | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/fifo_wr_clk_0                               |             8.0 |
| mipi_phy_if_1_clk_p                | mipi_phy_if_1_clk_p                                                                                                                                                                             |             2.0 |
| mipi_phy_if_1_clk_p_FIFO_WRCLK_OUT | design_1_i/mipi_csi2_rx_subsyst_1/inst/phy/inst/inst/bd_115c_phy_0_rx_support_i/slave_rx.bd_115c_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/fifo_wr_clk_0                               |             8.0 |
+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| design_1_wrapper           |     2.837 |
|   cam0_i2c_scl_iobuf       |     0.007 |
|   cam0_i2c_sda_iobuf       |     0.007 |
|   cam1_i2c_scl_iobuf       |     0.007 |
|   cam1_i2c_sda_iobuf       |     0.007 |
|   cam_gpio_tri_iobuf_0     |     0.007 |
|   cam_gpio_tri_iobuf_1     |     0.007 |
|   design_1_i               |     2.792 |
|     axi_interconnect_0     |     0.004 |
|       s00_couplers         |     0.001 |
|       s01_couplers         |     0.001 |
|       xbar                 |     0.001 |
|     axi_vdma_0             |     0.017 |
|       U0                   |     0.017 |
|     axi_vdma_1             |     0.017 |
|       U0                   |     0.017 |
|     mipi_csi2_rx_subsyst_0 |     0.112 |
|       inst                 |     0.112 |
|     mipi_csi2_rx_subsyst_1 |     0.111 |
|       inst                 |     0.111 |
|     ps8_0_axi_periph       |     0.007 |
|       s00_couplers         |     0.005 |
|       xbar                 |     0.002 |
|     v_demosaic_0           |     0.098 |
|       inst                 |     0.098 |
|     v_demosaic_1           |     0.098 |
|       inst                 |     0.098 |
|     v_gamma_lut_0          |     0.023 |
|       inst                 |     0.023 |
|     v_gamma_lut_1          |     0.024 |
|       inst                 |     0.024 |
|     zynq_ultra_ps_e_0      |     2.280 |
|       inst                 |     2.280 |
+----------------------------+-----------+


