`timescale 1ns/1ps

module top_tb;

	reg clk, rst_n;
	
	wire [9:0] r, g, b;
	wire hsync, vsync;
	wire VGA_CLK;
	wire VGA_BLANK, VGA_SYNC;

	top dut (
			.clk(clk), 
			.rst_n(rst_n), 
			.r(r), 
			.g(g), 
			.b(b), 
			.hsync(hsync), 
			.vsync(vsync), 
			.VGA_CLK(VGA_CLK), 
			.VGA_BLANK(VGA_BLANK), 
			.VGA_SYNC(VGA_SYNC)
		);
	
	initial
		begin
			clk = 1;
			rst_n = 0;
			#200.1
			rst_n = 1;
			
			#1_100_000 $stop;
		end
		
	always #10 clk = ~clk;

endmodule
