{"vcs1":{"timestamp_begin":1740644893.977407302, "rt":3.96, "ut":3.72, "st":0.19}}
{"vcselab":{"timestamp_begin":1740644898.023660816, "rt":0.27, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1740644898.351645209, "rt":0.23, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740644893.676285263}
{"VCS_COMP_START_TIME": 1740644893.676285263}
{"VCS_COMP_END_TIME": 1740644898.655137380}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 287632}}
{"vcselab": {"peak_mem": 150348}}
