Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun Apr 15 00:56:46 2018
| Host         : codesign89 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing -file ./report/hipaccRun_timing_synth.rpt
| Design       : hipaccRun
| Device       : 7z100-ffg900
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 ccGaussianFilterGKer_U0/grp_processVECT_fu_18/hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            ccGaussianFilterGKer_U0/grp_processVECT_fu_18/hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (ap_clk rise@6.660ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 3.564ns (98.616%)  route 0.050ns (1.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 7.298 - 6.660 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5533, unset)         0.672     0.672    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/ap_clk
                         DSP48E1                                      r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      3.564     4.236 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product/PCOUT[0]
                         net (fo=1, unplaced)         0.050     4.286    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/tmp_product_n_153
                         DSP48E1                                      r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.660     6.660 r  
                                                      0.000     6.660 r  ap_clk (IN)
                         net (fo=5533, unset)         0.638     7.298    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/ap_clk
                         DSP48E1                                      r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg__0/CLK
                         clock pessimism              0.000     7.298    
                         clock uncertainty           -0.035     7.263    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.187     6.076    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/hipaccRun_mul_32sfYi_U1/hipaccRun_mul_32sfYi_MulnS_0_U/buff0_reg__0
  -------------------------------------------------------------------
                         required time                          6.076    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                  1.790    




