#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x578961ac7d40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x578961ac7ed0 .scope module, "random_vector" "random_vector" 3 56;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_CLK";
    .port_info 1 /INPUT 1 "i_RSTn";
    .port_info 2 /INPUT 1 "i_READY";
    .port_info 3 /OUTPUT 1 "o_VALID";
    .port_info 4 /OUTPUT 9 "o_Y";
P_0x578961ac8060 .param/l "WIDTH" 0 3 58, +C4<00000000000000000000000000001001>;
L_0x578961ae3970/d .functor BUFZ 9, v0x578961b028e0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x578961ae3970 .delay 9 (1,1,1) L_0x578961ae3970/d;
L_0x578961ae42e0/d .functor BUFZ 1, v0x578961aa9f80_0, C4<0>, C4<0>, C4<0>;
L_0x578961ae42e0 .delay 1 (1,1,1) L_0x578961ae42e0/d;
v0x578961ae3ad0_0 .var/i "SEED", 31 0;
o0x7470f1ab1048 .functor BUFZ 1, C4<z>; HiZ drive
v0x578961ae4480_0 .net "i_CLK", 0 0, o0x7470f1ab1048;  0 drivers
o0x7470f1ab1078 .functor BUFZ 1, C4<z>; HiZ drive
v0x578961ae4980_0 .net "i_READY", 0 0, o0x7470f1ab1078;  0 drivers
o0x7470f1ab10a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x578961ae4eb0_0 .net "i_RSTn", 0 0, o0x7470f1ab10a8;  0 drivers
v0x578961ae29f0_0 .net "o_VALID", 0 0, L_0x578961ae42e0;  1 drivers
v0x578961ae2d60_0 .net "o_Y", 8 0, L_0x578961ae3970;  1 drivers
v0x578961aa9f80_0 .var "s_VALID", 0 0;
v0x578961b028e0_0 .var "s_Y", 8 0;
v0x578961b029c0_0 .var "s_was_valid", 0 0;
S_0x578961ab8430 .scope begin, "GENEROWANIE_SYGNALOW_WYJSCIOWYCH" "GENEROWANIE_SYGNALOW_WYJSCIOWYCH" 3 87, 3 87 0, S_0x578961ac7ed0;
 .timescale 0 0;
E_0x578961ac3280 .event posedge, v0x578961ae4eb0_0;
E_0x578961ac3710 .event posedge, v0x578961ae4480_0;
S_0x578961acb7f0 .scope begin, "ZAPAMIETANIE_POPRZEDNIEGO_VALID" "ZAPAMIETANIE_POPRZEDNIEGO_VALID" 3 99, 3 99 0, S_0x578961ac7ed0;
 .timescale 0 0;
E_0x578961abfbd0 .event negedge, v0x578961ae4480_0;
S_0x578961ab1660 .scope module, "testbench" "testbench" 4 2;
 .timescale 0 0;
P_0x578961ab17f0 .param/l "DATA_WIDTH" 1 4 4, +C4<00000000000000000000000000000100>;
P_0x578961ab1830 .param/l "FLAG_ERR" 1 4 15, +C4<00000000000000000000000000000000>;
P_0x578961ab1870 .param/l "FLAG_NEG" 1 4 16, +C4<00000000000000000000000000000001>;
P_0x578961ab18b0 .param/l "FLAG_OVERFLOW" 1 4 18, +C4<00000000000000000000000000000011>;
P_0x578961ab18f0 .param/l "FLAG_POS" 1 4 17, +C4<00000000000000000000000000000010>;
v0x578961b073c0_0 .var/i "i", 31 0;
v0x578961b074a0_0 .var "s_A", 3 0;
v0x578961b07560_0 .var "s_B", 3 0;
v0x578961b07630_0 .net "s_CLK", 0 0, L_0x578961ae4820;  1 drivers
v0x578961b076d0_0 .net "s_RSTn", 0 0, L_0x578961ae4d50;  1 drivers
v0x578961b07810_0 .net "s_Y", 3 0, v0x578961b062d0_0;  1 drivers
v0x578961b078d0_0 .net "s_flag", 3 0, v0x578961b06230_0;  1 drivers
v0x578961b07970_0 .var "s_sel", 1 0;
E_0x578961a9a780 .event posedge, v0x578961b05d20_0;
E_0x578961a9a8c0 .event posedge, v0x578961b05ea0_0;
S_0x578961b02b80 .scope module, "UTOP" "TOP" 4 22, 5 1 0, S_0x578961ab1660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_arg0";
    .port_info 1 /INPUT 4 "i_arg1";
    .port_info 2 /INPUT 2 "i_oper";
    .port_info 3 /INPUT 1 "i_clk";
    .port_info 4 /INPUT 1 "i_rstn";
    .port_info 5 /OUTPUT 4 "o_flag";
    .port_info 6 /OUTPUT 4 "o_result";
P_0x578961ae5e50 .param/l "LEN" 0 5 3, +C4<00000000000000000000000000000100>;
P_0x578961ae5e90 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000000100>;
v0x578961b058c0_0 .net "decoder_err", 0 0, v0x578961b037e0_0;  1 drivers
v0x578961b05980_0 .net "decoder_overflow", 0 0, v0x578961b038f0_0;  1 drivers
v0x578961b05a50_0 .net "decoder_result", 3 0, v0x578961b039b0_0;  1 drivers
v0x578961b05b50_0 .net "i_arg0", 3 0, v0x578961b074a0_0;  1 drivers
v0x578961b05bf0_0 .net "i_arg1", 3 0, v0x578961b07560_0;  1 drivers
v0x578961b05d20_0 .net "i_clk", 0 0, L_0x578961ae4820;  alias, 1 drivers
v0x578961b05dc0_0 .net "i_oper", 1 0, v0x578961b07970_0;  1 drivers
v0x578961b05ea0_0 .net "i_rstn", 0 0, L_0x578961ae4d50;  alias, 1 drivers
v0x578961b05f60_0 .net "nand_err", 0 0, v0x578961b04220_0;  1 drivers
v0x578961b06090_0 .net "nand_overflow", 0 0, v0x578961b042f0_0;  1 drivers
v0x578961b06160_0 .net "nand_result", 3 0, v0x578961b04390_0;  1 drivers
v0x578961b06230_0 .var "o_flag", 3 0;
v0x578961b062d0_0 .var "o_result", 3 0;
v0x578961b063b0_0 .net "oh_err", 0 0, v0x578961b04df0_0;  1 drivers
v0x578961b06480_0 .net "oh_overflow", 0 0, v0x578961b04eb0_0;  1 drivers
v0x578961b06550_0 .net "oh_result", 3 0, v0x578961b04f70_0;  1 drivers
v0x578961b06620_0 .net "sub_err", 0 0, v0x578961b05590_0;  1 drivers
v0x578961b066f0_0 .net "sub_overflow", 0 0, v0x578961b05630_0;  1 drivers
v0x578961b067c0_0 .net "sub_result", 3 0, v0x578961b056f0_0;  1 drivers
v0x578961b06890_0 .var "temp_err", 0 0;
v0x578961b06930_0 .var "temp_neg", 0 0;
v0x578961b069d0_0 .var "temp_overflow", 0 0;
v0x578961b06a70_0 .var "temp_pos", 0 0;
E_0x578961b02f10/0 .event anyedge, v0x578961b05dc0_0, v0x578961b056f0_0, v0x578961b05630_0, v0x578961b05590_0;
E_0x578961b02f10/1 .event anyedge, v0x578961b04390_0, v0x578961b042f0_0, v0x578961b04220_0, v0x578961b04f70_0;
E_0x578961b02f10/2 .event anyedge, v0x578961b04eb0_0, v0x578961b04df0_0, v0x578961b039b0_0, v0x578961b038f0_0;
E_0x578961b02f10/3 .event anyedge, v0x578961b037e0_0, v0x578961b062d0_0, v0x578961b06890_0, v0x578961b06930_0;
E_0x578961b02f10/4 .event anyedge, v0x578961b06a70_0, v0x578961b069d0_0;
E_0x578961b02f10 .event/or E_0x578961b02f10/0, E_0x578961b02f10/1, E_0x578961b02f10/2, E_0x578961b02f10/3, E_0x578961b02f10/4;
S_0x578961b03010 .scope module, "u_decoder" "onehot2u2_decoder" 5 50, 6 70 0, S_0x578961b02b80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_a_oh";
    .port_info 1 /INPUT 4 "i_b_oh";
    .port_info 2 /OUTPUT 4 "o_y_u2";
    .port_info 3 /OUTPUT 1 "o_overflow";
    .port_info 4 /OUTPUT 1 "o_err";
P_0x578961b02d80 .param/l "LEN" 0 6 71, +C4<00000000000000000000000000000100>;
P_0x578961b02dc0 .param/l "WIDTH" 0 6 73, +C4<00000000000000000000000000000100>;
v0x578961b03430_0 .var/i "i", 31 0;
v0x578961b03530_0 .net "i_a_oh", 3 0, v0x578961b074a0_0;  alias, 1 drivers
v0x578961b03610_0 .net "i_b_oh", 3 0, v0x578961b07560_0;  alias, 1 drivers
v0x578961b03700_0 .var "i_onehot", 7 0;
v0x578961b037e0_0 .var "o_err", 0 0;
v0x578961b038f0_0 .var "o_overflow", 0 0;
v0x578961b039b0_0 .var "o_y_u2", 3 0;
v0x578961b03a90_0 .var/i "posit", 31 0;
v0x578961b03b70_0 .var "s_was1", 0 0;
E_0x578961b033a0/0 .event anyedge, v0x578961b03610_0, v0x578961b03530_0, v0x578961b03700_0, v0x578961b03b70_0;
E_0x578961b033a0/1 .event anyedge, v0x578961b03a90_0;
E_0x578961b033a0 .event/or E_0x578961b033a0/0, E_0x578961b033a0/1;
S_0x578961b03cd0 .scope module, "u_nand_gate" "nand_gate" 5 32, 6 21 0, S_0x578961b02b80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_a";
    .port_info 1 /INPUT 4 "i_b";
    .port_info 2 /OUTPUT 4 "o_y";
    .port_info 3 /OUTPUT 1 "o_overflow";
    .port_info 4 /OUTPUT 1 "o_err";
P_0x578961b03e80 .param/l "WIDTH" 0 6 22, +C4<00000000000000000000000000000100>;
v0x578961b04040_0 .net/s "i_a", 3 0, v0x578961b074a0_0;  alias, 1 drivers
v0x578961b04150_0 .net/s "i_b", 3 0, v0x578961b07560_0;  alias, 1 drivers
v0x578961b04220_0 .var "o_err", 0 0;
v0x578961b042f0_0 .var "o_overflow", 0 0;
v0x578961b04390_0 .var/s "o_y", 3 0;
E_0x578961b03fe0 .event anyedge, v0x578961b03530_0, v0x578961b03610_0;
S_0x578961b04560 .scope module, "u_starting_ones" "starting_ones" 5 41, 6 39 0, S_0x578961b02b80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_a";
    .port_info 1 /INPUT 4 "i_b";
    .port_info 2 /OUTPUT 4 "o_y";
    .port_info 3 /OUTPUT 1 "o_overflow";
    .port_info 4 /OUTPUT 1 "o_err";
P_0x578961b04740 .param/l "WIDTH" 0 6 40, +C4<00000000000000000000000000000100>;
v0x578961b048b0_0 .var "c", 7 0;
v0x578961b049b0_0 .var/i "count", 31 0;
v0x578961b04a90_0 .var/i "i", 31 0;
v0x578961b04b80_0 .net/s "i_a", 3 0, v0x578961b074a0_0;  alias, 1 drivers
v0x578961b04c90_0 .net/s "i_b", 3 0, v0x578961b07560_0;  alias, 1 drivers
v0x578961b04df0_0 .var "o_err", 0 0;
v0x578961b04eb0_0 .var "o_overflow", 0 0;
v0x578961b04f70_0 .var "o_y", 3 0;
E_0x578961b04840 .event anyedge, v0x578961b03610_0, v0x578961b03530_0, v0x578961b048b0_0, v0x578961b049b0_0;
S_0x578961b050f0 .scope module, "u_subtractor" "subtractor" 5 23, 6 2 0, S_0x578961b02b80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_a";
    .port_info 1 /INPUT 4 "i_b";
    .port_info 2 /OUTPUT 4 "o_y";
    .port_info 3 /OUTPUT 1 "o_overflow";
    .port_info 4 /OUTPUT 1 "o_err";
P_0x578961b052d0 .param/l "WIDTH" 0 6 3, +C4<00000000000000000000000000000100>;
v0x578961b053f0_0 .net/s "i_a", 3 0, v0x578961b074a0_0;  alias, 1 drivers
v0x578961b054d0_0 .net/s "i_b", 3 0, v0x578961b07560_0;  alias, 1 drivers
v0x578961b05590_0 .var "o_err", 0 0;
v0x578961b05630_0 .var "o_overflow", 0 0;
v0x578961b056f0_0 .var/s "o_y", 3 0;
E_0x578961b05370 .event anyedge, v0x578961b03530_0, v0x578961b03610_0, v0x578961b056f0_0;
S_0x578961b06c30 .scope module, "U_RST_CLK" "global_signals" 4 78, 3 6 0, S_0x578961ab1660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o_CLK";
    .port_info 1 /OUTPUT 1 "o_RSTn";
P_0x578961aa9cd0 .param/l "CLK_PERIOD" 1 3 23, +C4<00000000000000000000000000001010>;
P_0x578961aa9d10 .param/l "CLOCK_PERIOD" 0 3 9, +C4<00000000000000000000000000001010>;
P_0x578961aa9d50 .param/str "SIGNAL_VCD_FILE" 0 3 10, "SIGNALS.vcd";
P_0x578961aa9d90 .param/l "SIM_CLOCK_CYCLES" 0 3 8, +C4<00000000000000000000000001100100>;
L_0x578961ae4820 .functor BUFZ 1, v0x578961b07050_0, C4<0>, C4<0>, C4<0>;
L_0x578961ae4d50 .functor BUFZ 1, v0x578961b07320_0, C4<0>, C4<0>, C4<0>;
v0x578961b07050_0 .var "clk", 0 0;
v0x578961b07130_0 .net "o_CLK", 0 0, L_0x578961ae4820;  alias, 1 drivers
v0x578961b07220_0 .net "o_RSTn", 0 0, L_0x578961ae4d50;  alias, 1 drivers
v0x578961b07320_0 .var "rst_n", 0 0;
E_0x578961b06fd0 .event posedge, v0x578961b07050_0;
S_0x578961ab8200 .scope module, "vector_data_accept" "vector_data_accept" 3 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_CLK";
    .port_info 1 /INPUT 1 "i_RSTn";
    .port_info 2 /INPUT 1 "i_VALID";
    .port_info 3 /INPUT 8 "i_D";
    .port_info 4 /OUTPUT 1 "o_READY";
P_0x578961ab8390 .param/l "WIDTH" 0 3 114, +C4<00000000000000000000000000001000>;
L_0x578961ae2850/d .functor BUFZ 1, v0x578961b080f0_0, C4<0>, C4<0>, C4<0>;
L_0x578961ae2850 .delay 1 (1,1,1) L_0x578961ae2850/d;
v0x578961b07ad0_0 .var/i "SEED", 31 0;
o0x7470f1ab1e88 .functor BUFZ 1, C4<z>; HiZ drive
v0x578961b07bd0_0 .net "i_CLK", 0 0, o0x7470f1ab1e88;  0 drivers
o0x7470f1ab1eb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x578961b07c90_0 .net "i_D", 7 0, o0x7470f1ab1eb8;  0 drivers
o0x7470f1ab1ee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x578961b07d80_0 .net "i_RSTn", 0 0, o0x7470f1ab1ee8;  0 drivers
o0x7470f1ab1f18 .functor BUFZ 1, C4<z>; HiZ drive
v0x578961b07e40_0 .net "i_VALID", 0 0, o0x7470f1ab1f18;  0 drivers
v0x578961b07f50_0 .net "o_READY", 0 0, L_0x578961ae2850;  1 drivers
v0x578961b08010_0 .var "s_DATA", 7 0;
v0x578961b080f0_0 .var "s_READY", 0 0;
E_0x578961b07a10 .event posedge, v0x578961b07d80_0;
E_0x578961b07a70 .event posedge, v0x578961b07bd0_0;
    .scope S_0x578961ac7ed0;
T_0 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x578961ae3ad0_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_0x578961ac7ed0;
T_1 ;
    %delay 1, 0;
    %wait E_0x578961ac3280;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x578961b028e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578961aa9f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578961b029c0_0, 0;
T_1.0 ;
    %fork t_1, S_0x578961ac7ed0;
    %fork t_2, S_0x578961ac7ed0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %fork t_4, S_0x578961ab8430;
    %jmp t_3;
    .scope S_0x578961ab8430;
t_4 ;
    %wait E_0x578961ac3710;
    %vpi_func 3 90 "$random" 32, v0x578961ae3ad0_0 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x578961aa9f80_0, 0;
    %load/vec4 v0x578961ae4980_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.3, 4;
    %load/vec4 v0x578961b029c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.1, 8;
    %load/vec4 v0x578961b028e0_0;
    %vpi_func 3 92 "$random" 32, v0x578961ae3ad0_0 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v0x578961b028e0_0, 0;
T_1.1 ;
    %load/vec4 v0x578961ae4eb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %wait E_0x578961ac3280;
T_1.4 ;
    %end;
    .scope S_0x578961ac7ed0;
t_3 %join;
    %end;
t_2 ;
    %fork t_6, S_0x578961acb7f0;
    %jmp t_5;
    .scope S_0x578961acb7f0;
t_6 ;
    %wait E_0x578961abfbd0;
    %load/vec4 v0x578961aa9f80_0;
    %assign/vec4 v0x578961b029c0_0, 0;
    %end;
    .scope S_0x578961ac7ed0;
t_5 %join;
    %end;
    .scope S_0x578961ac7ed0;
t_0 ;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x578961b050f0;
T_2 ;
    %wait E_0x578961b05370;
    %load/vec4 v0x578961b053f0_0;
    %load/vec4 v0x578961b054d0_0;
    %sub;
    %store/vec4 v0x578961b056f0_0, 0, 4;
    %load/vec4 v0x578961b053f0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x578961b054d0_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_2.0, 4;
    %load/vec4 v0x578961b053f0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x578961b056f0_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.0;
    %store/vec4 v0x578961b05630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578961b05590_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x578961b03cd0;
T_3 ;
    %wait E_0x578961b03fe0;
    %load/vec4 v0x578961b04040_0;
    %load/vec4 v0x578961b04150_0;
    %and;
    %inv;
    %store/vec4 v0x578961b04390_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578961b042f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578961b04220_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x578961b04560;
T_4 ;
    %wait E_0x578961b04840;
    %load/vec4 v0x578961b04c90_0;
    %load/vec4 v0x578961b04b80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x578961b048b0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578961b049b0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x578961b04a90_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x578961b04a90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x578961b048b0_0;
    %load/vec4 v0x578961b04a90_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x578961b049b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578961b049b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x578961b04a90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x578961b04a90_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %load/vec4 v0x578961b049b0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v0x578961b04eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578961b04df0_0, 0, 1;
    %load/vec4 v0x578961b049b0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x578961b04f70_0, 0, 4;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x578961b03010;
T_5 ;
    %wait E_0x578961b033a0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x578961b039b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578961b038f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578961b037e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578961b03b70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578961b03a90_0, 0, 32;
    %load/vec4 v0x578961b03610_0;
    %load/vec4 v0x578961b03530_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x578961b03700_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578961b03430_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x578961b03430_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x578961b03700_0;
    %load/vec4 v0x578961b03430_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x578961b03b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x578961b037e0_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x578961b03b70_0, 0, 1;
    %load/vec4 v0x578961b03430_0;
    %store/vec4 v0x578961b03a90_0, 0, 32;
T_5.5 ;
T_5.2 ;
    %load/vec4 v0x578961b03430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578961b03430_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %load/vec4 v0x578961b03a90_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %store/vec4 v0x578961b038f0_0, 0, 1;
    %load/vec4 v0x578961b03a90_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x578961b039b0_0, 0, 4;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x578961b02b80;
T_6 ;
    %wait E_0x578961b02f10;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x578961b062d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578961b069d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578961b06890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578961b06930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578961b06a70_0, 0, 1;
    %load/vec4 v0x578961b05dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x578961b067c0_0;
    %store/vec4 v0x578961b062d0_0, 0, 4;
    %load/vec4 v0x578961b066f0_0;
    %store/vec4 v0x578961b069d0_0, 0, 1;
    %load/vec4 v0x578961b06620_0;
    %store/vec4 v0x578961b06890_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x578961b06160_0;
    %store/vec4 v0x578961b062d0_0, 0, 4;
    %load/vec4 v0x578961b06090_0;
    %store/vec4 v0x578961b069d0_0, 0, 1;
    %load/vec4 v0x578961b05f60_0;
    %store/vec4 v0x578961b06890_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x578961b06550_0;
    %store/vec4 v0x578961b062d0_0, 0, 4;
    %load/vec4 v0x578961b06480_0;
    %store/vec4 v0x578961b069d0_0, 0, 1;
    %load/vec4 v0x578961b063b0_0;
    %store/vec4 v0x578961b06890_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x578961b05a50_0;
    %store/vec4 v0x578961b062d0_0, 0, 4;
    %load/vec4 v0x578961b05980_0;
    %store/vec4 v0x578961b069d0_0, 0, 1;
    %load/vec4 v0x578961b058c0_0;
    %store/vec4 v0x578961b06890_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %load/vec4 v0x578961b062d0_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0x578961b062d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x578961b06a70_0, 0, 1;
    %load/vec4 v0x578961b062d0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x578961b062d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x578961b06930_0, 0, 1;
    %load/vec4 v0x578961b06890_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x578961b06230_0, 4, 1;
    %load/vec4 v0x578961b06930_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x578961b06230_0, 4, 1;
    %load/vec4 v0x578961b06a70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x578961b06230_0, 4, 1;
    %load/vec4 v0x578961b069d0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x578961b06230_0, 4, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x578961b06c30;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x578961b07050_0;
    %inv;
    %store/vec4 v0x578961b07050_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x578961b06c30;
T_8 ;
    %vpi_call/w 3 28 "$dumpfile", P_0x578961aa9d50 {0 0 0};
    %vpi_call/w 3 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x578961ab1660 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x578961b06c30;
T_9 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x578961b07320_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x578961b07050_0, 0;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578961b07320_0, 0;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578961b07320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578961b07050_0, 0;
    %pushi/vec4 5, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x578961b06fd0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x578961b07320_0, 0;
    %wait E_0x578961b06fd0;
    %pushi/vec4 100, 0, 32;
T_9.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.3, 5;
    %jmp/1 T_9.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x578961b06fd0;
    %jmp T_9.2;
T_9.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x578961ab1660;
T_10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x578961b074a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x578961b07560_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x578961b07970_0, 0, 2;
    %wait E_0x578961a9a8c0;
    %wait E_0x578961a9a780;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x578961b073c0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x578961b073c0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_10.1, 5;
    %wait E_0x578961a9a780;
    %vpi_func 4 49 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x578961b074a0_0, 0, 4;
    %vpi_func 4 50 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x578961b07560_0, 0, 4;
    %vpi_func 4 51 "$random" 32 {0 0 0};
    %pad/s 2;
    %store/vec4 v0x578961b07970_0, 0, 2;
    %load/vec4 v0x578961b073c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x578961b073c0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %wait E_0x578961a9a780;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x578961b074a0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x578961b07560_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x578961b07970_0, 0, 2;
    %wait E_0x578961a9a780;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x578961b074a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x578961b07560_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x578961b07970_0, 0, 2;
    %wait E_0x578961a9a780;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x578961b074a0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x578961b07560_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x578961b07970_0, 0, 2;
    %wait E_0x578961a9a780;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x578961b074a0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x578961b07560_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x578961b07970_0, 0, 2;
    %end;
    .thread T_10;
    .scope S_0x578961ab8200;
T_11 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x578961b07ad0_0, 0, 32;
    %end;
    .thread T_11, $init;
    .scope S_0x578961ab8200;
T_12 ;
    %delay 1, 0;
    %wait E_0x578961b07a10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578961b080f0_0, 0;
T_12.0 ;
    %wait E_0x578961b07a70;
    %load/vec4 v0x578961b080f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.3, 4;
    %load/vec4 v0x578961b07e40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.1, 8;
    %load/vec4 v0x578961b07c90_0;
    %assign/vec4 v0x578961b08010_0, 0;
T_12.1 ;
    %vpi_func 3 143 "$random" 32, v0x578961b07ad0_0 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x578961b080f0_0, 0;
    %load/vec4 v0x578961b07d80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578961b080f0_0, 0;
    %wait E_0x578961b07a10;
T_12.4 ;
    %jmp T_12.0;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "TESTBENCH/simulation_modules.v";
    "TESTBENCH/testbench.v";
    "MODEL/top.v";
    "MODEL/library_modules.v";
