Warning: Design 'topfft' has '14' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
Warning: Design 'topfft' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : topfft
Version: O-2018.06-SP2
Date   : Fri Nov  8 13:55:17 2019
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              67.00
  Critical Path Length:          2.76
  Critical Path Slack:          -0.81
  Critical Path Clk Period:      2.00
  Total Negative Slack:       -318.67
  No. of Violating Paths:      590.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         15
  Hierarchical Port Count:       1409
  Leaf Cell Count:              87282
  Buf/Inv Cell Count:           23823
  Buf Cell Count:                1934
  Inv Cell Count:               21889
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     80234
  Sequential Cell Count:         7048
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   233949.801414
  Noncombinational Area: 56229.647552
  Buf/Inv Area:          36323.350042
  Total Buffer Area:          4615.57
  Total Inverter Area:       31707.78
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            290179.448967
  Design Area:          290179.448967


  Design Rules
  -----------------------------------
  Total Number of Nets:         93230
  Nets With Violations:          5090
  Max Trans Violations:             0
  Max Cap Violations:            5090
  -----------------------------------


  Hostname: nina.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    5.86
  Logic Optimization:                182.55
  Mapping Optimization:             1315.87
  -----------------------------------------
  Overall Compile Time:             1855.42
  Overall Compile Wall Clock Time:   692.15

  --------------------------------------------------------------------

  Design  WNS: 0.81  TNS: 318.67  Number of Violating Paths: 590


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
