{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1361398012180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1361398012180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 20 19:06:51 2013 " "Processing started: Wed Feb 20 19:06:51 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1361398012180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1361398012180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bregMIPS -c bregMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off bregMIPS -c bregMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1361398012180 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1361398013368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bregmips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bregmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bregMIPS-behaviour " "Found design unit 1: bregMIPS-behaviour" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1361398016352 ""} { "Info" "ISGN_ENTITY_NAME" "1 bregMIPS " "Found entity 1: bregMIPS" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1361398016352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1361398016352 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bregMIPS " "Elaborating entity \"bregMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1361398016727 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE bregMIPS.vhd(44) " "VHDL warning at bregMIPS.vhd(44): comparison between unequal length operands always returns TRUE" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 44 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1 1361398016758 "|bregMIPS"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "registers " "RAM logic \"registers\" is uninferred due to asynchronous read logic" {  } { { "bregMIPS.vhd" "registers" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1361398018665 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1361398018665 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1361398022790 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1361398026290 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1361398026290 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd " "No output dependent on input pin \"rd\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361398026774 "|bregMIPS|rd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1361398026774 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2530 " "Implemented 2530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1361398026774 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1361398026774 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2416 " "Implemented 2416 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1361398026774 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1361398026774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1361398026805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 20 19:07:06 2013 " "Processing ended: Wed Feb 20 19:07:06 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1361398026805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1361398026805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1361398026805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1361398026805 ""}
