verilog xil_defaultlib "../../../bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/sim/fifo_32.v" --include "../../../../../src/bd/design_1/ipshared/7e3a/hdl" --include "../../../../../src/bd/design_1/ipshared/2ad9/hdl" --include "../../../../../src/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../../src/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../src/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/sim/fifo_4.v" --include "../../../../../src/bd/design_1/ipshared/7e3a/hdl" --include "../../../../../src/bd/design_1/ipshared/2ad9/hdl" --include "../../../../../src/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../../src/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../src/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" --include "../../../../../src/bd/design_1/ipshared/7e3a/hdl" --include "../../../../../src/bd/design_1/ipshared/2ad9/hdl" --include "../../../../../src/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../../src/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../src/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" --include "../../../../../src/bd/design_1/ipshared/7e3a/hdl" --include "../../../../../src/bd/design_1/ipshared/2ad9/hdl" --include "../../../../../src/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../../src/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../src/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" --include "../../../../../src/bd/design_1/ipshared/7e3a/hdl" --include "../../../../../src/bd/design_1/ipshared/2ad9/hdl" --include "../../../../../src/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../../src/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../src/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" --include "../../../../../src/bd/design_1/ipshared/7e3a/hdl" --include "../../../../../src/bd/design_1/ipshared/2ad9/hdl" --include "../../../../../src/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../../src/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../src/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../../../src/bd/design_1/ipshared/7e3a/hdl" --include "../../../../../src/bd/design_1/ipshared/2ad9/hdl" --include "../../../../../src/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../../src/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../src/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" --include "../../../../../src/bd/design_1/ipshared/7e3a/hdl" --include "../../../../../src/bd/design_1/ipshared/2ad9/hdl" --include "../../../../../src/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../../src/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../src/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" --include "../../../../../src/bd/design_1/ipshared/7e3a/hdl" --include "../../../../../src/bd/design_1/ipshared/2ad9/hdl" --include "../../../../../src/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../../src/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../src/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../../../src/bd/design_1/ipshared/7e3a/hdl" --include "../../../../../src/bd/design_1/ipshared/2ad9/hdl" --include "../../../../../src/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../../src/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../src/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" --include "../../../../../src/bd/design_1/ipshared/7e3a/hdl" --include "../../../../../src/bd/design_1/ipshared/2ad9/hdl" --include "../../../../../src/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../../src/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../src/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" --include "../../../../../src/bd/design_1/ipshared/7e3a/hdl" --include "../../../../../src/bd/design_1/ipshared/2ad9/hdl" --include "../../../../../src/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../../src/bd/design_1/ipshared/6eb1/hdl" --include "../../../../../src/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "glbl.v"
nosort
