// Seed: 1531957400
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    output tri0 id_2,
    input wand id_3,
    output wand id_4,
    input tri id_5,
    output tri1 id_6
    , id_22,
    input supply0 id_7,
    input tri id_8,
    output wor id_9,
    input wor id_10,
    input supply0 id_11,
    input tri1 id_12,
    input supply1 id_13,
    output tri1 id_14,
    input wire id_15,
    input wor id_16,
    input tri1 id_17,
    input tri1 id_18,
    input wor id_19,
    output wire id_20
);
endmodule
module module_1 #(
    parameter id_1 = 32'd63
) (
    output tri0 id_0,
    input tri1 _id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri0 id_4
);
  wire [1 'b0 : id_1] id_6;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0,
      id_4,
      id_0,
      id_4,
      id_0,
      id_3,
      id_4,
      id_0,
      id_3,
      id_3,
      id_4,
      id_4,
      id_0,
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_11 = 0;
  logic id_7;
  logic [-1 'b0 : -1] id_8;
endmodule
