// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module EnqEntry_10(
  input         clock,
  input         reset,
  input         io_commonIn_flush_valid,
  input         io_commonIn_flush_bits_robIdx_flag,
  input  [7:0]  io_commonIn_flush_bits_robIdx_value,
  input         io_commonIn_flush_bits_level,
  input         io_commonIn_enq_valid,
  input         io_commonIn_enq_bits_status_robIdx_flag,
  input  [7:0]  io_commonIn_enq_bits_status_robIdx_value,
  input         io_commonIn_enq_bits_status_fuType_11,
  input         io_commonIn_enq_bits_status_fuType_12,
  input  [7:0]  io_commonIn_enq_bits_status_srcStatus_0_psrc,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_0_srcType,
  input         io_commonIn_enq_bits_status_srcStatus_0_srcState,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_0_dataSources_value,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_0,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_1,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_2,
  input  [7:0]  io_commonIn_enq_bits_status_srcStatus_1_psrc,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_1_srcType,
  input         io_commonIn_enq_bits_status_srcStatus_1_srcState,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_1_dataSources_value,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_1_srcLoadDependency_0,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_1_srcLoadDependency_1,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_1_srcLoadDependency_2,
  input  [7:0]  io_commonIn_enq_bits_status_srcStatus_2_psrc,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_2_srcType,
  input         io_commonIn_enq_bits_status_srcStatus_2_srcState,
  input  [3:0]  io_commonIn_enq_bits_status_srcStatus_2_dataSources_value,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_2_srcLoadDependency_0,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_2_srcLoadDependency_1,
  input  [1:0]  io_commonIn_enq_bits_status_srcStatus_2_srcLoadDependency_2,
  input  [8:0]  io_commonIn_enq_bits_payload_fuOpType,
  input         io_commonIn_enq_bits_payload_rfWen,
  input         io_commonIn_enq_bits_payload_fpWen,
  input         io_commonIn_enq_bits_payload_fpu_wflags,
  input  [2:0]  io_commonIn_enq_bits_payload_fpu_rm,
  input  [1:0]  io_commonIn_enq_bits_payload_vpu_vsew,
  input  [7:0]  io_commonIn_enq_bits_payload_pdest,
  input         io_commonIn_wakeUpFromWB_6_valid,
  input         io_commonIn_wakeUpFromWB_6_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_6_bits_pdest,
  input         io_commonIn_wakeUpFromWB_5_valid,
  input         io_commonIn_wakeUpFromWB_5_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_5_bits_pdest,
  input         io_commonIn_wakeUpFromWB_4_valid,
  input         io_commonIn_wakeUpFromWB_4_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_4_bits_pdest,
  input         io_commonIn_wakeUpFromWB_3_valid,
  input         io_commonIn_wakeUpFromWB_3_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_3_bits_pdest,
  input         io_commonIn_wakeUpFromWB_2_valid,
  input         io_commonIn_wakeUpFromWB_2_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_2_bits_pdest,
  input         io_commonIn_wakeUpFromWB_1_valid,
  input         io_commonIn_wakeUpFromWB_1_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_1_bits_pdest,
  input         io_commonIn_wakeUpFromWB_0_valid,
  input         io_commonIn_wakeUpFromWB_0_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromWB_0_bits_pdest,
  input         io_commonIn_wakeUpFromIQ_3_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_3_bits_pdest,
  input  [1:0]  io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0,
  input  [1:0]  io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1,
  input  [1:0]  io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2,
  input         io_commonIn_wakeUpFromIQ_2_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_2_bits_pdest,
  input  [1:0]  io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0,
  input  [1:0]  io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1,
  input  [1:0]  io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2,
  input         io_commonIn_wakeUpFromIQ_1_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_1_bits_pdest,
  input  [1:0]  io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0,
  input  [1:0]  io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1,
  input  [1:0]  io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2,
  input         io_commonIn_wakeUpFromIQ_0_bits_fpWen,
  input  [7:0]  io_commonIn_wakeUpFromIQ_0_bits_pdest,
  input  [1:0]  io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0,
  input  [1:0]  io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1,
  input  [1:0]  io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2,
  input         io_commonIn_wakeUpFromIQ_0_bits_is0Lat,
  input         io_commonIn_og0Cancel_8,
  input         io_commonIn_ldCancel_0_ld2Cancel,
  input         io_commonIn_ldCancel_1_ld2Cancel,
  input         io_commonIn_ldCancel_2_ld2Cancel,
  input         io_commonIn_deqSel,
  input         io_commonIn_issueResp_valid,
  input  [1:0]  io_commonIn_issueResp_bits_resp,
  input         io_commonIn_transSel,
  input         io_enqDelayIn1_wakeUpFromWB_6_valid,
  input         io_enqDelayIn1_wakeUpFromWB_6_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_6_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromWB_5_valid,
  input         io_enqDelayIn1_wakeUpFromWB_5_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_5_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromWB_4_valid,
  input         io_enqDelayIn1_wakeUpFromWB_4_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_4_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromWB_3_valid,
  input         io_enqDelayIn1_wakeUpFromWB_3_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_3_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromWB_2_valid,
  input         io_enqDelayIn1_wakeUpFromWB_2_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_2_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromWB_1_valid,
  input         io_enqDelayIn1_wakeUpFromWB_1_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_1_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromWB_0_valid,
  input         io_enqDelayIn1_wakeUpFromWB_0_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromWB_0_bits_pdest,
  input         io_enqDelayIn1_wakeUpFromIQ_3_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_3_bits_pdest,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_0,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_1,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_2,
  input         io_enqDelayIn1_wakeUpFromIQ_2_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_2_bits_pdest,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_0,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_1,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_2,
  input         io_enqDelayIn1_wakeUpFromIQ_1_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_1_bits_pdest,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_0,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_1,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_2,
  input         io_enqDelayIn1_wakeUpFromIQ_0_bits_fpWen,
  input  [7:0]  io_enqDelayIn1_wakeUpFromIQ_0_bits_pdest,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_0,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_1,
  input  [1:0]  io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_2,
  input         io_enqDelayIn1_wakeUpFromIQ_0_bits_is0Lat,
  input  [1:0]  io_enqDelayIn1_srcLoadDependency_0_0,
  input  [1:0]  io_enqDelayIn1_srcLoadDependency_0_1,
  input  [1:0]  io_enqDelayIn1_srcLoadDependency_0_2,
  input  [1:0]  io_enqDelayIn1_srcLoadDependency_1_0,
  input  [1:0]  io_enqDelayIn1_srcLoadDependency_1_1,
  input  [1:0]  io_enqDelayIn1_srcLoadDependency_1_2,
  input  [1:0]  io_enqDelayIn1_srcLoadDependency_2_0,
  input  [1:0]  io_enqDelayIn1_srcLoadDependency_2_1,
  input  [1:0]  io_enqDelayIn1_srcLoadDependency_2_2,
  input         io_enqDelayIn1_og0Cancel_8,
  input         io_enqDelayIn1_ldCancel_0_ld2Cancel,
  input         io_enqDelayIn1_ldCancel_1_ld2Cancel,
  input         io_enqDelayIn1_ldCancel_2_ld2Cancel,
  output        io_commonOut_valid,
  output        io_commonOut_issued,
  output        io_commonOut_canIssue,
  output [34:0] io_commonOut_fuType,
  output [3:0]  io_commonOut_dataSource_0_value,
  output [3:0]  io_commonOut_dataSource_1_value,
  output [3:0]  io_commonOut_dataSource_2_value,
  output        io_commonOut_srcWakeUpL1ExuOH_0_8,
  output        io_commonOut_srcWakeUpL1ExuOH_0_9,
  output        io_commonOut_srcWakeUpL1ExuOH_0_10,
  output        io_commonOut_srcWakeUpL1ExuOH_0_11,
  output        io_commonOut_srcWakeUpL1ExuOH_1_8,
  output        io_commonOut_srcWakeUpL1ExuOH_1_9,
  output        io_commonOut_srcWakeUpL1ExuOH_1_10,
  output        io_commonOut_srcWakeUpL1ExuOH_1_11,
  output        io_commonOut_srcWakeUpL1ExuOH_2_8,
  output        io_commonOut_srcWakeUpL1ExuOH_2_9,
  output        io_commonOut_srcWakeUpL1ExuOH_2_10,
  output        io_commonOut_srcWakeUpL1ExuOH_2_11,
  output        io_commonOut_entry_bits_status_robIdx_flag,
  output [7:0]  io_commonOut_entry_bits_status_robIdx_value,
  output        io_commonOut_entry_bits_status_fuType_11,
  output        io_commonOut_entry_bits_status_fuType_12,
  output [7:0]  io_commonOut_entry_bits_status_srcStatus_0_psrc,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_0,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_1,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_2,
  output [7:0]  io_commonOut_entry_bits_status_srcStatus_1_psrc,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_1_srcLoadDependency_0,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_1_srcLoadDependency_1,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_1_srcLoadDependency_2,
  output [7:0]  io_commonOut_entry_bits_status_srcStatus_2_psrc,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_2_srcLoadDependency_0,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_2_srcLoadDependency_1,
  output [1:0]  io_commonOut_entry_bits_status_srcStatus_2_srcLoadDependency_2,
  output [8:0]  io_commonOut_entry_bits_payload_fuOpType,
  output        io_commonOut_entry_bits_payload_rfWen,
  output        io_commonOut_entry_bits_payload_fpWen,
  output        io_commonOut_entry_bits_payload_fpu_wflags,
  output [2:0]  io_commonOut_entry_bits_payload_fpu_rm,
  output [1:0]  io_commonOut_entry_bits_payload_vpu_vsew,
  output [7:0]  io_commonOut_entry_bits_payload_pdest,
  output        io_commonOut_cancelBypass,
  output [1:0]  io_commonOut_issueTimerRead,
  output        io_commonOut_transEntry_valid,
  output        io_commonOut_transEntry_bits_status_robIdx_flag,
  output [7:0]  io_commonOut_transEntry_bits_status_robIdx_value,
  output        io_commonOut_transEntry_bits_status_fuType_11,
  output        io_commonOut_transEntry_bits_status_fuType_12,
  output [7:0]  io_commonOut_transEntry_bits_status_srcStatus_0_psrc,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_0_srcType,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_srcState,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_0_dataSources_value,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_0,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_1,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_2,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_8,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_9,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_10,
  output        io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_11,
  output [7:0]  io_commonOut_transEntry_bits_status_srcStatus_1_psrc,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_1_srcType,
  output        io_commonOut_transEntry_bits_status_srcStatus_1_srcState,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_1_dataSources_value,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_1_srcLoadDependency_0,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_1_srcLoadDependency_1,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_1_srcLoadDependency_2,
  output        io_commonOut_transEntry_bits_status_srcStatus_1_srcWakeUpL1ExuOH_8,
  output        io_commonOut_transEntry_bits_status_srcStatus_1_srcWakeUpL1ExuOH_9,
  output        io_commonOut_transEntry_bits_status_srcStatus_1_srcWakeUpL1ExuOH_10,
  output        io_commonOut_transEntry_bits_status_srcStatus_1_srcWakeUpL1ExuOH_11,
  output [7:0]  io_commonOut_transEntry_bits_status_srcStatus_2_psrc,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_2_srcType,
  output        io_commonOut_transEntry_bits_status_srcStatus_2_srcState,
  output [3:0]  io_commonOut_transEntry_bits_status_srcStatus_2_dataSources_value,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_2_srcLoadDependency_0,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_2_srcLoadDependency_1,
  output [1:0]  io_commonOut_transEntry_bits_status_srcStatus_2_srcLoadDependency_2,
  output        io_commonOut_transEntry_bits_status_srcStatus_2_srcWakeUpL1ExuOH_8,
  output        io_commonOut_transEntry_bits_status_srcStatus_2_srcWakeUpL1ExuOH_9,
  output        io_commonOut_transEntry_bits_status_srcStatus_2_srcWakeUpL1ExuOH_10,
  output        io_commonOut_transEntry_bits_status_srcStatus_2_srcWakeUpL1ExuOH_11,
  output        io_commonOut_transEntry_bits_status_issued,
  output [1:0]  io_commonOut_transEntry_bits_status_issueTimer,
  output [8:0]  io_commonOut_transEntry_bits_payload_fuOpType,
  output        io_commonOut_transEntry_bits_payload_rfWen,
  output        io_commonOut_transEntry_bits_payload_fpWen,
  output        io_commonOut_transEntry_bits_payload_fpu_wflags,
  output [2:0]  io_commonOut_transEntry_bits_payload_fpu_rm,
  output [1:0]  io_commonOut_transEntry_bits_payload_vpu_vsew,
  output [7:0]  io_commonOut_transEntry_bits_payload_pdest
);

  wire [1:0] currentStatus_srcStatus_2_srcLoadDependency_2;
  wire [1:0] currentStatus_srcStatus_2_srcLoadDependency_1;
  wire [1:0] currentStatus_srcStatus_2_srcLoadDependency_0;
  wire       currentStatus_srcStatus_2_srcState;
  wire [1:0] currentStatus_srcStatus_1_srcLoadDependency_2;
  wire [1:0] currentStatus_srcStatus_1_srcLoadDependency_1;
  wire [1:0] currentStatus_srcStatus_1_srcLoadDependency_0;
  wire       currentStatus_srcStatus_1_srcState;
  wire [1:0] currentStatus_srcStatus_0_srcLoadDependency_2;
  wire [1:0] currentStatus_srcStatus_0_srcLoadDependency_1;
  wire [1:0] currentStatus_srcStatus_0_srcLoadDependency_0;
  wire       currentStatus_srcStatus_0_srcState;
  wire       hasWakeupIQ_srcWakeupByIQ_2_0;
  wire       hasWakeupIQ_srcWakeupByIQ_1_0;
  wire       hasWakeupIQ_srcWakeupByIQ_0_0;
  wire       wakeupVec_2_3;
  wire       wakeupVec_1_3;
  wire       wakeupVec_0_3;
  wire       wakeupVec_2_2;
  wire       wakeupVec_1_2;
  wire       wakeupVec_0_2;
  wire       wakeupVec_2_1;
  wire       wakeupVec_1_1;
  wire       wakeupVec_0_1;
  wire       wakeupVec_2_0;
  wire       wakeupVec_1_0;
  wire       wakeupVec_0_0;
  reg        validReg_last_REG;
  reg        entryReg_status_robIdx_flag;
  reg  [7:0] entryReg_status_robIdx_value;
  reg        entryReg_status_fuType_11;
  reg        entryReg_status_fuType_12;
  reg  [7:0] entryReg_status_srcStatus_0_psrc;
  reg  [3:0] entryReg_status_srcStatus_0_srcType;
  reg        entryReg_status_srcStatus_0_srcState;
  reg  [3:0] entryReg_status_srcStatus_0_dataSources_value;
  reg  [1:0] entryReg_status_srcStatus_0_srcLoadDependency_0;
  reg  [1:0] entryReg_status_srcStatus_0_srcLoadDependency_1;
  reg  [1:0] entryReg_status_srcStatus_0_srcLoadDependency_2;
  reg        entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_8;
  reg        entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_9;
  reg        entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_10;
  reg        entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_11;
  reg  [7:0] entryReg_status_srcStatus_1_psrc;
  reg  [3:0] entryReg_status_srcStatus_1_srcType;
  reg        entryReg_status_srcStatus_1_srcState;
  reg  [3:0] entryReg_status_srcStatus_1_dataSources_value;
  reg  [1:0] entryReg_status_srcStatus_1_srcLoadDependency_0;
  reg  [1:0] entryReg_status_srcStatus_1_srcLoadDependency_1;
  reg  [1:0] entryReg_status_srcStatus_1_srcLoadDependency_2;
  reg        entryReg_status_srcStatus_1_srcWakeUpL1ExuOH_8;
  reg        entryReg_status_srcStatus_1_srcWakeUpL1ExuOH_9;
  reg        entryReg_status_srcStatus_1_srcWakeUpL1ExuOH_10;
  reg        entryReg_status_srcStatus_1_srcWakeUpL1ExuOH_11;
  reg  [7:0] entryReg_status_srcStatus_2_psrc;
  reg  [3:0] entryReg_status_srcStatus_2_srcType;
  reg        entryReg_status_srcStatus_2_srcState;
  reg  [3:0] entryReg_status_srcStatus_2_dataSources_value;
  reg  [1:0] entryReg_status_srcStatus_2_srcLoadDependency_0;
  reg  [1:0] entryReg_status_srcStatus_2_srcLoadDependency_1;
  reg  [1:0] entryReg_status_srcStatus_2_srcLoadDependency_2;
  reg        entryReg_status_srcStatus_2_srcWakeUpL1ExuOH_8;
  reg        entryReg_status_srcStatus_2_srcWakeUpL1ExuOH_9;
  reg        entryReg_status_srcStatus_2_srcWakeUpL1ExuOH_10;
  reg        entryReg_status_srcStatus_2_srcWakeUpL1ExuOH_11;
  reg        entryReg_status_issued;
  reg  [1:0] entryReg_status_issueTimer;
  reg  [8:0] entryReg_payload_fuOpType;
  reg        entryReg_payload_rfWen;
  reg        entryReg_payload_fpWen;
  reg        entryReg_payload_fpu_wflags;
  reg  [2:0] entryReg_payload_fpu_rm;
  reg  [1:0] entryReg_payload_vpu_vsew;
  reg  [7:0] entryReg_payload_pdest;
  reg        enqDelayValidReg_last_REG;
  wire       common_flushed =
    io_commonIn_flush_valid
    & (io_commonIn_flush_bits_level
       & {entryReg_status_robIdx_flag,
          entryReg_status_robIdx_value} == {io_commonIn_flush_bits_robIdx_flag,
                                            io_commonIn_flush_bits_robIdx_value}
       | entryReg_status_robIdx_flag ^ io_commonIn_flush_bits_robIdx_flag
       ^ entryReg_status_robIdx_value > io_commonIn_flush_bits_robIdx_value);
  wire [3:0] _GEN =
    {wakeupVec_0_3, wakeupVec_0_2, wakeupVec_0_1, hasWakeupIQ_srcWakeupByIQ_0_0};
  wire [3:0] _GEN_0 =
    {wakeupVec_1_3, wakeupVec_1_2, wakeupVec_1_1, hasWakeupIQ_srcWakeupByIQ_1_0};
  wire [3:0] _GEN_1 =
    {wakeupVec_2_3, wakeupVec_2_2, wakeupVec_2_1, hasWakeupIQ_srcWakeupByIQ_2_0};
  wire       common_srcLoadCancelVec_0 =
    io_commonIn_ldCancel_0_ld2Cancel & currentStatus_srcStatus_0_srcLoadDependency_0[1]
    | io_commonIn_ldCancel_1_ld2Cancel & currentStatus_srcStatus_0_srcLoadDependency_1[1]
    | io_commonIn_ldCancel_2_ld2Cancel & currentStatus_srcStatus_0_srcLoadDependency_2[1];
  wire       common_srcCancelVec_0 =
    common_srcLoadCancelVec_0 | wakeupVec_0_0
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2[1]) | wakeupVec_0_1
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2[1]) | wakeupVec_0_2
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2[1]) | wakeupVec_0_3
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2[1]);
  wire       common_srcLoadCancelVec_1 =
    io_commonIn_ldCancel_0_ld2Cancel & currentStatus_srcStatus_1_srcLoadDependency_0[1]
    | io_commonIn_ldCancel_1_ld2Cancel & currentStatus_srcStatus_1_srcLoadDependency_1[1]
    | io_commonIn_ldCancel_2_ld2Cancel & currentStatus_srcStatus_1_srcLoadDependency_2[1];
  wire       common_srcCancelVec_1 =
    common_srcLoadCancelVec_1 | wakeupVec_1_0
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2[1]) | wakeupVec_1_1
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2[1]) | wakeupVec_1_2
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2[1]) | wakeupVec_1_3
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2[1]);
  wire       common_srcLoadCancelVec_2 =
    io_commonIn_ldCancel_0_ld2Cancel & currentStatus_srcStatus_2_srcLoadDependency_0[1]
    | io_commonIn_ldCancel_1_ld2Cancel & currentStatus_srcStatus_2_srcLoadDependency_1[1]
    | io_commonIn_ldCancel_2_ld2Cancel & currentStatus_srcStatus_2_srcLoadDependency_2[1];
  wire       common_srcCancelVec_2 =
    common_srcLoadCancelVec_2 | wakeupVec_2_0
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2[1]) | wakeupVec_2_1
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2[1]) | wakeupVec_2_2
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2[1]) | wakeupVec_2_3
    & (io_commonIn_ldCancel_0_ld2Cancel
       & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0[1]
       | io_commonIn_ldCancel_1_ld2Cancel
       & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1[1]
       | io_commonIn_ldCancel_2_ld2Cancel
       & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2[1]);
  wire [1:0] common_srcLoadDependencyNext_0_0 =
    {currentStatus_srcStatus_0_srcLoadDependency_0[0], 1'h0};
  wire [1:0] common_srcLoadDependencyNext_0_1 =
    {currentStatus_srcStatus_0_srcLoadDependency_1[0], 1'h0};
  wire [1:0] common_srcLoadDependencyNext_0_2 =
    {currentStatus_srcStatus_0_srcLoadDependency_2[0], 1'h0};
  wire [1:0] common_srcLoadDependencyNext_1_0 =
    {currentStatus_srcStatus_1_srcLoadDependency_0[0], 1'h0};
  wire [1:0] common_srcLoadDependencyNext_1_1 =
    {currentStatus_srcStatus_1_srcLoadDependency_1[0], 1'h0};
  wire [1:0] common_srcLoadDependencyNext_1_2 =
    {currentStatus_srcStatus_1_srcLoadDependency_2[0], 1'h0};
  wire [1:0] common_srcLoadDependencyNext_2_0 =
    {currentStatus_srcStatus_2_srcLoadDependency_0[0], 1'h0};
  wire [1:0] common_srcLoadDependencyNext_2_1 =
    {currentStatus_srcStatus_2_srcLoadDependency_1[0], 1'h0};
  wire [1:0] common_srcLoadDependencyNext_2_2 =
    {currentStatus_srcStatus_2_srcLoadDependency_2[0], 1'h0};
  wire       enqDelayValidRegNext =
    io_commonIn_enq_valid & (~validReg_last_REG | io_commonIn_transSel);
  wire [1:0] hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_0 =
    {io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0[0], 1'h0};
  wire [1:0] hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_1 =
    {io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1[0], 1'h0};
  wire [1:0] hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_2 =
    {io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2[0], 1'h0};
  wire [1:0] hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_0 =
    {io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0[0], 1'h0};
  wire [1:0] hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_1 =
    {io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1[0], 1'h0};
  wire [1:0] hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_2 =
    {io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2[0], 1'h0};
  wire [1:0] hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_0 =
    {io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0[0], 1'h0};
  wire [1:0] hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_1 =
    {io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1[0], 1'h0};
  wire [1:0] hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_2 =
    {io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2[0], 1'h0};
  wire [1:0] hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_0 =
    {io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0[0], 1'h0};
  wire [1:0] hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_1 =
    {io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1[0], 1'h0};
  wire [1:0] hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_2 =
    {io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2[0], 1'h0};
  assign wakeupVec_0_0 =
    io_commonIn_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[1] & io_commonIn_wakeUpFromIQ_0_bits_fpWen;
  assign wakeupVec_1_0 =
    io_commonIn_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[1] & io_commonIn_wakeUpFromIQ_0_bits_fpWen;
  assign wakeupVec_2_0 =
    io_commonIn_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_2_psrc
    & entryReg_status_srcStatus_2_srcType[1] & io_commonIn_wakeUpFromIQ_0_bits_fpWen;
  assign wakeupVec_0_1 =
    io_commonIn_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[1] & io_commonIn_wakeUpFromIQ_1_bits_fpWen;
  assign wakeupVec_1_1 =
    io_commonIn_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[1] & io_commonIn_wakeUpFromIQ_1_bits_fpWen;
  assign wakeupVec_2_1 =
    io_commonIn_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_2_psrc
    & entryReg_status_srcStatus_2_srcType[1] & io_commonIn_wakeUpFromIQ_1_bits_fpWen;
  assign wakeupVec_0_2 =
    io_commonIn_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[1] & io_commonIn_wakeUpFromIQ_2_bits_fpWen;
  assign wakeupVec_1_2 =
    io_commonIn_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[1] & io_commonIn_wakeUpFromIQ_2_bits_fpWen;
  assign wakeupVec_2_2 =
    io_commonIn_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_2_psrc
    & entryReg_status_srcStatus_2_srcType[1] & io_commonIn_wakeUpFromIQ_2_bits_fpWen;
  assign wakeupVec_0_3 =
    io_commonIn_wakeUpFromIQ_3_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[1] & io_commonIn_wakeUpFromIQ_3_bits_fpWen;
  assign wakeupVec_1_3 =
    io_commonIn_wakeUpFromIQ_3_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[1] & io_commonIn_wakeUpFromIQ_3_bits_fpWen;
  assign wakeupVec_2_3 =
    io_commonIn_wakeUpFromIQ_3_bits_pdest == entryReg_status_srcStatus_2_psrc
    & entryReg_status_srcStatus_2_srcType[1] & io_commonIn_wakeUpFromIQ_3_bits_fpWen;
  wire       cancelSel_0 =
    io_commonIn_og0Cancel_8 & io_commonIn_wakeUpFromIQ_0_bits_is0Lat;
  assign hasWakeupIQ_srcWakeupByIQ_0_0 = wakeupVec_0_0 & ~cancelSel_0;
  assign hasWakeupIQ_srcWakeupByIQ_1_0 = wakeupVec_1_0 & ~cancelSel_0;
  assign hasWakeupIQ_srcWakeupByIQ_2_0 = wakeupVec_2_0 & ~cancelSel_0;
  wire       enqDelaySrcWakeUpL1ExuOH_0_9 =
    io_enqDelayIn1_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_1_bits_fpWen;
  wire       enqDelaySrcWakeUpL1ExuOH_1_9 =
    io_enqDelayIn1_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_1_bits_fpWen;
  wire       enqDelaySrcWakeUpL1ExuOH_2_9 =
    io_enqDelayIn1_wakeUpFromIQ_1_bits_pdest == entryReg_status_srcStatus_2_psrc
    & entryReg_status_srcStatus_2_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_1_bits_fpWen;
  wire       enqDelaySrcWakeUpL1ExuOH_0_10 =
    io_enqDelayIn1_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_2_bits_fpWen;
  wire       enqDelaySrcWakeUpL1ExuOH_1_10 =
    io_enqDelayIn1_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_2_bits_fpWen;
  wire       enqDelaySrcWakeUpL1ExuOH_2_10 =
    io_enqDelayIn1_wakeUpFromIQ_2_bits_pdest == entryReg_status_srcStatus_2_psrc
    & entryReg_status_srcStatus_2_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_2_bits_fpWen;
  wire       enqDelaySrcWakeUpL1ExuOH_0_11 =
    io_enqDelayIn1_wakeUpFromIQ_3_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_3_bits_fpWen;
  wire       enqDelaySrcWakeUpL1ExuOH_1_11 =
    io_enqDelayIn1_wakeUpFromIQ_3_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_3_bits_fpWen;
  wire       enqDelaySrcWakeUpL1ExuOH_2_11 =
    io_enqDelayIn1_wakeUpFromIQ_3_bits_pdest == entryReg_status_srcStatus_2_psrc
    & entryReg_status_srcStatus_2_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_3_bits_fpWen;
  wire       cancelSel_0_1 =
    io_enqDelayIn1_og0Cancel_8 & io_enqDelayIn1_wakeUpFromIQ_0_bits_is0Lat;
  wire       enqDelaySrcWakeUpL1ExuOH_0_8 =
    io_enqDelayIn1_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_0_psrc
    & entryReg_status_srcStatus_0_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_0_bits_fpWen
    & ~cancelSel_0_1;
  wire       enqDelaySrcWakeUpL1ExuOH_1_8 =
    io_enqDelayIn1_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_1_psrc
    & entryReg_status_srcStatus_1_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_0_bits_fpWen
    & ~cancelSel_0_1;
  wire       enqDelaySrcWakeUpL1ExuOH_2_8 =
    io_enqDelayIn1_wakeUpFromIQ_0_bits_pdest == entryReg_status_srcStatus_2_psrc
    & entryReg_status_srcStatus_2_srcType[1] & io_enqDelayIn1_wakeUpFromIQ_0_bits_fpWen
    & ~cancelSel_0_1;
  wire       enqDelayOut1_srcWakeUpByIQ_0 =
    (|{enqDelaySrcWakeUpL1ExuOH_0_11,
       enqDelaySrcWakeUpL1ExuOH_0_10,
       enqDelaySrcWakeUpL1ExuOH_0_9,
       enqDelaySrcWakeUpL1ExuOH_0_8})
    & ~(enqDelaySrcWakeUpL1ExuOH_0_8
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_2[1])
        | enqDelaySrcWakeUpL1ExuOH_0_9
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_2[1])
        | enqDelaySrcWakeUpL1ExuOH_0_10
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_2[1])
        | enqDelaySrcWakeUpL1ExuOH_0_11
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_2[1]));
  wire       enqDelayOut1_srcWakeUpByIQ_1 =
    (|{enqDelaySrcWakeUpL1ExuOH_1_11,
       enqDelaySrcWakeUpL1ExuOH_1_10,
       enqDelaySrcWakeUpL1ExuOH_1_9,
       enqDelaySrcWakeUpL1ExuOH_1_8})
    & ~(enqDelaySrcWakeUpL1ExuOH_1_8
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_2[1])
        | enqDelaySrcWakeUpL1ExuOH_1_9
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_2[1])
        | enqDelaySrcWakeUpL1ExuOH_1_10
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_2[1])
        | enqDelaySrcWakeUpL1ExuOH_1_11
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_2[1]));
  wire       enqDelayOut1_srcWakeUpByIQ_2 =
    (|{enqDelaySrcWakeUpL1ExuOH_2_11,
       enqDelaySrcWakeUpL1ExuOH_2_10,
       enqDelaySrcWakeUpL1ExuOH_2_9,
       enqDelaySrcWakeUpL1ExuOH_2_8})
    & ~(enqDelaySrcWakeUpL1ExuOH_2_8
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_2[1])
        | enqDelaySrcWakeUpL1ExuOH_2_9
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_2[1])
        | enqDelaySrcWakeUpL1ExuOH_2_10
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_2[1])
        | enqDelaySrcWakeUpL1ExuOH_2_11
        & (io_enqDelayIn1_ldCancel_0_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_0[1]
           | io_enqDelayIn1_ldCancel_1_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_1[1]
           | io_enqDelayIn1_ldCancel_2_ld2Cancel
           & io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_2[1]));
  wire [1:0] enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_0 =
    {io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_0[0], 1'h0};
  wire [1:0] enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_1 =
    {io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_1[0], 1'h0};
  wire [1:0] enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_2 =
    {io_enqDelayIn1_wakeUpFromIQ_0_bits_loadDependency_2[0], 1'h0};
  wire [1:0] enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_0 =
    {io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_0[0], 1'h0};
  wire [1:0] enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_1 =
    {io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_1[0], 1'h0};
  wire [1:0] enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_2 =
    {io_enqDelayIn1_wakeUpFromIQ_1_bits_loadDependency_2[0], 1'h0};
  wire [1:0] enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_0 =
    {io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_0[0], 1'h0};
  wire [1:0] enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_1 =
    {io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_1[0], 1'h0};
  wire [1:0] enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_2 =
    {io_enqDelayIn1_wakeUpFromIQ_2_bits_loadDependency_2[0], 1'h0};
  wire [1:0] enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_0 =
    {io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_0[0], 1'h0};
  wire [1:0] enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_1 =
    {io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_1[0], 1'h0};
  wire [1:0] enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_2 =
    {io_enqDelayIn1_wakeUpFromIQ_3_bits_loadDependency_2[0], 1'h0};
  assign currentStatus_srcStatus_0_srcState =
    enqDelayValidReg_last_REG
      ? ~(io_enqDelayIn1_ldCancel_0_ld2Cancel & io_enqDelayIn1_srcLoadDependency_0_0[1]
          | io_enqDelayIn1_ldCancel_1_ld2Cancel & io_enqDelayIn1_srcLoadDependency_0_1[1]
          | io_enqDelayIn1_ldCancel_2_ld2Cancel & io_enqDelayIn1_srcLoadDependency_0_2[1])
        & entryReg_status_srcStatus_0_srcState
        | io_enqDelayIn1_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_0_psrc
        & entryReg_status_srcStatus_0_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_0_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_0_valid
        | io_enqDelayIn1_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_0_psrc
        & entryReg_status_srcStatus_0_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_1_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_1_valid
        | io_enqDelayIn1_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_0_psrc
        & entryReg_status_srcStatus_0_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_2_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_2_valid
        | io_enqDelayIn1_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_0_psrc
        & entryReg_status_srcStatus_0_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_3_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_3_valid
        | io_enqDelayIn1_wakeUpFromWB_4_bits_pdest == entryReg_status_srcStatus_0_psrc
        & entryReg_status_srcStatus_0_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_4_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_4_valid
        | io_enqDelayIn1_wakeUpFromWB_5_bits_pdest == entryReg_status_srcStatus_0_psrc
        & entryReg_status_srcStatus_0_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_5_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_5_valid
        | io_enqDelayIn1_wakeUpFromWB_6_bits_pdest == entryReg_status_srcStatus_0_psrc
        & entryReg_status_srcStatus_0_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_6_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_6_valid
        | enqDelayOut1_srcWakeUpByIQ_0
      : entryReg_status_srcStatus_0_srcState;
  wire       _GEN_2 = enqDelayValidReg_last_REG & enqDelayOut1_srcWakeUpByIQ_0;
  wire [3:0] currentStatus_srcStatus_0_dataSources_value =
    _GEN_2 ? 4'h2 : entryReg_status_srcStatus_0_dataSources_value;
  wire       _GEN_3 =
    enqDelayValidReg_last_REG
    & (|{enqDelaySrcWakeUpL1ExuOH_0_11,
         enqDelaySrcWakeUpL1ExuOH_0_10,
         enqDelaySrcWakeUpL1ExuOH_0_9,
         enqDelaySrcWakeUpL1ExuOH_0_8});
  assign currentStatus_srcStatus_0_srcLoadDependency_0 =
    _GEN_3
      ? (enqDelaySrcWakeUpL1ExuOH_0_8
           ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_0
           : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_0_9
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_0
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_0_10
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_0
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_0_11
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_0
             : 2'h0)
      : entryReg_status_srcStatus_0_srcLoadDependency_0;
  assign currentStatus_srcStatus_0_srcLoadDependency_1 =
    _GEN_3
      ? (enqDelaySrcWakeUpL1ExuOH_0_8
           ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_1
           : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_0_9
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_1
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_0_10
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_1
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_0_11
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_1
             : 2'h0)
      : entryReg_status_srcStatus_0_srcLoadDependency_1;
  assign currentStatus_srcStatus_0_srcLoadDependency_2 =
    _GEN_3
      ? (enqDelaySrcWakeUpL1ExuOH_0_8
           ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_2
           : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_0_9
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_2
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_0_10
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_2
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_0_11
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_2
             : 2'h0)
      : entryReg_status_srcStatus_0_srcLoadDependency_2;
  assign currentStatus_srcStatus_1_srcState =
    enqDelayValidReg_last_REG
      ? ~(io_enqDelayIn1_ldCancel_0_ld2Cancel & io_enqDelayIn1_srcLoadDependency_1_0[1]
          | io_enqDelayIn1_ldCancel_1_ld2Cancel & io_enqDelayIn1_srcLoadDependency_1_1[1]
          | io_enqDelayIn1_ldCancel_2_ld2Cancel & io_enqDelayIn1_srcLoadDependency_1_2[1])
        & entryReg_status_srcStatus_1_srcState
        | io_enqDelayIn1_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_1_psrc
        & entryReg_status_srcStatus_1_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_0_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_0_valid
        | io_enqDelayIn1_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_1_psrc
        & entryReg_status_srcStatus_1_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_1_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_1_valid
        | io_enqDelayIn1_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_1_psrc
        & entryReg_status_srcStatus_1_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_2_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_2_valid
        | io_enqDelayIn1_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_1_psrc
        & entryReg_status_srcStatus_1_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_3_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_3_valid
        | io_enqDelayIn1_wakeUpFromWB_4_bits_pdest == entryReg_status_srcStatus_1_psrc
        & entryReg_status_srcStatus_1_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_4_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_4_valid
        | io_enqDelayIn1_wakeUpFromWB_5_bits_pdest == entryReg_status_srcStatus_1_psrc
        & entryReg_status_srcStatus_1_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_5_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_5_valid
        | io_enqDelayIn1_wakeUpFromWB_6_bits_pdest == entryReg_status_srcStatus_1_psrc
        & entryReg_status_srcStatus_1_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_6_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_6_valid
        | enqDelayOut1_srcWakeUpByIQ_1
      : entryReg_status_srcStatus_1_srcState;
  wire       _GEN_4 = enqDelayValidReg_last_REG & enqDelayOut1_srcWakeUpByIQ_1;
  wire [3:0] currentStatus_srcStatus_1_dataSources_value =
    _GEN_4 ? 4'h2 : entryReg_status_srcStatus_1_dataSources_value;
  wire       _GEN_5 =
    enqDelayValidReg_last_REG
    & (|{enqDelaySrcWakeUpL1ExuOH_1_11,
         enqDelaySrcWakeUpL1ExuOH_1_10,
         enqDelaySrcWakeUpL1ExuOH_1_9,
         enqDelaySrcWakeUpL1ExuOH_1_8});
  assign currentStatus_srcStatus_1_srcLoadDependency_0 =
    _GEN_5
      ? (enqDelaySrcWakeUpL1ExuOH_1_8
           ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_0
           : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_1_9
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_0
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_1_10
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_0
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_1_11
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_0
             : 2'h0)
      : entryReg_status_srcStatus_1_srcLoadDependency_0;
  assign currentStatus_srcStatus_1_srcLoadDependency_1 =
    _GEN_5
      ? (enqDelaySrcWakeUpL1ExuOH_1_8
           ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_1
           : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_1_9
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_1
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_1_10
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_1
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_1_11
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_1
             : 2'h0)
      : entryReg_status_srcStatus_1_srcLoadDependency_1;
  assign currentStatus_srcStatus_1_srcLoadDependency_2 =
    _GEN_5
      ? (enqDelaySrcWakeUpL1ExuOH_1_8
           ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_2
           : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_1_9
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_2
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_1_10
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_2
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_1_11
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_2
             : 2'h0)
      : entryReg_status_srcStatus_1_srcLoadDependency_2;
  assign currentStatus_srcStatus_2_srcState =
    enqDelayValidReg_last_REG
      ? ~(io_enqDelayIn1_ldCancel_0_ld2Cancel & io_enqDelayIn1_srcLoadDependency_2_0[1]
          | io_enqDelayIn1_ldCancel_1_ld2Cancel & io_enqDelayIn1_srcLoadDependency_2_1[1]
          | io_enqDelayIn1_ldCancel_2_ld2Cancel & io_enqDelayIn1_srcLoadDependency_2_2[1])
        & entryReg_status_srcStatus_2_srcState
        | io_enqDelayIn1_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_2_psrc
        & entryReg_status_srcStatus_2_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_0_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_0_valid
        | io_enqDelayIn1_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_2_psrc
        & entryReg_status_srcStatus_2_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_1_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_1_valid
        | io_enqDelayIn1_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_2_psrc
        & entryReg_status_srcStatus_2_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_2_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_2_valid
        | io_enqDelayIn1_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_2_psrc
        & entryReg_status_srcStatus_2_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_3_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_3_valid
        | io_enqDelayIn1_wakeUpFromWB_4_bits_pdest == entryReg_status_srcStatus_2_psrc
        & entryReg_status_srcStatus_2_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_4_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_4_valid
        | io_enqDelayIn1_wakeUpFromWB_5_bits_pdest == entryReg_status_srcStatus_2_psrc
        & entryReg_status_srcStatus_2_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_5_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_5_valid
        | io_enqDelayIn1_wakeUpFromWB_6_bits_pdest == entryReg_status_srcStatus_2_psrc
        & entryReg_status_srcStatus_2_srcType[1]
        & io_enqDelayIn1_wakeUpFromWB_6_bits_fpWen & io_enqDelayIn1_wakeUpFromWB_6_valid
        | enqDelayOut1_srcWakeUpByIQ_2
      : entryReg_status_srcStatus_2_srcState;
  wire       _GEN_6 = enqDelayValidReg_last_REG & enqDelayOut1_srcWakeUpByIQ_2;
  wire [3:0] currentStatus_srcStatus_2_dataSources_value =
    _GEN_6 ? 4'h2 : entryReg_status_srcStatus_2_dataSources_value;
  wire       _GEN_7 =
    enqDelayValidReg_last_REG
    & (|{enqDelaySrcWakeUpL1ExuOH_2_11,
         enqDelaySrcWakeUpL1ExuOH_2_10,
         enqDelaySrcWakeUpL1ExuOH_2_9,
         enqDelaySrcWakeUpL1ExuOH_2_8});
  assign currentStatus_srcStatus_2_srcLoadDependency_0 =
    _GEN_7
      ? (enqDelaySrcWakeUpL1ExuOH_2_8
           ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_0
           : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_2_9
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_0
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_2_10
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_0
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_2_11
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_0
             : 2'h0)
      : entryReg_status_srcStatus_2_srcLoadDependency_0;
  assign currentStatus_srcStatus_2_srcLoadDependency_1 =
    _GEN_7
      ? (enqDelaySrcWakeUpL1ExuOH_2_8
           ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_1
           : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_2_9
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_1
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_2_10
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_1
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_2_11
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_1
             : 2'h0)
      : entryReg_status_srcStatus_2_srcLoadDependency_1;
  assign currentStatus_srcStatus_2_srcLoadDependency_2 =
    _GEN_7
      ? (enqDelaySrcWakeUpL1ExuOH_2_8
           ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_0_2
           : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_2_9
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_1_2
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_2_10
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_2_2
             : 2'h0)
        | (enqDelaySrcWakeUpL1ExuOH_2_11
             ? enqDelayOut1_shiftedWakeupLoadDependencyByIQVec_3_2
             : 2'h0)
      : entryReg_status_srcStatus_2_srcLoadDependency_2;
  wire       currentStatus_srcStatus_0_srcWakeUpL1ExuOH_8 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_0_8
      : entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_8;
  wire       currentStatus_srcStatus_0_srcWakeUpL1ExuOH_9 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_0_9
      : entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_9;
  wire       currentStatus_srcStatus_0_srcWakeUpL1ExuOH_10 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_0_10
      : entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_10;
  wire       currentStatus_srcStatus_0_srcWakeUpL1ExuOH_11 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_0_11
      : entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_11;
  wire       currentStatus_srcStatus_1_srcWakeUpL1ExuOH_8 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_1_8
      : entryReg_status_srcStatus_1_srcWakeUpL1ExuOH_8;
  wire       currentStatus_srcStatus_1_srcWakeUpL1ExuOH_9 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_1_9
      : entryReg_status_srcStatus_1_srcWakeUpL1ExuOH_9;
  wire       currentStatus_srcStatus_1_srcWakeUpL1ExuOH_10 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_1_10
      : entryReg_status_srcStatus_1_srcWakeUpL1ExuOH_10;
  wire       currentStatus_srcStatus_1_srcWakeUpL1ExuOH_11 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_1_11
      : entryReg_status_srcStatus_1_srcWakeUpL1ExuOH_11;
  wire       currentStatus_srcStatus_2_srcWakeUpL1ExuOH_8 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_2_8
      : entryReg_status_srcStatus_2_srcWakeUpL1ExuOH_8;
  wire       currentStatus_srcStatus_2_srcWakeUpL1ExuOH_9 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_2_9
      : entryReg_status_srcStatus_2_srcWakeUpL1ExuOH_9;
  wire       currentStatus_srcStatus_2_srcWakeUpL1ExuOH_10 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_2_10
      : entryReg_status_srcStatus_2_srcWakeUpL1ExuOH_10;
  wire       currentStatus_srcStatus_2_srcWakeUpL1ExuOH_11 =
    enqDelayValidReg_last_REG
      ? enqDelaySrcWakeUpL1ExuOH_2_11
      : entryReg_status_srcStatus_2_srcWakeUpL1ExuOH_11;
  wire [3:0] _wakeupByIQ_T =
    {wakeupVec_0_3, wakeupVec_0_2, wakeupVec_0_1, hasWakeupIQ_srcWakeupByIQ_0_0};
  wire       entryUpdate_status_srcStatus_0_srcState =
    ~common_srcCancelVec_0
    & ((|{io_commonIn_wakeUpFromWB_6_bits_pdest == entryReg_status_srcStatus_0_psrc
            & entryReg_status_srcStatus_0_srcType[1]
            & io_commonIn_wakeUpFromWB_6_bits_fpWen & io_commonIn_wakeUpFromWB_6_valid,
          io_commonIn_wakeUpFromWB_5_bits_pdest == entryReg_status_srcStatus_0_psrc
            & entryReg_status_srcStatus_0_srcType[1]
            & io_commonIn_wakeUpFromWB_5_bits_fpWen & io_commonIn_wakeUpFromWB_5_valid,
          io_commonIn_wakeUpFromWB_4_bits_pdest == entryReg_status_srcStatus_0_psrc
            & entryReg_status_srcStatus_0_srcType[1]
            & io_commonIn_wakeUpFromWB_4_bits_fpWen & io_commonIn_wakeUpFromWB_4_valid,
          io_commonIn_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_0_psrc
            & entryReg_status_srcStatus_0_srcType[1]
            & io_commonIn_wakeUpFromWB_3_bits_fpWen & io_commonIn_wakeUpFromWB_3_valid,
          io_commonIn_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_0_psrc
            & entryReg_status_srcStatus_0_srcType[1]
            & io_commonIn_wakeUpFromWB_2_bits_fpWen & io_commonIn_wakeUpFromWB_2_valid,
          io_commonIn_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_0_psrc
            & entryReg_status_srcStatus_0_srcType[1]
            & io_commonIn_wakeUpFromWB_1_bits_fpWen & io_commonIn_wakeUpFromWB_1_valid,
          io_commonIn_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_0_psrc
            & entryReg_status_srcStatus_0_srcType[1]
            & io_commonIn_wakeUpFromWB_0_bits_fpWen & io_commonIn_wakeUpFromWB_0_valid})
       | (|_GEN) | currentStatus_srcStatus_0_srcState);
  wire       _entryUpdate_status_srcStatus_0_dataSources_value_T =
    currentStatus_srcStatus_0_dataSources_value == 4'h2;
  wire       origExuOH_8 =
    (|_GEN)
      ? hasWakeupIQ_srcWakeupByIQ_0_0
      : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_8;
  wire       origExuOH_9 =
    (|_GEN) ? wakeupVec_0_1 : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_9;
  wire       origExuOH_10 =
    (|_GEN) ? wakeupVec_0_2 : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_10;
  wire       origExuOH_11 =
    (|_GEN) ? wakeupVec_0_3 : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_11;
  wire [1:0] _GEN_8 =
    (hasWakeupIQ_srcWakeupByIQ_0_0
       ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_0
       : 2'h0)
    | (wakeupVec_0_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_0 : 2'h0)
    | (wakeupVec_0_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_0 : 2'h0)
    | (wakeupVec_0_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_0 : 2'h0);
  wire [1:0] _GEN_9 =
    (hasWakeupIQ_srcWakeupByIQ_0_0
       ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_1
       : 2'h0)
    | (wakeupVec_0_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_1 : 2'h0)
    | (wakeupVec_0_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_1 : 2'h0)
    | (wakeupVec_0_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_1 : 2'h0);
  wire [1:0] _GEN_10 =
    (hasWakeupIQ_srcWakeupByIQ_0_0
       ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_2
       : 2'h0)
    | (wakeupVec_0_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_2 : 2'h0)
    | (wakeupVec_0_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_2 : 2'h0)
    | (wakeupVec_0_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_2 : 2'h0);
  wire [3:0] _wakeupByIQ_T_1 =
    {wakeupVec_1_3, wakeupVec_1_2, wakeupVec_1_1, hasWakeupIQ_srcWakeupByIQ_1_0};
  wire       entryUpdate_status_srcStatus_1_srcState =
    ~common_srcCancelVec_1
    & ((|{io_commonIn_wakeUpFromWB_6_bits_pdest == entryReg_status_srcStatus_1_psrc
            & entryReg_status_srcStatus_1_srcType[1]
            & io_commonIn_wakeUpFromWB_6_bits_fpWen & io_commonIn_wakeUpFromWB_6_valid,
          io_commonIn_wakeUpFromWB_5_bits_pdest == entryReg_status_srcStatus_1_psrc
            & entryReg_status_srcStatus_1_srcType[1]
            & io_commonIn_wakeUpFromWB_5_bits_fpWen & io_commonIn_wakeUpFromWB_5_valid,
          io_commonIn_wakeUpFromWB_4_bits_pdest == entryReg_status_srcStatus_1_psrc
            & entryReg_status_srcStatus_1_srcType[1]
            & io_commonIn_wakeUpFromWB_4_bits_fpWen & io_commonIn_wakeUpFromWB_4_valid,
          io_commonIn_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_1_psrc
            & entryReg_status_srcStatus_1_srcType[1]
            & io_commonIn_wakeUpFromWB_3_bits_fpWen & io_commonIn_wakeUpFromWB_3_valid,
          io_commonIn_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_1_psrc
            & entryReg_status_srcStatus_1_srcType[1]
            & io_commonIn_wakeUpFromWB_2_bits_fpWen & io_commonIn_wakeUpFromWB_2_valid,
          io_commonIn_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_1_psrc
            & entryReg_status_srcStatus_1_srcType[1]
            & io_commonIn_wakeUpFromWB_1_bits_fpWen & io_commonIn_wakeUpFromWB_1_valid,
          io_commonIn_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_1_psrc
            & entryReg_status_srcStatus_1_srcType[1]
            & io_commonIn_wakeUpFromWB_0_bits_fpWen & io_commonIn_wakeUpFromWB_0_valid})
       | (|_GEN_0) | currentStatus_srcStatus_1_srcState);
  wire       _entryUpdate_status_srcStatus_1_dataSources_value_T =
    currentStatus_srcStatus_1_dataSources_value == 4'h2;
  wire       origExuOH_1_8 =
    (|_GEN_0)
      ? hasWakeupIQ_srcWakeupByIQ_1_0
      : currentStatus_srcStatus_1_srcWakeUpL1ExuOH_8;
  wire       origExuOH_1_9 =
    (|_GEN_0) ? wakeupVec_1_1 : currentStatus_srcStatus_1_srcWakeUpL1ExuOH_9;
  wire       origExuOH_1_10 =
    (|_GEN_0) ? wakeupVec_1_2 : currentStatus_srcStatus_1_srcWakeUpL1ExuOH_10;
  wire       origExuOH_1_11 =
    (|_GEN_0) ? wakeupVec_1_3 : currentStatus_srcStatus_1_srcWakeUpL1ExuOH_11;
  wire [1:0] _GEN_11 =
    (hasWakeupIQ_srcWakeupByIQ_1_0
       ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_0
       : 2'h0)
    | (wakeupVec_1_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_0 : 2'h0)
    | (wakeupVec_1_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_0 : 2'h0)
    | (wakeupVec_1_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_0 : 2'h0);
  wire [1:0] _GEN_12 =
    (hasWakeupIQ_srcWakeupByIQ_1_0
       ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_1
       : 2'h0)
    | (wakeupVec_1_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_1 : 2'h0)
    | (wakeupVec_1_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_1 : 2'h0)
    | (wakeupVec_1_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_1 : 2'h0);
  wire [1:0] _GEN_13 =
    (hasWakeupIQ_srcWakeupByIQ_1_0
       ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_2
       : 2'h0)
    | (wakeupVec_1_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_2 : 2'h0)
    | (wakeupVec_1_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_2 : 2'h0)
    | (wakeupVec_1_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_2 : 2'h0);
  wire [3:0] _wakeupByIQ_T_2 =
    {wakeupVec_2_3, wakeupVec_2_2, wakeupVec_2_1, hasWakeupIQ_srcWakeupByIQ_2_0};
  wire       entryUpdate_status_srcStatus_2_srcState =
    ~common_srcCancelVec_2
    & ((|{io_commonIn_wakeUpFromWB_6_bits_pdest == entryReg_status_srcStatus_2_psrc
            & entryReg_status_srcStatus_2_srcType[1]
            & io_commonIn_wakeUpFromWB_6_bits_fpWen & io_commonIn_wakeUpFromWB_6_valid,
          io_commonIn_wakeUpFromWB_5_bits_pdest == entryReg_status_srcStatus_2_psrc
            & entryReg_status_srcStatus_2_srcType[1]
            & io_commonIn_wakeUpFromWB_5_bits_fpWen & io_commonIn_wakeUpFromWB_5_valid,
          io_commonIn_wakeUpFromWB_4_bits_pdest == entryReg_status_srcStatus_2_psrc
            & entryReg_status_srcStatus_2_srcType[1]
            & io_commonIn_wakeUpFromWB_4_bits_fpWen & io_commonIn_wakeUpFromWB_4_valid,
          io_commonIn_wakeUpFromWB_3_bits_pdest == entryReg_status_srcStatus_2_psrc
            & entryReg_status_srcStatus_2_srcType[1]
            & io_commonIn_wakeUpFromWB_3_bits_fpWen & io_commonIn_wakeUpFromWB_3_valid,
          io_commonIn_wakeUpFromWB_2_bits_pdest == entryReg_status_srcStatus_2_psrc
            & entryReg_status_srcStatus_2_srcType[1]
            & io_commonIn_wakeUpFromWB_2_bits_fpWen & io_commonIn_wakeUpFromWB_2_valid,
          io_commonIn_wakeUpFromWB_1_bits_pdest == entryReg_status_srcStatus_2_psrc
            & entryReg_status_srcStatus_2_srcType[1]
            & io_commonIn_wakeUpFromWB_1_bits_fpWen & io_commonIn_wakeUpFromWB_1_valid,
          io_commonIn_wakeUpFromWB_0_bits_pdest == entryReg_status_srcStatus_2_psrc
            & entryReg_status_srcStatus_2_srcType[1]
            & io_commonIn_wakeUpFromWB_0_bits_fpWen & io_commonIn_wakeUpFromWB_0_valid})
       | (|_GEN_1) | currentStatus_srcStatus_2_srcState);
  wire       _entryUpdate_status_srcStatus_2_dataSources_value_T =
    currentStatus_srcStatus_2_dataSources_value == 4'h2;
  wire       origExuOH_2_8 =
    (|_GEN_1)
      ? hasWakeupIQ_srcWakeupByIQ_2_0
      : currentStatus_srcStatus_2_srcWakeUpL1ExuOH_8;
  wire       origExuOH_2_9 =
    (|_GEN_1) ? wakeupVec_2_1 : currentStatus_srcStatus_2_srcWakeUpL1ExuOH_9;
  wire       origExuOH_2_10 =
    (|_GEN_1) ? wakeupVec_2_2 : currentStatus_srcStatus_2_srcWakeUpL1ExuOH_10;
  wire       origExuOH_2_11 =
    (|_GEN_1) ? wakeupVec_2_3 : currentStatus_srcStatus_2_srcWakeUpL1ExuOH_11;
  wire [1:0] _GEN_14 =
    (hasWakeupIQ_srcWakeupByIQ_2_0
       ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_0
       : 2'h0)
    | (wakeupVec_2_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_0 : 2'h0)
    | (wakeupVec_2_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_0 : 2'h0)
    | (wakeupVec_2_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_0 : 2'h0);
  wire [1:0] _GEN_15 =
    (hasWakeupIQ_srcWakeupByIQ_2_0
       ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_1
       : 2'h0)
    | (wakeupVec_2_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_1 : 2'h0)
    | (wakeupVec_2_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_1 : 2'h0)
    | (wakeupVec_2_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_1 : 2'h0);
  wire [1:0] _GEN_16 =
    (hasWakeupIQ_srcWakeupByIQ_2_0
       ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_2
       : 2'h0)
    | (wakeupVec_2_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_2 : 2'h0)
    | (wakeupVec_2_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_2 : 2'h0)
    | (wakeupVec_2_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_2 : 2'h0);
  wire       entryUpdate_status_issued =
    ~((|{common_srcCancelVec_2, common_srcCancelVec_1, common_srcCancelVec_0})
      | (|{wakeupVec_2_0 & cancelSel_0,
           wakeupVec_1_0 & cancelSel_0,
           wakeupVec_0_0 & cancelSel_0}) | io_commonIn_issueResp_valid
      & io_commonIn_issueResp_bits_resp == 2'h0)
    & (io_commonIn_deqSel
       | (&{currentStatus_srcStatus_2_srcState,
            currentStatus_srcStatus_1_srcState,
            currentStatus_srcStatus_0_srcState}) & entryReg_status_issued);
  wire [1:0] _entryUpdate_status_issueTimer_T_1 = 2'(entryReg_status_issueTimer + 2'h1);
  wire [3:0] _GEN_17 = {wakeupVec_0_3, wakeupVec_0_2, wakeupVec_0_1, wakeupVec_0_0};
  wire [3:0] _GEN_18 = {wakeupVec_1_3, wakeupVec_1_2, wakeupVec_1_1, wakeupVec_1_0};
  wire [3:0] _GEN_19 = {wakeupVec_2_3, wakeupVec_2_2, wakeupVec_2_1, wakeupVec_2_0};
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      validReg_last_REG <= 1'h0;
      enqDelayValidReg_last_REG <= 1'h0;
    end
    else begin
      validReg_last_REG <=
        enqDelayValidRegNext
        | ~(common_flushed | io_commonIn_issueResp_valid
            & (&io_commonIn_issueResp_bits_resp)
            & {common_srcLoadCancelVec_2,
               common_srcLoadCancelVec_1,
               common_srcLoadCancelVec_0} == 3'h0 | io_commonIn_transSel)
        & validReg_last_REG;
      enqDelayValidReg_last_REG <= enqDelayValidRegNext;
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (enqDelayValidRegNext) begin
      entryReg_status_robIdx_flag <= io_commonIn_enq_bits_status_robIdx_flag;
      entryReg_status_robIdx_value <= io_commonIn_enq_bits_status_robIdx_value;
      entryReg_status_fuType_11 <= io_commonIn_enq_bits_status_fuType_11;
      entryReg_status_fuType_12 <= io_commonIn_enq_bits_status_fuType_12;
      entryReg_status_srcStatus_0_psrc <= io_commonIn_enq_bits_status_srcStatus_0_psrc;
      entryReg_status_srcStatus_0_srcType <=
        io_commonIn_enq_bits_status_srcStatus_0_srcType;
      entryReg_status_srcStatus_0_srcState <=
        io_commonIn_enq_bits_status_srcStatus_0_srcState;
      entryReg_status_srcStatus_0_dataSources_value <=
        io_commonIn_enq_bits_status_srcStatus_0_dataSources_value;
      entryReg_status_srcStatus_0_srcLoadDependency_0 <=
        io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_0;
      entryReg_status_srcStatus_0_srcLoadDependency_1 <=
        io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_1;
      entryReg_status_srcStatus_0_srcLoadDependency_2 <=
        io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_2;
      entryReg_status_srcStatus_1_psrc <= io_commonIn_enq_bits_status_srcStatus_1_psrc;
      entryReg_status_srcStatus_1_srcType <=
        io_commonIn_enq_bits_status_srcStatus_1_srcType;
      entryReg_status_srcStatus_1_srcState <=
        io_commonIn_enq_bits_status_srcStatus_1_srcState;
      entryReg_status_srcStatus_1_dataSources_value <=
        io_commonIn_enq_bits_status_srcStatus_1_dataSources_value;
      entryReg_status_srcStatus_1_srcLoadDependency_0 <=
        io_commonIn_enq_bits_status_srcStatus_1_srcLoadDependency_0;
      entryReg_status_srcStatus_1_srcLoadDependency_1 <=
        io_commonIn_enq_bits_status_srcStatus_1_srcLoadDependency_1;
      entryReg_status_srcStatus_1_srcLoadDependency_2 <=
        io_commonIn_enq_bits_status_srcStatus_1_srcLoadDependency_2;
      entryReg_status_srcStatus_2_psrc <= io_commonIn_enq_bits_status_srcStatus_2_psrc;
      entryReg_status_srcStatus_2_srcType <=
        io_commonIn_enq_bits_status_srcStatus_2_srcType;
      entryReg_status_srcStatus_2_srcState <=
        io_commonIn_enq_bits_status_srcStatus_2_srcState;
      entryReg_status_srcStatus_2_dataSources_value <=
        io_commonIn_enq_bits_status_srcStatus_2_dataSources_value;
      entryReg_status_srcStatus_2_srcLoadDependency_0 <=
        io_commonIn_enq_bits_status_srcStatus_2_srcLoadDependency_0;
      entryReg_status_srcStatus_2_srcLoadDependency_1 <=
        io_commonIn_enq_bits_status_srcStatus_2_srcLoadDependency_1;
      entryReg_status_srcStatus_2_srcLoadDependency_2 <=
        io_commonIn_enq_bits_status_srcStatus_2_srcLoadDependency_2;
      entryReg_status_issueTimer <= 2'h3;
      entryReg_payload_fuOpType <= io_commonIn_enq_bits_payload_fuOpType;
      entryReg_payload_rfWen <= io_commonIn_enq_bits_payload_rfWen;
      entryReg_payload_fpWen <= io_commonIn_enq_bits_payload_fpWen;
      entryReg_payload_fpu_wflags <= io_commonIn_enq_bits_payload_fpu_wflags;
      entryReg_payload_fpu_rm <= io_commonIn_enq_bits_payload_fpu_rm;
      entryReg_payload_vpu_vsew <= io_commonIn_enq_bits_payload_vpu_vsew;
      entryReg_payload_pdest <= io_commonIn_enq_bits_payload_pdest;
    end
    else begin
      entryReg_status_srcStatus_0_srcState <= entryUpdate_status_srcStatus_0_srcState;
      if (|_wakeupByIQ_T) begin
        entryReg_status_srcStatus_0_dataSources_value <= 4'h2;
        entryReg_status_srcStatus_0_srcLoadDependency_0 <= _GEN_8;
        entryReg_status_srcStatus_0_srcLoadDependency_1 <= _GEN_9;
        entryReg_status_srcStatus_0_srcLoadDependency_2 <= _GEN_10;
      end
      else begin
        if (_entryUpdate_status_srcStatus_0_dataSources_value_T)
          entryReg_status_srcStatus_0_dataSources_value <= 4'h8;
        else if (_GEN_2)
          entryReg_status_srcStatus_0_dataSources_value <= 4'h2;
        entryReg_status_srcStatus_0_srcLoadDependency_0 <=
          common_srcLoadDependencyNext_0_0;
        entryReg_status_srcStatus_0_srcLoadDependency_1 <=
          common_srcLoadDependencyNext_0_1;
        entryReg_status_srcStatus_0_srcLoadDependency_2 <=
          common_srcLoadDependencyNext_0_2;
      end
      entryReg_status_srcStatus_1_srcState <= entryUpdate_status_srcStatus_1_srcState;
      if (|_wakeupByIQ_T_1) begin
        entryReg_status_srcStatus_1_dataSources_value <= 4'h2;
        entryReg_status_srcStatus_1_srcLoadDependency_0 <= _GEN_11;
        entryReg_status_srcStatus_1_srcLoadDependency_1 <= _GEN_12;
        entryReg_status_srcStatus_1_srcLoadDependency_2 <= _GEN_13;
      end
      else begin
        if (_entryUpdate_status_srcStatus_1_dataSources_value_T)
          entryReg_status_srcStatus_1_dataSources_value <= 4'h8;
        else if (_GEN_4)
          entryReg_status_srcStatus_1_dataSources_value <= 4'h2;
        entryReg_status_srcStatus_1_srcLoadDependency_0 <=
          common_srcLoadDependencyNext_1_0;
        entryReg_status_srcStatus_1_srcLoadDependency_1 <=
          common_srcLoadDependencyNext_1_1;
        entryReg_status_srcStatus_1_srcLoadDependency_2 <=
          common_srcLoadDependencyNext_1_2;
      end
      entryReg_status_srcStatus_2_srcState <= entryUpdate_status_srcStatus_2_srcState;
      if (|_wakeupByIQ_T_2) begin
        entryReg_status_srcStatus_2_dataSources_value <= 4'h2;
        entryReg_status_srcStatus_2_srcLoadDependency_0 <= _GEN_14;
        entryReg_status_srcStatus_2_srcLoadDependency_1 <= _GEN_15;
        entryReg_status_srcStatus_2_srcLoadDependency_2 <= _GEN_16;
      end
      else begin
        if (_entryUpdate_status_srcStatus_2_dataSources_value_T)
          entryReg_status_srcStatus_2_dataSources_value <= 4'h8;
        else if (_GEN_6)
          entryReg_status_srcStatus_2_dataSources_value <= 4'h2;
        entryReg_status_srcStatus_2_srcLoadDependency_0 <=
          common_srcLoadDependencyNext_2_0;
        entryReg_status_srcStatus_2_srcLoadDependency_1 <=
          common_srcLoadDependencyNext_2_1;
        entryReg_status_srcStatus_2_srcLoadDependency_2 <=
          common_srcLoadDependencyNext_2_2;
      end
      if (io_commonIn_deqSel)
        entryReg_status_issueTimer <= 2'h0;
      else if (entryReg_status_issued) begin
        if (~(&entryReg_status_issueTimer))
          entryReg_status_issueTimer <= _entryUpdate_status_issueTimer_T_1;
      end
      else
        entryReg_status_issueTimer <= 2'h3;
    end
    entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_8 <= ~enqDelayValidRegNext & origExuOH_8;
    entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_9 <= ~enqDelayValidRegNext & origExuOH_9;
    entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_10 <=
      ~enqDelayValidRegNext & origExuOH_10;
    entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_11 <=
      ~enqDelayValidRegNext & origExuOH_11;
    entryReg_status_srcStatus_1_srcWakeUpL1ExuOH_8 <=
      ~enqDelayValidRegNext & origExuOH_1_8;
    entryReg_status_srcStatus_1_srcWakeUpL1ExuOH_9 <=
      ~enqDelayValidRegNext & origExuOH_1_9;
    entryReg_status_srcStatus_1_srcWakeUpL1ExuOH_10 <=
      ~enqDelayValidRegNext & origExuOH_1_10;
    entryReg_status_srcStatus_1_srcWakeUpL1ExuOH_11 <=
      ~enqDelayValidRegNext & origExuOH_1_11;
    entryReg_status_srcStatus_2_srcWakeUpL1ExuOH_8 <=
      ~enqDelayValidRegNext & origExuOH_2_8;
    entryReg_status_srcStatus_2_srcWakeUpL1ExuOH_9 <=
      ~enqDelayValidRegNext & origExuOH_2_9;
    entryReg_status_srcStatus_2_srcWakeUpL1ExuOH_10 <=
      ~enqDelayValidRegNext & origExuOH_2_10;
    entryReg_status_srcStatus_2_srcWakeUpL1ExuOH_11 <=
      ~enqDelayValidRegNext & origExuOH_2_11;
    entryReg_status_issued <= ~enqDelayValidRegNext & entryUpdate_status_issued;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:44];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h2D; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        validReg_last_REG = _RANDOM[6'h0][0];
        entryReg_status_robIdx_flag = _RANDOM[6'h0][1];
        entryReg_status_robIdx_value = _RANDOM[6'h0][9:2];
        entryReg_status_fuType_11 = _RANDOM[6'h0][21];
        entryReg_status_fuType_12 = _RANDOM[6'h0][22];
        entryReg_status_srcStatus_0_psrc = _RANDOM[6'h1][20:13];
        entryReg_status_srcStatus_0_srcType = _RANDOM[6'h1][24:21];
        entryReg_status_srcStatus_0_srcState = _RANDOM[6'h1][25];
        entryReg_status_srcStatus_0_dataSources_value = _RANDOM[6'h1][29:26];
        entryReg_status_srcStatus_0_srcLoadDependency_0 = _RANDOM[6'h1][31:30];
        entryReg_status_srcStatus_0_srcLoadDependency_1 = _RANDOM[6'h2][1:0];
        entryReg_status_srcStatus_0_srcLoadDependency_2 = _RANDOM[6'h2][3:2];
        entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_8 = _RANDOM[6'h2][12];
        entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_9 = _RANDOM[6'h2][13];
        entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_10 = _RANDOM[6'h2][14];
        entryReg_status_srcStatus_0_srcWakeUpL1ExuOH_11 = _RANDOM[6'h2][15];
        entryReg_status_srcStatus_1_psrc = _RANDOM[6'h3][7:0];
        entryReg_status_srcStatus_1_srcType = _RANDOM[6'h3][11:8];
        entryReg_status_srcStatus_1_srcState = _RANDOM[6'h3][12];
        entryReg_status_srcStatus_1_dataSources_value = _RANDOM[6'h3][16:13];
        entryReg_status_srcStatus_1_srcLoadDependency_0 = _RANDOM[6'h3][18:17];
        entryReg_status_srcStatus_1_srcLoadDependency_1 = _RANDOM[6'h3][20:19];
        entryReg_status_srcStatus_1_srcLoadDependency_2 = _RANDOM[6'h3][22:21];
        entryReg_status_srcStatus_1_srcWakeUpL1ExuOH_8 = _RANDOM[6'h3][31];
        entryReg_status_srcStatus_1_srcWakeUpL1ExuOH_9 = _RANDOM[6'h4][0];
        entryReg_status_srcStatus_1_srcWakeUpL1ExuOH_10 = _RANDOM[6'h4][1];
        entryReg_status_srcStatus_1_srcWakeUpL1ExuOH_11 = _RANDOM[6'h4][2];
        entryReg_status_srcStatus_2_psrc = _RANDOM[6'h4][26:19];
        entryReg_status_srcStatus_2_srcType = _RANDOM[6'h4][30:27];
        entryReg_status_srcStatus_2_srcState = _RANDOM[6'h4][31];
        entryReg_status_srcStatus_2_dataSources_value = _RANDOM[6'h5][3:0];
        entryReg_status_srcStatus_2_srcLoadDependency_0 = _RANDOM[6'h5][5:4];
        entryReg_status_srcStatus_2_srcLoadDependency_1 = _RANDOM[6'h5][7:6];
        entryReg_status_srcStatus_2_srcLoadDependency_2 = _RANDOM[6'h5][9:8];
        entryReg_status_srcStatus_2_srcWakeUpL1ExuOH_8 = _RANDOM[6'h5][18];
        entryReg_status_srcStatus_2_srcWakeUpL1ExuOH_9 = _RANDOM[6'h5][19];
        entryReg_status_srcStatus_2_srcWakeUpL1ExuOH_10 = _RANDOM[6'h5][20];
        entryReg_status_srcStatus_2_srcWakeUpL1ExuOH_11 = _RANDOM[6'h5][21];
        entryReg_status_issued = _RANDOM[6'h6][7];
        entryReg_status_issueTimer = _RANDOM[6'h6][10:9];
        entryReg_payload_fuOpType = {_RANDOM[6'hC][31:24], _RANDOM[6'hD][0]};
        entryReg_payload_rfWen = _RANDOM[6'hD][1];
        entryReg_payload_fpWen = _RANDOM[6'hD][2];
        entryReg_payload_fpu_wflags = _RANDOM[6'hE][19];
        entryReg_payload_fpu_rm = {_RANDOM[6'hE][31], _RANDOM[6'hF][1:0]};
        entryReg_payload_vpu_vsew = _RANDOM[6'hF][6:5];
        entryReg_payload_pdest = _RANDOM[6'h18][20:13];
        enqDelayValidReg_last_REG = _RANDOM[6'h2C][25];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        validReg_last_REG = 1'h0;
        enqDelayValidReg_last_REG = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_commonOut_valid = validReg_last_REG;
  assign io_commonOut_issued = entryReg_status_issued;
  assign io_commonOut_canIssue =
    (validReg_last_REG
     & (&{currentStatus_srcStatus_2_srcState,
          currentStatus_srcStatus_1_srcState,
          currentStatus_srcStatus_0_srcState}) & ~entryReg_status_issued
     | validReg_last_REG & ~entryReg_status_issued
     & (&{(|{wakeupVec_2_3, wakeupVec_2_2, wakeupVec_2_1, wakeupVec_2_0})
            | currentStatus_srcStatus_2_srcState,
          (|{wakeupVec_1_3, wakeupVec_1_2, wakeupVec_1_1, wakeupVec_1_0})
            | currentStatus_srcStatus_1_srcState,
          (|{wakeupVec_0_3, wakeupVec_0_2, wakeupVec_0_1, wakeupVec_0_0})
            | currentStatus_srcStatus_0_srcState})) & ~common_flushed;
  assign io_commonOut_fuType =
    {22'h0, entryReg_status_fuType_12, entryReg_status_fuType_11, 11'h0};
  assign io_commonOut_dataSource_0_value =
    (|{wakeupVec_0_3, wakeupVec_0_2, wakeupVec_0_1, wakeupVec_0_0})
      ? 4'h1
      : currentStatus_srcStatus_0_dataSources_value;
  assign io_commonOut_dataSource_1_value =
    (|{wakeupVec_1_3, wakeupVec_1_2, wakeupVec_1_1, wakeupVec_1_0})
      ? 4'h1
      : currentStatus_srcStatus_1_dataSources_value;
  assign io_commonOut_dataSource_2_value =
    (|{wakeupVec_2_3, wakeupVec_2_2, wakeupVec_2_1, wakeupVec_2_0})
      ? 4'h1
      : currentStatus_srcStatus_2_dataSources_value;
  assign io_commonOut_srcWakeUpL1ExuOH_0_8 =
    (|_GEN_17) ? wakeupVec_0_0 : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_8;
  assign io_commonOut_srcWakeUpL1ExuOH_0_9 =
    (|_GEN_17) ? wakeupVec_0_1 : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_9;
  assign io_commonOut_srcWakeUpL1ExuOH_0_10 =
    (|_GEN_17) ? wakeupVec_0_2 : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_10;
  assign io_commonOut_srcWakeUpL1ExuOH_0_11 =
    (|_GEN_17) ? wakeupVec_0_3 : currentStatus_srcStatus_0_srcWakeUpL1ExuOH_11;
  assign io_commonOut_srcWakeUpL1ExuOH_1_8 =
    (|_GEN_18) ? wakeupVec_1_0 : currentStatus_srcStatus_1_srcWakeUpL1ExuOH_8;
  assign io_commonOut_srcWakeUpL1ExuOH_1_9 =
    (|_GEN_18) ? wakeupVec_1_1 : currentStatus_srcStatus_1_srcWakeUpL1ExuOH_9;
  assign io_commonOut_srcWakeUpL1ExuOH_1_10 =
    (|_GEN_18) ? wakeupVec_1_2 : currentStatus_srcStatus_1_srcWakeUpL1ExuOH_10;
  assign io_commonOut_srcWakeUpL1ExuOH_1_11 =
    (|_GEN_18) ? wakeupVec_1_3 : currentStatus_srcStatus_1_srcWakeUpL1ExuOH_11;
  assign io_commonOut_srcWakeUpL1ExuOH_2_8 =
    (|_GEN_19) ? wakeupVec_2_0 : currentStatus_srcStatus_2_srcWakeUpL1ExuOH_8;
  assign io_commonOut_srcWakeUpL1ExuOH_2_9 =
    (|_GEN_19) ? wakeupVec_2_1 : currentStatus_srcStatus_2_srcWakeUpL1ExuOH_9;
  assign io_commonOut_srcWakeUpL1ExuOH_2_10 =
    (|_GEN_19) ? wakeupVec_2_2 : currentStatus_srcStatus_2_srcWakeUpL1ExuOH_10;
  assign io_commonOut_srcWakeUpL1ExuOH_2_11 =
    (|_GEN_19) ? wakeupVec_2_3 : currentStatus_srcStatus_2_srcWakeUpL1ExuOH_11;
  assign io_commonOut_entry_bits_status_robIdx_flag = entryReg_status_robIdx_flag;
  assign io_commonOut_entry_bits_status_robIdx_value = entryReg_status_robIdx_value;
  assign io_commonOut_entry_bits_status_fuType_11 = entryReg_status_fuType_11;
  assign io_commonOut_entry_bits_status_fuType_12 = entryReg_status_fuType_12;
  assign io_commonOut_entry_bits_status_srcStatus_0_psrc =
    entryReg_status_srcStatus_0_psrc;
  assign io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_0 =
    (|_GEN_17)
      ? (wakeupVec_0_0 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_0 : 2'h0)
        | (wakeupVec_0_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_0 : 2'h0)
        | (wakeupVec_0_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_0 : 2'h0)
        | (wakeupVec_0_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_0 : 2'h0)
      : common_srcLoadDependencyNext_0_0;
  assign io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_1 =
    (|_GEN_17)
      ? (wakeupVec_0_0 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_1 : 2'h0)
        | (wakeupVec_0_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_1 : 2'h0)
        | (wakeupVec_0_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_1 : 2'h0)
        | (wakeupVec_0_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_1 : 2'h0)
      : common_srcLoadDependencyNext_0_1;
  assign io_commonOut_entry_bits_status_srcStatus_0_srcLoadDependency_2 =
    (|_GEN_17)
      ? (wakeupVec_0_0 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_2 : 2'h0)
        | (wakeupVec_0_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_2 : 2'h0)
        | (wakeupVec_0_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_2 : 2'h0)
        | (wakeupVec_0_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_2 : 2'h0)
      : common_srcLoadDependencyNext_0_2;
  assign io_commonOut_entry_bits_status_srcStatus_1_psrc =
    entryReg_status_srcStatus_1_psrc;
  assign io_commonOut_entry_bits_status_srcStatus_1_srcLoadDependency_0 =
    (|_GEN_18)
      ? (wakeupVec_1_0 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_0 : 2'h0)
        | (wakeupVec_1_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_0 : 2'h0)
        | (wakeupVec_1_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_0 : 2'h0)
        | (wakeupVec_1_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_0 : 2'h0)
      : common_srcLoadDependencyNext_1_0;
  assign io_commonOut_entry_bits_status_srcStatus_1_srcLoadDependency_1 =
    (|_GEN_18)
      ? (wakeupVec_1_0 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_1 : 2'h0)
        | (wakeupVec_1_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_1 : 2'h0)
        | (wakeupVec_1_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_1 : 2'h0)
        | (wakeupVec_1_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_1 : 2'h0)
      : common_srcLoadDependencyNext_1_1;
  assign io_commonOut_entry_bits_status_srcStatus_1_srcLoadDependency_2 =
    (|_GEN_18)
      ? (wakeupVec_1_0 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_2 : 2'h0)
        | (wakeupVec_1_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_2 : 2'h0)
        | (wakeupVec_1_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_2 : 2'h0)
        | (wakeupVec_1_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_2 : 2'h0)
      : common_srcLoadDependencyNext_1_2;
  assign io_commonOut_entry_bits_status_srcStatus_2_psrc =
    entryReg_status_srcStatus_2_psrc;
  assign io_commonOut_entry_bits_status_srcStatus_2_srcLoadDependency_0 =
    (|_GEN_19)
      ? (wakeupVec_2_0 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_0 : 2'h0)
        | (wakeupVec_2_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_0 : 2'h0)
        | (wakeupVec_2_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_0 : 2'h0)
        | (wakeupVec_2_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_0 : 2'h0)
      : common_srcLoadDependencyNext_2_0;
  assign io_commonOut_entry_bits_status_srcStatus_2_srcLoadDependency_1 =
    (|_GEN_19)
      ? (wakeupVec_2_0 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_1 : 2'h0)
        | (wakeupVec_2_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_1 : 2'h0)
        | (wakeupVec_2_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_1 : 2'h0)
        | (wakeupVec_2_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_1 : 2'h0)
      : common_srcLoadDependencyNext_2_1;
  assign io_commonOut_entry_bits_status_srcStatus_2_srcLoadDependency_2 =
    (|_GEN_19)
      ? (wakeupVec_2_0 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_0_2 : 2'h0)
        | (wakeupVec_2_1 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_1_2 : 2'h0)
        | (wakeupVec_2_2 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_2_2 : 2'h0)
        | (wakeupVec_2_3 ? hasWakeupIQ_shiftedWakeupLoadDependencyByIQVec_3_2 : 2'h0)
      : common_srcLoadDependencyNext_2_2;
  assign io_commonOut_entry_bits_payload_fuOpType = entryReg_payload_fuOpType;
  assign io_commonOut_entry_bits_payload_rfWen = entryReg_payload_rfWen;
  assign io_commonOut_entry_bits_payload_fpWen = entryReg_payload_fpWen;
  assign io_commonOut_entry_bits_payload_fpu_wflags = entryReg_payload_fpu_wflags;
  assign io_commonOut_entry_bits_payload_fpu_rm = entryReg_payload_fpu_rm;
  assign io_commonOut_entry_bits_payload_vpu_vsew = entryReg_payload_vpu_vsew;
  assign io_commonOut_entry_bits_payload_pdest = entryReg_payload_pdest;
  assign io_commonOut_cancelBypass =
    io_commonIn_ldCancel_0_ld2Cancel
    & ((|_GEN_17)
         ? wakeupVec_0_0 & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0[1]
           | wakeupVec_0_1 & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0[1]
           | wakeupVec_0_2 & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0[1]
           | wakeupVec_0_3 & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0[1]
         : currentStatus_srcStatus_0_srcLoadDependency_0[1])
    | io_commonIn_ldCancel_1_ld2Cancel
    & ((|_GEN_17)
         ? wakeupVec_0_0 & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1[1]
           | wakeupVec_0_1 & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1[1]
           | wakeupVec_0_2 & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1[1]
           | wakeupVec_0_3 & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1[1]
         : currentStatus_srcStatus_0_srcLoadDependency_1[1])
    | io_commonIn_ldCancel_2_ld2Cancel
    & ((|_GEN_17)
         ? wakeupVec_0_0 & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2[1]
           | wakeupVec_0_1 & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2[1]
           | wakeupVec_0_2 & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2[1]
           | wakeupVec_0_3 & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2[1]
         : currentStatus_srcStatus_0_srcLoadDependency_2[1])
    | io_commonIn_ldCancel_0_ld2Cancel
    & ((|_GEN_18)
         ? wakeupVec_1_0 & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0[1]
           | wakeupVec_1_1 & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0[1]
           | wakeupVec_1_2 & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0[1]
           | wakeupVec_1_3 & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0[1]
         : currentStatus_srcStatus_1_srcLoadDependency_0[1])
    | io_commonIn_ldCancel_1_ld2Cancel
    & ((|_GEN_18)
         ? wakeupVec_1_0 & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1[1]
           | wakeupVec_1_1 & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1[1]
           | wakeupVec_1_2 & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1[1]
           | wakeupVec_1_3 & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1[1]
         : currentStatus_srcStatus_1_srcLoadDependency_1[1])
    | io_commonIn_ldCancel_2_ld2Cancel
    & ((|_GEN_18)
         ? wakeupVec_1_0 & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2[1]
           | wakeupVec_1_1 & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2[1]
           | wakeupVec_1_2 & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2[1]
           | wakeupVec_1_3 & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2[1]
         : currentStatus_srcStatus_1_srcLoadDependency_2[1])
    | io_commonIn_ldCancel_0_ld2Cancel
    & ((|_GEN_19)
         ? wakeupVec_2_0 & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_0[1]
           | wakeupVec_2_1 & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_0[1]
           | wakeupVec_2_2 & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_0[1]
           | wakeupVec_2_3 & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_0[1]
         : currentStatus_srcStatus_2_srcLoadDependency_0[1])
    | io_commonIn_ldCancel_1_ld2Cancel
    & ((|_GEN_19)
         ? wakeupVec_2_0 & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_1[1]
           | wakeupVec_2_1 & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_1[1]
           | wakeupVec_2_2 & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_1[1]
           | wakeupVec_2_3 & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_1[1]
         : currentStatus_srcStatus_2_srcLoadDependency_1[1])
    | io_commonIn_ldCancel_2_ld2Cancel
    & ((|_GEN_19)
         ? wakeupVec_2_0 & io_commonIn_wakeUpFromIQ_0_bits_loadDependency_2[1]
           | wakeupVec_2_1 & io_commonIn_wakeUpFromIQ_1_bits_loadDependency_2[1]
           | wakeupVec_2_2 & io_commonIn_wakeUpFromIQ_2_bits_loadDependency_2[1]
           | wakeupVec_2_3 & io_commonIn_wakeUpFromIQ_3_bits_loadDependency_2[1]
         : currentStatus_srcStatus_2_srcLoadDependency_2[1]);
  assign io_commonOut_issueTimerRead = entryReg_status_issueTimer;
  assign io_commonOut_transEntry_valid =
    validReg_last_REG & ~common_flushed & ~entryReg_status_issued;
  assign io_commonOut_transEntry_bits_status_robIdx_flag = entryReg_status_robIdx_flag;
  assign io_commonOut_transEntry_bits_status_robIdx_value = entryReg_status_robIdx_value;
  assign io_commonOut_transEntry_bits_status_fuType_11 = entryReg_status_fuType_11;
  assign io_commonOut_transEntry_bits_status_fuType_12 = entryReg_status_fuType_12;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_psrc =
    entryReg_status_srcStatus_0_psrc;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcType =
    entryReg_status_srcStatus_0_srcType;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcState =
    entryUpdate_status_srcStatus_0_srcState;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_dataSources_value =
    (|_wakeupByIQ_T)
      ? 4'h2
      : _entryUpdate_status_srcStatus_0_dataSources_value_T
          ? 4'h8
          : currentStatus_srcStatus_0_dataSources_value;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_0 =
    (|_wakeupByIQ_T) ? _GEN_8 : common_srcLoadDependencyNext_0_0;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_1 =
    (|_wakeupByIQ_T) ? _GEN_9 : common_srcLoadDependencyNext_0_1;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcLoadDependency_2 =
    (|_wakeupByIQ_T) ? _GEN_10 : common_srcLoadDependencyNext_0_2;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_8 = origExuOH_8;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_9 = origExuOH_9;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_10 =
    origExuOH_10;
  assign io_commonOut_transEntry_bits_status_srcStatus_0_srcWakeUpL1ExuOH_11 =
    origExuOH_11;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_psrc =
    entryReg_status_srcStatus_1_psrc;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_srcType =
    entryReg_status_srcStatus_1_srcType;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_srcState =
    entryUpdate_status_srcStatus_1_srcState;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_dataSources_value =
    (|_wakeupByIQ_T_1)
      ? 4'h2
      : _entryUpdate_status_srcStatus_1_dataSources_value_T
          ? 4'h8
          : currentStatus_srcStatus_1_dataSources_value;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_srcLoadDependency_0 =
    (|_wakeupByIQ_T_1) ? _GEN_11 : common_srcLoadDependencyNext_1_0;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_srcLoadDependency_1 =
    (|_wakeupByIQ_T_1) ? _GEN_12 : common_srcLoadDependencyNext_1_1;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_srcLoadDependency_2 =
    (|_wakeupByIQ_T_1) ? _GEN_13 : common_srcLoadDependencyNext_1_2;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_srcWakeUpL1ExuOH_8 =
    origExuOH_1_8;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_srcWakeUpL1ExuOH_9 =
    origExuOH_1_9;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_srcWakeUpL1ExuOH_10 =
    origExuOH_1_10;
  assign io_commonOut_transEntry_bits_status_srcStatus_1_srcWakeUpL1ExuOH_11 =
    origExuOH_1_11;
  assign io_commonOut_transEntry_bits_status_srcStatus_2_psrc =
    entryReg_status_srcStatus_2_psrc;
  assign io_commonOut_transEntry_bits_status_srcStatus_2_srcType =
    entryReg_status_srcStatus_2_srcType;
  assign io_commonOut_transEntry_bits_status_srcStatus_2_srcState =
    entryUpdate_status_srcStatus_2_srcState;
  assign io_commonOut_transEntry_bits_status_srcStatus_2_dataSources_value =
    (|_wakeupByIQ_T_2)
      ? 4'h2
      : _entryUpdate_status_srcStatus_2_dataSources_value_T
          ? 4'h8
          : currentStatus_srcStatus_2_dataSources_value;
  assign io_commonOut_transEntry_bits_status_srcStatus_2_srcLoadDependency_0 =
    (|_wakeupByIQ_T_2) ? _GEN_14 : common_srcLoadDependencyNext_2_0;
  assign io_commonOut_transEntry_bits_status_srcStatus_2_srcLoadDependency_1 =
    (|_wakeupByIQ_T_2) ? _GEN_15 : common_srcLoadDependencyNext_2_1;
  assign io_commonOut_transEntry_bits_status_srcStatus_2_srcLoadDependency_2 =
    (|_wakeupByIQ_T_2) ? _GEN_16 : common_srcLoadDependencyNext_2_2;
  assign io_commonOut_transEntry_bits_status_srcStatus_2_srcWakeUpL1ExuOH_8 =
    origExuOH_2_8;
  assign io_commonOut_transEntry_bits_status_srcStatus_2_srcWakeUpL1ExuOH_9 =
    origExuOH_2_9;
  assign io_commonOut_transEntry_bits_status_srcStatus_2_srcWakeUpL1ExuOH_10 =
    origExuOH_2_10;
  assign io_commonOut_transEntry_bits_status_srcStatus_2_srcWakeUpL1ExuOH_11 =
    origExuOH_2_11;
  assign io_commonOut_transEntry_bits_status_issued = entryUpdate_status_issued;
  assign io_commonOut_transEntry_bits_status_issueTimer =
    io_commonIn_deqSel
      ? 2'h0
      : entryReg_status_issued
          ? ((&entryReg_status_issueTimer)
               ? entryReg_status_issueTimer
               : _entryUpdate_status_issueTimer_T_1)
          : 2'h3;
  assign io_commonOut_transEntry_bits_payload_fuOpType = entryReg_payload_fuOpType;
  assign io_commonOut_transEntry_bits_payload_rfWen = entryReg_payload_rfWen;
  assign io_commonOut_transEntry_bits_payload_fpWen = entryReg_payload_fpWen;
  assign io_commonOut_transEntry_bits_payload_fpu_wflags = entryReg_payload_fpu_wflags;
  assign io_commonOut_transEntry_bits_payload_fpu_rm = entryReg_payload_fpu_rm;
  assign io_commonOut_transEntry_bits_payload_vpu_vsew = entryReg_payload_vpu_vsew;
  assign io_commonOut_transEntry_bits_payload_pdest = entryReg_payload_pdest;
endmodule

