// Seed: 1161598449
module module_0 ();
  parameter id_1 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd4,
    parameter id_4 = 32'd89
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  inout wire id_1;
  wire _id_4;
  localparam id_5 = -1;
  wire [id_4 : id_3] id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(1, posedge 1);
  module_0 modCall_1 ();
  generate
    assign id_4[-1] = id_1;
  endgenerate
endmodule
