`timescale 1ns/1ns

module pc023a_dac_vthresh (vref, vthresh, a0, a1, scl, sda );
// generated by  HDL Direct 16.3-S013 (v16-3-85Y) 7/19/2010
// on Thu Mar  3 17:10:08 2011
// from fmc_tlu_v1_lib/PC023A_DAC_VTHRESH/sch_1

  output  vref;
  output [3:0] vthresh;
  input  a0;
  input  a1;
  input  scl;
  input  sda;
  // global signal glbl.gnd_signal;
  // global signal glbl.m5v;
  // global signal glbl.p5v;

  wire  unnamed_1_ad5316_i1_vouta;
  wire  unnamed_1_ad5316_i1_voutb;
  wire  unnamed_1_ad5316_i1_voutc;
  wire  unnamed_1_ad5316_i1_voutd;

  wire  page1_a0;
  wire  page1_a1;
  wire  gnd_signal;
  wire  page1_gnd_signal;
  wire  m5v;
  wire  page1_m5v;
  wire  p5v;
  wire  page1_p5v;
  wire  page1_scl;
  wire  page1_sda;
  wire  page1_vref;
  wire [3:0] page1_vthresh;

  assign page1_a0 = a0;
  assign page1_a1 = a1;
  assign gnd_signal = glbl.gnd_signal;
  assign page1_gnd_signal = gnd_signal;
  assign m5v = glbl.m5v;
  assign page1_m5v = m5v;
  assign p5v = glbl.p5v;
  assign page1_p5v = p5v;
  assign page1_scl = scl;
  assign page1_sda = sda;
  assign page1_vref = vref;
  assign page1_vthresh[3:3] = vthresh[3:3];
  assign page1_vthresh[2:2] = vthresh[2:2];
  assign page1_vthresh[1:1] = vthresh[1:1];
  assign page1_vthresh[0:0] = vthresh[0:0];

  assign p5v  = glbl.p5v;
  assign m5v  = glbl.m5v;
  assign p5v  = glbl.p5v;
  assign gnd_signal  = glbl.gnd_signal;
  assign gnd_signal  = glbl.gnd_signal;
  assign gnd_signal  = glbl.gnd_signal;
  assign gnd_signal  = glbl.gnd_signal;
  assign p5v  = glbl.p5v;
  assign gnd_signal  = glbl.gnd_signal;
  assign p5v  = glbl.p5v;
  assign gnd_signal  = glbl.gnd_signal;

// begin instances 

  ad5316 page1_i1  (.a0(a0),
	.a1(a1),
	.gnd(glbl.gnd_signal),
	.\ldac* (glbl.gnd_signal),
	.\pd* (glbl.p5v),
	.scl(scl),
	.sda(sda),
	.vdd(glbl.p5v),
	.vouta(unnamed_1_ad5316_i1_vouta),
	.voutb(unnamed_1_ad5316_i1_voutb),
	.voutc(unnamed_1_ad5316_i1_voutc),
	.voutd(unnamed_1_ad5316_i1_voutd),
	.vrefa(vref),
	.vrefb(vref),
	.vrefc(vref),
	.vrefd(vref));

  pc023a_vthresh_buffer page1_i29  (.\vin+ (unnamed_1_ad5316_i1_vouta),
	.\vin- (vref),
	.vout(vthresh[0]));

  pc023a_vthresh_buffer page1_i30  (.\vin+ (unnamed_1_ad5316_i1_voutd),
	.\vin- (vref),
	.vout(vthresh[3]));

  pc023a_vthresh_buffer page1_i31  (.\vin+ (unnamed_1_ad5316_i1_voutc),
	.\vin- (vref),
	.vout(vthresh[2]));

  pc023a_vthresh_buffer page1_i32  (.\vin+ (unnamed_1_ad5316_i1_voutb),
	.\vin- (vref),
	.vout(vthresh[1]));

  capcersmdcl2 page1_i50  (.a({glbl.gnd_signal}),
	.b({glbl.p5v}));
  defparam page1_i50.size = 1;

  capcersmdcl2 page1_i51  (.a({glbl.gnd_signal}),
	.b({glbl.p5v}));
  defparam page1_i51.size = 1;

  capcersmdcl2 page1_i52  (.a({glbl.m5v}),
	.b({glbl.gnd_signal}));
  defparam page1_i52.size = 1;

  capcersmdcl2 page1_i53  (.a({glbl.gnd_signal}),
	.b({glbl.p5v}));
  defparam page1_i53.size = 1;

  capcersmdcl2 page1_i54  (.a({glbl.gnd_signal}),
	.b(vref));
  defparam page1_i54.size = 1;

  adr421 page1_i56  (.gnd(glbl.gnd_signal),
	.trim(/* unconnected */),
	.vin(glbl.p5v),
	.vout(vref));

  capcersmdcl2 page1_i60  (.a({glbl.gnd_signal}),
	.b({glbl.p5v}));
  defparam page1_i60.size = 1;

endmodule // pc023a_dac_vthresh(sch_1) 
