
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.12.2
// timestamp : Wed Sep 25 05:33:17 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32Zhinx/rv32h_fmsub.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmsub.h instruction of the RISC-V RV32_Zfinx_Zhinx,RV64_Zfinx_Zhinx extension for the fmsub_b18 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32I_Zfinx_Zhinx,RV64I_Zfinx_Zhinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*Zhinx.*);def TEST_CASE_1=True;",fmsub_b18)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x9,test_dataset_0)
RVTEST_SIGBASE(x2,signature_x2_1)

inst_0:
// rs1 == rs2 == rs3 != rd, rs1==x0, rs2==x0, rs3==x0, rd==x28,fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x0; op2:x0; op3:x0; dest:x28; op1val:0x0; op2val:0x0;
op3val:0x0; valaddr_reg:x9; val_offset:0*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x28, x0, x0, x0, dyn, 0, 0, x9, 0*FLEN/8, x15, x2, x3)

inst_1:
// rs1 != rs2 and rs1 != rd and rs1 != rs3 and rs2 != rs3 and rs2 != rd and rs3 != rd, rs1==x30, rs2==x14, rs3==x25, rd==x26,fs1 == 0 and fe1 == 0x1e and fm1 == 0x394 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x14; op3:x25; dest:x26; op1val:0x7b94; op2val:0x0;
op3val:0xfbff; valaddr_reg:x9; val_offset:3*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x26, x30, x14, x25, dyn, 0, 0, x9, 3*FLEN/8, x15, x2, x3)

inst_2:
// rs1 == rs2 != rs3 and rs1 == rs2 != rd and rd != rs3, rs1==x21, rs2==x21, rs3==x17, rd==x14,fs1 == 0 and fe1 == 0x1a and fm1 == 0x33c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x21; op2:x21; op3:x17; dest:x14; op1val:0x6b3c; op2val:0x6b3c;
op3val:0xfbff; valaddr_reg:x9; val_offset:6*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x14, x21, x21, x17, dyn, 0, 0, x9, 6*FLEN/8, x15, x2, x3)

inst_3:
// rd == rs2 == rs3 != rs1, rs1==x11, rs2==x20, rs3==x20, rd==x20,fs1 == 0 and fe1 == 0x1b and fm1 == 0x16e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x11; op2:x20; op3:x20; dest:x20; op1val:0x6d6e; op2val:0x0;
op3val:0x0; valaddr_reg:x9; val_offset:9*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x20, x11, x20, x20, dyn, 0, 0, x9, 9*FLEN/8, x15, x2, x3)

inst_4:
// rs1 == rs2 == rs3 == rd, rs1==x7, rs2==x7, rs3==x7, rd==x7,fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x7; op2:x7; op3:x7; dest:x7; op1val:0x7aae; op2val:0x7aae;
op3val:0x7aae; valaddr_reg:x9; val_offset:12*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x7, x7, x7, x7, dyn, 0, 0, x9, 12*FLEN/8, x15, x2, x3)

inst_5:
// rs2 == rd != rs1 and rs2 == rd != rs3 and rs3 != rs1, rs1==x20, rs2==x16, rs3==x27, rd==x16,fs1 == 0 and fe1 == 0x1e and fm1 == 0x1e2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x20; op2:x16; op3:x27; dest:x16; op1val:0x79e2; op2val:0x0;
op3val:0xfbff; valaddr_reg:x9; val_offset:15*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x16, x20, x16, x27, dyn, 0, 0, x9, 15*FLEN/8, x15, x2, x3)

inst_6:
// rs3 == rd != rs1 and rs3 == rd != rs2 and rs2 != rs1, rs1==x14, rs2==x18, rs3==x1, rd==x1,fs1 == 0 and fe1 == 0x1e and fm1 == 0x15a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x14; op2:x18; op3:x1; dest:x1; op1val:0x795a; op2val:0x0;
op3val:0xfbff; valaddr_reg:x9; val_offset:18*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x1, x14, x18, x1, dyn, 0, 0, x9, 18*FLEN/8, x15, x2, x3)

inst_7:
// rs1 == rd != rs2 and rs1 == rd != rs3 and rs3 != rs2, rs1==x13, rs2==x4, rs3==x23, rd==x13,fs1 == 0 and fe1 == 0x1d and fm1 == 0x0ed and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x13; op2:x4; op3:x23; dest:x13; op1val:0x74ed; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x9; val_offset:21*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x13, x13, x4, x23, dyn, 0, 0, x9, 21*FLEN/8, x15, x2, x3)

inst_8:
// rs2 == rs3 != rs1 and rs2 == rs3 != rd and rd != rs1, rs1==x1, rs2==x10, rs3==x10, rd==x5,fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x1; op2:x10; op3:x10; dest:x5; op1val:0x78d8; op2val:0x8000;
op3val:0x8000; valaddr_reg:x9; val_offset:24*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x5, x1, x10, x10, dyn, 0, 0, x9, 24*FLEN/8, x15, x2, x3)

inst_9:
// rs1 == rs2 == rd != rs3, rs1==x6, rs2==x6, rs3==x9, rd==x6,fs1 == 0 and fe1 == 0x1e and fm1 == 0x0da and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x6; op2:x6; op3:x9; dest:x6; op1val:0x78da; op2val:0x78da;
op3val:0xfbff; valaddr_reg:x9; val_offset:27*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x6, x6, x6, x9, dyn, 0, 0, x9, 27*FLEN/8, x15, x2, x3)

inst_10:
// rs1 == rd == rs3 != rs2, rs1==x4, rs2==x23, rs3==x4, rd==x4,fs1 == 0 and fe1 == 0x1e and fm1 == 0x0a5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x4; op2:x23; op3:x4; dest:x4; op1val:0x78a5; op2val:0x8000;
op3val:0x78a5; valaddr_reg:x9; val_offset:30*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x4, x4, x23, x4, dyn, 0, 0, x9, 30*FLEN/8, x15, x2, x3)

inst_11:
// rs1 == rs3 != rs2 and rs1 == rs3 != rd and rd != rs2, rs1==x28, rs2==x8, rs3==x28, rd==x30,fs1 == 0 and fe1 == 0x1c and fm1 == 0x110 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x28; op2:x8; op3:x28; dest:x30; op1val:0x7110; op2val:0x8000;
op3val:0x7110; valaddr_reg:x9; val_offset:33*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x30, x28, x8, x28, dyn, 0, 0, x9, 33*FLEN/8, x15, x2, x3)

inst_12:
// rs1==x17, rs2==x22, rs3==x12, rd==x21,fs1 == 0 and fe1 == 0x1d and fm1 == 0x2e3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x17; op2:x22; op3:x12; dest:x21; op1val:0x76e3; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x9; val_offset:36*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x21, x17, x22, x12, dyn, 0, 0, x9, 36*FLEN/8, x15, x2, x3)

inst_13:
// rs1==x22, rs2==x19, rs3==x6, rd==x10,fs1 == 0 and fe1 == 0x1d and fm1 == 0x24b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x22; op2:x19; op3:x6; dest:x10; op1val:0x764b; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x9; val_offset:39*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x10, x22, x19, x6, dyn, 0, 0, x9, 39*FLEN/8, x15, x2, x3)

inst_14:
// rs1==x5, rs2==x1, rs3==x26, rd==x23,fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x5; op2:x1; op3:x26; dest:x23; op1val:0x79c8; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x9; val_offset:42*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x23, x5, x1, x26, dyn, 0, 0, x9, 42*FLEN/8, x15, x2, x3)

inst_15:
// rs1==x25, rs2==x12, rs3==x22, rd==x31,fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x25; op2:x12; op3:x22; dest:x31; op1val:0x7bf4; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x9; val_offset:45*FLEN/8; rmval:dyn;
testreg:x3; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x25, x12, x22, dyn, 0, 0, x9, 45*FLEN/8, x15, x2, x3)
RVTEST_VALBASEUPD(x6,test_dataset_1)

inst_16:
// rs1==x26, rs2==x9, rs3==x24, rd==x19,fs1 == 0 and fe1 == 0x1e and fm1 == 0x397 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x26; op2:x9; op3:x24; dest:x19; op1val:0x7b97; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x6; val_offset:0*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x19, x26, x9, x24, dyn, 0, 0, x6, 0*FLEN/8, x7, x2, x4)
RVTEST_SIGBASE(x1,signature_x1_0)

inst_17:
// rs1==x29, rs2==x3, rs3==x2, rd==x0,fs1 == 0 and fe1 == 0x1e and fm1 == 0x059 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x29; op2:x3; op3:x2; dest:x0; op1val:0x7859; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x6; val_offset:3*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x0, x29, x3, x2, dyn, 0, 0, x6, 3*FLEN/8, x7, x1, x4)

inst_18:
// rs1==x23, rs2==x28, rs3==x8, rd==x22,fs1 == 0 and fe1 == 0x1d and fm1 == 0x31d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x23; op2:x28; op3:x8; dest:x22; op1val:0x771d; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x6; val_offset:6*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x22, x23, x28, x8, dyn, 0, 0, x6, 6*FLEN/8, x7, x1, x4)

inst_19:
// rs1==x24, rs2==x13, rs3==x31, rd==x8,fs1 == 0 and fe1 == 0x1d and fm1 == 0x04a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x24; op2:x13; op3:x31; dest:x8; op1val:0x744a; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x6; val_offset:9*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x8, x24, x13, x31, dyn, 0, 0, x6, 9*FLEN/8, x7, x1, x4)

inst_20:
// rs1==x27, rs2==x5, rs3==x15, rd==x24,fs1 == 0 and fe1 == 0x1a and fm1 == 0x099 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x27; op2:x5; op3:x15; dest:x24; op1val:0x6899; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x6; val_offset:12*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x24, x27, x5, x15, dyn, 0, 0, x6, 12*FLEN/8, x7, x1, x4)

inst_21:
// rs1==x31, rs2==x24, rs3==x30, rd==x15,fs1 == 0 and fe1 == 0x19 and fm1 == 0x306 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x31; op2:x24; op3:x30; dest:x15; op1val:0x6706; op2val:0x0;
op3val:0xfbff; valaddr_reg:x6; val_offset:15*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x15, x31, x24, x30, dyn, 0, 0, x6, 15*FLEN/8, x7, x1, x4)

inst_22:
// rs1==x15, rs2==x26, rs3==x19, rd==x2,fs1 == 0 and fe1 == 0x1d and fm1 == 0x36f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x15; op2:x26; op3:x19; dest:x2; op1val:0x776f; op2val:0x0;
op3val:0xfbff; valaddr_reg:x6; val_offset:18*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x2, x15, x26, x19, dyn, 0, 0, x6, 18*FLEN/8, x7, x1, x4)

inst_23:
// rs1==x19, rs2==x11, rs3==x21, rd==x18,fs1 == 0 and fe1 == 0x1d and fm1 == 0x117 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x19; op2:x11; op3:x21; dest:x18; op1val:0x7517; op2val:0x0;
op3val:0xfbff; valaddr_reg:x6; val_offset:21*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x18, x19, x11, x21, dyn, 0, 0, x6, 21*FLEN/8, x7, x1, x4)

inst_24:
// rs1==x3, rs2==x31, rs3==x14, rd==x17,fs1 == 0 and fe1 == 0x1d and fm1 == 0x213 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x3; op2:x31; op3:x14; dest:x17; op1val:0x7613; op2val:0x0;
op3val:0xfbff; valaddr_reg:x6; val_offset:24*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x17, x3, x31, x14, dyn, 0, 0, x6, 24*FLEN/8, x7, x1, x4)

inst_25:
// rs1==x2, rs2==x25, rs3==x3, rd==x27,fs1 == 0 and fe1 == 0x1e and fm1 == 0x321 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x2; op2:x25; op3:x3; dest:x27; op1val:0x7b21; op2val:0x0;
op3val:0xfbff; valaddr_reg:x6; val_offset:27*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x27, x2, x25, x3, dyn, 0, 0, x6, 27*FLEN/8, x7, x1, x4)

inst_26:
// rs1==x18, rs2==x29, rs3==x11, rd==x3,fs1 == 0 and fe1 == 0x1e and fm1 == 0x034 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x18; op2:x29; op3:x11; dest:x3; op1val:0x7834; op2val:0x0;
op3val:0xfbff; valaddr_reg:x6; val_offset:30*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x3, x18, x29, x11, dyn, 0, 0, x6, 30*FLEN/8, x7, x1, x4)

inst_27:
// rs1==x16, rs2==x2, rs3==x29, rd==x25,fs1 == 0 and fe1 == 0x1e and fm1 == 0x07b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x16; op2:x2; op3:x29; dest:x25; op1val:0x787b; op2val:0x0;
op3val:0xfbff; valaddr_reg:x6; val_offset:33*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x25, x16, x2, x29, dyn, 0, 0, x6, 33*FLEN/8, x7, x1, x4)

inst_28:
// rs1==x8, rs2==x30, rs3==x13, rd==x9,fs1 == 0 and fe1 == 0x1c and fm1 == 0x38d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x8; op2:x30; op3:x13; dest:x9; op1val:0x738d; op2val:0x0;
op3val:0xfbff; valaddr_reg:x6; val_offset:36*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x9, x8, x30, x13, dyn, 0, 0, x6, 36*FLEN/8, x7, x1, x4)
RVTEST_VALBASEUPD(x3,test_dataset_2)

inst_29:
// rs1==x9, rs2==x17, rs3==x16, rd==x12,fs1 == 0 and fe1 == 0x19 and fm1 == 0x21b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x9; op2:x17; op3:x16; dest:x12; op1val:0x661b; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:0*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x12, x9, x17, x16, dyn, 0, 0, x3, 0*FLEN/8, x5, x1, x4)

inst_30:
// rs1==x10, rs2==x15, rs3==x5, rd==x11,fs1 == 0 and fe1 == 0x1d and fm1 == 0x133 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x10; op2:x15; op3:x5; dest:x11; op1val:0x7533; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:3*FLEN/8; rmval:dyn;
testreg:x4; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x11, x10, x15, x5, dyn, 0, 0, x3, 3*FLEN/8, x5, x1, x4)

inst_31:
// rs1==x12, rs2==x27, rs3==x18, rd==x29,fs1 == 0 and fe1 == 0x1c and fm1 == 0x05f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x12; op2:x27; op3:x18; dest:x29; op1val:0x705f; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x29, x12, x27, x18, dyn, 0, 0, x3, 6*FLEN/8, x5, x1, x2)

inst_32:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x014 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7814; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 9*FLEN/8, x5, x1, x2)

inst_33:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bfc; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 12*FLEN/8, x5, x1, x2)

inst_34:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x164 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7964; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:15*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 15*FLEN/8, x5, x1, x2)

inst_35:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71d1; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:18*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 18*FLEN/8, x5, x1, x2)

inst_36:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x325 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b25; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 21*FLEN/8, x5, x1, x2)

inst_37:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x25e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a5e; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:24*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 24*FLEN/8, x5, x1, x2)

inst_38:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1df and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79df; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 27*FLEN/8, x5, x1, x2)

inst_39:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x33f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b3f; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:30*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 30*FLEN/8, x5, x1, x2)

inst_40:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x219 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a19; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:33*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 33*FLEN/8, x5, x1, x2)

inst_41:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x250 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a50; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:36*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 36*FLEN/8, x5, x1, x2)

inst_42:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1a8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75a8; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 39*FLEN/8, x5, x1, x2)

inst_43:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3d8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bd8; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 42*FLEN/8, x5, x1, x2)

inst_44:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb1; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:45*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 45*FLEN/8, x5, x1, x2)

inst_45:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x127 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7127; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:48*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 48*FLEN/8, x5, x1, x2)

inst_46:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x207 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a07; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:51*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 51*FLEN/8, x5, x1, x2)

inst_47:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79b7; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:54*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 54*FLEN/8, x5, x1, x2)

inst_48:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x361 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7761; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:57*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 57*FLEN/8, x5, x1, x2)

inst_49:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x03d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x783d; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:60*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 60*FLEN/8, x5, x1, x2)

inst_50:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77d6; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 63*FLEN/8, x5, x1, x2)

inst_51:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x365 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b65; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:66*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 66*FLEN/8, x5, x1, x2)

inst_52:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7801; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:69*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 69*FLEN/8, x5, x1, x2)

inst_53:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2a6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aa6; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:72*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 72*FLEN/8, x5, x1, x2)

inst_54:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1a9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75a9; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:75*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 75*FLEN/8, x5, x1, x2)

inst_55:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x30f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b0f; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:78*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 78*FLEN/8, x5, x1, x2)

inst_56:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x331 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b31; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:81*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 81*FLEN/8, x5, x1, x2)

inst_57:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x35f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x775f; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:84*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 84*FLEN/8, x5, x1, x2)

inst_58:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x08a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x788a; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:87*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 87*FLEN/8, x5, x1, x2)

inst_59:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5b; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 90*FLEN/8, x5, x1, x2)

inst_60:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c9 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79c9; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:93*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 93*FLEN/8, x5, x1, x2)

inst_61:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77c8; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:96*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 96*FLEN/8, x5, x1, x2)

inst_62:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x318 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7318; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:99*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 99*FLEN/8, x5, x1, x2)

inst_63:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x131 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7531; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 102*FLEN/8, x5, x1, x2)

inst_64:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x198 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7998; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 105*FLEN/8, x5, x1, x2)

inst_65:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x14f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x714f; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 108*FLEN/8, x5, x1, x2)

inst_66:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x342 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b42; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 111*FLEN/8, x5, x1, x2)

inst_67:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x049 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7449; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 114*FLEN/8, x5, x1, x2)

inst_68:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x349 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b49; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 117*FLEN/8, x5, x1, x2)

inst_69:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74f3; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 120*FLEN/8, x5, x1, x2)

inst_70:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ba7; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 123*FLEN/8, x5, x1, x2)

inst_71:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79a5; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 126*FLEN/8, x5, x1, x2)

inst_72:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x008 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7808; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 129*FLEN/8, x5, x1, x2)

inst_73:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x023 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7823; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 132*FLEN/8, x5, x1, x2)

inst_74:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x135 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7935; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 135*FLEN/8, x5, x1, x2)

inst_75:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b3; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 138*FLEN/8, x5, x1, x2)

inst_76:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74fc; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 141*FLEN/8, x5, x1, x2)

inst_77:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2a5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72a5; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 144*FLEN/8, x5, x1, x2)

inst_78:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x017 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7817; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 147*FLEN/8, x5, x1, x2)

inst_79:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x378 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b78; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 150*FLEN/8, x5, x1, x2)

inst_80:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0fb and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78fb; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 153*FLEN/8, x5, x1, x2)

inst_81:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x0d2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6cd2; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 156*FLEN/8, x5, x1, x2)

inst_82:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a8f; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 159*FLEN/8, x5, x1, x2)

inst_83:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ce and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ce; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 162*FLEN/8, x5, x1, x2)

inst_84:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x341 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b41; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 165*FLEN/8, x5, x1, x2)

inst_85:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x21f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x721f; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 168*FLEN/8, x5, x1, x2)

inst_86:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1f4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79f4; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 171*FLEN/8, x5, x1, x2)

inst_87:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x384 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6b84; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 174*FLEN/8, x5, x1, x2)

inst_88:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x138 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7938; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 177*FLEN/8, x5, x1, x2)

inst_89:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x05e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x745e; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 180*FLEN/8, x5, x1, x2)

inst_90:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x33f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x733f; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 183*FLEN/8, x5, x1, x2)

inst_91:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x300 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b00; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 186*FLEN/8, x5, x1, x2)

inst_92:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x2cc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ecc; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 189*FLEN/8, x5, x1, x2)

inst_93:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x02d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x782d; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 192*FLEN/8, x5, x1, x2)

inst_94:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2d4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ad4; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 195*FLEN/8, x5, x1, x2)

inst_95:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3d4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x73d4; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 198*FLEN/8, x5, x1, x2)

inst_96:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2bb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72bb; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 201*FLEN/8, x5, x1, x2)

inst_97:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x30a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b0a; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 204*FLEN/8, x5, x1, x2)

inst_98:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2c3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76c3; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 207*FLEN/8, x5, x1, x2)

inst_99:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1bb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79bb; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 210*FLEN/8, x5, x1, x2)

inst_100:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x014 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6814; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 213*FLEN/8, x5, x1, x2)

inst_101:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1cb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75cb; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 216*FLEN/8, x5, x1, x2)

inst_102:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x17f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x717f; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 219*FLEN/8, x5, x1, x2)

inst_103:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x161 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7961; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 222*FLEN/8, x5, x1, x2)

inst_104:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x14d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d4d; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 225*FLEN/8, x5, x1, x2)

inst_105:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ba1; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 228*FLEN/8, x5, x1, x2)

inst_106:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x27d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x667d; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 231*FLEN/8, x5, x1, x2)

inst_107:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79d5; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 234*FLEN/8, x5, x1, x2)

inst_108:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x16a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x656a; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 237*FLEN/8, x5, x1, x2)

inst_109:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x016 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7416; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 240*FLEN/8, x5, x1, x2)

inst_110:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x280 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a80; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 243*FLEN/8, x5, x1, x2)

inst_111:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x106 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7106; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 246*FLEN/8, x5, x1, x2)

inst_112:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71e0; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 249*FLEN/8, x5, x1, x2)

inst_113:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x187 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7987; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 252*FLEN/8, x5, x1, x2)

inst_114:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x22a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x762a; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:255*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 255*FLEN/8, x5, x1, x2)

inst_115:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x186 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6986; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 258*FLEN/8, x5, x1, x2)

inst_116:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ea and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bea; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 261*FLEN/8, x5, x1, x2)

inst_117:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0d7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70d7; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 264*FLEN/8, x5, x1, x2)

inst_118:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x0a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x68a4; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 267*FLEN/8, x5, x1, x2)

inst_119:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x181 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7581; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 270*FLEN/8, x5, x1, x2)

inst_120:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0eb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78eb; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 273*FLEN/8, x5, x1, x2)

inst_121:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ef and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ef; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 276*FLEN/8, x5, x1, x2)

inst_122:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x33c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f3c; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 279*FLEN/8, x5, x1, x2)

inst_123:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x164 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7564; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 282*FLEN/8, x5, x1, x2)

inst_124:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x3e3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x67e3; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 285*FLEN/8, x5, x1, x2)

inst_125:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x772c; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 288*FLEN/8, x5, x1, x2)

inst_126:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x21f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a1f; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 291*FLEN/8, x5, x1, x2)

inst_127:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ea and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ea; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 294*FLEN/8, x5, x1, x2)

inst_128:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x336 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b36; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 297*FLEN/8, x5, x1, x2)

inst_129:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a0a; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 300*FLEN/8, x5, x1, x2)

inst_130:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2e5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ae5; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 303*FLEN/8, x5, x1, x2)

inst_131:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1a3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79a3; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 306*FLEN/8, x5, x1, x2)

inst_132:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x38f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x778f; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 309*FLEN/8, x5, x1, x2)

inst_133:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x336 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7336; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 312*FLEN/8, x5, x1, x2)

inst_134:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x148 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7948; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 315*FLEN/8, x5, x1, x2)

inst_135:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x10e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x750e; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 318*FLEN/8, x5, x1, x2)

inst_136:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x287 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e87; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 321*FLEN/8, x5, x1, x2)

inst_137:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x329 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7729; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 324*FLEN/8, x5, x1, x2)

inst_138:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7afe; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 327*FLEN/8, x5, x1, x2)

inst_139:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x014 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7014; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 330*FLEN/8, x5, x1, x2)

inst_140:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ad and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78ad; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 333*FLEN/8, x5, x1, x2)

inst_141:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x248 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7648; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 336*FLEN/8, x5, x1, x2)

inst_142:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x01d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x781d; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 339*FLEN/8, x5, x1, x2)

inst_143:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x099 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7099; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 342*FLEN/8, x5, x1, x2)

inst_144:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ac and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bac; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 345*FLEN/8, x5, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_145:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x024 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7424; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 348*FLEN/8, x5, x1, x2)

inst_146:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d8; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 351*FLEN/8, x5, x1, x2)

inst_147:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76b6; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 354*FLEN/8, x5, x1, x2)

inst_148:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x09e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x649e; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 357*FLEN/8, x5, x1, x2)

inst_149:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x076 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7876; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 360*FLEN/8, x5, x1, x2)

inst_150:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x07f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x707f; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 363*FLEN/8, x5, x1, x2)

inst_151:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x344 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6b44; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 366*FLEN/8, x5, x1, x2)

inst_152:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x04b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x684b; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 369*FLEN/8, x5, x1, x2)

inst_153:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x222 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e22; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 372*FLEN/8, x5, x1, x2)

inst_154:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x114 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7914; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 375*FLEN/8, x5, x1, x2)

inst_155:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x010 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7810; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 378*FLEN/8, x5, x1, x2)

inst_156:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3dd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bdd; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 381*FLEN/8, x5, x1, x2)

inst_157:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x378 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b78; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 384*FLEN/8, x5, x1, x2)

inst_158:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bf3; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 387*FLEN/8, x5, x1, x2)

inst_159:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x36f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x736f; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 390*FLEN/8, x5, x1, x2)

inst_160:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x31c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x771c; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 393*FLEN/8, x5, x1, x2)

inst_161:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x002 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7402; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 396*FLEN/8, x5, x1, x2)

inst_162:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ba and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78ba; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 399*FLEN/8, x5, x1, x2)

inst_163:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0fd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78fd; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 402*FLEN/8, x5, x1, x2)

inst_164:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x266 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a66; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 405*FLEN/8, x5, x1, x2)

inst_165:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ac and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79ac; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 408*FLEN/8, x5, x1, x2)

inst_166:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x01a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x741a; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 411*FLEN/8, x5, x1, x2)

inst_167:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2c3 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x1e9 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76c3; op2val:0x19e9;
op3val:0xfbff; valaddr_reg:x3; val_offset:414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 414*FLEN/8, x5, x1, x2)

inst_168:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x035 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x0c0 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7835; op2val:0x18c0;
op3val:0xfbff; valaddr_reg:x3; val_offset:417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 417*FLEN/8, x5, x1, x2)

inst_169:
// fs1 == 0 and fe1 == 0x17 and fm1 == 0x0f4 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x009 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x5cf4; op2val:0x3409;
op3val:0xfbff; valaddr_reg:x3; val_offset:420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 420*FLEN/8, x5, x1, x2)

inst_170:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x08b and fs2 == 0 and fe2 == 0x0a and fm2 == 0x066 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x688b; op2val:0x2866;
op3val:0xfbff; valaddr_reg:x3; val_offset:423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 423*FLEN/8, x5, x1, x2)

inst_171:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x289 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x21e and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7689; op2val:0x1a1e;
op3val:0xfbff; valaddr_reg:x3; val_offset:426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 426*FLEN/8, x5, x1, x2)

inst_172:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x31c and fs2 == 0 and fe2 == 0x08 and fm2 == 0x19f and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f1c; op2val:0x219f;
op3val:0xfbff; valaddr_reg:x3; val_offset:429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 429*FLEN/8, x5, x1, x2)

inst_173:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c9 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x2e9 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79c9; op2val:0x16e9;
op3val:0xfbff; valaddr_reg:x3; val_offset:432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 432*FLEN/8, x5, x1, x2)

inst_174:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3b4 and fs2 == 1 and fe2 == 0x07 and fm2 == 0x131 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x73b4; op2val:0x9d31;
op3val:0xfbff; valaddr_reg:x3; val_offset:435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 435*FLEN/8, x5, x1, x2)

inst_175:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x262 and fs2 == 1 and fe2 == 0x08 and fm2 == 0x244 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e62; op2val:0xa244;
op3val:0xfbff; valaddr_reg:x3; val_offset:438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 438*FLEN/8, x5, x1, x2)

inst_176:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1d0 and fs2 == 1 and fe2 == 0x07 and fm2 == 0x2e1 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71d0; op2val:0x9ee1;
op3val:0xfbff; valaddr_reg:x3; val_offset:441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 441*FLEN/8, x5, x1, x2)

inst_177:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x367 and fs2 == 1 and fe2 == 0x07 and fm2 == 0x166 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7367; op2val:0x9d66;
op3val:0xfbff; valaddr_reg:x3; val_offset:444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 444*FLEN/8, x5, x1, x2)

inst_178:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2f3 and fs2 == 1 and fe2 == 0x07 and fm2 == 0x1c0 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72f3; op2val:0x9dc0;
op3val:0xfbff; valaddr_reg:x3; val_offset:447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 447*FLEN/8, x5, x1, x2)

inst_179:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x029 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x0cd and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7829; op2val:0x98cd;
op3val:0xfbff; valaddr_reg:x3; val_offset:450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 450*FLEN/8, x5, x1, x2)

inst_180:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x36d and fs2 == 1 and fe2 == 0x06 and fm2 == 0x162 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x776d; op2val:0x9962;
op3val:0xfbff; valaddr_reg:x3; val_offset:453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 453*FLEN/8, x5, x1, x2)

inst_181:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0f4 and fs2 == 1 and fe2 == 0x07 and fm2 == 0x009 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74f4; op2val:0x9c09;
op3val:0xfbff; valaddr_reg:x3; val_offset:456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 456*FLEN/8, x5, x1, x2)

inst_182:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x121 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x3cb and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7921; op2val:0x97cb;
op3val:0xfbff; valaddr_reg:x3; val_offset:459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 459*FLEN/8, x5, x1, x2)

inst_183:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2cb and fs2 == 1 and fe2 == 0x07 and fm2 == 0x1e2 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72cb; op2val:0x9de2;
op3val:0xfbff; valaddr_reg:x3; val_offset:462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 462*FLEN/8, x5, x1, x2)

inst_184:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x33f and fs2 == 1 and fe2 == 0x05 and fm2 == 0x184 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b3f; op2val:0x9584;
op3val:0xfbff; valaddr_reg:x3; val_offset:465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 465*FLEN/8, x5, x1, x2)

inst_185:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3b3 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x131 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bb3; op2val:0x9531;
op3val:0xfbff; valaddr_reg:x3; val_offset:468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 468*FLEN/8, x5, x1, x2)

inst_186:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1d4 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x2dc and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79d4; op2val:0x96dc;
op3val:0xfbff; valaddr_reg:x3; val_offset:471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 471*FLEN/8, x5, x1, x2)

inst_187:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2ef and fs2 == 1 and fe2 == 0x06 and fm2 == 0x1c4 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76ef; op2val:0x99c4;
op3val:0xfbff; valaddr_reg:x3; val_offset:474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 474*FLEN/8, x5, x1, x2)

inst_188:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x017 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x0e3 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7817; op2val:0x18e3;
op3val:0xfbff; valaddr_reg:x3; val_offset:477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 477*FLEN/8, x5, x1, x2)

inst_189:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0a5 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x04d and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78a5; op2val:0x184d;
op3val:0xfbff; valaddr_reg:x3; val_offset:480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 480*FLEN/8, x5, x1, x2)

inst_190:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x28e and fs2 == 0 and fe2 == 0x09 and fm2 == 0x219 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6a8e; op2val:0x2619;
op3val:0xfbff; valaddr_reg:x3; val_offset:483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 483*FLEN/8, x5, x1, x2)

inst_191:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2af and fs2 == 0 and fe2 == 0x06 and fm2 == 0x1fb and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76af; op2val:0x19fb;
op3val:0xfbff; valaddr_reg:x3; val_offset:486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 486*FLEN/8, x5, x1, x2)

inst_192:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x032 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x0c3 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7832; op2val:0x18c3;
op3val:0xfbff; valaddr_reg:x3; val_offset:489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 489*FLEN/8, x5, x1, x2)

inst_193:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1cb and fs2 == 0 and fe2 == 0x07 and fm2 == 0x2e6 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x71cb; op2val:0x1ee6;
op3val:0xfbff; valaddr_reg:x3; val_offset:492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 492*FLEN/8, x5, x1, x2)

inst_194:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x200 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x2aa and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e00; op2val:0x22aa;
op3val:0xfbff; valaddr_reg:x3; val_offset:495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 495*FLEN/8, x5, x1, x2)

inst_195:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x00e and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6b; op2val:0xe;
op3val:0xfbff; valaddr_reg:x3; val_offset:498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 498*FLEN/8, x5, x1, x2)

inst_196:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1db and fs2 == 0 and fe2 == 0x00 and fm2 == 0x020 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75db; op2val:0x20;
op3val:0xfbff; valaddr_reg:x3; val_offset:501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 501*FLEN/8, x5, x1, x2)

inst_197:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x026 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x017 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7826; op2val:0x17;
op3val:0xfbff; valaddr_reg:x3; val_offset:504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 504*FLEN/8, x5, x1, x2)

inst_198:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x35e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x00d and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b5e; op2val:0xd;
op3val:0xfbff; valaddr_reg:x3; val_offset:507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 507*FLEN/8, x5, x1, x2)

inst_199:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0e1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x013 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78e1; op2val:0x13;
op3val:0xfbff; valaddr_reg:x3; val_offset:510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 510*FLEN/8, x5, x1, x2)

inst_200:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x029 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74a1; op2val:0x29;
op3val:0xfbff; valaddr_reg:x3; val_offset:513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 513*FLEN/8, x5, x1, x2)

inst_201:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3dd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x00c and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bdd; op2val:0xc;
op3val:0xfbff; valaddr_reg:x3; val_offset:516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 516*FLEN/8, x5, x1, x2)

inst_202:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x020 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75f3; op2val:0x8020;
op3val:0xfbff; valaddr_reg:x3; val_offset:519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 519*FLEN/8, x5, x1, x2)

inst_203:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x0e1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x275 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x64e1; op2val:0x8275;
op3val:0xfbff; valaddr_reg:x3; val_offset:522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 522*FLEN/8, x5, x1, x2)

inst_204:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x17a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x011 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x797a; op2val:0x8011;
op3val:0xfbff; valaddr_reg:x3; val_offset:525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 525*FLEN/8, x5, x1, x2)

inst_205:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x278 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x076 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e78; op2val:0x8076;
op3val:0xfbff; valaddr_reg:x3; val_offset:528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 528*FLEN/8, x5, x1, x2)

inst_206:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0e4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x027 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74e4; op2val:0x8027;
op3val:0xfbff; valaddr_reg:x3; val_offset:531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 531*FLEN/8, x5, x1, x2)

inst_207:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00e and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ab8; op2val:0x800e;
op3val:0xfbff; valaddr_reg:x3; val_offset:534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 534*FLEN/8, x5, x1, x2)

inst_208:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x160 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x011 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7960; op2val:0x8011;
op3val:0xfbff; valaddr_reg:x3; val_offset:537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 537*FLEN/8, x5, x1, x2)

inst_209:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x006 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2fa and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6406; op2val:0x82fa;
op3val:0xfbff; valaddr_reg:x3; val_offset:540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 540*FLEN/8, x5, x1, x2)

inst_210:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x338 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x01a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7738; op2val:0x801a;
op3val:0xfbff; valaddr_reg:x3; val_offset:543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 543*FLEN/8, x5, x1, x2)

inst_211:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x291 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x01d and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7691; op2val:0x801d;
op3val:0xfbff; valaddr_reg:x3; val_offset:546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 546*FLEN/8, x5, x1, x2)

inst_212:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x018 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77c5; op2val:0x8018;
op3val:0xfbff; valaddr_reg:x3; val_offset:549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 549*FLEN/8, x5, x1, x2)

inst_213:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x2a9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x039 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x72a9; op2val:0x8039;
op3val:0xfbff; valaddr_reg:x3; val_offset:552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 552*FLEN/8, x5, x1, x2)

inst_214:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0b5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x014 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78b5; op2val:0x8014;
op3val:0xfbff; valaddr_reg:x3; val_offset:555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 555*FLEN/8, x5, x1, x2)

inst_215:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x0a2 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6cb8; op2val:0x80a2;
op3val:0xfbff; valaddr_reg:x3; val_offset:558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 558*FLEN/8, x5, x1, x2)

inst_216:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x08c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x02a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x748c; op2val:0x2a;
op3val:0xfbff; valaddr_reg:x3; val_offset:561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 561*FLEN/8, x5, x1, x2)

inst_217:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1f6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x020 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75f6; op2val:0x20;
op3val:0xfbff; valaddr_reg:x3; val_offset:564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 564*FLEN/8, x5, x1, x2)

inst_218:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x37a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x00c and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b7a; op2val:0xc;
op3val:0xfbff; valaddr_reg:x3; val_offset:567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 567*FLEN/8, x5, x1, x2)

inst_219:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x0e5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x09c and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6ce5; op2val:0x9c;
op3val:0xfbff; valaddr_reg:x3; val_offset:570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 570*FLEN/8, x5, x1, x2)

inst_220:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x209 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x00f and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a09; op2val:0xf;
op3val:0xfbff; valaddr_reg:x3; val_offset:573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 573*FLEN/8, x5, x1, x2)

inst_221:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x227 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x03e and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7227; op2val:0x3e;
op3val:0xfbff; valaddr_reg:x3; val_offset:576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 576*FLEN/8, x5, x1, x2)

inst_222:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x091 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x015 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7891; op2val:0x15;
op3val:0xfbff; valaddr_reg:x3; val_offset:579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 579*FLEN/8, x5, x1, x2)

inst_223:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x243 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x11a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7643; op2val:0x411a;
op3val:0xfbff; valaddr_reg:x3; val_offset:582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 582*FLEN/8, x5, x1, x2)

inst_224:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x368 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x051 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7768; op2val:0xc051;
op3val:0xfbff; valaddr_reg:x3; val_offset:585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 585*FLEN/8, x5, x1, x2)

inst_225:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x206 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x14e and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a06; op2val:0x3d4e;
op3val:0xfbff; valaddr_reg:x3; val_offset:588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 588*FLEN/8, x5, x1, x2)

inst_226:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x251 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x110 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7651; op2val:0xc110;
op3val:0xfbff; valaddr_reg:x3; val_offset:591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 591*FLEN/8, x5, x1, x2)

inst_227:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3c9 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x01b and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6fc9; op2val:0x481b;
op3val:0xfbff; valaddr_reg:x3; val_offset:594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 594*FLEN/8, x5, x1, x2)

inst_228:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3ca and fs2 == 1 and fe2 == 0x12 and fm2 == 0x01b and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6fca; op2val:0xc81b;
op3val:0xfbff; valaddr_reg:x3; val_offset:597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 597*FLEN/8, x5, x1, x2)

inst_229:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x126 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x235 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d26; op2val:0x4a35;
op3val:0xfbff; valaddr_reg:x3; val_offset:600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 600*FLEN/8, x5, x1, x2)

inst_230:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2cc and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0b4 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7acc; op2val:0xbcb4;
op3val:0xfbff; valaddr_reg:x3; val_offset:603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 603*FLEN/8, x5, x1, x2)

inst_231:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x120 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x23d and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7920; op2val:0x3e3d;
op3val:0xfbff; valaddr_reg:x3; val_offset:606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 606*FLEN/8, x5, x1, x2)

inst_232:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ac and fs2 == 1 and fe2 == 0x0f and fm2 == 0x02b and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bac; op2val:0xbc2b;
op3val:0xfbff; valaddr_reg:x3; val_offset:609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 609*FLEN/8, x5, x1, x2)

inst_233:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x189 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1c6 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7989; op2val:0x3dc6;
op3val:0xfbff; valaddr_reg:x3; val_offset:612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 612*FLEN/8, x5, x1, x2)

inst_234:
// fs1 == 0 and fe1 == 0x19 and fm1 == 0x250 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x110 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6650; op2val:0xd110;
op3val:0xfbff; valaddr_reg:x3; val_offset:615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 615*FLEN/8, x5, x1, x2)

inst_235:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x145 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x211 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7945; op2val:0x3e11;
op3val:0xfbff; valaddr_reg:x3; val_offset:618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 618*FLEN/8, x5, x1, x2)

inst_236:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x236 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x125 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a36; op2val:0xbd25;
op3val:0xfbff; valaddr_reg:x3; val_offset:621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 621*FLEN/8, x5, x1, x2)

inst_237:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1c9 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x187 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79c9; op2val:0x3187;
op3val:0xfbff; valaddr_reg:x3; val_offset:624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 624*FLEN/8, x5, x1, x2)

inst_238:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3f6 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x004 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77f6; op2val:0xb404;
op3val:0xfbff; valaddr_reg:x3; val_offset:627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 627*FLEN/8, x5, x1, x2)

inst_239:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x197 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75b7; op2val:0x3997;
op3val:0xfbff; valaddr_reg:x3; val_offset:630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 630*FLEN/8, x5, x1, x2)

inst_240:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x34f and fs2 == 1 and fe2 == 0x0e and fm2 == 0x060 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x774f; op2val:0xb860;
op3val:0xfbff; valaddr_reg:x3; val_offset:633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 633*FLEN/8, x5, x1, x2)

inst_241:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x262 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x102 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a62; op2val:0x3902;
op3val:0xfbff; valaddr_reg:x3; val_offset:636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 636*FLEN/8, x5, x1, x2)

inst_242:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x04d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x36f and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x744d; op2val:0xbf6f;
op3val:0xfbff; valaddr_reg:x3; val_offset:639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 639*FLEN/8, x5, x1, x2)

inst_243:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x035 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x399 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7835; op2val:0x3f99;
op3val:0xfbff; valaddr_reg:x3; val_offset:642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 642*FLEN/8, x5, x1, x2)

inst_244:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3a3 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x030 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77a3; op2val:0xc030;
op3val:0xfbff; valaddr_reg:x3; val_offset:645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 645*FLEN/8, x5, x1, x2)

inst_245:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a2 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x030 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ba2; op2val:0x4030;
op3val:0xfbff; valaddr_reg:x3; val_offset:648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 648*FLEN/8, x5, x1, x2)

inst_246:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x26e and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0f9 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a6e; op2val:0xc0f9;
op3val:0xfbff; valaddr_reg:x3; val_offset:651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 651*FLEN/8, x5, x1, x2)

inst_247:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x373 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x04a and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b73; op2val:0x444a;
op3val:0xfbff; valaddr_reg:x3; val_offset:654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 654*FLEN/8, x5, x1, x2)

inst_248:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2af and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0c8 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aaf; op2val:0xc4c8;
op3val:0xfbff; valaddr_reg:x3; val_offset:657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 657*FLEN/8, x5, x1, x2)

inst_249:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0be and fs2 == 0 and fe2 == 0x13 and fm2 == 0x2bd and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74be; op2val:0x4ebd;
op3val:0xfbff; valaddr_reg:x3; val_offset:660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 660*FLEN/8, x5, x1, x2)

inst_250:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x368 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x051 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7368; op2val:0xd051;
op3val:0xfbff; valaddr_reg:x3; val_offset:663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 663*FLEN/8, x5, x1, x2)

inst_251:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x77d1; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 666*FLEN/8, x5, x1, x2)

inst_252:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7426; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 669*FLEN/8, x5, x1, x2)

inst_253:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76d6; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 672*FLEN/8, x5, x1, x2)

inst_254:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x796e; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 675*FLEN/8, x5, x1, x2)

inst_255:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b58; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 678*FLEN/8, x5, x1, x2)

inst_256:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78af; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 681*FLEN/8, x5, x1, x2)

inst_257:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a8a; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 684*FLEN/8, x5, x1, x2)

inst_258:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e23; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 687*FLEN/8, x5, x1, x2)

inst_259:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x75b1; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 690*FLEN/8, x5, x1, x2)

inst_260:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7bfa; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 693*FLEN/8, x5, x1, x2)

inst_261:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x70af; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 696*FLEN/8, x5, x1, x2)

inst_262:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x76aa; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 699*FLEN/8, x5, x1, x2)

inst_263:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x046 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6c46; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 702*FLEN/8, x5, x1, x2)

inst_264:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d83; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 705*FLEN/8, x5, x1, x2)

inst_265:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b29; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 708*FLEN/8, x5, x1, x2)

inst_266:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7be7; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 711*FLEN/8, x5, x1, x2)

inst_267:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x792e; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 714*FLEN/8, x5, x1, x2)

inst_268:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x701c; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 717*FLEN/8, x5, x1, x2)

inst_269:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x74bd; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 720*FLEN/8, x5, x1, x2)

inst_270:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7369; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 723*FLEN/8, x5, x1, x2)

inst_271:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x795c; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 726*FLEN/8, x5, x1, x2)

inst_272:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7972; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 729*FLEN/8, x5, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_273:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7704; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 732*FLEN/8, x5, x1, x2)

inst_274:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x030 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7830; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 735*FLEN/8, x5, x1, x2)

inst_275:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x32b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6f2b; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 738*FLEN/8, x5, x1, x2)

inst_276:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x053 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7853; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 741*FLEN/8, x5, x1, x2)

inst_277:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x398 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7b98; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 744*FLEN/8, x5, x1, x2)

inst_278:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x20b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a0b; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 747*FLEN/8, x5, x1, x2)

inst_279:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6e26; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 750*FLEN/8, x5, x1, x2)

inst_280:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x021 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7821; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 753*FLEN/8, x5, x1, x2)

inst_281:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x79b8; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 756*FLEN/8, x5, x1, x2)

inst_282:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x01d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x741d; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 759*FLEN/8, x5, x1, x2)

inst_283:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ba5; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 762*FLEN/8, x5, x1, x2)

inst_284:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x33c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6b3c; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 765*FLEN/8, x5, x1, x2)

inst_285:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x16e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x6d6e; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:768*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 768*FLEN/8, x5, x1, x2)

inst_286:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000 and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7aae; op2val:0x0;
op3val:0xfbff; valaddr_reg:x3; val_offset:771*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 771*FLEN/8, x5, x1, x2)

inst_287:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0d8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78d8; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:774*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 774*FLEN/8, x5, x1, x2)

inst_288:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0da and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78da; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:777*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 777*FLEN/8, x5, x1, x2)

inst_289:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0a5 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x78a5; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:780*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 780*FLEN/8, x5, x1, x2)

inst_290:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x110 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7110; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:783*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 783*FLEN/8, x5, x1, x2)

inst_291:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x059 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x1e and fm3 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff and rs3_sgn_prefix == 0xffff  
/* opcode: fmsub.h ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7859; op2val:0x8000;
op3val:0xfbff; valaddr_reg:x3; val_offset:786*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, x31, x30, x29, x28, dyn, 0, 0, x3, 786*FLEN/8, x5, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31636,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27452,32,FLEN)
NAN_BOXED(27452,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28014,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31406,32,FLEN)
NAN_BOXED(31406,32,FLEN)
NAN_BOXED(31406,16,FLEN)
NAN_BOXED(31202,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31066,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29933,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30936,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(30938,32,FLEN)
NAN_BOXED(30938,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30885,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(30885,16,FLEN)
NAN_BOXED(28944,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(28944,16,FLEN)
NAN_BOXED(30435,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30283,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31176,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31732,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
test_dataset_1:
NAN_BOXED(31639,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30809,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30493,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29770,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(26777,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(26374,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30575,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29975,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30227,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31521,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30772,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30843,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29581,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(64511,16,FLEN)
test_dataset_2:
NAN_BOXED(26139,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30003,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28767,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30740,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31740,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31076,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29137,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31525,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31326,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31199,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31551,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31257,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31312,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30120,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31704,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31665,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31239,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31159,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30561,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30781,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30678,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31589,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31398,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30121,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31503,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31537,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30559,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30858,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31579,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31177,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30664,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29464,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30001,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31128,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29007,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31554,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29769,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31561,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29939,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31655,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31141,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30728,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30755,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31029,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30899,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29948,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29349,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30743,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31608,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30971,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27858,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31375,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31182,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31553,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29215,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31220,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27524,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31032,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29790,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29503,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31488,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28364,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30765,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31444,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29652,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29371,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31498,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30403,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31163,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(26644,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30155,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29055,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31073,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27981,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31649,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(26237,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31189,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(25962,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29718,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31360,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28934,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29152,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31111,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30250,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27014,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31722,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28887,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(26788,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30081,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30955,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31215,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28476,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30052,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(26595,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30508,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31263,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31210,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31542,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31242,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31461,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31139,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30607,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29494,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31048,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29966,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28295,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30505,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28692,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30893,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30280,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30749,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28825,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31660,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29732,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30936,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30390,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(25758,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30838,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28799,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27460,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(26699,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28194,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30996,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30736,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31709,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31608,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31731,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29551,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30492,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29698,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30906,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30973,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31148,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29722,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30403,16,FLEN)
NAN_BOXED(6633,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30773,16,FLEN)
NAN_BOXED(6336,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(23796,16,FLEN)
NAN_BOXED(13321,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(26763,16,FLEN)
NAN_BOXED(10342,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30345,16,FLEN)
NAN_BOXED(6686,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28444,16,FLEN)
NAN_BOXED(8607,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31177,16,FLEN)
NAN_BOXED(5865,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29620,16,FLEN)
NAN_BOXED(40241,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28258,16,FLEN)
NAN_BOXED(41540,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29136,16,FLEN)
NAN_BOXED(40673,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29543,16,FLEN)
NAN_BOXED(40294,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29427,16,FLEN)
NAN_BOXED(40384,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30761,16,FLEN)
NAN_BOXED(39117,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30573,16,FLEN)
NAN_BOXED(39266,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29940,16,FLEN)
NAN_BOXED(39945,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31009,16,FLEN)
NAN_BOXED(38859,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29387,16,FLEN)
NAN_BOXED(40418,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31551,16,FLEN)
NAN_BOXED(38276,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31667,16,FLEN)
NAN_BOXED(38193,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31188,16,FLEN)
NAN_BOXED(38620,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30447,16,FLEN)
NAN_BOXED(39364,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30743,16,FLEN)
NAN_BOXED(6371,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30885,16,FLEN)
NAN_BOXED(6221,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27278,16,FLEN)
NAN_BOXED(9753,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30383,16,FLEN)
NAN_BOXED(6651,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30770,16,FLEN)
NAN_BOXED(6339,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29131,16,FLEN)
NAN_BOXED(7910,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28160,16,FLEN)
NAN_BOXED(8874,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31339,16,FLEN)
NAN_BOXED(14,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30171,16,FLEN)
NAN_BOXED(32,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30758,16,FLEN)
NAN_BOXED(23,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31582,16,FLEN)
NAN_BOXED(13,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30945,16,FLEN)
NAN_BOXED(19,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29857,16,FLEN)
NAN_BOXED(41,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31709,16,FLEN)
NAN_BOXED(12,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30195,16,FLEN)
NAN_BOXED(32800,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(25825,16,FLEN)
NAN_BOXED(33397,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31098,16,FLEN)
NAN_BOXED(32785,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28280,16,FLEN)
NAN_BOXED(32886,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29924,16,FLEN)
NAN_BOXED(32807,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31416,16,FLEN)
NAN_BOXED(32782,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31072,16,FLEN)
NAN_BOXED(32785,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(25606,16,FLEN)
NAN_BOXED(33530,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30520,16,FLEN)
NAN_BOXED(32794,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30353,16,FLEN)
NAN_BOXED(32797,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30661,16,FLEN)
NAN_BOXED(32792,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29353,16,FLEN)
NAN_BOXED(32825,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30901,16,FLEN)
NAN_BOXED(32788,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27832,16,FLEN)
NAN_BOXED(32930,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29836,16,FLEN)
NAN_BOXED(42,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30198,16,FLEN)
NAN_BOXED(32,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31610,16,FLEN)
NAN_BOXED(12,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27877,16,FLEN)
NAN_BOXED(156,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31241,16,FLEN)
NAN_BOXED(15,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29223,16,FLEN)
NAN_BOXED(62,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30865,16,FLEN)
NAN_BOXED(21,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30275,16,FLEN)
NAN_BOXED(16666,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30568,16,FLEN)
NAN_BOXED(49233,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31238,16,FLEN)
NAN_BOXED(15694,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30289,16,FLEN)
NAN_BOXED(49424,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28617,16,FLEN)
NAN_BOXED(18459,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28618,16,FLEN)
NAN_BOXED(51227,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27942,16,FLEN)
NAN_BOXED(18997,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31436,16,FLEN)
NAN_BOXED(48308,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31008,16,FLEN)
NAN_BOXED(15933,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31660,16,FLEN)
NAN_BOXED(48171,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31113,16,FLEN)
NAN_BOXED(15814,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(26192,16,FLEN)
NAN_BOXED(53520,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31045,16,FLEN)
NAN_BOXED(15889,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31286,16,FLEN)
NAN_BOXED(48421,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31177,16,FLEN)
NAN_BOXED(12679,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30710,16,FLEN)
NAN_BOXED(46084,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30135,16,FLEN)
NAN_BOXED(14743,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30543,16,FLEN)
NAN_BOXED(47200,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31330,16,FLEN)
NAN_BOXED(14594,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29773,16,FLEN)
NAN_BOXED(49007,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30773,16,FLEN)
NAN_BOXED(16281,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30627,16,FLEN)
NAN_BOXED(49200,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31650,16,FLEN)
NAN_BOXED(16432,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31342,16,FLEN)
NAN_BOXED(49401,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31603,16,FLEN)
NAN_BOXED(17482,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31407,16,FLEN)
NAN_BOXED(50376,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29886,16,FLEN)
NAN_BOXED(20157,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29544,16,FLEN)
NAN_BOXED(53329,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27718,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30803,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31640,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31243,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28198,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30753,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(29725,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31653,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(27452,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28014,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31406,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30936,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30938,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30885,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(28944,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(30809,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x2_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x2_1:
    .fill 34*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_0:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 38*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
