Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jan 29 02:19:27 2024
| Host         : binhkieudo-ASUS running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_high_fanout_nets -file /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.Rocket4CoresMTArty100TConfig/obj/report/fanout.txt -timing -load_types -max_nets 25
| Design       : Arty100THarness
| Device       : xc7a100t
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

High Fan-out Nets Information

1. Fanout Summary
-----------------

+-------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+
|                                                                                                                                                 |        |             |                 |                 |         Clock Enable        |          Set/Reset          |         Data & Other        |            Clock            |
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+
| Net Name                                                                                                                                        | Fanout | Driver Type | Worst Slack(ns) | Worst Delay(ns) | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER |
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+
| chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/reset              |   2883 | LUT1        |           5.751 |          12.204 |     0 |  0 |              0 |  2864 | 18 |              0 |     1 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/subsystem_cbus/coupler_to_bootrom/fragmenter/repeater/saved_address_reg[15]_0[2]                                                |    933 | MUXF7       |           5.810 |           3.068 |     0 |  0 |              0 |     0 |  0 |              0 |   933 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/subsystem_cbus/coupler_to_bootrom/fragmenter/repeater/saved_address_reg[15]_0[1]                                                |    928 | MUXF7       |           5.180 |           3.277 |     0 |  0 |              0 |     0 |  0 |              0 |   928 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                               |    438 | FDRE        |           4.041 |           5.569 |   144 |  0 |              0 |     0 |  0 |              0 |   294 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_9                                                                  |    377 | MUXF7       |           3.774 |           2.336 |     0 |  0 |              0 |     0 |  0 |              0 |   377 |  0 |              0 |     0 |  0 |              0 |
| harnessBinderReset_catcher/io_sync_reset_chain/output_chain/AR[0]                                                                               |    345 | LUT1        |           9.359 |           7.328 |     0 |  0 |              0 |   345 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| mig/deint/deq_id[0]                                                                                                                             |    345 | FDRE        |           8.992 |           7.350 |     0 |  0 |              0 |     0 |  0 |              0 |   345 |  0 |              0 |     0 |  0 |              0 |
| mig/deint/deq_id[1]                                                                                                                             |    345 | FDRE        |           8.924 |           2.862 |     0 |  0 |              0 |     0 |  0 |              0 |   345 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                   |    298 | FDRE        |           3.719 |           5.657 |     0 |  0 |              0 |     0 |  0 |              0 |   298 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                |    290 | FDRE        |           3.704 |           6.719 |   144 |  0 |              0 |     0 |  0 |              0 |   146 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/Q[32]                                                                   |    246 | FDRE        |          11.041 |           4.717 |     0 |  0 |              0 |     0 |  0 |              0 |   246 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/Q[33]                                                                   |    245 | FDRE        |          11.350 |           5.130 |     0 |  0 |              0 |     0 |  0 |              0 |   245 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_T_23                                                                          |    221 | LUT5        |           9.443 |           2.819 |     7 |  0 |              0 |     6 |  0 |              0 |   208 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/core/div/_T_23                                                                        |    221 | LUT5        |           9.523 |           4.659 |     7 |  0 |              0 |     6 |  0 |              0 |   208 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/core/div/_T_23                                                                        |    221 | LUT5        |           8.904 |           3.816 |     7 |  0 |              0 |     6 |  0 |              0 |   208 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/core/div/_T_23                                                                        |    221 | LUT5        |           8.082 |           3.220 |     7 |  0 |              0 |     6 |  0 |              0 |   208 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_8                                                                  |    209 | MUXF7       |           4.359 |           2.401 |     0 |  0 |              0 |     0 |  0 |              0 |   209 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                         |    197 | LUT6        |           3.461 |           1.890 |   192 |  0 |              0 |     0 |  0 |              0 |     5 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/ram/REG                                                                                                                         |    192 | FDRE        |          11.086 |           3.326 |    64 |  0 |              0 |     0 |  0 |              0 |   128 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0                     |    192 | LUT4        |           3.642 |           1.929 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0                     |    192 | LUT4        |           3.461 |           2.057 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0                     |    192 | LUT5        |           4.116 |           4.275 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0                      |    192 | LUT4        |           3.693 |           1.379 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0                      |    192 | LUT4        |           3.462 |           1.634 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/subsystem_cbus/coupler_to_bootrom/fragmenter/repeater/_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address[10] |    190 | LUT3        |           6.533 |           4.073 |     0 |  0 |              0 |     0 |  0 |              0 |   190 |  0 |              0 |     0 |  0 |              0 |
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+


