// Seed: 2486590148
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri id_3,
    input supply1 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output wor id_8,
    output tri1 id_9,
    input supply1 id_10
);
  real id_12;
  assign id_5 = 1;
  always_ff id_0 = 1 && 1;
endmodule
module module_1 (
    output supply0 id_0,
    output logic id_1,
    input wire id_2,
    input logic id_3
);
  wire id_5;
  id_6(
      1, 1'b0
  );
  wor id_7;
  always id_1 <= id_3;
  module_0(
      id_0, id_2, id_2, id_2, id_2, id_0, id_2, id_2, id_0, id_0, id_2
  );
  assign id_7 = 1;
endmodule
