// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        lshr_ln1,
        tmp_address0,
        tmp_ce0,
        tmp_q0,
        tmp_1_address0,
        tmp_1_ce0,
        tmp_1_q0,
        tmp_2_address0,
        tmp_2_ce0,
        tmp_2_q0,
        tmp_3_address0,
        tmp_3_ce0,
        tmp_3_q0,
        tmp_4_address0,
        tmp_4_ce0,
        tmp_4_q0,
        tmp_5_address0,
        tmp_5_ce0,
        tmp_5_q0,
        tmp_6_address0,
        tmp_6_ce0,
        tmp_6_q0,
        tmp_7_address0,
        tmp_7_ce0,
        tmp_7_q0,
        tmp_8_address0,
        tmp_8_ce0,
        tmp_8_q0,
        tmp_9_address0,
        tmp_9_ce0,
        tmp_9_q0,
        tmp_10_address0,
        tmp_10_ce0,
        tmp_10_q0,
        tmp_11_address0,
        tmp_11_ce0,
        tmp_11_q0,
        tmp_12_address0,
        tmp_12_ce0,
        tmp_12_q0,
        tmp_13_address0,
        tmp_13_ce0,
        tmp_13_q0,
        tmp_14_address0,
        tmp_14_ce0,
        tmp_14_q0,
        tmp_15_address0,
        tmp_15_ce0,
        tmp_15_q0,
        tmp_16_address0,
        tmp_16_ce0,
        tmp_16_q0,
        tmp_17_address0,
        tmp_17_ce0,
        tmp_17_q0,
        tmp_18_address0,
        tmp_18_ce0,
        tmp_18_q0,
        tmp_19_address0,
        tmp_19_ce0,
        tmp_19_q0,
        tmp_20_address0,
        tmp_20_ce0,
        tmp_20_q0,
        tmp_21_address0,
        tmp_21_ce0,
        tmp_21_q0,
        tmp_22_address0,
        tmp_22_ce0,
        tmp_22_q0,
        tmp_23_address0,
        tmp_23_ce0,
        tmp_23_q0,
        tmp_24_address0,
        tmp_24_ce0,
        tmp_24_q0,
        tmp_25_address0,
        tmp_25_ce0,
        tmp_25_q0,
        tmp_26_address0,
        tmp_26_ce0,
        tmp_26_q0,
        tmp_27_address0,
        tmp_27_ce0,
        tmp_27_q0,
        tmp_28_address0,
        tmp_28_ce0,
        tmp_28_q0,
        tmp_29_address0,
        tmp_29_ce0,
        tmp_29_q0,
        tmp_30_address0,
        tmp_30_ce0,
        tmp_30_q0,
        tmp_31_address0,
        tmp_31_ce0,
        tmp_31_q0,
        tmp_32_address0,
        tmp_32_ce0,
        tmp_32_q0,
        tmp_33_address0,
        tmp_33_ce0,
        tmp_33_q0,
        tmp_34_address0,
        tmp_34_ce0,
        tmp_34_q0,
        tmp_35_address0,
        tmp_35_ce0,
        tmp_35_q0,
        tmp_36_address0,
        tmp_36_ce0,
        tmp_36_q0,
        tmp_37_address0,
        tmp_37_ce0,
        tmp_37_q0,
        tmp_38_address0,
        tmp_38_ce0,
        tmp_38_q0,
        tmp_39_address0,
        tmp_39_ce0,
        tmp_39_q0,
        tmp_40_address0,
        tmp_40_ce0,
        tmp_40_q0,
        tmp_41_address0,
        tmp_41_ce0,
        tmp_41_q0,
        tmp_42_address0,
        tmp_42_ce0,
        tmp_42_q0,
        tmp_43_address0,
        tmp_43_ce0,
        tmp_43_q0,
        tmp_44_address0,
        tmp_44_ce0,
        tmp_44_q0,
        tmp_45_address0,
        tmp_45_ce0,
        tmp_45_q0,
        tmp_46_address0,
        tmp_46_ce0,
        tmp_46_q0,
        tmp_47_address0,
        tmp_47_ce0,
        tmp_47_q0,
        tmp_48_address0,
        tmp_48_ce0,
        tmp_48_q0,
        tmp_49_address0,
        tmp_49_ce0,
        tmp_49_q0,
        tmp_50_address0,
        tmp_50_ce0,
        tmp_50_q0,
        tmp_51_address0,
        tmp_51_ce0,
        tmp_51_q0,
        tmp_52_address0,
        tmp_52_ce0,
        tmp_52_q0,
        tmp_53_address0,
        tmp_53_ce0,
        tmp_53_q0,
        tmp_54_address0,
        tmp_54_ce0,
        tmp_54_q0,
        tmp_55_address0,
        tmp_55_ce0,
        tmp_55_q0,
        tmp_56_address0,
        tmp_56_ce0,
        tmp_56_q0,
        tmp_57_address0,
        tmp_57_ce0,
        tmp_57_q0,
        tmp_58_address0,
        tmp_58_ce0,
        tmp_58_q0,
        tmp_59_address0,
        tmp_59_ce0,
        tmp_59_q0,
        tmp_60_address0,
        tmp_60_ce0,
        tmp_60_q0,
        tmp_61_address0,
        tmp_61_ce0,
        tmp_61_q0,
        tmp_62_address0,
        tmp_62_ce0,
        tmp_62_q0,
        tmp_63_address0,
        tmp_63_ce0,
        tmp_63_q0,
        empty,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] lshr_ln1;
output  [7:0] tmp_address0;
output   tmp_ce0;
input  [23:0] tmp_q0;
output  [7:0] tmp_1_address0;
output   tmp_1_ce0;
input  [23:0] tmp_1_q0;
output  [7:0] tmp_2_address0;
output   tmp_2_ce0;
input  [23:0] tmp_2_q0;
output  [7:0] tmp_3_address0;
output   tmp_3_ce0;
input  [23:0] tmp_3_q0;
output  [7:0] tmp_4_address0;
output   tmp_4_ce0;
input  [23:0] tmp_4_q0;
output  [7:0] tmp_5_address0;
output   tmp_5_ce0;
input  [23:0] tmp_5_q0;
output  [7:0] tmp_6_address0;
output   tmp_6_ce0;
input  [23:0] tmp_6_q0;
output  [7:0] tmp_7_address0;
output   tmp_7_ce0;
input  [23:0] tmp_7_q0;
output  [7:0] tmp_8_address0;
output   tmp_8_ce0;
input  [23:0] tmp_8_q0;
output  [7:0] tmp_9_address0;
output   tmp_9_ce0;
input  [23:0] tmp_9_q0;
output  [7:0] tmp_10_address0;
output   tmp_10_ce0;
input  [23:0] tmp_10_q0;
output  [7:0] tmp_11_address0;
output   tmp_11_ce0;
input  [23:0] tmp_11_q0;
output  [7:0] tmp_12_address0;
output   tmp_12_ce0;
input  [23:0] tmp_12_q0;
output  [7:0] tmp_13_address0;
output   tmp_13_ce0;
input  [23:0] tmp_13_q0;
output  [7:0] tmp_14_address0;
output   tmp_14_ce0;
input  [23:0] tmp_14_q0;
output  [7:0] tmp_15_address0;
output   tmp_15_ce0;
input  [23:0] tmp_15_q0;
output  [7:0] tmp_16_address0;
output   tmp_16_ce0;
input  [23:0] tmp_16_q0;
output  [7:0] tmp_17_address0;
output   tmp_17_ce0;
input  [23:0] tmp_17_q0;
output  [7:0] tmp_18_address0;
output   tmp_18_ce0;
input  [23:0] tmp_18_q0;
output  [7:0] tmp_19_address0;
output   tmp_19_ce0;
input  [23:0] tmp_19_q0;
output  [7:0] tmp_20_address0;
output   tmp_20_ce0;
input  [23:0] tmp_20_q0;
output  [7:0] tmp_21_address0;
output   tmp_21_ce0;
input  [23:0] tmp_21_q0;
output  [7:0] tmp_22_address0;
output   tmp_22_ce0;
input  [23:0] tmp_22_q0;
output  [7:0] tmp_23_address0;
output   tmp_23_ce0;
input  [23:0] tmp_23_q0;
output  [7:0] tmp_24_address0;
output   tmp_24_ce0;
input  [23:0] tmp_24_q0;
output  [7:0] tmp_25_address0;
output   tmp_25_ce0;
input  [23:0] tmp_25_q0;
output  [7:0] tmp_26_address0;
output   tmp_26_ce0;
input  [23:0] tmp_26_q0;
output  [7:0] tmp_27_address0;
output   tmp_27_ce0;
input  [23:0] tmp_27_q0;
output  [7:0] tmp_28_address0;
output   tmp_28_ce0;
input  [23:0] tmp_28_q0;
output  [7:0] tmp_29_address0;
output   tmp_29_ce0;
input  [23:0] tmp_29_q0;
output  [7:0] tmp_30_address0;
output   tmp_30_ce0;
input  [23:0] tmp_30_q0;
output  [7:0] tmp_31_address0;
output   tmp_31_ce0;
input  [23:0] tmp_31_q0;
output  [7:0] tmp_32_address0;
output   tmp_32_ce0;
input  [23:0] tmp_32_q0;
output  [7:0] tmp_33_address0;
output   tmp_33_ce0;
input  [23:0] tmp_33_q0;
output  [7:0] tmp_34_address0;
output   tmp_34_ce0;
input  [23:0] tmp_34_q0;
output  [7:0] tmp_35_address0;
output   tmp_35_ce0;
input  [23:0] tmp_35_q0;
output  [7:0] tmp_36_address0;
output   tmp_36_ce0;
input  [23:0] tmp_36_q0;
output  [7:0] tmp_37_address0;
output   tmp_37_ce0;
input  [23:0] tmp_37_q0;
output  [7:0] tmp_38_address0;
output   tmp_38_ce0;
input  [23:0] tmp_38_q0;
output  [7:0] tmp_39_address0;
output   tmp_39_ce0;
input  [23:0] tmp_39_q0;
output  [7:0] tmp_40_address0;
output   tmp_40_ce0;
input  [23:0] tmp_40_q0;
output  [7:0] tmp_41_address0;
output   tmp_41_ce0;
input  [23:0] tmp_41_q0;
output  [7:0] tmp_42_address0;
output   tmp_42_ce0;
input  [23:0] tmp_42_q0;
output  [7:0] tmp_43_address0;
output   tmp_43_ce0;
input  [23:0] tmp_43_q0;
output  [7:0] tmp_44_address0;
output   tmp_44_ce0;
input  [23:0] tmp_44_q0;
output  [7:0] tmp_45_address0;
output   tmp_45_ce0;
input  [23:0] tmp_45_q0;
output  [7:0] tmp_46_address0;
output   tmp_46_ce0;
input  [23:0] tmp_46_q0;
output  [7:0] tmp_47_address0;
output   tmp_47_ce0;
input  [23:0] tmp_47_q0;
output  [7:0] tmp_48_address0;
output   tmp_48_ce0;
input  [23:0] tmp_48_q0;
output  [7:0] tmp_49_address0;
output   tmp_49_ce0;
input  [23:0] tmp_49_q0;
output  [7:0] tmp_50_address0;
output   tmp_50_ce0;
input  [23:0] tmp_50_q0;
output  [7:0] tmp_51_address0;
output   tmp_51_ce0;
input  [23:0] tmp_51_q0;
output  [7:0] tmp_52_address0;
output   tmp_52_ce0;
input  [23:0] tmp_52_q0;
output  [7:0] tmp_53_address0;
output   tmp_53_ce0;
input  [23:0] tmp_53_q0;
output  [7:0] tmp_54_address0;
output   tmp_54_ce0;
input  [23:0] tmp_54_q0;
output  [7:0] tmp_55_address0;
output   tmp_55_ce0;
input  [23:0] tmp_55_q0;
output  [7:0] tmp_56_address0;
output   tmp_56_ce0;
input  [23:0] tmp_56_q0;
output  [7:0] tmp_57_address0;
output   tmp_57_ce0;
input  [23:0] tmp_57_q0;
output  [7:0] tmp_58_address0;
output   tmp_58_ce0;
input  [23:0] tmp_58_q0;
output  [7:0] tmp_59_address0;
output   tmp_59_ce0;
input  [23:0] tmp_59_q0;
output  [7:0] tmp_60_address0;
output   tmp_60_ce0;
input  [23:0] tmp_60_q0;
output  [7:0] tmp_61_address0;
output   tmp_61_ce0;
input  [23:0] tmp_61_q0;
output  [7:0] tmp_62_address0;
output   tmp_62_ce0;
input  [23:0] tmp_62_q0;
output  [7:0] tmp_63_address0;
output   tmp_63_ce0;
input  [23:0] tmp_63_q0;
input  [2:0] empty;
output  [23:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_131_fu_1080_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_131_reg_2044;
wire   [63:0] zext_ln58_fu_1106_p1;
reg   [63:0] zext_ln58_reg_2048;
wire  signed [23:0] tmp_81_fu_1137_p19;
reg  signed [23:0] tmp_81_reg_2420;
wire  signed [23:0] tmp_84_fu_1176_p19;
reg  signed [23:0] tmp_84_reg_2426;
wire    ap_block_pp0_stage0;
reg   [23:0] empty_42_fu_208;
wire   [23:0] select_ln58_15_fu_2000_p3;
wire    ap_loop_init;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [8:0] i_fu_212;
wire   [8:0] add_ln55_fu_1126_p2;
reg   [8:0] ap_sig_allocacmp_i_2;
wire    ap_block_pp0_stage0_01001;
reg    tmp_ce0_local;
reg    tmp_1_ce0_local;
reg    tmp_2_ce0_local;
reg    tmp_3_ce0_local;
reg    tmp_4_ce0_local;
reg    tmp_5_ce0_local;
reg    tmp_6_ce0_local;
reg    tmp_7_ce0_local;
reg    tmp_8_ce0_local;
reg    tmp_9_ce0_local;
reg    tmp_10_ce0_local;
reg    tmp_11_ce0_local;
reg    tmp_12_ce0_local;
reg    tmp_13_ce0_local;
reg    tmp_14_ce0_local;
reg    tmp_15_ce0_local;
reg    tmp_16_ce0_local;
reg    tmp_17_ce0_local;
reg    tmp_18_ce0_local;
reg    tmp_19_ce0_local;
reg    tmp_20_ce0_local;
reg    tmp_21_ce0_local;
reg    tmp_22_ce0_local;
reg    tmp_23_ce0_local;
reg    tmp_24_ce0_local;
reg    tmp_25_ce0_local;
reg    tmp_26_ce0_local;
reg    tmp_27_ce0_local;
reg    tmp_28_ce0_local;
reg    tmp_29_ce0_local;
reg    tmp_30_ce0_local;
reg    tmp_31_ce0_local;
reg    tmp_32_ce0_local;
reg    tmp_33_ce0_local;
reg    tmp_34_ce0_local;
reg    tmp_35_ce0_local;
reg    tmp_36_ce0_local;
reg    tmp_37_ce0_local;
reg    tmp_38_ce0_local;
reg    tmp_39_ce0_local;
reg    tmp_40_ce0_local;
reg    tmp_41_ce0_local;
reg    tmp_42_ce0_local;
reg    tmp_43_ce0_local;
reg    tmp_44_ce0_local;
reg    tmp_45_ce0_local;
reg    tmp_46_ce0_local;
reg    tmp_47_ce0_local;
reg    tmp_48_ce0_local;
reg    tmp_49_ce0_local;
reg    tmp_50_ce0_local;
reg    tmp_51_ce0_local;
reg    tmp_52_ce0_local;
reg    tmp_53_ce0_local;
reg    tmp_54_ce0_local;
reg    tmp_55_ce0_local;
reg    tmp_56_ce0_local;
reg    tmp_57_ce0_local;
reg    tmp_58_ce0_local;
reg    tmp_59_ce0_local;
reg    tmp_60_ce0_local;
reg    tmp_61_ce0_local;
reg    tmp_62_ce0_local;
reg    tmp_63_ce0_local;
wire   [4:0] lshr_ln5_fu_1088_p4;
wire   [7:0] tmp_s_fu_1098_p3;
wire   [23:0] tmp_81_fu_1137_p17;
wire   [23:0] tmp_84_fu_1176_p17;
wire  signed [23:0] sext_ln58_fu_1218_p0;
wire  signed [23:0] add_ln58_fu_1225_p1;
wire  signed [24:0] sext_ln58_1_fu_1222_p1;
wire  signed [24:0] sext_ln58_fu_1218_p1;
wire   [24:0] add_ln58_1_fu_1230_p2;
wire   [23:0] add_ln58_fu_1225_p2;
wire   [0:0] tmp_132_fu_1236_p3;
wire   [0:0] tmp_133_fu_1244_p3;
wire   [0:0] xor_ln58_fu_1252_p2;
wire   [0:0] and_ln58_fu_1258_p2;
wire   [0:0] xor_ln58_1_fu_1264_p2;
wire   [23:0] select_ln58_fu_1270_p3;
wire  signed [23:0] select_ln58_1_fu_1278_p3;
wire  signed [24:0] sext_ln58_3_fu_1290_p1;
wire  signed [24:0] sext_ln58_2_fu_1286_p1;
wire   [24:0] add_ln58_3_fu_1298_p2;
wire   [23:0] add_ln58_2_fu_1293_p2;
wire   [0:0] tmp_134_fu_1304_p3;
wire   [0:0] tmp_135_fu_1312_p3;
wire   [0:0] xor_ln58_2_fu_1320_p2;
wire   [0:0] and_ln58_1_fu_1326_p2;
wire   [0:0] xor_ln58_3_fu_1332_p2;
wire   [23:0] select_ln58_2_fu_1338_p3;
wire  signed [23:0] select_ln58_3_fu_1346_p3;
wire   [23:0] tmp_87_fu_1358_p17;
wire  signed [23:0] tmp_87_fu_1358_p19;
wire  signed [24:0] sext_ln58_5_fu_1397_p1;
wire  signed [24:0] sext_ln58_4_fu_1354_p1;
wire   [24:0] add_ln58_5_fu_1407_p2;
wire   [23:0] add_ln58_4_fu_1401_p2;
wire   [0:0] tmp_136_fu_1413_p3;
wire   [0:0] tmp_137_fu_1421_p3;
wire   [0:0] xor_ln58_4_fu_1429_p2;
wire   [0:0] and_ln58_2_fu_1435_p2;
wire   [0:0] xor_ln58_5_fu_1441_p2;
wire   [23:0] select_ln58_4_fu_1447_p3;
wire  signed [23:0] select_ln58_5_fu_1455_p3;
wire   [23:0] tmp_90_fu_1467_p17;
wire  signed [23:0] tmp_90_fu_1467_p19;
wire  signed [24:0] sext_ln58_7_fu_1506_p1;
wire  signed [24:0] sext_ln58_6_fu_1463_p1;
wire   [24:0] add_ln58_7_fu_1516_p2;
wire   [23:0] add_ln58_6_fu_1510_p2;
wire   [0:0] tmp_138_fu_1522_p3;
wire   [0:0] tmp_139_fu_1530_p3;
wire   [0:0] xor_ln58_6_fu_1538_p2;
wire   [0:0] and_ln58_3_fu_1544_p2;
wire   [0:0] xor_ln58_7_fu_1550_p2;
wire   [23:0] select_ln58_6_fu_1556_p3;
wire  signed [23:0] select_ln58_7_fu_1564_p3;
wire   [23:0] tmp_93_fu_1576_p17;
wire  signed [23:0] tmp_93_fu_1576_p19;
wire  signed [24:0] sext_ln58_9_fu_1615_p1;
wire  signed [24:0] sext_ln58_8_fu_1572_p1;
wire   [24:0] add_ln58_9_fu_1625_p2;
wire   [23:0] add_ln58_8_fu_1619_p2;
wire   [0:0] tmp_140_fu_1631_p3;
wire   [0:0] tmp_141_fu_1639_p3;
wire   [0:0] xor_ln58_8_fu_1647_p2;
wire   [0:0] and_ln58_4_fu_1653_p2;
wire   [0:0] xor_ln58_9_fu_1659_p2;
wire   [23:0] select_ln58_8_fu_1665_p3;
wire  signed [23:0] select_ln58_9_fu_1673_p3;
wire   [23:0] tmp_96_fu_1685_p17;
wire  signed [23:0] tmp_96_fu_1685_p19;
wire  signed [24:0] sext_ln58_11_fu_1724_p1;
wire  signed [24:0] sext_ln58_10_fu_1681_p1;
wire   [24:0] add_ln58_11_fu_1734_p2;
wire   [23:0] add_ln58_10_fu_1728_p2;
wire   [0:0] tmp_142_fu_1740_p3;
wire   [0:0] tmp_143_fu_1748_p3;
wire   [0:0] xor_ln58_10_fu_1756_p2;
wire   [0:0] and_ln58_5_fu_1762_p2;
wire   [0:0] xor_ln58_11_fu_1768_p2;
wire   [23:0] select_ln58_10_fu_1774_p3;
wire  signed [23:0] select_ln58_11_fu_1782_p3;
wire   [23:0] tmp_99_fu_1794_p17;
wire  signed [23:0] tmp_99_fu_1794_p19;
wire  signed [24:0] sext_ln58_13_fu_1833_p1;
wire  signed [24:0] sext_ln58_12_fu_1790_p1;
wire   [24:0] add_ln58_13_fu_1843_p2;
wire   [23:0] add_ln58_12_fu_1837_p2;
wire   [0:0] tmp_144_fu_1849_p3;
wire   [0:0] tmp_145_fu_1857_p3;
wire   [0:0] xor_ln58_12_fu_1865_p2;
wire   [0:0] and_ln58_6_fu_1871_p2;
wire   [0:0] xor_ln58_13_fu_1877_p2;
wire   [23:0] select_ln58_12_fu_1883_p3;
wire  signed [23:0] select_ln58_13_fu_1891_p3;
wire   [23:0] tmp_102_fu_1903_p17;
wire  signed [23:0] tmp_102_fu_1903_p19;
wire  signed [24:0] sext_ln58_15_fu_1942_p1;
wire  signed [24:0] sext_ln58_14_fu_1899_p1;
wire   [24:0] add_ln58_15_fu_1952_p2;
wire   [23:0] add_ln58_14_fu_1946_p2;
wire   [0:0] tmp_146_fu_1958_p3;
wire   [0:0] tmp_147_fu_1966_p3;
wire   [0:0] xor_ln58_14_fu_1974_p2;
wire   [0:0] and_ln58_7_fu_1980_p2;
wire   [0:0] xor_ln58_15_fu_1986_p2;
wire   [23:0] select_ln58_14_fu_1992_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] tmp_81_fu_1137_p1;
wire   [2:0] tmp_81_fu_1137_p3;
wire   [2:0] tmp_81_fu_1137_p5;
wire   [2:0] tmp_81_fu_1137_p7;
wire  signed [2:0] tmp_81_fu_1137_p9;
wire  signed [2:0] tmp_81_fu_1137_p11;
wire  signed [2:0] tmp_81_fu_1137_p13;
wire  signed [2:0] tmp_81_fu_1137_p15;
wire   [2:0] tmp_84_fu_1176_p1;
wire   [2:0] tmp_84_fu_1176_p3;
wire   [2:0] tmp_84_fu_1176_p5;
wire   [2:0] tmp_84_fu_1176_p7;
wire  signed [2:0] tmp_84_fu_1176_p9;
wire  signed [2:0] tmp_84_fu_1176_p11;
wire  signed [2:0] tmp_84_fu_1176_p13;
wire  signed [2:0] tmp_84_fu_1176_p15;
wire   [2:0] tmp_87_fu_1358_p1;
wire   [2:0] tmp_87_fu_1358_p3;
wire   [2:0] tmp_87_fu_1358_p5;
wire   [2:0] tmp_87_fu_1358_p7;
wire  signed [2:0] tmp_87_fu_1358_p9;
wire  signed [2:0] tmp_87_fu_1358_p11;
wire  signed [2:0] tmp_87_fu_1358_p13;
wire  signed [2:0] tmp_87_fu_1358_p15;
wire   [2:0] tmp_90_fu_1467_p1;
wire   [2:0] tmp_90_fu_1467_p3;
wire   [2:0] tmp_90_fu_1467_p5;
wire   [2:0] tmp_90_fu_1467_p7;
wire  signed [2:0] tmp_90_fu_1467_p9;
wire  signed [2:0] tmp_90_fu_1467_p11;
wire  signed [2:0] tmp_90_fu_1467_p13;
wire  signed [2:0] tmp_90_fu_1467_p15;
wire   [2:0] tmp_93_fu_1576_p1;
wire   [2:0] tmp_93_fu_1576_p3;
wire   [2:0] tmp_93_fu_1576_p5;
wire   [2:0] tmp_93_fu_1576_p7;
wire  signed [2:0] tmp_93_fu_1576_p9;
wire  signed [2:0] tmp_93_fu_1576_p11;
wire  signed [2:0] tmp_93_fu_1576_p13;
wire  signed [2:0] tmp_93_fu_1576_p15;
wire   [2:0] tmp_96_fu_1685_p1;
wire   [2:0] tmp_96_fu_1685_p3;
wire   [2:0] tmp_96_fu_1685_p5;
wire   [2:0] tmp_96_fu_1685_p7;
wire  signed [2:0] tmp_96_fu_1685_p9;
wire  signed [2:0] tmp_96_fu_1685_p11;
wire  signed [2:0] tmp_96_fu_1685_p13;
wire  signed [2:0] tmp_96_fu_1685_p15;
wire   [2:0] tmp_99_fu_1794_p1;
wire   [2:0] tmp_99_fu_1794_p3;
wire   [2:0] tmp_99_fu_1794_p5;
wire   [2:0] tmp_99_fu_1794_p7;
wire  signed [2:0] tmp_99_fu_1794_p9;
wire  signed [2:0] tmp_99_fu_1794_p11;
wire  signed [2:0] tmp_99_fu_1794_p13;
wire  signed [2:0] tmp_99_fu_1794_p15;
wire   [2:0] tmp_102_fu_1903_p1;
wire   [2:0] tmp_102_fu_1903_p3;
wire   [2:0] tmp_102_fu_1903_p5;
wire   [2:0] tmp_102_fu_1903_p7;
wire  signed [2:0] tmp_102_fu_1903_p9;
wire  signed [2:0] tmp_102_fu_1903_p11;
wire  signed [2:0] tmp_102_fu_1903_p13;
wire  signed [2:0] tmp_102_fu_1903_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 empty_42_fu_208 = 24'd0;
#0 i_fu_212 = 9'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U105(
    .din0(tmp_q0),
    .din1(tmp_1_q0),
    .din2(tmp_2_q0),
    .din3(tmp_3_q0),
    .din4(tmp_4_q0),
    .din5(tmp_5_q0),
    .din6(tmp_6_q0),
    .din7(tmp_7_q0),
    .def(tmp_81_fu_1137_p17),
    .sel(empty),
    .dout(tmp_81_fu_1137_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U106(
    .din0(tmp_8_q0),
    .din1(tmp_9_q0),
    .din2(tmp_10_q0),
    .din3(tmp_11_q0),
    .din4(tmp_12_q0),
    .din5(tmp_13_q0),
    .din6(tmp_14_q0),
    .din7(tmp_15_q0),
    .def(tmp_84_fu_1176_p17),
    .sel(empty),
    .dout(tmp_84_fu_1176_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U107(
    .din0(tmp_16_q0),
    .din1(tmp_17_q0),
    .din2(tmp_18_q0),
    .din3(tmp_19_q0),
    .din4(tmp_20_q0),
    .din5(tmp_21_q0),
    .din6(tmp_22_q0),
    .din7(tmp_23_q0),
    .def(tmp_87_fu_1358_p17),
    .sel(empty),
    .dout(tmp_87_fu_1358_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U108(
    .din0(tmp_24_q0),
    .din1(tmp_25_q0),
    .din2(tmp_26_q0),
    .din3(tmp_27_q0),
    .din4(tmp_28_q0),
    .din5(tmp_29_q0),
    .din6(tmp_30_q0),
    .din7(tmp_31_q0),
    .def(tmp_90_fu_1467_p17),
    .sel(empty),
    .dout(tmp_90_fu_1467_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U109(
    .din0(tmp_32_q0),
    .din1(tmp_33_q0),
    .din2(tmp_34_q0),
    .din3(tmp_35_q0),
    .din4(tmp_36_q0),
    .din5(tmp_37_q0),
    .din6(tmp_38_q0),
    .din7(tmp_39_q0),
    .def(tmp_93_fu_1576_p17),
    .sel(empty),
    .dout(tmp_93_fu_1576_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U110(
    .din0(tmp_40_q0),
    .din1(tmp_41_q0),
    .din2(tmp_42_q0),
    .din3(tmp_43_q0),
    .din4(tmp_44_q0),
    .din5(tmp_45_q0),
    .din6(tmp_46_q0),
    .din7(tmp_47_q0),
    .def(tmp_96_fu_1685_p17),
    .sel(empty),
    .dout(tmp_96_fu_1685_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U111(
    .din0(tmp_48_q0),
    .din1(tmp_49_q0),
    .din2(tmp_50_q0),
    .din3(tmp_51_q0),
    .din4(tmp_52_q0),
    .din5(tmp_53_q0),
    .din6(tmp_54_q0),
    .din7(tmp_55_q0),
    .def(tmp_99_fu_1794_p17),
    .sel(empty),
    .dout(tmp_99_fu_1794_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U112(
    .din0(tmp_56_q0),
    .din1(tmp_57_q0),
    .din2(tmp_58_q0),
    .din3(tmp_59_q0),
    .din4(tmp_60_q0),
    .din5(tmp_61_q0),
    .din6(tmp_62_q0),
    .din7(tmp_63_q0),
    .def(tmp_102_fu_1903_p17),
    .sel(empty),
    .dout(tmp_102_fu_1903_p19)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_42_fu_208 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            empty_42_fu_208 <= select_ln58_15_fu_2000_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_131_fu_1080_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_212 <= add_ln55_fu_1126_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_212 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        tmp_131_reg_2044 <= ap_sig_allocacmp_i_2[32'd8];
        tmp_81_reg_2420 <= tmp_81_fu_1137_p19;
        tmp_84_reg_2426 <= tmp_84_fu_1176_p19;
        zext_ln58_reg_2048[7 : 0] <= zext_ln58_fu_1106_p1[7 : 0];
    end
end

always @ (*) begin
    if (((tmp_131_fu_1080_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_2 = 9'd0;
    end else begin
        ap_sig_allocacmp_i_2 = i_fu_212;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (tmp_131_reg_2044 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_10_ce0_local = 1'b1;
    end else begin
        tmp_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_11_ce0_local = 1'b1;
    end else begin
        tmp_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_12_ce0_local = 1'b1;
    end else begin
        tmp_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_13_ce0_local = 1'b1;
    end else begin
        tmp_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_14_ce0_local = 1'b1;
    end else begin
        tmp_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_15_ce0_local = 1'b1;
    end else begin
        tmp_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_16_ce0_local = 1'b1;
    end else begin
        tmp_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_17_ce0_local = 1'b1;
    end else begin
        tmp_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_18_ce0_local = 1'b1;
    end else begin
        tmp_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_19_ce0_local = 1'b1;
    end else begin
        tmp_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_1_ce0_local = 1'b1;
    end else begin
        tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_20_ce0_local = 1'b1;
    end else begin
        tmp_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_21_ce0_local = 1'b1;
    end else begin
        tmp_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_22_ce0_local = 1'b1;
    end else begin
        tmp_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_23_ce0_local = 1'b1;
    end else begin
        tmp_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_24_ce0_local = 1'b1;
    end else begin
        tmp_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_25_ce0_local = 1'b1;
    end else begin
        tmp_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_26_ce0_local = 1'b1;
    end else begin
        tmp_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_27_ce0_local = 1'b1;
    end else begin
        tmp_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_28_ce0_local = 1'b1;
    end else begin
        tmp_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_29_ce0_local = 1'b1;
    end else begin
        tmp_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_2_ce0_local = 1'b1;
    end else begin
        tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_30_ce0_local = 1'b1;
    end else begin
        tmp_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_31_ce0_local = 1'b1;
    end else begin
        tmp_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_32_ce0_local = 1'b1;
    end else begin
        tmp_32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_33_ce0_local = 1'b1;
    end else begin
        tmp_33_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_34_ce0_local = 1'b1;
    end else begin
        tmp_34_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_35_ce0_local = 1'b1;
    end else begin
        tmp_35_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_36_ce0_local = 1'b1;
    end else begin
        tmp_36_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_37_ce0_local = 1'b1;
    end else begin
        tmp_37_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_38_ce0_local = 1'b1;
    end else begin
        tmp_38_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_39_ce0_local = 1'b1;
    end else begin
        tmp_39_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_3_ce0_local = 1'b1;
    end else begin
        tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_40_ce0_local = 1'b1;
    end else begin
        tmp_40_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_41_ce0_local = 1'b1;
    end else begin
        tmp_41_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_42_ce0_local = 1'b1;
    end else begin
        tmp_42_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_43_ce0_local = 1'b1;
    end else begin
        tmp_43_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_44_ce0_local = 1'b1;
    end else begin
        tmp_44_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_45_ce0_local = 1'b1;
    end else begin
        tmp_45_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_46_ce0_local = 1'b1;
    end else begin
        tmp_46_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_47_ce0_local = 1'b1;
    end else begin
        tmp_47_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_48_ce0_local = 1'b1;
    end else begin
        tmp_48_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_49_ce0_local = 1'b1;
    end else begin
        tmp_49_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_4_ce0_local = 1'b1;
    end else begin
        tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_50_ce0_local = 1'b1;
    end else begin
        tmp_50_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_51_ce0_local = 1'b1;
    end else begin
        tmp_51_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_52_ce0_local = 1'b1;
    end else begin
        tmp_52_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_53_ce0_local = 1'b1;
    end else begin
        tmp_53_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_54_ce0_local = 1'b1;
    end else begin
        tmp_54_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_55_ce0_local = 1'b1;
    end else begin
        tmp_55_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_56_ce0_local = 1'b1;
    end else begin
        tmp_56_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_57_ce0_local = 1'b1;
    end else begin
        tmp_57_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_58_ce0_local = 1'b1;
    end else begin
        tmp_58_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_59_ce0_local = 1'b1;
    end else begin
        tmp_59_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_5_ce0_local = 1'b1;
    end else begin
        tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_60_ce0_local = 1'b1;
    end else begin
        tmp_60_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_61_ce0_local = 1'b1;
    end else begin
        tmp_61_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_62_ce0_local = 1'b1;
    end else begin
        tmp_62_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_63_ce0_local = 1'b1;
    end else begin
        tmp_63_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_6_ce0_local = 1'b1;
    end else begin
        tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_7_ce0_local = 1'b1;
    end else begin
        tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_8_ce0_local = 1'b1;
    end else begin
        tmp_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_9_ce0_local = 1'b1;
    end else begin
        tmp_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_ce0_local = 1'b1;
    end else begin
        tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln55_fu_1126_p2 = (ap_sig_allocacmp_i_2 + 9'd8);

assign add_ln58_10_fu_1728_p2 = ($signed(tmp_96_fu_1685_p19) + $signed(select_ln58_9_fu_1673_p3));

assign add_ln58_11_fu_1734_p2 = ($signed(sext_ln58_11_fu_1724_p1) + $signed(sext_ln58_10_fu_1681_p1));

assign add_ln58_12_fu_1837_p2 = ($signed(tmp_99_fu_1794_p19) + $signed(select_ln58_11_fu_1782_p3));

assign add_ln58_13_fu_1843_p2 = ($signed(sext_ln58_13_fu_1833_p1) + $signed(sext_ln58_12_fu_1790_p1));

assign add_ln58_14_fu_1946_p2 = ($signed(tmp_102_fu_1903_p19) + $signed(select_ln58_13_fu_1891_p3));

assign add_ln58_15_fu_1952_p2 = ($signed(sext_ln58_15_fu_1942_p1) + $signed(sext_ln58_14_fu_1899_p1));

assign add_ln58_1_fu_1230_p2 = ($signed(sext_ln58_1_fu_1222_p1) + $signed(sext_ln58_fu_1218_p1));

assign add_ln58_2_fu_1293_p2 = ($signed(tmp_84_reg_2426) + $signed(select_ln58_1_fu_1278_p3));

assign add_ln58_3_fu_1298_p2 = ($signed(sext_ln58_3_fu_1290_p1) + $signed(sext_ln58_2_fu_1286_p1));

assign add_ln58_4_fu_1401_p2 = ($signed(tmp_87_fu_1358_p19) + $signed(select_ln58_3_fu_1346_p3));

assign add_ln58_5_fu_1407_p2 = ($signed(sext_ln58_5_fu_1397_p1) + $signed(sext_ln58_4_fu_1354_p1));

assign add_ln58_6_fu_1510_p2 = ($signed(tmp_90_fu_1467_p19) + $signed(select_ln58_5_fu_1455_p3));

assign add_ln58_7_fu_1516_p2 = ($signed(sext_ln58_7_fu_1506_p1) + $signed(sext_ln58_6_fu_1463_p1));

assign add_ln58_8_fu_1619_p2 = ($signed(tmp_93_fu_1576_p19) + $signed(select_ln58_7_fu_1564_p3));

assign add_ln58_9_fu_1625_p2 = ($signed(sext_ln58_9_fu_1615_p1) + $signed(sext_ln58_8_fu_1572_p1));

assign add_ln58_fu_1225_p1 = empty_42_fu_208;

assign add_ln58_fu_1225_p2 = ($signed(tmp_81_reg_2420) + $signed(add_ln58_fu_1225_p1));

assign and_ln58_1_fu_1326_p2 = (xor_ln58_2_fu_1320_p2 & tmp_135_fu_1312_p3);

assign and_ln58_2_fu_1435_p2 = (xor_ln58_4_fu_1429_p2 & tmp_137_fu_1421_p3);

assign and_ln58_3_fu_1544_p2 = (xor_ln58_6_fu_1538_p2 & tmp_139_fu_1530_p3);

assign and_ln58_4_fu_1653_p2 = (xor_ln58_8_fu_1647_p2 & tmp_141_fu_1639_p3);

assign and_ln58_5_fu_1762_p2 = (xor_ln58_10_fu_1756_p2 & tmp_143_fu_1748_p3);

assign and_ln58_6_fu_1871_p2 = (xor_ln58_12_fu_1865_p2 & tmp_145_fu_1857_p3);

assign and_ln58_7_fu_1980_p2 = (xor_ln58_14_fu_1974_p2 & tmp_147_fu_1966_p3);

assign and_ln58_fu_1258_p2 = (xor_ln58_fu_1252_p2 & tmp_133_fu_1244_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign lshr_ln5_fu_1088_p4 = {{ap_sig_allocacmp_i_2[7:3]}};

assign p_out = empty_42_fu_208;

assign select_ln58_10_fu_1774_p3 = ((and_ln58_5_fu_1762_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln58_11_fu_1782_p3 = ((xor_ln58_11_fu_1768_p2[0:0] == 1'b1) ? select_ln58_10_fu_1774_p3 : add_ln58_10_fu_1728_p2);

assign select_ln58_12_fu_1883_p3 = ((and_ln58_6_fu_1871_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln58_13_fu_1891_p3 = ((xor_ln58_13_fu_1877_p2[0:0] == 1'b1) ? select_ln58_12_fu_1883_p3 : add_ln58_12_fu_1837_p2);

assign select_ln58_14_fu_1992_p3 = ((and_ln58_7_fu_1980_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln58_15_fu_2000_p3 = ((xor_ln58_15_fu_1986_p2[0:0] == 1'b1) ? select_ln58_14_fu_1992_p3 : add_ln58_14_fu_1946_p2);

assign select_ln58_1_fu_1278_p3 = ((xor_ln58_1_fu_1264_p2[0:0] == 1'b1) ? select_ln58_fu_1270_p3 : add_ln58_fu_1225_p2);

assign select_ln58_2_fu_1338_p3 = ((and_ln58_1_fu_1326_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln58_3_fu_1346_p3 = ((xor_ln58_3_fu_1332_p2[0:0] == 1'b1) ? select_ln58_2_fu_1338_p3 : add_ln58_2_fu_1293_p2);

assign select_ln58_4_fu_1447_p3 = ((and_ln58_2_fu_1435_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln58_5_fu_1455_p3 = ((xor_ln58_5_fu_1441_p2[0:0] == 1'b1) ? select_ln58_4_fu_1447_p3 : add_ln58_4_fu_1401_p2);

assign select_ln58_6_fu_1556_p3 = ((and_ln58_3_fu_1544_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln58_7_fu_1564_p3 = ((xor_ln58_7_fu_1550_p2[0:0] == 1'b1) ? select_ln58_6_fu_1556_p3 : add_ln58_6_fu_1510_p2);

assign select_ln58_8_fu_1665_p3 = ((and_ln58_4_fu_1653_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln58_9_fu_1673_p3 = ((xor_ln58_9_fu_1659_p2[0:0] == 1'b1) ? select_ln58_8_fu_1665_p3 : add_ln58_8_fu_1619_p2);

assign select_ln58_fu_1270_p3 = ((and_ln58_fu_1258_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln58_10_fu_1681_p1 = select_ln58_9_fu_1673_p3;

assign sext_ln58_11_fu_1724_p1 = tmp_96_fu_1685_p19;

assign sext_ln58_12_fu_1790_p1 = select_ln58_11_fu_1782_p3;

assign sext_ln58_13_fu_1833_p1 = tmp_99_fu_1794_p19;

assign sext_ln58_14_fu_1899_p1 = select_ln58_13_fu_1891_p3;

assign sext_ln58_15_fu_1942_p1 = tmp_102_fu_1903_p19;

assign sext_ln58_1_fu_1222_p1 = tmp_81_reg_2420;

assign sext_ln58_2_fu_1286_p1 = select_ln58_1_fu_1278_p3;

assign sext_ln58_3_fu_1290_p1 = tmp_84_reg_2426;

assign sext_ln58_4_fu_1354_p1 = select_ln58_3_fu_1346_p3;

assign sext_ln58_5_fu_1397_p1 = tmp_87_fu_1358_p19;

assign sext_ln58_6_fu_1463_p1 = select_ln58_5_fu_1455_p3;

assign sext_ln58_7_fu_1506_p1 = tmp_90_fu_1467_p19;

assign sext_ln58_8_fu_1572_p1 = select_ln58_7_fu_1564_p3;

assign sext_ln58_9_fu_1615_p1 = tmp_93_fu_1576_p19;

assign sext_ln58_fu_1218_p0 = empty_42_fu_208;

assign sext_ln58_fu_1218_p1 = sext_ln58_fu_1218_p0;

assign tmp_102_fu_1903_p17 = 'bx;

assign tmp_10_address0 = zext_ln58_fu_1106_p1;

assign tmp_10_ce0 = tmp_10_ce0_local;

assign tmp_11_address0 = zext_ln58_fu_1106_p1;

assign tmp_11_ce0 = tmp_11_ce0_local;

assign tmp_12_address0 = zext_ln58_fu_1106_p1;

assign tmp_12_ce0 = tmp_12_ce0_local;

assign tmp_131_fu_1080_p3 = ap_sig_allocacmp_i_2[32'd8];

assign tmp_132_fu_1236_p3 = add_ln58_1_fu_1230_p2[32'd24];

assign tmp_133_fu_1244_p3 = add_ln58_fu_1225_p2[32'd23];

assign tmp_134_fu_1304_p3 = add_ln58_3_fu_1298_p2[32'd24];

assign tmp_135_fu_1312_p3 = add_ln58_2_fu_1293_p2[32'd23];

assign tmp_136_fu_1413_p3 = add_ln58_5_fu_1407_p2[32'd24];

assign tmp_137_fu_1421_p3 = add_ln58_4_fu_1401_p2[32'd23];

assign tmp_138_fu_1522_p3 = add_ln58_7_fu_1516_p2[32'd24];

assign tmp_139_fu_1530_p3 = add_ln58_6_fu_1510_p2[32'd23];

assign tmp_13_address0 = zext_ln58_fu_1106_p1;

assign tmp_13_ce0 = tmp_13_ce0_local;

assign tmp_140_fu_1631_p3 = add_ln58_9_fu_1625_p2[32'd24];

assign tmp_141_fu_1639_p3 = add_ln58_8_fu_1619_p2[32'd23];

assign tmp_142_fu_1740_p3 = add_ln58_11_fu_1734_p2[32'd24];

assign tmp_143_fu_1748_p3 = add_ln58_10_fu_1728_p2[32'd23];

assign tmp_144_fu_1849_p3 = add_ln58_13_fu_1843_p2[32'd24];

assign tmp_145_fu_1857_p3 = add_ln58_12_fu_1837_p2[32'd23];

assign tmp_146_fu_1958_p3 = add_ln58_15_fu_1952_p2[32'd24];

assign tmp_147_fu_1966_p3 = add_ln58_14_fu_1946_p2[32'd23];

assign tmp_14_address0 = zext_ln58_fu_1106_p1;

assign tmp_14_ce0 = tmp_14_ce0_local;

assign tmp_15_address0 = zext_ln58_fu_1106_p1;

assign tmp_15_ce0 = tmp_15_ce0_local;

assign tmp_16_address0 = zext_ln58_reg_2048;

assign tmp_16_ce0 = tmp_16_ce0_local;

assign tmp_17_address0 = zext_ln58_reg_2048;

assign tmp_17_ce0 = tmp_17_ce0_local;

assign tmp_18_address0 = zext_ln58_reg_2048;

assign tmp_18_ce0 = tmp_18_ce0_local;

assign tmp_19_address0 = zext_ln58_reg_2048;

assign tmp_19_ce0 = tmp_19_ce0_local;

assign tmp_1_address0 = zext_ln58_fu_1106_p1;

assign tmp_1_ce0 = tmp_1_ce0_local;

assign tmp_20_address0 = zext_ln58_reg_2048;

assign tmp_20_ce0 = tmp_20_ce0_local;

assign tmp_21_address0 = zext_ln58_reg_2048;

assign tmp_21_ce0 = tmp_21_ce0_local;

assign tmp_22_address0 = zext_ln58_reg_2048;

assign tmp_22_ce0 = tmp_22_ce0_local;

assign tmp_23_address0 = zext_ln58_reg_2048;

assign tmp_23_ce0 = tmp_23_ce0_local;

assign tmp_24_address0 = zext_ln58_reg_2048;

assign tmp_24_ce0 = tmp_24_ce0_local;

assign tmp_25_address0 = zext_ln58_reg_2048;

assign tmp_25_ce0 = tmp_25_ce0_local;

assign tmp_26_address0 = zext_ln58_reg_2048;

assign tmp_26_ce0 = tmp_26_ce0_local;

assign tmp_27_address0 = zext_ln58_reg_2048;

assign tmp_27_ce0 = tmp_27_ce0_local;

assign tmp_28_address0 = zext_ln58_reg_2048;

assign tmp_28_ce0 = tmp_28_ce0_local;

assign tmp_29_address0 = zext_ln58_reg_2048;

assign tmp_29_ce0 = tmp_29_ce0_local;

assign tmp_2_address0 = zext_ln58_fu_1106_p1;

assign tmp_2_ce0 = tmp_2_ce0_local;

assign tmp_30_address0 = zext_ln58_reg_2048;

assign tmp_30_ce0 = tmp_30_ce0_local;

assign tmp_31_address0 = zext_ln58_reg_2048;

assign tmp_31_ce0 = tmp_31_ce0_local;

assign tmp_32_address0 = zext_ln58_reg_2048;

assign tmp_32_ce0 = tmp_32_ce0_local;

assign tmp_33_address0 = zext_ln58_reg_2048;

assign tmp_33_ce0 = tmp_33_ce0_local;

assign tmp_34_address0 = zext_ln58_reg_2048;

assign tmp_34_ce0 = tmp_34_ce0_local;

assign tmp_35_address0 = zext_ln58_reg_2048;

assign tmp_35_ce0 = tmp_35_ce0_local;

assign tmp_36_address0 = zext_ln58_reg_2048;

assign tmp_36_ce0 = tmp_36_ce0_local;

assign tmp_37_address0 = zext_ln58_reg_2048;

assign tmp_37_ce0 = tmp_37_ce0_local;

assign tmp_38_address0 = zext_ln58_reg_2048;

assign tmp_38_ce0 = tmp_38_ce0_local;

assign tmp_39_address0 = zext_ln58_reg_2048;

assign tmp_39_ce0 = tmp_39_ce0_local;

assign tmp_3_address0 = zext_ln58_fu_1106_p1;

assign tmp_3_ce0 = tmp_3_ce0_local;

assign tmp_40_address0 = zext_ln58_reg_2048;

assign tmp_40_ce0 = tmp_40_ce0_local;

assign tmp_41_address0 = zext_ln58_reg_2048;

assign tmp_41_ce0 = tmp_41_ce0_local;

assign tmp_42_address0 = zext_ln58_reg_2048;

assign tmp_42_ce0 = tmp_42_ce0_local;

assign tmp_43_address0 = zext_ln58_reg_2048;

assign tmp_43_ce0 = tmp_43_ce0_local;

assign tmp_44_address0 = zext_ln58_reg_2048;

assign tmp_44_ce0 = tmp_44_ce0_local;

assign tmp_45_address0 = zext_ln58_reg_2048;

assign tmp_45_ce0 = tmp_45_ce0_local;

assign tmp_46_address0 = zext_ln58_reg_2048;

assign tmp_46_ce0 = tmp_46_ce0_local;

assign tmp_47_address0 = zext_ln58_reg_2048;

assign tmp_47_ce0 = tmp_47_ce0_local;

assign tmp_48_address0 = zext_ln58_reg_2048;

assign tmp_48_ce0 = tmp_48_ce0_local;

assign tmp_49_address0 = zext_ln58_reg_2048;

assign tmp_49_ce0 = tmp_49_ce0_local;

assign tmp_4_address0 = zext_ln58_fu_1106_p1;

assign tmp_4_ce0 = tmp_4_ce0_local;

assign tmp_50_address0 = zext_ln58_reg_2048;

assign tmp_50_ce0 = tmp_50_ce0_local;

assign tmp_51_address0 = zext_ln58_reg_2048;

assign tmp_51_ce0 = tmp_51_ce0_local;

assign tmp_52_address0 = zext_ln58_reg_2048;

assign tmp_52_ce0 = tmp_52_ce0_local;

assign tmp_53_address0 = zext_ln58_reg_2048;

assign tmp_53_ce0 = tmp_53_ce0_local;

assign tmp_54_address0 = zext_ln58_reg_2048;

assign tmp_54_ce0 = tmp_54_ce0_local;

assign tmp_55_address0 = zext_ln58_reg_2048;

assign tmp_55_ce0 = tmp_55_ce0_local;

assign tmp_56_address0 = zext_ln58_reg_2048;

assign tmp_56_ce0 = tmp_56_ce0_local;

assign tmp_57_address0 = zext_ln58_reg_2048;

assign tmp_57_ce0 = tmp_57_ce0_local;

assign tmp_58_address0 = zext_ln58_reg_2048;

assign tmp_58_ce0 = tmp_58_ce0_local;

assign tmp_59_address0 = zext_ln58_reg_2048;

assign tmp_59_ce0 = tmp_59_ce0_local;

assign tmp_5_address0 = zext_ln58_fu_1106_p1;

assign tmp_5_ce0 = tmp_5_ce0_local;

assign tmp_60_address0 = zext_ln58_reg_2048;

assign tmp_60_ce0 = tmp_60_ce0_local;

assign tmp_61_address0 = zext_ln58_reg_2048;

assign tmp_61_ce0 = tmp_61_ce0_local;

assign tmp_62_address0 = zext_ln58_reg_2048;

assign tmp_62_ce0 = tmp_62_ce0_local;

assign tmp_63_address0 = zext_ln58_reg_2048;

assign tmp_63_ce0 = tmp_63_ce0_local;

assign tmp_6_address0 = zext_ln58_fu_1106_p1;

assign tmp_6_ce0 = tmp_6_ce0_local;

assign tmp_7_address0 = zext_ln58_fu_1106_p1;

assign tmp_7_ce0 = tmp_7_ce0_local;

assign tmp_81_fu_1137_p17 = 'bx;

assign tmp_84_fu_1176_p17 = 'bx;

assign tmp_87_fu_1358_p17 = 'bx;

assign tmp_8_address0 = zext_ln58_fu_1106_p1;

assign tmp_8_ce0 = tmp_8_ce0_local;

assign tmp_90_fu_1467_p17 = 'bx;

assign tmp_93_fu_1576_p17 = 'bx;

assign tmp_96_fu_1685_p17 = 'bx;

assign tmp_99_fu_1794_p17 = 'bx;

assign tmp_9_address0 = zext_ln58_fu_1106_p1;

assign tmp_9_ce0 = tmp_9_ce0_local;

assign tmp_address0 = zext_ln58_fu_1106_p1;

assign tmp_ce0 = tmp_ce0_local;

assign tmp_s_fu_1098_p3 = {{lshr_ln5_fu_1088_p4}, {lshr_ln1}};

assign xor_ln58_10_fu_1756_p2 = (tmp_142_fu_1740_p3 ^ 1'd1);

assign xor_ln58_11_fu_1768_p2 = (tmp_143_fu_1748_p3 ^ tmp_142_fu_1740_p3);

assign xor_ln58_12_fu_1865_p2 = (tmp_144_fu_1849_p3 ^ 1'd1);

assign xor_ln58_13_fu_1877_p2 = (tmp_145_fu_1857_p3 ^ tmp_144_fu_1849_p3);

assign xor_ln58_14_fu_1974_p2 = (tmp_146_fu_1958_p3 ^ 1'd1);

assign xor_ln58_15_fu_1986_p2 = (tmp_147_fu_1966_p3 ^ tmp_146_fu_1958_p3);

assign xor_ln58_1_fu_1264_p2 = (tmp_133_fu_1244_p3 ^ tmp_132_fu_1236_p3);

assign xor_ln58_2_fu_1320_p2 = (tmp_134_fu_1304_p3 ^ 1'd1);

assign xor_ln58_3_fu_1332_p2 = (tmp_135_fu_1312_p3 ^ tmp_134_fu_1304_p3);

assign xor_ln58_4_fu_1429_p2 = (tmp_136_fu_1413_p3 ^ 1'd1);

assign xor_ln58_5_fu_1441_p2 = (tmp_137_fu_1421_p3 ^ tmp_136_fu_1413_p3);

assign xor_ln58_6_fu_1538_p2 = (tmp_138_fu_1522_p3 ^ 1'd1);

assign xor_ln58_7_fu_1550_p2 = (tmp_139_fu_1530_p3 ^ tmp_138_fu_1522_p3);

assign xor_ln58_8_fu_1647_p2 = (tmp_140_fu_1631_p3 ^ 1'd1);

assign xor_ln58_9_fu_1659_p2 = (tmp_141_fu_1639_p3 ^ tmp_140_fu_1631_p3);

assign xor_ln58_fu_1252_p2 = (tmp_132_fu_1236_p3 ^ 1'd1);

assign zext_ln58_fu_1106_p1 = tmp_s_fu_1098_p3;

always @ (posedge ap_clk) begin
    zext_ln58_reg_2048[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_7
