"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/c_addsub_v12_0_12
"C:\Program Files\ModelSim\win64/vmap" c_addsub_v12_0_12 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/c_addsub_v12_0_12
"C:\Program Files\ModelSim\win64/vcom"  -64 -93 -work c_addsub_v12_0_12 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/c_addsub_v12_0_12/.cxl.vhdl.c_addsub_v12_0_12.c_addsub_v12_0_12.nt64.cmf
