{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1602462412210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1602462412213 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "frequency_meter_Nios_display 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"frequency_meter_Nios_display\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1602462412341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602462412395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602462412395 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK PLL_All:pll_all\|PLL_All_0002:pll_all_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"PLL_All:pll_all\|PLL_All_0002:pll_all_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1602462412538 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1602462413003 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1602462414310 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1602462414678 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "1 " "1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "lvds_freq lvds_freq(n) " "differential I/O pin \"lvds_freq\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"lvds_freq(n)\"." {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { lvds_freq } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lvds_freq" } { 0 "lvds_freq(n)" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 693 14046 14942 0 0 ""} { 0 { 0 ""} 0 932 14046 14942 0 0 ""}  }  } } { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { lvds_freq(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1602462421996 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1602462421996 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1602462422270 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_All:pll_all\|PLL_All_0002:pll_all_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2659 global CLKCTRL_G7 " "PLL_All:pll_all\|PLL_All_0002:pll_all_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2659 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1602462422769 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_All:pll_all\|PLL_All_0002:pll_all_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 1531 global CLKCTRL_G2 " "PLL_All:pll_all\|PLL_All_0002:pll_all_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 1531 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1602462422769 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_All:pll_all\|PLL_All_0002:pll_all_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 32 global CLKCTRL_G1 " "PLL_All:pll_all\|PLL_All_0002:pll_all_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 32 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1602462422769 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 877 global CLKCTRL_G3 " "altera_internal_jtag~TCKUTAPCLKENA0 with 877 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1602462422769 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1602462422769 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1602462422769 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602462422771 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1602462424363 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1602462424363 ""}
{ "Info" "ISTA_SDC_FOUND" "Nios_display_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Nios_display_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1602462424451 ""}
{ "Info" "ISTA_SDC_FOUND" "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1602462424471 ""}
{ "Info" "ISTA_SDC_FOUND" "frequency_meter_Nios_display.SDC " "Reading SDC File: 'frequency_meter_Nios_display.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1602462424490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 9 CLOCK2_50 port " "Ignored filter at frequency_meter_Nios_display.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602462424494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock frequency_meter_Nios_display.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at frequency_meter_Nios_display.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK2_50\] " "create_clock -period 20.000ns \[get_ports CLOCK2_50\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424498 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 10 CLOCK3_50 port " "Ignored filter at frequency_meter_Nios_display.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602462424499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock frequency_meter_Nios_display.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at frequency_meter_Nios_display.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK3_50\] " "create_clock -period 20.000ns \[get_ports CLOCK3_50\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424500 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 11 CLOCK4_50 port " "Ignored filter at frequency_meter_Nios_display.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602462424500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock frequency_meter_Nios_display.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at frequency_meter_Nios_display.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK4_50\] " "create_clock -period 20.000ns \[get_ports CLOCK4_50\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424500 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 12 CLOCK_50 port " "Ignored filter at frequency_meter_Nios_display.sdc(12): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602462424501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock frequency_meter_Nios_display.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at frequency_meter_Nios_display.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50\] " "create_clock -period 20.000ns \[get_ports CLOCK_50\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424501 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424501 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 14 DRAM_CLK port " "Ignored filter at frequency_meter_Nios_display.sdc(14): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602462424501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock frequency_meter_Nios_display.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at frequency_meter_Nios_display.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424502 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424502 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1602462424503 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 32 -duty_cycle 50.00 -name \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 32 -duty_cycle 50.00 -name \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1602462424510 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 16 -duty_cycle 50.00 -name \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 16 -duty_cycle 50.00 -name \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1602462424510 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1602462424510 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1602462424510 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1602462424510 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1602462424513 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 46 DRAM_DQ* port " "Ignored filter at frequency_meter_Nios_display.sdc(46): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602462424513 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 46 clk_dram clock " "Ignored filter at frequency_meter_Nios_display.sdc(46): clk_dram could not be matched with a clock" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602462424513 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay frequency_meter_Nios_display.sdc 46 Argument <targets> is an empty collection " "Ignored set_input_delay at frequency_meter_Nios_display.sdc(46): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424515 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay frequency_meter_Nios_display.sdc 46 Argument -clock is not an object ID " "Ignored set_input_delay at frequency_meter_Nios_display.sdc(46): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay frequency_meter_Nios_display.sdc 47 Argument <targets> is an empty collection " "Ignored set_input_delay at frequency_meter_Nios_display.sdc(47): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424516 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay frequency_meter_Nios_display.sdc 47 Argument -clock is not an object ID " "Ignored set_input_delay at frequency_meter_Nios_display.sdc(47): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 57 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424516 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 57 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 58 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424517 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 58 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 59 DRAM_ADDR* port " "Ignored filter at frequency_meter_Nios_display.sdc(59): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602462424517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 59 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424518 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 59 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 60 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424518 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 60 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 61 DRAM_*DQM port " "Ignored filter at frequency_meter_Nios_display.sdc(61): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602462424519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 61 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424519 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 61 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 62 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424520 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 62 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 63 DRAM_BA* port " "Ignored filter at frequency_meter_Nios_display.sdc(63): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602462424520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 63 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424521 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 63 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 64 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424522 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 65 DRAM_RAS_N port " "Ignored filter at frequency_meter_Nios_display.sdc(65): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602462424522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 65 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424522 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424522 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(66): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 67 DRAM_CAS_N port " "Ignored filter at frequency_meter_Nios_display.sdc(67): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602462424523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424523 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(67): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424523 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 69 DRAM_WE_N port " "Ignored filter at frequency_meter_Nios_display.sdc(69): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602462424524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424524 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424524 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 71 DRAM_CKE port " "Ignored filter at frequency_meter_Nios_display.sdc(71): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602462424524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424525 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424525 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "frequency_meter_Nios_display.sdc 73 DRAM_CS_N port " "Ignored filter at frequency_meter_Nios_display.sdc(73): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602462424525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424525 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602462424526 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay frequency_meter_Nios_display.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at frequency_meter_Nios_display.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602462424526 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "No clocks found on or feeding the specified source node: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1602462424563 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1602462424563 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1602462424564 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: pll_all\|pll_all_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1602462424564 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Ignoring clock spec: pll_all\|pll_all_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk Reason: Clock derived from ignored clock: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1602462424565 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register count_en FPGA_CLK1_50 " "Register count_en is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602462424569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602462424569 "|frequency_meter_Nios_display|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_m_module:freq_meter\|cout_b " "Node: freq_m_module:freq_meter\|cout_b was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_m_module:freq_meter\|freq_mem\[17\] freq_m_module:freq_meter\|cout_b " "Register freq_m_module:freq_meter\|freq_mem\[17\] is being clocked by freq_m_module:freq_meter\|cout_b" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602462424569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602462424569 "|frequency_meter_Nios_display|freq_m_module:freq_meter|cout_b"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1602462424707 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_all\|pll_all_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1602462424731 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1602462424731 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1602462424733 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602462424734 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602462424734 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602462424734 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1602462424734 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1602462425029 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602462425046 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602462425087 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1602462425118 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1602462425178 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1602462425196 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1602462426112 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1602462426132 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1602462426132 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1602462426132 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1602462426132 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602462426803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1602462432067 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1602462433679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602462461539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1602462501756 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1602462511936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:50 " "Fitter placement operations ending: elapsed time is 00:00:50" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602462511937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1602462515626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1602462529133 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1602462529133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1602462537978 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1602462537978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602462537982 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.65 " "Total time spent on timing analysis during the Fitter is 6.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1602462548022 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602462548214 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602462555880 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602462555885 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602462563576 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:33 " "Fitter post-fit operations ending: elapsed time is 00:00:33" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602462581483 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1602462582239 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "28 " "Following 28 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 653 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 654 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 655 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 656 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 657 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 658 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 659 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 660 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 661 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 662 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 674 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 675 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 676 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 677 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 678 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 679 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 680 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 681 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 682 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 684 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 685 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 686 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 687 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 688 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently enabled " "Pin GPIO\[10\] has a permanently enabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 663 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently enabled " "Pin GPIO\[11\] has a permanently enabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 664 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently enabled " "Pin GPIO\[12\] has a permanently enabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 665 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently enabled " "Pin GPIO\[30\] has a permanently enabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/" { { 0 { 0 ""} 0 683 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602462582332 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1602462582332 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.fit.smsg " "Generated suppressed messages file C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1602462583291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 75 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6417 " "Peak virtual memory: 6417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602462587869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 12 03:29:47 2020 " "Processing ended: Mon Oct 12 03:29:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602462587869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:57 " "Elapsed time: 00:02:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602462587869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:36 " "Total CPU time (on all processors): 00:05:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602462587869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1602462587869 ""}
