

================================================================
== Vivado HLS Report for 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_s'
================================================================
* Date:           Fri Jun 27 09:42:51 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      327|      327| 1.635 us | 1.635 us |  327|  327|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTopWidth     |       18|       18|         1|          -|          -|    18|    no    |
        |- PadMain         |      288|      288|        18|          -|          -|    16|    no    |
        | + CopyMain       |       16|       16|         1|          -|          -|    16|    no    |
        |- PadBottomWidth  |       18|       18|         1|          -|          -|    18|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    118|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    219|    -|
|Register         |        -|      -|      32|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      32|    337|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_fu_164_p2               |     +    |      0|  0|  15|           5|           1|
    |j_5_fu_208_p2             |     +    |      0|  0|  15|           5|           1|
    |j_6_fu_176_p2             |     +    |      0|  0|  15|           5|           1|
    |j_fu_152_p2               |     +    |      0|  0|  15|           5|           1|
    |ap_block_state2           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op23  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op46  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln53_fu_146_p2       |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln59_fu_158_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln65_fu_170_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln77_fu_202_p2       |   icmp   |      0|  0|  11|           5|           5|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 118|          47|          33|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  33|          6|    1|          6|
    |ap_done                |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n  |   9|          2|    1|          2|
    |i1_0_reg_113           |   9|          2|    5|         10|
    |j3_0_reg_124           |   9|          2|    5|         10|
    |j6_0_reg_135           |   9|          2|    5|         10|
    |j_0_reg_102            |   9|          2|    5|         10|
    |real_start             |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_0_V_din     |  15|          3|   16|         48|
    |res_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_din     |  15|          3|   16|         48|
    |res_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_2_V_din     |  15|          3|   16|         48|
    |res_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_3_V_din     |  15|          3|   16|         48|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 219|         46|   95|        258|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  5|   0|    5|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i1_0_reg_113    |  5|   0|    5|          0|
    |i_reg_225       |  5|   0|    5|          0|
    |j3_0_reg_124    |  5|   0|    5|          0|
    |j6_0_reg_135    |  5|   0|    5|          0|
    |j_0_reg_102     |  5|   0|    5|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 32|   0|   32|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config23> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config23> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config23> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config23> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config23> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config23> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config23> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config23> | return value |
|start_out                | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config23> | return value |
|start_write              | out |    1| ap_ctrl_hs | zeropad2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config23> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                              data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                              data_V_data_0_V                             |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                              data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                              data_V_data_1_V                             |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                              data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                              data_V_data_2_V                             |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                              data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                              data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                              data_V_data_3_V                             |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                              res_V_data_0_V                              |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_0_V                              |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                              res_V_data_0_V                              |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                              res_V_data_1_V                              |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_1_V                              |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                              res_V_data_1_V                              |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                              res_V_data_2_V                              |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_2_V                              |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                              res_V_data_2_V                              |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                              res_V_data_3_V                              |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_3_V                              |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                              res_V_data_3_V                              |    pointer   |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

