==39316== Cachegrind, a cache and branch-prediction profiler
==39316== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39316== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39316== Command: ./sift .
==39316== 
--39316-- warning: L3 cache found, using its data for the LL simulation.
--39316-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39316-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39316== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39316== (see section Limitations in user manual)
==39316== NOTE: further instances of this message will not be shown
==39316== 
==39316== I   refs:      3,167,698,658
==39316== I1  misses:            2,427
==39316== LLi misses:            1,943
==39316== I1  miss rate:          0.00%
==39316== LLi miss rate:          0.00%
==39316== 
==39316== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39316== D1  misses:       13,968,207  ( 11,398,625 rd   +   2,569,582 wr)
==39316== LLd misses:        3,819,223  (  1,984,126 rd   +   1,835,097 wr)
==39316== D1  miss rate:           1.4% (        1.7%     +         0.9%  )
==39316== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39316== 
==39316== LL refs:          13,970,634  ( 11,401,052 rd   +   2,569,582 wr)
==39316== LL misses:         3,821,166  (  1,986,069 rd   +   1,835,097 wr)
==39316== LL miss rate:            0.1% (        0.1%     +         0.6%  )
