{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760678503112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760678503114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 16:21:42 2025 " "Processing started: Fri Oct 17 16:21:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760678503114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760678503114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ece_2072_project -c ece_2072_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ece_2072_project -c ece_2072_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760678503114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760678503580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760678503580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_simple_proc.v 2 2 " "Found 2 design units, including 2 entities, in source file top_level_simple_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_simple_proc " "Found entity 1: top_level_simple_proc" {  } { { "top_level_simple_proc.v" "" { Text "C:/ECE2072/Project/top_level_simple_proc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760678510544 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7_tick_decoder " "Found entity 2: seg7_tick_decoder" {  } { { "top_level_simple_proc.v" "" { Text "C:/ECE2072/Project/top_level_simple_proc.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760678510544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760678510544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file components_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 components_tb " "Found entity 1: components_tb" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760678510548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760678510548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.v 5 5 " "Found 5 design units, including 5 entities, in source file components.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760678510552 ""} { "Info" "ISGN_ENTITY_NAME" "2 tick_FSM " "Found entity 2: tick_FSM" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760678510552 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplexer " "Found entity 3: multiplexer" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760678510552 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU " "Found entity 4: ALU" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760678510552 ""} { "Info" "ISGN_ENTITY_NAME" "5 register_n " "Found entity 5: register_n" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760678510552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760678510552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_proc " "Found entity 1: simple_proc" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760678510556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760678510556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_simple_proc " "Elaborating entity \"top_level_simple_proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760678510597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_proc simple_proc:u_proc " "Elaborating entity \"simple_proc\" for hierarchy \"simple_proc:u_proc\"" {  } { { "top_level_simple_proc.v" "u_proc" { Text "C:/ECE2072/Project/top_level_simple_proc.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760678510599 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proc.v(94) " "Verilog HDL Case Statement information at proc.v(94): all case item expressions in this case statement are onehot" {  } { { "proc.v" "" { Text "C:/ECE2072/Project/proc.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1760678510602 "|top_level_simple_proc|simple_proc:u_proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend simple_proc:u_proc\|sign_extend:u_se " "Elaborating entity \"sign_extend\" for hierarchy \"simple_proc:u_proc\|sign_extend:u_se\"" {  } { { "proc.v" "u_se" { Text "C:/ECE2072/Project/proc.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760678510630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_FSM simple_proc:u_proc\|tick_FSM:u_tick " "Elaborating entity \"tick_FSM\" for hierarchy \"simple_proc:u_proc\|tick_FSM:u_tick\"" {  } { { "proc.v" "u_tick" { Text "C:/ECE2072/Project/proc.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760678510638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU simple_proc:u_proc\|ALU:u_alu " "Elaborating entity \"ALU\" for hierarchy \"simple_proc:u_proc\|ALU:u_alu\"" {  } { { "proc.v" "u_alu" { Text "C:/ECE2072/Project/proc.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760678510644 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "components.v(85) " "Verilog HDL warning at components.v(85): converting signed shift amount to unsigned" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 85 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1760678510648 "|top_level_simple_proc|simple_proc:u_proc|ALU:u_alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "components.v(87) " "Verilog HDL warning at components.v(87): converting signed shift amount to unsigned" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 87 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1760678510648 "|top_level_simple_proc|simple_proc:u_proc|ALU:u_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n simple_proc:u_proc\|register_n:u_G " "Elaborating entity \"register_n\" for hierarchy \"simple_proc:u_proc\|register_n:u_G\"" {  } { { "proc.v" "u_G" { Text "C:/ECE2072/Project/proc.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760678510653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer simple_proc:u_proc\|multiplexer:u_mux " "Elaborating entity \"multiplexer\" for hierarchy \"simple_proc:u_proc\|multiplexer:u_mux\"" {  } { { "proc.v" "u_mux" { Text "C:/ECE2072/Project/proc.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760678510683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_tick_decoder seg7_tick_decoder:u_seg7 " "Elaborating entity \"seg7_tick_decoder\" for hierarchy \"seg7_tick_decoder:u_seg7\"" {  } { { "top_level_simple_proc.v" "u_seg7" { Text "C:/ECE2072/Project/top_level_simple_proc.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760678510696 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top_level_simple_proc.v(48) " "Verilog HDL Case Statement information at top_level_simple_proc.v(48): all case item expressions in this case statement are onehot" {  } { { "top_level_simple_proc.v" "" { Text "C:/ECE2072/Project/top_level_simple_proc.v" 48 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1760678510699 "|top_level_simple_proc|seg7_tick_decoder:u_seg7"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1760678512117 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1760678512117 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "top_level_simple_proc.v" "" { Text "C:/ECE2072/Project/top_level_simple_proc.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760678512259 "|top_level_simple_proc|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1760678512259 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760678512453 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 " "78 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1760678514025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760678514697 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760678514697 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "316 " "Implemented 316 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760678514844 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760678514844 ""} { "Info" "ICUT_CUT_TM_LCELLS" "288 " "Implemented 288 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760678514844 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760678514844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760678514911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 16:21:54 2025 " "Processing ended: Fri Oct 17 16:21:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760678514911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760678514911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760678514911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760678514911 ""}
