#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul  4 13:41:32 2023
# Process ID: 3772
# Current directory: H:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1
# Command line: vivado.exe -log uart_tx_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source uart_tx_test.tcl -notrace
# Log file: H:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/uart_tx_test.vdi
# Journal file: H:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source uart_tx_test.tcl -notrace
Command: link_design -top uart_tx_test -part xc7z020clg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-454] Reading design checkpoint 'h:/FPGA/souce/11_uart_tx/uart_tx.gen/sources_1/ip/vio_0/vio_0.dcp' for cell 'vio_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1141.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: vio_0 UUID: 3e848536-4072-5514-988e-f94a9a327d34 
Parsing XDC File [h:/FPGA/souce/11_uart_tx/uart_tx.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_0'
Finished Parsing XDC File [h:/FPGA/souce/11_uart_tx/uart_tx.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio_0'
Parsing XDC File [H:/FPGA/souce/11_uart_tx/uart_tx.srcs/constrs_1/new/uart_tx_test.xdc]
Finished Parsing XDC File [H:/FPGA/souce/11_uart_tx/uart_tx.srcs/constrs_1/new/uart_tx_test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1141.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.289 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.801 . Memory (MB): peak = 1141.289 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21966020a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1617.762 ; gain = 476.473

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 07d60369d6382120.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [h:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/.Xil/Vivado-3772-Snail/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [h:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/.Xil/Vivado-3772-Snail/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [h:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/.Xil/Vivado-3772-Snail/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [h:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/.Xil/Vivado-3772-Snail/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [h:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/.Xil/Vivado-3772-Snail/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [h:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/.Xil/Vivado-3772-Snail/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [h:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/.Xil/Vivado-3772-Snail/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [h:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/.Xil/Vivado-3772-Snail/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [h:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/.Xil/Vivado-3772-Snail/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [h:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/.Xil/Vivado-3772-Snail/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1881.293 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1aeda7fdc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1881.293 ; gain = 45.273

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1dc950107

Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1881.293 ; gain = 45.273
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Retarget, 44 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1dc950107

Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1881.293 ; gain = 45.273
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 44 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1179c13f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1881.293 ; gain = 45.273
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 842 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1179c13f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1881.293 ; gain = 45.273
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1179c13f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1881.293 ; gain = 45.273
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1179c13f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1881.293 ; gain = 45.273
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               6  |                                             44  |
|  Constant propagation         |               0  |               0  |                                             44  |
|  Sweep                        |               0  |               0  |                                            842  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             54  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1881.293 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ba26a087

Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1881.293 ; gain = 45.273

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ba26a087

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1881.293 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ba26a087

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1881.293 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1881.293 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ba26a087

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1881.293 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1881.293 ; gain = 740.004
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1881.293 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/uart_tx_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file uart_tx_test_drc_opted.rpt -pb uart_tx_test_drc_opted.pb -rpx uart_tx_test_drc_opted.rpx
Command: report_drc -file uart_tx_test_drc_opted.rpt -pb uart_tx_test_drc_opted.pb -rpx uart_tx_test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file H:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/uart_tx_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1895.590 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18fbe5631

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1895.590 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.590 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11e1b00c7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.323 . Memory (MB): peak = 1895.590 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21befce05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.574 . Memory (MB): peak = 1895.590 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21befce05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.577 . Memory (MB): peak = 1895.590 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 21befce05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.584 . Memory (MB): peak = 1895.590 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18792a7e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.708 . Memory (MB): peak = 1895.590 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 182ea9711

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.779 . Memory (MB): peak = 1895.590 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 90 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 40 nets or cells. Created 0 new cell, deleted 40 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.590 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             40  |                    40  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             40  |                    40  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 25351c340

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.590 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 21daad5f5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.590 ; gain = 0.000
Phase 2 Global Placement | Checksum: 21daad5f5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.590 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20a393419

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.590 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25047253e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.590 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 274a8731c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.590 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2616195b9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.590 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f813b83f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.590 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2c93ecca4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.590 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2bd49ab45

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.590 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2bd49ab45

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1895.590 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11b23d7f2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=28.888 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 64b13f98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1895.590 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 14459ba11

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1895.590 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 11b23d7f2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1895.590 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=28.888. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1895.590 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1857872e3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1895.590 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1857872e3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1895.590 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1857872e3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1895.590 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1857872e3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1895.590 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.590 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1895.590 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 151744672

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1895.590 ; gain = 0.000
Ending Placer Task | Checksum: e5ed434a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1895.590 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1895.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/uart_tx_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file uart_tx_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1895.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file uart_tx_test_utilization_placed.rpt -pb uart_tx_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file uart_tx_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1895.590 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1911.445 ; gain = 15.855
INFO: [Common 17-1381] The checkpoint 'H:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/uart_tx_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e0dae2b0 ConstDB: 0 ShapeSum: 512609a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: faa80d57

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2017.234 ; gain = 104.641
Post Restoration Checksum: NetGraph: 433fc4fa NumContArr: b768485d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: faa80d57

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2017.258 ; gain = 104.664

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: faa80d57

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2023.684 ; gain = 111.090

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: faa80d57

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2023.684 ; gain = 111.090
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 157bfdbc2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2037.836 ; gain = 125.242
INFO: [Route 35-416] Intermediate Timing Summary | WNS=28.842 | TNS=0.000  | WHS=-0.219 | THS=-38.090|

Phase 2 Router Initialization | Checksum: 1602890cc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2037.836 ; gain = 125.242

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1352
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1352
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1602890cc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2043.531 ; gain = 130.938
Phase 3 Initial Routing | Checksum: 190e70448

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2043.531 ; gain = 130.938

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.886 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d7452437

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2043.531 ; gain = 130.938
Phase 4 Rip-up And Reroute | Checksum: 1d7452437

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2043.531 ; gain = 130.938

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d7452437

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2043.531 ; gain = 130.938

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d7452437

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2043.531 ; gain = 130.938
Phase 5 Delay and Skew Optimization | Checksum: 1d7452437

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2043.531 ; gain = 130.938

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2348adf0a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2043.531 ; gain = 130.938
INFO: [Route 35-416] Intermediate Timing Summary | WNS=28.016 | TNS=0.000  | WHS=0.048  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2348adf0a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2043.531 ; gain = 130.938
Phase 6 Post Hold Fix | Checksum: 2348adf0a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2043.531 ; gain = 130.938

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.117894 %
  Global Horizontal Routing Utilization  = 0.144692 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e73cae8a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2043.531 ; gain = 130.938

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e73cae8a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2043.531 ; gain = 130.938

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 146dfcbe8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2043.531 ; gain = 130.938

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=28.016 | TNS=0.000  | WHS=0.048  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 146dfcbe8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2043.531 ; gain = 130.938
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2043.531 ; gain = 130.938

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2043.531 ; gain = 132.086
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.161 . Memory (MB): peak = 2062.160 ; gain = 18.629
INFO: [Common 17-1381] The checkpoint 'H:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/uart_tx_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file uart_tx_test_drc_routed.rpt -pb uart_tx_test_drc_routed.pb -rpx uart_tx_test_drc_routed.rpx
Command: report_drc -file uart_tx_test_drc_routed.rpt -pb uart_tx_test_drc_routed.pb -rpx uart_tx_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file H:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/uart_tx_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file uart_tx_test_methodology_drc_routed.rpt -pb uart_tx_test_methodology_drc_routed.pb -rpx uart_tx_test_methodology_drc_routed.rpx
Command: report_methodology -file uart_tx_test_methodology_drc_routed.rpt -pb uart_tx_test_methodology_drc_routed.pb -rpx uart_tx_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file H:/FPGA/souce/11_uart_tx/uart_tx.runs/impl_1/uart_tx_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file uart_tx_test_power_routed.rpt -pb uart_tx_test_power_summary_routed.pb -rpx uart_tx_test_power_routed.rpx
Command: report_power -file uart_tx_test_power_routed.rpt -pb uart_tx_test_power_summary_routed.pb -rpx uart_tx_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file uart_tx_test_route_status.rpt -pb uart_tx_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file uart_tx_test_timing_summary_routed.rpt -pb uart_tx_test_timing_summary_routed.pb -rpx uart_tx_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file uart_tx_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file uart_tx_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file uart_tx_test_bus_skew_routed.rpt -pb uart_tx_test_bus_skew_routed.pb -rpx uart_tx_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jul  4 13:42:36 2023...
