###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Tue Nov 11 20:18:32 2025
#  Design:            MCU
#  Command:           report_clock_timing \
#    -type skew \
#    -nworst 10 > $REPORT_DIR/$DESIGN_NAME.report_clock_timing.skew.signoff.rpt
###############################################################

  Clock: smclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.145	          	ri   spi1/baud_counter_reg[7]/CK
       0.190	    -0.045	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.145	          	ri   spi1/baud_counter_reg[6]/CK
       0.190	    -0.045	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.145	          	ri   spi1/baud_counter_reg[5]/CK
       0.190	    -0.045	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.145	          	ri   spi1/baud_counter_reg[4]/CK
       0.190	    -0.045	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.145	          	ri   spi1/baud_counter_reg[3]/CK
       0.190	    -0.045	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.145	          	ri   spi1/baud_counter_reg[2]/CK
       0.190	    -0.045	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.145	          	ri   spi1/baud_counter_reg[1]/CK
       0.190	    -0.045	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.125	          	ri   spi0/baud_counter_reg[7]/CK
       0.164	    -0.039	    -0.000	ri   spi0/baud_counter_reg[0]/CK
            	     0.125	          	ri   spi0/baud_counter_reg[6]/CK
       0.164	    -0.039	    -0.000	ri   spi0/baud_counter_reg[0]/CK
            	     0.125	          	ri   spi0/baud_counter_reg[5]/CK
       0.164	    -0.039	    -0.000	ri   spi0/baud_counter_reg[0]/CK

  Clock: clk_cpu
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.595	          	ri   adddec0/write_data_reg[5]/CK
       0.668	    -0.073	    -0.000	r    system0/SYS_CLK_DIV_CR_reg[5]/CK
            	     0.595	          	ri   adddec0/write_data_reg[4]/CK
       0.668	    -0.073	    -0.000	r    system0/SYS_CLK_DIV_CR_reg[4]/CK
            	     0.595	          	ri   adddec0/write_data_reg[3]/CK
       0.668	    -0.073	    -0.000	r    system0/SYS_CLK_DIV_CR_reg[3]/CK
            	     0.595	          	ri   adddec0/write_data_reg[2]/CK
       0.668	    -0.073	    -0.000	r    system0/SYS_CLK_DIV_CR_reg[2]/CK
            	     0.595	          	ri   adddec0/write_data_reg[1]/CK
       0.668	    -0.073	    -0.000	r    system0/SYS_CLK_DIV_CR_reg[1]/CK
            	     0.595	          	ri   adddec0/write_data_reg[0]/CK
       0.668	    -0.073	    -0.000	r    system0/SYS_CLK_DIV_CR_reg[0]/CK
            	     0.595	          	ri   adddec0/write_data_reg[6]/CK
       0.662	    -0.067	    -0.000	r    system0/SYS_CRC_DATA_reg[6]/CK
            	     0.595	          	ri   adddec0/write_data_reg[5]/CK
       0.662	    -0.067	    -0.000	r    system0/SYS_CRC_DATA_reg[5]/CK
            	     0.595	          	ri   adddec0/write_data_reg[4]/CK
       0.662	    -0.067	    -0.000	r    system0/SYS_CRC_DATA_reg[4]/CK
            	     0.595	          	ri   adddec0/write_data_reg[3]/CK
       0.662	    -0.067	    -0.000	r    system0/SYS_CRC_DATA_reg[3]/CK

  Clock: clk_sck1
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.042	          	ri   spi1/s_counter_reg[5]/CK
       0.037	     0.005	    -0.000	r    spi1/s_tx_sreg_reg[13]/CK
            	     0.042	          	ri   spi1/s_counter_reg[4]/CK
       0.037	     0.005	    -0.000	r    spi1/s_tx_sreg_reg[13]/CK
            	     0.042	          	ri   spi1/s_counter_reg[3]/CK
       0.037	     0.005	    -0.000	r    spi1/s_tx_sreg_reg[13]/CK
            	     0.042	          	ri   spi1/s_counter_reg[2]/CK
       0.037	     0.005	    -0.000	r    spi1/s_tx_sreg_reg[13]/CK
            	     0.042	          	ri   spi1/s_counter_reg[1]/CK
       0.037	     0.005	    -0.000	r    spi1/s_tx_sreg_reg[13]/CK
            	     0.042	          	ri   spi1/s_counter_reg[3]/CK
       0.037	     0.005	    -0.000	r    spi1/s_tx_sreg_reg[23]/CK
            	     0.042	          	ri   spi1/s_counter_reg[2]/CK
       0.037	     0.005	    -0.000	r    spi1/s_tx_sreg_reg[28]/CK
            	     0.042	          	ri   spi1/s_counter_reg[2]/CK
       0.037	     0.005	    -0.000	r    spi1/s_tx_sreg_reg[23]/CK
            	     0.042	          	ri   spi1/s_counter_reg[2]/CK
       0.037	     0.005	    -0.000	r    spi1/s_tx_sreg_reg[18]/CK
            	     0.042	          	ri   spi1/s_counter_reg[1]/CK
       0.037	     0.005	    -0.000	r    spi1/s_tx_sreg_reg[28]/CK

  Clock: mclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.024	          	r    core/irq_handler_inst/single_isr_active_reg/CK
       0.144	    -0.119	    -0.000	r    core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
            	     0.024	          	r    core/irq_handler_inst/single_isr_active_reg/CK
       0.144	    -0.119	    -0.000	r    core/irq_handler_inst/highest_priority_irq_reg_reg[2]/CK
            	     0.024	          	r    core/irq_handler_inst/single_isr_active_reg/CK
       0.144	    -0.119	    -0.000	r    core/irq_handler_inst/highest_priority_irq_reg_reg[0]/CK
            	     0.013	          	r    core/irq_handler_inst/irqs_in_service_reg[63]/CK
       0.133	    -0.119	    -0.000	r    core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
            	     0.013	          	r    core/irq_handler_inst/irqs_in_service_reg[63]/CK
       0.133	    -0.119	    -0.000	r    core/irq_handler_inst/highest_priority_irq_reg_reg[0]/CK
            	     0.013	          	r    core/irq_handler_inst/irqs_in_service_reg[59]/CK
       0.133	    -0.119	    -0.000	r    core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
            	     0.013	          	r    core/irq_handler_inst/irqs_in_service_reg[59]/CK
       0.133	    -0.119	    -0.000	r    core/irq_handler_inst/highest_priority_irq_reg_reg[0]/CK
            	     0.013	          	r    core/irq_handler_inst/irqs_in_service_reg[58]/CK
       0.133	    -0.119	    -0.000	r    core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
            	     0.013	          	r    core/irq_handler_inst/irqs_in_service_reg[58]/CK
       0.133	    -0.119	    -0.000	r    core/irq_handler_inst/highest_priority_irq_reg_reg[0]/CK
            	     0.013	          	r    core/irq_handler_inst/irqs_in_service_reg[57]/CK
       0.133	    -0.119	    -0.000	r    core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK

  Clock: clk_sck0
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.042	          	ri   spi0/s_counter_reg[5]/CK
       0.024	     0.005	    -0.013	r    spi0/s_tx_sreg_reg[9]/CK
            	     0.042	          	ri   spi0/s_counter_reg[4]/CK
       0.024	     0.005	    -0.013	r    spi0/s_tx_sreg_reg[9]/CK
            	     0.042	          	ri   spi0/s_counter_reg[3]/CK
       0.024	     0.005	    -0.013	r    spi0/s_tx_sreg_reg[9]/CK
            	     0.042	          	ri   spi0/s_counter_reg[2]/CK
       0.024	     0.005	    -0.013	r    spi0/s_tx_sreg_reg[9]/CK
            	     0.042	          	ri   spi0/s_counter_reg[1]/CK
       0.024	     0.005	    -0.013	r    spi0/s_tx_sreg_reg[9]/CK
            	     0.042	          	ri   spi0/s_counter_reg[5]/CK
       0.024	     0.005	    -0.013	r    spi0/s_tx_sreg_reg[0]/CK
            	     0.042	          	ri   spi0/s_counter_reg[4]/CK
       0.024	     0.005	    -0.013	r    spi0/s_tx_sreg_reg[0]/CK
            	     0.042	          	ri   spi0/s_counter_reg[3]/CK
       0.024	     0.005	    -0.013	r    spi0/s_tx_sreg_reg[6]/CK
            	     0.042	          	ri   spi0/s_counter_reg[3]/CK
       0.024	     0.005	    -0.013	r    spi0/s_tx_sreg_reg[0]/CK
            	     0.042	          	ri   spi0/s_counter_reg[2]/CK
       0.024	     0.005	    -0.013	r    spi0/s_tx_sreg_reg[6]/CK

