// Seed: 3836938140
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input wor id_2,
    output supply1 id_3,
    input tri0 id_4,
    output tri id_5,
    input tri id_6,
    output supply0 id_7,
    input uwire id_8,
    output tri0 id_9,
    input wand id_10,
    input tri0 id_11,
    output wire id_12,
    input uwire id_13,
    input tri0 id_14,
    input wand id_15
);
  wire id_17;
  assign id_0 = (-1'b0);
  assign id_0 = -1 && 1'h0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri id_4,
    input tri1 id_5,
    input tri id_6,
    output tri1 id_7,
    input wor id_8,
    output uwire id_9,
    input tri0 id_10,
    input tri id_11,
    input tri id_12,
    input supply0 id_13,
    input tri0 id_14,
    input uwire id_15,
    output wor id_16,
    input uwire id_17,
    input supply0 id_18,
    output supply0 id_19,
    input supply1 id_20,
    input supply1 id_21,
    output wor id_22,
    output tri0 id_23,
    input supply1 id_24,
    input supply1 id_25,
    input uwire id_26,
    output wire id_27,
    input supply0 id_28,
    input wire id_29,
    input uwire id_30,
    output wand id_31
);
  assign id_9  = -1'b0;
  assign id_23 = "" ==? -1;
  assign id_31 = id_18;
  module_0 modCall_1 (
      id_22,
      id_4,
      id_28,
      id_16,
      id_29,
      id_9,
      id_20,
      id_19,
      id_14,
      id_27,
      id_14,
      id_25,
      id_19,
      id_5,
      id_8,
      id_20
  );
  assign modCall_1.type_21 = 0;
endmodule
