let SessionLoad = 1
if &cp | set nocp | endif
let s:so_save = &so | let s:siso_save = &siso | set so=0 siso=0
let v:this_session=expand("<sfile>:p")
silent only
cd E:\fpga\codegen
if expand('%') == '' && !&modified && line('$') <= 1 && getline(1) == ''
  let s:wipebuf = bufnr('%')
endif
set shortmess=aoO
badd +83 IO.hs
badd +47 Main.hs
badd +27 Options.hs
badd +95 SchemaDef.hs
badd +97 Types_mif.hs
badd +86 Types_sv.hs
badd +133 Util.hs
badd +36 tests\Main.hs
badd +77 msbuild\Bond.Fpga.Codegen.targets
badd +48 hbc.cabal
badd +1 tests\Tests\Codegen.hs
badd +79 TypeMapping.hs
badd +12 tests\schema\service.bond
badd +39 Client_h.hs
badd +45 Firmware_h.hs
badd +41 msbuild\Bond.BrainSlice.Codegen.targets
badd +1 SystemVerilog.hs
argglobal
silent! argdel *
$argadd IO.hs
$argadd Main.hs
$argadd Options.hs
$argadd SchemaDef.hs
$argadd SystemVerilog.hs
$argadd Types_mif.hs
$argadd Types_sv.hs
$argadd Util.hs
$argadd tests\Main.hs
set lines=73 columns=201
winpos 1400 193
edit SchemaDef.hs
set splitbelow splitright
set nosplitbelow
set nosplitright
wincmd t
set winminheight=1 winheight=1 winminwidth=1 winwidth=1
argglobal
edit SchemaDef.hs
setlocal fdm=syntax
setlocal fde=0
setlocal fmr={{{,}}}
setlocal fdi=#
setlocal fdl=20
setlocal fml=1
setlocal fdn=20
setlocal fen
let s:l = 95 - ((34 * winheight(0) + 35) / 70)
if s:l < 1 | let s:l = 1 | endif
exe s:l
normal! zt
95
normal! 0
lcd E:\fpga\codegen
tabnext 1
if exists('s:wipebuf')
  silent exe 'bwipe ' . s:wipebuf
endif
unlet! s:wipebuf
set winheight=1 winwidth=20 shortmess=filnxtToO
set winminheight=1 winminwidth=1
let s:sx = expand("<sfile>:p:r")."x.vim"
if file_readable(s:sx)
  exe "source " . fnameescape(s:sx)
endif
let &so = s:so_save | let &siso = s:siso_save
doautoall SessionLoadPost
unlet SessionLoad
" vim: set ft=vim :
