vhdl systemBuilder "../VHDL_from_Taner/lib/systemBuilder/vhdl/sbtypes.vhdl"
vhdl systemBuilder "../VHDL_from_Taner/lib/systemBuilder/vhdl/sbfifo.vhdl"
verilog work "../VHDL_from_Taner/rtl/output_process_YUV_to_Stream.v"
verilog work "../VHDL_from_Taner/rtl/output_process_RGB_to_YUV.v"
verilog work "../VHDL_from_Taner/rtl/output_process_Draw_rectangle.v"
verilog work "../VHDL_from_Taner/rtl/Mean_Shift_Main_main_loop_cal_update_weight.v"
verilog work "../VHDL_from_Taner/rtl/Mean_Shift_Main_main_loop_cal_update_model.v"
verilog work "../VHDL_from_Taner/rtl/Mean_Shift_Main_main_loop_cal_kArray_evaluation.v"
verilog work "../VHDL_from_Taner/rtl/Mean_Shift_Main_main_loop_cal_kArray_derv.v"
verilog work "../VHDL_from_Taner/rtl/Mean_Shift_Main_main_loop_cal_Final_Centre_XY.v"
verilog work "../VHDL_from_Taner/rtl/Mean_Shift_Main_main_loop_cal_displacement.v"
verilog work "../VHDL_from_Taner/rtl/Mean_Shift_Main_main_loop_cal_Centre_XY.v"
verilog work "../VHDL_from_Taner/rtl/Mean_Shift_Main_input_read_YUV_to_RGB.v"
verilog work "../VHDL_from_Taner/rtl/Mean_Shift_Main_input_read_Stream_to_YUV.v"
vhdl systemBuilder "../VHDL_from_Taner/lib/systemBuilder/vhdl/sbfifo_behavioral.vhdl"
vhdl work "../VHDL_from_Taner/rtl/TopMeanShift.vhd"
