// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ConvolutionInputGenerator_2_ConvolutionInputGene_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_V_V_TDATA,
        in_V_V_TVALID,
        in_V_V_TREADY,
        out_V_V_TDATA,
        out_V_V_TVALID,
        out_V_V_TREADY
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] in_V_V_TDATA;
input   in_V_V_TVALID;
output   in_V_V_TREADY;
output  [23:0] out_V_V_TDATA;
output   out_V_V_TVALID;
input   out_V_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_TREADY;
reg out_V_V_TVALID;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_V_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln197_fu_372_p2;
wire   [0:0] icmp_ln199_fu_394_p2;
wire   [0:0] and_ln245_fu_598_p2;
reg    out_V_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln199_reg_885;
reg   [0:0] icmp_ln215_reg_889;
reg   [13:0] i_0_0_reg_275;
reg    ap_predicate_op117_read_state2;
reg    ap_predicate_op160_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_predicate_op203_write_state3;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [13:0] add_ln197_fu_378_p2;
wire   [0:0] icmp_ln215_fu_403_p2;
wire   [1:0] add_ln221_fu_461_p2;
reg   [1:0] add_ln221_reg_893;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire   [4:0] inputBuf_0_V_address0;
reg    inputBuf_0_V_ce0;
wire   [23:0] inputBuf_0_V_q0;
reg   [4:0] inputBuf_0_V_address1;
reg    inputBuf_0_V_ce1;
reg    inputBuf_0_V_we1;
wire   [4:0] inputBuf_1_V_address0;
reg    inputBuf_1_V_ce0;
wire   [23:0] inputBuf_1_V_q0;
reg   [4:0] inputBuf_1_V_address1;
reg    inputBuf_1_V_ce1;
reg    inputBuf_1_V_we1;
wire   [4:0] inputBuf_2_V_address0;
reg    inputBuf_2_V_ce0;
wire   [23:0] inputBuf_2_V_q0;
reg   [4:0] inputBuf_2_V_address1;
reg    inputBuf_2_V_ce1;
reg    inputBuf_2_V_we1;
wire   [4:0] inputBuf_3_V_address0;
reg    inputBuf_3_V_ce0;
wire   [23:0] inputBuf_3_V_q0;
reg   [4:0] inputBuf_3_V_address1;
reg    inputBuf_3_V_ce1;
reg    inputBuf_3_V_we1;
wire   [63:0] zext_ln221_fu_447_p1;
wire   [63:0] zext_ln248_fu_604_p1;
wire   [63:0] zext_ln202_fu_716_p1;
reg   [31:0] ofm_y_1_0_fu_82;
wire   [31:0] select_ln236_1_fu_555_p3;
wire   [0:0] icmp_ln224_fu_473_p2;
wire   [0:0] icmp_ln227_fu_490_p2;
wire   [0:0] icmp_ln230_fu_501_p2;
wire   [0:0] icmp_ln233_fu_521_p2;
reg   [31:0] ofm_x_1_0_fu_86;
wire   [31:0] add_ln232_fu_515_p2;
reg   [31:0] k_y_1_0_fu_90;
wire   [31:0] add_ln216_fu_425_p2;
reg   [31:0] inp_15_0_fu_94;
wire   [31:0] select_ln236_fu_547_p3;
wire   [31:0] add_ln204_fu_728_p2;
reg   [31:0] k_x_1_0_fu_98;
wire   [31:0] add_ln226_fu_484_p2;
reg   [31:0] count_simd_1_0_fu_102;
wire   [31:0] add_ln223_fu_467_p2;
reg   [31:0] read_block_1_0_fu_106;
wire   [31:0] zext_ln252_fu_669_p1;
wire   [31:0] add_ln211_fu_764_p2;
wire   [0:0] icmp_ln205_fu_346_p2;
reg   [31:0] current_block_write_s_fu_110;
wire   [31:0] select_ln252_fu_645_p3;
wire   [31:0] select_ln208_fu_756_p3;
reg   [31:0] current_line_1_0_fu_114;
wire   [31:0] select_ln252_1_fu_653_p3;
wire   [31:0] grp_fu_334_p2;
reg   [31:0] counter_internal_blo_fu_118;
wire   [31:0] select_ln264_fu_703_p3;
wire   [23:0] tmp_V_1_fu_780_p6;
reg    ap_block_pp0_stage0_01001;
wire   [1:0] trunc_ln321_1_fu_612_p1;
wire   [1:0] trunc_ln321_fu_724_p1;
wire   [31:0] add_ln220_fu_435_p2;
wire   [31:0] add_ln220_1_fu_441_p2;
wire   [1:0] trunc_ln216_1_fu_431_p1;
wire   [1:0] add_ln221_1_fu_455_p2;
wire   [1:0] trunc_ln216_fu_421_p1;
wire   [31:0] add_ln235_fu_535_p2;
wire   [0:0] icmp_ln236_fu_541_p2;
wire   [26:0] tmp_1_fu_582_p4;
wire   [0:0] icmp_ln245_fu_576_p2;
wire   [0:0] icmp_ln245_1_fu_592_p2;
wire   [5:0] trunc_ln197_fu_390_p1;
wire   [31:0] add_ln256_fu_625_p2;
wire   [0:0] icmp_ln257_fu_631_p2;
wire   [0:0] icmp_ln252_fu_340_p2;
wire   [31:0] select_ln257_fu_637_p3;
wire   [5:0] add_ln256_1_fu_619_p2;
wire   [5:0] select_ln252_2_fu_661_p3;
wire   [31:0] add_ln263_fu_691_p2;
wire   [0:0] icmp_ln264_fu_697_p2;
wire   [31:0] add_ln207_fu_744_p2;
wire   [0:0] icmp_ln208_fu_750_p2;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op125_store_state2;
reg    ap_enable_operation_125;
reg    ap_enable_state2_pp0_iter0_stage0;
reg    ap_predicate_op66_load_state2;
reg    ap_enable_operation_66;
reg    ap_predicate_op200_load_state3;
reg    ap_enable_operation_200;
reg    ap_enable_state3_pp0_iter1_stage0;
reg    ap_predicate_op168_store_state2;
reg    ap_enable_operation_168;
reg    ap_predicate_op127_store_state2;
reg    ap_enable_operation_127;
reg    ap_predicate_op64_load_state2;
reg    ap_enable_operation_64;
reg    ap_predicate_op199_load_state3;
reg    ap_enable_operation_199;
reg    ap_predicate_op170_store_state2;
reg    ap_enable_operation_170;
reg    ap_predicate_op129_store_state2;
reg    ap_enable_operation_129;
reg    ap_predicate_op62_load_state2;
reg    ap_enable_operation_62;
reg    ap_predicate_op198_load_state3;
reg    ap_enable_operation_198;
reg    ap_predicate_op172_store_state2;
reg    ap_enable_operation_172;
reg    ap_predicate_op131_store_state2;
reg    ap_enable_operation_131;
reg    ap_predicate_op68_load_state2;
reg    ap_enable_operation_68;
reg    ap_predicate_op201_load_state3;
reg    ap_enable_operation_201;
reg    ap_predicate_op174_store_state2;
reg    ap_enable_operation_174;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_654;
reg    ap_condition_230;
reg    ap_condition_660;
reg    ap_condition_664;
reg    ap_condition_668;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

ConvolutionInputGenerator_2_ConvolutionInputGbkb #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
inputBuf_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_0_V_address0),
    .ce0(inputBuf_0_V_ce0),
    .q0(inputBuf_0_V_q0),
    .address1(inputBuf_0_V_address1),
    .ce1(inputBuf_0_V_ce1),
    .we1(inputBuf_0_V_we1),
    .d1(in_V_V_TDATA)
);

ConvolutionInputGenerator_2_ConvolutionInputGbkb #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
inputBuf_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_1_V_address0),
    .ce0(inputBuf_1_V_ce0),
    .q0(inputBuf_1_V_q0),
    .address1(inputBuf_1_V_address1),
    .ce1(inputBuf_1_V_ce1),
    .we1(inputBuf_1_V_we1),
    .d1(in_V_V_TDATA)
);

ConvolutionInputGenerator_2_ConvolutionInputGbkb #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
inputBuf_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_2_V_address0),
    .ce0(inputBuf_2_V_ce0),
    .q0(inputBuf_2_V_q0),
    .address1(inputBuf_2_V_address1),
    .ce1(inputBuf_2_V_ce1),
    .we1(inputBuf_2_V_we1),
    .d1(in_V_V_TDATA)
);

ConvolutionInputGenerator_2_ConvolutionInputGbkb #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
inputBuf_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_3_V_address0),
    .ce0(inputBuf_3_V_ce0),
    .q0(inputBuf_3_V_q0),
    .address1(inputBuf_3_V_address1),
    .ce1(inputBuf_3_V_ce1),
    .we1(inputBuf_3_V_we1),
    .d1(in_V_V_TDATA)
);

ConvolutionInputGenerator_2_ConvolutionInputGfYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
ConvolutionInputGfYi_U1(
    .din0(inputBuf_0_V_q0),
    .din1(inputBuf_1_V_q0),
    .din2(inputBuf_2_V_q0),
    .din3(inputBuf_3_V_q0),
    .din4(add_ln221_reg_893),
    .dout(tmp_V_1_fu_780_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln224_fu_473_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        count_simd_1_0_fu_102 <= add_ln223_fu_467_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln224_fu_473_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln227_fu_490_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln227_fu_490_p2 == 1'd1) & (icmp_ln224_fu_473_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln230_fu_501_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln230_fu_501_p2 == 1'd1) & (icmp_ln227_fu_490_p2 == 1'd1) & (icmp_ln224_fu_473_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln233_fu_521_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln233_fu_521_p2 == 1'd1) & (icmp_ln230_fu_501_p2 == 1'd1) & (icmp_ln227_fu_490_p2 == 1'd1) & (icmp_ln224_fu_473_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        count_simd_1_0_fu_102 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        counter_internal_blo_fu_118 <= select_ln264_fu_703_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln205_fu_346_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        counter_internal_blo_fu_118 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln205_fu_346_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        current_block_write_s_fu_110 <= select_ln208_fu_756_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        current_block_write_s_fu_110 <= select_ln252_fu_645_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        current_block_write_s_fu_110 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln205_fu_346_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        current_line_1_0_fu_114 <= grp_fu_334_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        current_line_1_0_fu_114 <= select_ln252_1_fu_653_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln205_fu_346_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        current_line_1_0_fu_114 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_0_reg_275 <= 14'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_0_reg_275 <= add_ln197_fu_378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_15_0_fu_94 <= add_ln204_fu_728_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln233_fu_521_p2 == 1'd1) & (icmp_ln230_fu_501_p2 == 1'd1) & (icmp_ln227_fu_490_p2 == 1'd1) & (icmp_ln224_fu_473_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_15_0_fu_94 <= select_ln236_fu_547_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        inp_15_0_fu_94 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln224_fu_473_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln227_fu_490_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_x_1_0_fu_98 <= add_ln226_fu_484_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln227_fu_490_p2 == 1'd1) & (icmp_ln224_fu_473_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln230_fu_501_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln230_fu_501_p2 == 1'd1) & (icmp_ln227_fu_490_p2 == 1'd1) & (icmp_ln224_fu_473_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln233_fu_521_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln233_fu_521_p2 == 1'd1) & (icmp_ln230_fu_501_p2 == 1'd1) & (icmp_ln227_fu_490_p2 == 1'd1) & (icmp_ln224_fu_473_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        k_x_1_0_fu_98 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln227_fu_490_p2 == 1'd1) & (icmp_ln224_fu_473_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln230_fu_501_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_y_1_0_fu_90 <= add_ln216_fu_425_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln230_fu_501_p2 == 1'd1) & (icmp_ln227_fu_490_p2 == 1'd1) & (icmp_ln224_fu_473_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        k_y_1_0_fu_90 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln230_fu_501_p2 == 1'd1) & (icmp_ln227_fu_490_p2 == 1'd1) & (icmp_ln224_fu_473_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln233_fu_521_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ofm_x_1_0_fu_86 <= add_ln232_fu_515_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln233_fu_521_p2 == 1'd1) & (icmp_ln230_fu_501_p2 == 1'd1) & (icmp_ln227_fu_490_p2 == 1'd1) & (icmp_ln224_fu_473_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        ofm_x_1_0_fu_86 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln233_fu_521_p2 == 1'd1) & (icmp_ln230_fu_501_p2 == 1'd1) & (icmp_ln227_fu_490_p2 == 1'd1) & (icmp_ln224_fu_473_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ofm_y_1_0_fu_82 <= select_ln236_1_fu_555_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ofm_y_1_0_fu_82 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln205_fu_346_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_block_1_0_fu_106 <= add_ln211_fu_764_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_block_1_0_fu_106 <= zext_ln252_fu_669_p1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read_block_1_0_fu_106 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln221_reg_893 <= add_ln221_fu_461_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln197_fu_372_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln199_reg_885 <= icmp_ln199_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln215_reg_889 <= icmp_ln215_fu_403_p2;
    end
end

always @ (*) begin
    if ((icmp_ln197_fu_372_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_V_V_TDATA_blk_n = in_V_V_TVALID;
    end else begin
        in_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op160_read_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op117_read_state2 == 1'b1)))) begin
        in_V_V_TREADY = 1'b1;
    end else begin
        in_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_230)) begin
        if (((icmp_ln199_fu_394_p2 == 1'd1) & (trunc_ln321_fu_724_p1 == 2'd0))) begin
            inputBuf_0_V_address1 = zext_ln202_fu_716_p1;
        end else if ((1'b1 == ap_condition_654)) begin
            inputBuf_0_V_address1 = zext_ln248_fu_604_p1;
        end else begin
            inputBuf_0_V_address1 = 'bx;
        end
    end else begin
        inputBuf_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_0_V_ce0 = 1'b1;
    end else begin
        inputBuf_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_1_fu_612_p1 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_fu_724_p1 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputBuf_0_V_ce1 = 1'b1;
    end else begin
        inputBuf_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_1_fu_612_p1 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_fu_724_p1 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputBuf_0_V_we1 = 1'b1;
    end else begin
        inputBuf_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_230)) begin
        if (((icmp_ln199_fu_394_p2 == 1'd1) & (trunc_ln321_fu_724_p1 == 2'd1))) begin
            inputBuf_1_V_address1 = zext_ln202_fu_716_p1;
        end else if ((1'b1 == ap_condition_660)) begin
            inputBuf_1_V_address1 = zext_ln248_fu_604_p1;
        end else begin
            inputBuf_1_V_address1 = 'bx;
        end
    end else begin
        inputBuf_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_1_V_ce0 = 1'b1;
    end else begin
        inputBuf_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_1_fu_612_p1 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_fu_724_p1 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputBuf_1_V_ce1 = 1'b1;
    end else begin
        inputBuf_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_1_fu_612_p1 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_fu_724_p1 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputBuf_1_V_we1 = 1'b1;
    end else begin
        inputBuf_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_230)) begin
        if (((icmp_ln199_fu_394_p2 == 1'd1) & (trunc_ln321_fu_724_p1 == 2'd2))) begin
            inputBuf_2_V_address1 = zext_ln202_fu_716_p1;
        end else if ((1'b1 == ap_condition_664)) begin
            inputBuf_2_V_address1 = zext_ln248_fu_604_p1;
        end else begin
            inputBuf_2_V_address1 = 'bx;
        end
    end else begin
        inputBuf_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_2_V_ce0 = 1'b1;
    end else begin
        inputBuf_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_1_fu_612_p1 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_fu_724_p1 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputBuf_2_V_ce1 = 1'b1;
    end else begin
        inputBuf_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_1_fu_612_p1 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_fu_724_p1 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputBuf_2_V_we1 = 1'b1;
    end else begin
        inputBuf_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_230)) begin
        if (((icmp_ln199_fu_394_p2 == 1'd1) & (trunc_ln321_fu_724_p1 == 2'd3))) begin
            inputBuf_3_V_address1 = zext_ln202_fu_716_p1;
        end else if ((1'b1 == ap_condition_668)) begin
            inputBuf_3_V_address1 = zext_ln248_fu_604_p1;
        end else begin
            inputBuf_3_V_address1 = 'bx;
        end
    end else begin
        inputBuf_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_3_V_ce0 = 1'b1;
    end else begin
        inputBuf_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_1_fu_612_p1 == 2'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_fu_724_p1 == 2'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputBuf_3_V_ce1 = 1'b1;
    end else begin
        inputBuf_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_1_fu_612_p1 == 2'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_fu_724_p1 == 2'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputBuf_3_V_we1 = 1'b1;
    end else begin
        inputBuf_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln215_reg_889 == 1'd1) & (icmp_ln199_reg_885 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_TDATA_blk_n = out_V_V_TREADY;
    end else begin
        out_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op203_write_state3 == 1'b1))) begin
        out_V_V_TVALID = 1'b1;
    end else begin
        out_V_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln197_fu_372_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln197_fu_372_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln197_fu_378_p2 = (i_0_0_reg_275 + 14'd1);

assign add_ln204_fu_728_p2 = (inp_15_0_fu_94 + 32'd1);

assign add_ln207_fu_744_p2 = (current_block_write_s_fu_110 + 32'd1);

assign add_ln211_fu_764_p2 = (read_block_1_0_fu_106 + 32'd1);

assign add_ln216_fu_425_p2 = (32'd1 + k_y_1_0_fu_90);

assign add_ln220_1_fu_441_p2 = (add_ln220_fu_435_p2 + k_x_1_0_fu_98);

assign add_ln220_fu_435_p2 = (ofm_x_1_0_fu_86 + count_simd_1_0_fu_102);

assign add_ln221_1_fu_455_p2 = (2'd1 + trunc_ln216_1_fu_431_p1);

assign add_ln221_fu_461_p2 = (add_ln221_1_fu_455_p2 + trunc_ln216_fu_421_p1);

assign add_ln223_fu_467_p2 = (32'd1 + count_simd_1_0_fu_102);

assign add_ln226_fu_484_p2 = (k_x_1_0_fu_98 + 32'd1);

assign add_ln232_fu_515_p2 = (ofm_x_1_0_fu_86 + 32'd1);

assign add_ln235_fu_535_p2 = (ofm_y_1_0_fu_82 + 32'd1);

assign add_ln256_1_fu_619_p2 = (trunc_ln197_fu_390_p1 + 6'd1);

assign add_ln256_fu_625_p2 = (current_block_write_s_fu_110 + 32'd1);

assign add_ln263_fu_691_p2 = (counter_internal_blo_fu_118 + 32'd1);

assign and_ln245_fu_598_p2 = (icmp_ln245_fu_576_p2 & icmp_ln245_1_fu_592_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op160_read_state2 == 1'b1)) | ((in_V_V_TVALID == 1'b0) & (ap_predicate_op117_read_state2 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op160_read_state2 == 1'b1)) | ((in_V_V_TVALID == 1'b0) & (ap_predicate_op117_read_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op160_read_state2 == 1'b1)) | ((in_V_V_TVALID == 1'b0) & (ap_predicate_op117_read_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (((in_V_V_TVALID == 1'b0) & (ap_predicate_op160_read_state2 == 1'b1)) | ((in_V_V_TVALID == 1'b0) & (ap_predicate_op117_read_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_io = ((out_V_V_TREADY == 1'b0) & (ap_predicate_op203_write_state3 == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_230 = ((icmp_ln197_fu_372_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_654 = ((1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (trunc_ln321_1_fu_612_p1 == 2'd0));
end

always @ (*) begin
    ap_condition_660 = ((1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (trunc_ln321_1_fu_612_p1 == 2'd1));
end

always @ (*) begin
    ap_condition_664 = ((1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (trunc_ln321_1_fu_612_p1 == 2'd2));
end

always @ (*) begin
    ap_condition_668 = ((1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (trunc_ln321_1_fu_612_p1 == 2'd3));
end

always @ (*) begin
    ap_enable_operation_125 = (ap_predicate_op125_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_127 = (ap_predicate_op127_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_129 = (ap_predicate_op129_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_131 = (ap_predicate_op131_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_168 = (ap_predicate_op168_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_170 = (ap_predicate_op170_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_172 = (ap_predicate_op172_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_174 = (ap_predicate_op174_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_198 = (ap_predicate_op198_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_199 = (ap_predicate_op199_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_200 = (ap_predicate_op200_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_201 = (ap_predicate_op201_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_62 = (ap_predicate_op62_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_64 = (ap_predicate_op64_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_66 = (ap_predicate_op66_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_68 = (ap_predicate_op68_load_state2 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state2_pp0_iter0_stage0 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_predicate_op117_read_state2 = ((1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op125_store_state2 = ((1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_1_fu_612_p1 == 2'd2));
end

always @ (*) begin
    ap_predicate_op127_store_state2 = ((1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_1_fu_612_p1 == 2'd1));
end

always @ (*) begin
    ap_predicate_op129_store_state2 = ((1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_1_fu_612_p1 == 2'd0));
end

always @ (*) begin
    ap_predicate_op131_store_state2 = ((1'd1 == and_ln245_fu_598_p2) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_1_fu_612_p1 == 2'd3));
end

always @ (*) begin
    ap_predicate_op160_read_state2 = ((icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op168_store_state2 = ((icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_fu_724_p1 == 2'd2));
end

always @ (*) begin
    ap_predicate_op170_store_state2 = ((icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_fu_724_p1 == 2'd1));
end

always @ (*) begin
    ap_predicate_op172_store_state2 = ((icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_fu_724_p1 == 2'd0));
end

always @ (*) begin
    ap_predicate_op174_store_state2 = ((icmp_ln199_fu_394_p2 == 1'd1) & (icmp_ln197_fu_372_p2 == 1'd0) & (trunc_ln321_fu_724_p1 == 2'd3));
end

always @ (*) begin
    ap_predicate_op198_load_state3 = ((icmp_ln215_reg_889 == 1'd1) & (icmp_ln199_reg_885 == 1'd0));
end

always @ (*) begin
    ap_predicate_op199_load_state3 = ((icmp_ln215_reg_889 == 1'd1) & (icmp_ln199_reg_885 == 1'd0));
end

always @ (*) begin
    ap_predicate_op200_load_state3 = ((icmp_ln215_reg_889 == 1'd1) & (icmp_ln199_reg_885 == 1'd0));
end

always @ (*) begin
    ap_predicate_op201_load_state3 = ((icmp_ln215_reg_889 == 1'd1) & (icmp_ln199_reg_885 == 1'd0));
end

always @ (*) begin
    ap_predicate_op203_write_state3 = ((icmp_ln215_reg_889 == 1'd1) & (icmp_ln199_reg_885 == 1'd0));
end

always @ (*) begin
    ap_predicate_op62_load_state2 = ((icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op64_load_state2 = ((icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op66_load_state2 = ((icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op68_load_state2 = ((icmp_ln215_fu_403_p2 == 1'd1) & (icmp_ln199_fu_394_p2 == 1'd0) & (icmp_ln197_fu_372_p2 == 1'd0));
end

assign grp_fu_334_p2 = (current_line_1_0_fu_114 + 32'd1);

assign icmp_ln197_fu_372_p2 = ((i_0_0_reg_275 == 14'd8196) ? 1'b1 : 1'b0);

assign icmp_ln199_fu_394_p2 = ((inp_15_0_fu_94 < 32'd96) ? 1'b1 : 1'b0);

assign icmp_ln205_fu_346_p2 = ((grp_fu_334_p2 == 32'd32) ? 1'b1 : 1'b0);

assign icmp_ln208_fu_750_p2 = ((add_ln207_fu_744_p2 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln215_fu_403_p2 = ((counter_internal_blo_fu_118 < 32'd269) ? 1'b1 : 1'b0);

assign icmp_ln224_fu_473_p2 = ((count_simd_1_0_fu_102 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln227_fu_490_p2 = ((add_ln226_fu_484_p2 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln230_fu_501_p2 = ((add_ln216_fu_425_p2 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln233_fu_521_p2 = ((add_ln232_fu_515_p2 == 32'd30) ? 1'b1 : 1'b0);

assign icmp_ln236_fu_541_p2 = ((add_ln235_fu_535_p2 == 32'd30) ? 1'b1 : 1'b0);

assign icmp_ln245_1_fu_592_p2 = ((tmp_1_fu_582_p4 == 27'd0) ? 1'b1 : 1'b0);

assign icmp_ln245_fu_576_p2 = ((counter_internal_blo_fu_118 < 32'd31) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_340_p2 = ((grp_fu_334_p2 == 32'd32) ? 1'b1 : 1'b0);

assign icmp_ln257_fu_631_p2 = ((add_ln256_fu_625_p2 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln264_fu_697_p2 = ((add_ln263_fu_691_p2 == 32'd269) ? 1'b1 : 1'b0);

assign inputBuf_0_V_address0 = zext_ln221_fu_447_p1;

assign inputBuf_1_V_address0 = zext_ln221_fu_447_p1;

assign inputBuf_2_V_address0 = zext_ln221_fu_447_p1;

assign inputBuf_3_V_address0 = zext_ln221_fu_447_p1;

assign out_V_V_TDATA = tmp_V_1_fu_780_p6;

assign select_ln208_fu_756_p3 = ((icmp_ln208_fu_750_p2[0:0] === 1'b1) ? 32'd0 : add_ln207_fu_744_p2);

assign select_ln236_1_fu_555_p3 = ((icmp_ln236_fu_541_p2[0:0] === 1'b1) ? 32'd0 : add_ln235_fu_535_p2);

assign select_ln236_fu_547_p3 = ((icmp_ln236_fu_541_p2[0:0] === 1'b1) ? 32'd0 : inp_15_0_fu_94);

assign select_ln252_1_fu_653_p3 = ((icmp_ln252_fu_340_p2[0:0] === 1'b1) ? 32'd0 : grp_fu_334_p2);

assign select_ln252_2_fu_661_p3 = ((icmp_ln252_fu_340_p2[0:0] === 1'b1) ? add_ln256_1_fu_619_p2 : trunc_ln197_fu_390_p1);

assign select_ln252_fu_645_p3 = ((icmp_ln252_fu_340_p2[0:0] === 1'b1) ? select_ln257_fu_637_p3 : current_block_write_s_fu_110);

assign select_ln257_fu_637_p3 = ((icmp_ln257_fu_631_p2[0:0] === 1'b1) ? 32'd0 : add_ln256_fu_625_p2);

assign select_ln264_fu_703_p3 = ((icmp_ln264_fu_697_p2[0:0] === 1'b1) ? 32'd0 : add_ln263_fu_691_p2);

assign tmp_1_fu_582_p4 = {{read_block_1_0_fu_106[31:5]}};

assign trunc_ln197_fu_390_p1 = read_block_1_0_fu_106[5:0];

assign trunc_ln216_1_fu_431_p1 = current_block_write_s_fu_110[1:0];

assign trunc_ln216_fu_421_p1 = k_y_1_0_fu_90[1:0];

assign trunc_ln321_1_fu_612_p1 = current_block_write_s_fu_110[1:0];

assign trunc_ln321_fu_724_p1 = current_block_write_s_fu_110[1:0];

assign zext_ln202_fu_716_p1 = current_line_1_0_fu_114;

assign zext_ln221_fu_447_p1 = add_ln220_1_fu_441_p2;

assign zext_ln248_fu_604_p1 = current_line_1_0_fu_114;

assign zext_ln252_fu_669_p1 = select_ln252_2_fu_661_p3;

endmodule //ConvolutionInputGenerator_2_ConvolutionInputGene_1
