<?xml version="1.0" encoding="UTF-8"?>
<cdfg:DBCdfg xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:cdfg="http://www.autoesl.com/DBCdfg" timeStamp="1561502926522">
  <ports id="1" name="length_x" type="PortType" coreName="FIFO" bitwidth="32" iftype="IfTypeRom">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="2" name="result_buf" type="PortType" coreName="RAM" bitwidth="32" iftype="IfTypeRegister" arraysize="2500">
    <dataOutputObjs>load</dataOutputObjs>
  </ports>
  <ports id="3" name="kernel_out_stream_data_V" type="PortType" bitwidth="32" direction="DirOut">
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="4" name="kernel_out_stream_keep_V" type="PortType" bitwidth="4" direction="DirOut">
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="5" name="kernel_out_stream_strb_V" type="PortType" bitwidth="4" direction="DirOut">
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="6" name="kernel_out_stream_user_V" type="PortType" bitwidth="4" direction="DirOut">
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="7" name="kernel_out_stream_last_V" type="PortType" bitwidth="1" direction="DirOut">
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="8" name="kernel_out_stream_id_V" type="PortType" bitwidth="5" direction="DirOut">
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="9" name="kernel_out_stream_dest_V" type="PortType" bitwidth="5" direction="DirOut">
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <edges id="38" source_obj="//@ports.0" sink_obj="//@blocks.0/@node_objs.0"/>
  <edges id="39" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@blocks.0/@node_objs.1"/>
  <edges id="40" source_obj="//@regions.0/@basic_blocks.0/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.0" is_back_edge="1"/>
  <edges id="41" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.0" is_back_edge="1"/>
  <edges id="44" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.0"/>
  <edges id="47" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.1"/>
  <edges id="48" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.2"/>
  <edges id="51" source_obj="//@regions.0/@basic_blocks.0/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.3"/>
  <edges id="52" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.3"/>
  <edges id="53" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.3"/>
  <edges id="63" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.1"/>
  <edges id="66" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@ports.8"/>
  <edges id="67" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@ports.7"/>
  <edges id="68" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@ports.6"/>
  <edges id="69" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@ports.5"/>
  <edges id="70" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@ports.4"/>
  <edges id="71" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@ports.3"/>
  <edges id="72" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@ports.2"/>
  <edges id="76" source_obj="//@regions.0/@basic_blocks.1/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.2"/>
  <edges id="83" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.3"/>
  <edges id="152" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@regions.0/@basic_blocks.0"/>
  <edges id="153" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@regions.0/@basic_blocks.1"/>
  <edges id="154" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@blocks.1"/>
  <edges id="155" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.1" sink_obj="//@regions.0/@basic_blocks.0" is_back_edge="1"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.1"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.0"/>
  <edges id="-1" source_obj="//@ports.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.0"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.2"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.0/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.1"/>
  <blocks id="14" name="entry" type="BlockType">
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>.preheader.i</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="12" name="length_x_read" bitwidth="32" opcode="read" m_display="0" m_delay="3.63">
      <dataInputObjs>length_x</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="13" name="node_13" opcode="br" m_display="0" m_delay="1.76">
      <controlInputObjs>.preheader.i</controlInputObjs>
    </node_objs>
  </blocks>
  <blocks id="35" name=".exit" type="BlockType">
    <controlInputObjs>.preheader.i</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="34" name="node_34" opcode="ret" nodeLabel="4.0" m_display="0"/>
  </blocks>
  <regions anchor_node="-1" region_type="8" interval="1" typeName="Pipeline" id="118" pipe_depth="3" RegionName="LOOP_6">
    <basic_blocks id="20" name=".preheader.i" type="BlockType">
      <controlInputObjs>entry</controlInputObjs>
      <controlInputObjs>block_33</controlInputObjs>
      <controlOutputObjs>br</controlOutputObjs>
      <controlOutputObjs>br</controlOutputObjs>
      <controlOutputObjs>block_33</controlOutputObjs>
      <controlOutputObjs>.exit</controlOutputObjs>
      <node_objs xsi:type="cdfg:CdfgNode" id="15" name="os_idx_i" originalName="os_idx" bitwidth="31" opcode="phi" nodeLabel="1.0" m_display="0">
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
        <dataOutputObjs>icmp</dataOutputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <controlInputObjs>block_33</controlInputObjs>
        <controlInputObjs>entry</controlInputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="17" name="tmp_4_i" lineNumber="71" fileName="kernel_matrix_hardware_hls/top.cpp" fileDirectory=".." rtlName="tmp_4_i_fu_128_p2" contextFuncName="kernel_matrix" bitwidth="1" opcode="icmp" nodeLabel="1.0" m_display="0" m_delay="2.47">
        <inlineStackInfo fileName="kernel_matrix_hardware_hls/top.cpp" linenumber="71" fileDirectory="F:\Hardware_Implementation" functionName="kernel_matrix"/>
        <dataInputObjs>read</dataInputObjs>
        <dataInputObjs>phi</dataInputObjs>
        <dataOutputObjs>br</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="18" name="os_idx" lineNumber="74" originalName="os_idx" fileName="kernel_matrix_hardware_hls/top.cpp" fileDirectory=".." rtlName="os_idx_fu_133_p2" contextFuncName="kernel_matrix" bitwidth="31" opcode="add" nodeLabel="1.0" m_display="0" m_delay="2.52">
        <inlineStackInfo fileName="kernel_matrix_hardware_hls/top.cpp" linenumber="74" fileDirectory="F:\Hardware_Implementation" functionName="kernel_matrix"/>
        <dataInputObjs>phi</dataInputObjs>
        <dataOutputObjs>phi</dataOutputObjs>
        <dataOutputObjs>icmp</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="19" name="node_19" lineNumber="71" fileName="kernel_matrix_hardware_hls/top.cpp" fileDirectory=".." contextFuncName="kernel_matrix" opcode="br" nodeLabel="1.0" m_display="0">
        <inlineStackInfo fileName="kernel_matrix_hardware_hls/top.cpp" linenumber="71" fileDirectory="F:\Hardware_Implementation" functionName="kernel_matrix"/>
        <dataInputObjs>icmp</dataInputObjs>
        <controlInputObjs>.exit</controlInputObjs>
        <controlInputObjs>block_33</controlInputObjs>
      </node_objs>
      <fileValidLineNumbers fileName="kernel_matrix_hardware_hls/top.cpp">
        <validLinenumbers>71</validLinenumbers>
        <validLinenumbers>74</validLinenumbers>
      </fileValidLineNumbers>
    </basic_blocks>
    <basic_blocks id="33" name="block_33" type="BlockType">
      <controlInputObjs>.preheader.i</controlInputObjs>
      <controlOutputObjs>phi</controlOutputObjs>
      <controlOutputObjs>br</controlOutputObjs>
      <controlOutputObjs>.preheader.i</controlOutputObjs>
      <node_objs xsi:type="cdfg:CdfgNode" id="26" name="result_buf_load" lineNumber="73" fileName="kernel_matrix_hardware_hls/top.cpp" fileDirectory=".." contextFuncName="kernel_matrix" bitwidth="32" opcode="load" nodeLabel="1.0" nodeLatency="1" m_display="0" m_delay="3.25">
        <inlineStackInfo fileName="kernel_matrix_hardware_hls/top.cpp" linenumber="73" fileDirectory="F:\Hardware_Implementation" functionName="kernel_matrix"/>
        <dataInputObjs>phi</dataInputObjs>
        <dataInputObjs>result_buf</dataInputObjs>
        <dataOutputObjs>write</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="29" name="last_assign" lineNumber="74" originalName="last" fileName="kernel_matrix_hardware_hls/top.cpp" fileDirectory=".." rtlName="last_assign_fu_148_p2" contextFuncName="kernel_matrix" bitwidth="1" opcode="icmp" nodeLabel="1.0" m_display="0" m_delay="2.47">
        <inlineStackInfo fileName="kernel_matrix_hardware_hls/top.cpp" linenumber="74" fileDirectory="F:\Hardware_Implementation" functionName="kernel_matrix"/>
        <dataInputObjs>read</dataInputObjs>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>write</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="30" name="node_30" lineNumber="74" fileName="kernel_matrix_hardware_hls/top.cpp" fileDirectory=".." contextFuncName="kernel_matrix" opcode="write" nodeLabel="2.0" nodeLatency="1" m_display="0">
        <inlineStackInfo fileName="kernel_matrix_hardware_hls/top.cpp" linenumber="74" fileDirectory="F:\Hardware_Implementation" functionName="kernel_matrix"/>
        <dataInputObjs>icmp</dataInputObjs>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>kernel_out_stream_dest_V</dataOutputObjs>
        <dataOutputObjs>kernel_out_stream_id_V</dataOutputObjs>
        <dataOutputObjs>kernel_out_stream_last_V</dataOutputObjs>
        <dataOutputObjs>kernel_out_stream_user_V</dataOutputObjs>
        <dataOutputObjs>kernel_out_stream_strb_V</dataOutputObjs>
        <dataOutputObjs>kernel_out_stream_keep_V</dataOutputObjs>
        <dataOutputObjs>kernel_out_stream_data_V</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="32" name="node_32" lineNumber="71" fileName="kernel_matrix_hardware_hls/top.cpp" fileDirectory=".." contextFuncName="kernel_matrix" opcode="br" nodeLabel="3.0" m_display="0">
        <inlineStackInfo fileName="kernel_matrix_hardware_hls/top.cpp" linenumber="71" fileDirectory="F:\Hardware_Implementation" functionName="kernel_matrix"/>
        <controlInputObjs>.preheader.i</controlInputObjs>
      </node_objs>
      <fileValidLineNumbers fileName="kernel_matrix_hardware_hls/top.cpp">
        <validLinenumbers>73</validLinenumbers>
        <validLinenumbers>74</validLinenumbers>
        <validLinenumbers>71</validLinenumbers>
      </fileValidLineNumbers>
    </basic_blocks>
  </regions>
  <ScheduleInfo time="0"/>
  <ScheduleInfo time="1"/>
  <ScheduleInfo time="2"/>
  <ScheduleInfo time="3"/>
  <ScheduleInfo time="4"/>
  <regnodes realName="os_idx_reg_168">
    <nodeIds>18</nodeIds>
  </regnodes>
  <regnodes realName="length_x_read_reg_158">
    <nodeIds>12</nodeIds>
  </regnodes>
  <regnodes realName="last_assign_reg_178">
    <nodeIds>29</nodeIds>
  </regnodes>
  <regnodes realName="os_idx_i_reg_113">
    <nodeIds>15</nodeIds>
  </regnodes>
  <regnodes realName="tmp_i_reg_183">
    <nodeIds>27</nodeIds>
  </regnodes>
  <regnodes realName="tmp_4_i_reg_164">
    <nodeIds>17</nodeIds>
  </regnodes>
  <regnodes realName="result_buf_addr_reg_173">
    <nodeIds>25</nodeIds>
  </regnodes>
  <expressionNodes realName="last_assign_fu_148">
    <nodeIds>29</nodeIds>
  </expressionNodes>
  <expressionNodes realName="os_idx_fu_133">
    <nodeIds>18</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_i_fu_153">
    <nodeIds>27</nodeIds>
  </expressionNodes>
  <expressionNodes realName="os_idx_cast_fu_144">
    <nodeIds>28</nodeIds>
  </expressionNodes>
  <expressionNodes realName="result_buf_addr_gep_fu_100">
    <nodeIds>25</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_4_i_fu_128">
    <nodeIds>17</nodeIds>
  </expressionNodes>
  <expressionNodes realName="os_idx_i_cast_fu_124">
    <nodeIds>16</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_6_i_fu_139">
    <nodeIds>24</nodeIds>
  </expressionNodes>
  <expressionNodes realName="os_idx_i_phi_fu_117">
    <nodeIds>15</nodeIds>
  </expressionNodes>
  <ioNodes realName="length_x_read_read_fu_64">
    <nodeIds>12</nodeIds>
  </ioNodes>
  <ioNodes realName="grp_write_fu_70">
    <nodeIds>30</nodeIds>
  </ioNodes>
  <memoryPorts dataString="result_buf">
    <nodeIds>26</nodeIds>
  </memoryPorts>
  <ioPorts name="kernel_out_stream_data_V">
    <contents name="write">
      <nodeIds>30</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_out_stream_dest_V">
    <contents name="write">
      <nodeIds>30</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_out_stream_id_V">
    <contents name="write">
      <nodeIds>30</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_out_stream_keep_V">
    <contents name="write">
      <nodeIds>30</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_out_stream_last_V">
    <contents name="write">
      <nodeIds>30</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_out_stream_strb_V">
    <contents name="write">
      <nodeIds>30</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_out_stream_user_V">
    <contents name="write">
      <nodeIds>30</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="length_x">
    <contents name="read">
      <nodeIds>12</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="result_buf(p0)">
    <contents name="load">
      <nodeIds>26</nodeIds>
    </contents>
  </ioPorts>
  <fsm>
    <states id="1">
      <operations id="10" stage="1" latency="1"/>
      <operations id="11" stage="1" latency="1"/>
      <operations id="12" stage="1" latency="1"/>
      <operations id="13" stage="1" latency="1"/>
    </states>
    <states id="2">
      <operations id="15" stage="1" latency="1"/>
      <operations id="16" stage="1" latency="1"/>
      <operations id="17" stage="1" latency="1"/>
      <operations id="18" stage="1" latency="1"/>
      <operations id="19" stage="1" latency="1"/>
      <operations id="24" stage="1" latency="1"/>
      <operations id="25" stage="1" latency="1"/>
      <operations id="26" stage="2" latency="2"/>
      <operations id="28" stage="1" latency="1"/>
      <operations id="29" stage="1" latency="1"/>
    </states>
    <states id="3">
      <operations id="26" stage="1" latency="2"/>
      <operations id="27" stage="1" latency="1"/>
      <operations id="30" stage="2" latency="2"/>
    </states>
    <states id="4">
      <operations id="21" stage="1" latency="1"/>
      <operations id="22" stage="1" latency="1"/>
      <operations id="23" stage="1" latency="1"/>
      <operations id="30" stage="1" latency="2"/>
      <operations id="31" stage="1" latency="1"/>
      <operations id="32" stage="1" latency="1"/>
    </states>
    <states id="5">
      <operations id="34" stage="1" latency="1"/>
    </states>
    <transitions inState="1" outState="2">
      <condition id="12"/>
    </transitions>
    <transitions inState="3" outState="4">
      <condition id="21"/>
    </transitions>
    <transitions inState="4" outState="2">
      <condition id="22"/>
    </transitions>
    <transitions inState="2" outState="5">
      <condition id="20"/>
    </transitions>
    <transitions inState="2" outState="3">
      <condition id="23"/>
    </transitions>
  </fsm>
  <CFGRegionsRoot>
    <cfgRegions mId="1" mTag="Loop_LOOP_6_proc" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="-1" mMaxLatency="-1">
      <subRegions>2</subRegions>
      <subRegions>3</subRegions>
      <subRegions>4</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="2" mTag="Entry" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>14</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="3" mTag="LOOP_6" mII="1" mDepth="3" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="-1" mMaxLatency="-1" mType="1">
      <basicBlocks>20</basicBlocks>
      <basicBlocks>33</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="4" mTag="Return" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>35</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
  </CFGRegionsRoot>
</cdfg:DBCdfg>
