<stg><name>insert_point</name>


<trans_list>

<trans id="635" from="1" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i1" val="0"/>
<literal name="and_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="4" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="5" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln357" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="8" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln357" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="19" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="23" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="26" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="28" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %p_read_40 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_40"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %p_read_41 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_41"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %p_read_42 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_42"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %p_read_43 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_43"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %p_read_44 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_44"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %p_read_45 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_45"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %p_read_46 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_46"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %p_read_47 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_47"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %n_regions_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_regions_read

]]></Node>
<StgValue><ssdm name="n_regions_read_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9 %p_read_48 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read_48"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10 %regions_center_1_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_center_1_offset

]]></Node>
<StgValue><ssdm name="regions_center_1_offset_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11 %regions_center_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_center_0_offset

]]></Node>
<StgValue><ssdm name="regions_center_0_offset_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12 %regions_max_1_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_max_1_offset

]]></Node>
<StgValue><ssdm name="regions_max_1_offset_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13 %regions_max_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_max_0_offset

]]></Node>
<StgValue><ssdm name="regions_max_0_offset_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:14 %regions_min_1_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_min_1_offset

]]></Node>
<StgValue><ssdm name="regions_min_1_offset_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:15 %regions_min_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_min_0_offset

]]></Node>
<StgValue><ssdm name="regions_min_0_offset_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16 %bubble_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %bubble

]]></Node>
<StgValue><ssdm name="bubble_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="64">
<![CDATA[
:17 %merge_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="merge_1_loc"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="64">
<![CDATA[
:18 %merge_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="merge_2_loc"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:19 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_center_1_offset_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="9">
<![CDATA[
:20 %zext_ln376 = zext i9 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln376"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
:21 %tmp_122 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %regions_center_1_offset_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:22 %or_ln376 = or i12 %tmp_122, i12 56

]]></Node>
<StgValue><ssdm name="or_ln376"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:23 %tmp_123 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %regions_center_1_addr_16 = getelementptr i32 %regions_center_1, i64 0, i64 %tmp_123

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_16"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:25 %or_ln376_1 = or i12 %tmp_122, i12 57

]]></Node>
<StgValue><ssdm name="or_ln376_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:26 %tmp_124 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_1

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %regions_center_1_addr_17 = getelementptr i32 %regions_center_1, i64 0, i64 %tmp_124

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_17"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:28 %or_ln376_2 = or i12 %tmp_122, i12 58

]]></Node>
<StgValue><ssdm name="or_ln376_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:29 %tmp_125 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_2

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %regions_center_1_addr_18 = getelementptr i32 %regions_center_1, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_18"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:31 %or_ln376_3 = or i12 %tmp_122, i12 59

]]></Node>
<StgValue><ssdm name="or_ln376_3"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:32 %tmp_126 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_3

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %regions_center_1_addr_19 = getelementptr i32 %regions_center_1, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_19"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:34 %or_ln376_4 = or i12 %tmp_122, i12 60

]]></Node>
<StgValue><ssdm name="or_ln376_4"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:35 %tmp_127 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_4

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %regions_center_1_addr_20 = getelementptr i32 %regions_center_1, i64 0, i64 %tmp_127

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_20"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:37 %or_ln376_5 = or i12 %tmp_122, i12 61

]]></Node>
<StgValue><ssdm name="or_ln376_5"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:38 %tmp_128 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_5

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %regions_center_1_addr_21 = getelementptr i32 %regions_center_1, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_21"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:40 %or_ln376_6 = or i12 %tmp_122, i12 62

]]></Node>
<StgValue><ssdm name="or_ln376_6"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:41 %tmp_129 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_6

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %regions_center_1_addr_22 = getelementptr i32 %regions_center_1, i64 0, i64 %tmp_129

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_22"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:43 %or_ln376_7 = or i12 %tmp_122, i12 63

]]></Node>
<StgValue><ssdm name="or_ln376_7"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:44 %tmp_130 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_7

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %regions_center_1_addr_23 = getelementptr i32 %regions_center_1, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_23"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:46 %tmp_131 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_center_0_offset_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="9">
<![CDATA[
:47 %zext_ln252 = zext i9 %tmp_131

]]></Node>
<StgValue><ssdm name="zext_ln252"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:48 %tmp_132 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_max_1_offset_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="9">
<![CDATA[
:49 %zext_ln376_1 = zext i9 %tmp_132

]]></Node>
<StgValue><ssdm name="zext_ln376_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
:50 %tmp_133 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %regions_max_1_offset_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:51 %or_ln376_8 = or i12 %tmp_133, i12 56

]]></Node>
<StgValue><ssdm name="or_ln376_8"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:52 %tmp_134 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_8

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %regions_max_1_addr_16 = getelementptr i32 %regions_max_1, i64 0, i64 %tmp_134

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_16"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:54 %or_ln376_9 = or i12 %tmp_133, i12 57

]]></Node>
<StgValue><ssdm name="or_ln376_9"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:55 %tmp_135 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_9

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %regions_max_1_addr_17 = getelementptr i32 %regions_max_1, i64 0, i64 %tmp_135

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_17"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:57 %or_ln376_10 = or i12 %tmp_133, i12 58

]]></Node>
<StgValue><ssdm name="or_ln376_10"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:58 %tmp_136 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_10

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59 %regions_max_1_addr_18 = getelementptr i32 %regions_max_1, i64 0, i64 %tmp_136

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_18"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:60 %or_ln376_11 = or i12 %tmp_133, i12 59

]]></Node>
<StgValue><ssdm name="or_ln376_11"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:61 %tmp_137 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_11

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %regions_max_1_addr_19 = getelementptr i32 %regions_max_1, i64 0, i64 %tmp_137

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_19"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:63 %or_ln376_12 = or i12 %tmp_133, i12 60

]]></Node>
<StgValue><ssdm name="or_ln376_12"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:64 %tmp_138 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_12

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65 %regions_max_1_addr_20 = getelementptr i32 %regions_max_1, i64 0, i64 %tmp_138

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_20"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:66 %or_ln376_13 = or i12 %tmp_133, i12 61

]]></Node>
<StgValue><ssdm name="or_ln376_13"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:67 %tmp_139 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_13

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68 %regions_max_1_addr_21 = getelementptr i32 %regions_max_1, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_21"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:69 %or_ln376_14 = or i12 %tmp_133, i12 62

]]></Node>
<StgValue><ssdm name="or_ln376_14"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:70 %tmp_140 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_14

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71 %regions_max_1_addr_22 = getelementptr i32 %regions_max_1, i64 0, i64 %tmp_140

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_22"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:72 %or_ln376_15 = or i12 %tmp_133, i12 63

]]></Node>
<StgValue><ssdm name="or_ln376_15"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:73 %tmp_141 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_15

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74 %regions_max_1_addr_23 = getelementptr i32 %regions_max_1, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_23"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:75 %tmp_142 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_max_0_offset_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="9">
<![CDATA[
:76 %zext_ln252_1 = zext i9 %tmp_142

]]></Node>
<StgValue><ssdm name="zext_ln252_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:77 %tmp_143 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_min_1_offset_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="9">
<![CDATA[
:78 %zext_ln376_2 = zext i9 %tmp_143

]]></Node>
<StgValue><ssdm name="zext_ln376_2"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
:79 %tmp_144 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %regions_min_1_offset_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:80 %or_ln376_16 = or i12 %tmp_144, i12 56

]]></Node>
<StgValue><ssdm name="or_ln376_16"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:81 %tmp_145 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_16

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82 %regions_min_1_addr_16 = getelementptr i32 %regions_min_1, i64 0, i64 %tmp_145

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_16"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:83 %or_ln376_17 = or i12 %tmp_144, i12 57

]]></Node>
<StgValue><ssdm name="or_ln376_17"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:84 %tmp_146 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_17

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85 %regions_min_1_addr_17 = getelementptr i32 %regions_min_1, i64 0, i64 %tmp_146

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_17"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:86 %or_ln376_18 = or i12 %tmp_144, i12 58

]]></Node>
<StgValue><ssdm name="or_ln376_18"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:87 %tmp_147 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_18

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88 %regions_min_1_addr_18 = getelementptr i32 %regions_min_1, i64 0, i64 %tmp_147

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_18"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:89 %or_ln376_19 = or i12 %tmp_144, i12 59

]]></Node>
<StgValue><ssdm name="or_ln376_19"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:90 %tmp_148 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_19

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91 %regions_min_1_addr_19 = getelementptr i32 %regions_min_1, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_19"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:92 %or_ln376_20 = or i12 %tmp_144, i12 60

]]></Node>
<StgValue><ssdm name="or_ln376_20"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:93 %tmp_149 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_20

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94 %regions_min_1_addr_20 = getelementptr i32 %regions_min_1, i64 0, i64 %tmp_149

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_20"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:95 %or_ln376_21 = or i12 %tmp_144, i12 61

]]></Node>
<StgValue><ssdm name="or_ln376_21"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:96 %tmp_150 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_21

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97 %regions_min_1_addr_21 = getelementptr i32 %regions_min_1, i64 0, i64 %tmp_150

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_21"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:98 %or_ln376_22 = or i12 %tmp_144, i12 62

]]></Node>
<StgValue><ssdm name="or_ln376_22"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:99 %tmp_151 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_22

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100 %regions_min_1_addr_22 = getelementptr i32 %regions_min_1, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_22"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:101 %or_ln376_23 = or i12 %tmp_144, i12 63

]]></Node>
<StgValue><ssdm name="or_ln376_23"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:102 %tmp_152 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 0, i12 %or_ln376_23

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103 %regions_min_1_addr_23 = getelementptr i32 %regions_min_1, i64 0, i64 %tmp_152

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_23"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:104 %tmp_153 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_min_0_offset_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="9">
<![CDATA[
:105 %zext_ln244 = zext i9 %tmp_153

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:106 %br_ln244 = br i1 %bubble_read, void %.preheader86.preheader, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="32">
<![CDATA[
.preheader86.preheader:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader86.preheader:1 %store_ln76 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bubble_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.preheader86.preheader:2 %br_ln76 = br void %.preheader86

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader86:0 %i_4 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader86:1 %icmp_ln76 = icmp_eq  i4 %i_4, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader86:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader86:3 %add_ln76 = add i4 %i_4, i4 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader86:4 %br_ln76 = br i1 %icmp_ln76, void %.split4, void %_Z8is_validPKf.exit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="4">
<![CDATA[
.split4:1 %p_x_assign = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %p_read_47, i32 %p_read_46, i32 %p_read_45, i32 %p_read_44, i32 %p_read_43, i32 %p_read_42, i32 %p_read_41, i32 %p_read_40, i4 %i_4

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:2 %cmp_i_i1 = fcmp_uno  i32 %p_x_assign, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i_i1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="32">
<![CDATA[
_Z8is_validPKf.exit:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z8is_validPKf.exit:1 %tmp_154 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %n_regions_read_1, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="7">
<![CDATA[
_Z8is_validPKf.exit:2 %zext_ln252_2 = zext i7 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln252_2"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z8is_validPKf.exit:3 %add_ln252 = add i9 %tmp_153, i9 %zext_ln252_2

]]></Node>
<StgValue><ssdm name="add_ln252"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_Z8is_validPKf.exit:4 %tmp_157_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln252, i3 0

]]></Node>
<StgValue><ssdm name="tmp_157_cast"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="7">
<![CDATA[
_Z8is_validPKf.exit:5 %zext_ln252_3 = zext i7 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln252_3"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z8is_validPKf.exit:6 %add_ln252_1 = add i9 %tmp_143, i9 %zext_ln252_3

]]></Node>
<StgValue><ssdm name="add_ln252_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_Z8is_validPKf.exit:7 %tmp_159_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln252_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_159_cast"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="7">
<![CDATA[
_Z8is_validPKf.exit:8 %zext_ln252_4 = zext i7 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln252_4"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z8is_validPKf.exit:9 %add_ln252_2 = add i9 %tmp_142, i9 %zext_ln252_4

]]></Node>
<StgValue><ssdm name="add_ln252_2"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_Z8is_validPKf.exit:10 %tmp_161_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln252_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_161_cast"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="7">
<![CDATA[
_Z8is_validPKf.exit:11 %zext_ln252_5 = zext i7 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln252_5"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z8is_validPKf.exit:12 %add_ln252_3 = add i9 %tmp_132, i9 %zext_ln252_5

]]></Node>
<StgValue><ssdm name="add_ln252_3"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_Z8is_validPKf.exit:13 %tmp_163_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln252_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_163_cast"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="7">
<![CDATA[
_Z8is_validPKf.exit:14 %zext_ln252_6 = zext i7 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln252_6"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z8is_validPKf.exit:15 %add_ln252_4 = add i9 %tmp_131, i9 %zext_ln252_6

]]></Node>
<StgValue><ssdm name="add_ln252_4"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_Z8is_validPKf.exit:16 %tmp_165_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln252_4, i3 0

]]></Node>
<StgValue><ssdm name="tmp_165_cast"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="7">
<![CDATA[
_Z8is_validPKf.exit:17 %zext_ln252_7 = zext i7 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln252_7"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z8is_validPKf.exit:18 %add_ln252_5 = add i9 %tmp_s, i9 %zext_ln252_7

]]></Node>
<StgValue><ssdm name="add_ln252_5"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_Z8is_validPKf.exit:19 %tmp_167_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln252_5, i3 0

]]></Node>
<StgValue><ssdm name="tmp_167_cast"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="8">
<![CDATA[
_Z8is_validPKf.exit:20 %empty = trunc i8 %n_regions_read_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z8is_validPKf.exit:21 %store_ln251 = store i4 0, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln251"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
_Z8is_validPKf.exit:22 %br_ln251 = br void

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:2 %cmp_i_i1 = fcmp_uno  i32 %p_x_assign, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i_i1"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4:3 %br_ln79 = br i1 %cmp_i_i1, void, void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln79 = bitcast i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln79"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln79, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="23" op_0_bw="32">
<![CDATA[
:2 %trunc_ln79 = trunc i32 %bitcast_ln79

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln79 = icmp_ne  i8 %tmp_13, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4 %icmp_ln79_2 = icmp_eq  i23 %trunc_ln79, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln79_2"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_14 = fcmp_oeq  i32 %p_x_assign, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_16 = fcmp_oeq  i32 %p_x_assign, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="180" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln79 = or i1 %icmp_ln79_2, i1 %icmp_ln79

]]></Node>
<StgValue><ssdm name="or_ln79"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_14 = fcmp_oeq  i32 %p_x_assign, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_16 = fcmp_oeq  i32 %p_x_assign, i32 -inf

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %or_ln79_2 = or i1 %tmp_14, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="or_ln79_2"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %and_ln79 = and i1 %or_ln79, i1 %or_ln79_2

]]></Node>
<StgValue><ssdm name="and_ln79"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln79 = br i1 %and_ln79, void, void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i1" val="0"/>
<literal name="and_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln76 = store i4 %add_ln76, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i1" val="0"/>
<literal name="and_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %.preheader86

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln79" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.critedge:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %i_5 = load i4 %i_2

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="4">
<![CDATA[
:1 %zext_ln252_8 = zext i4 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln252_8"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %add_ln252_6 = add i12 %tmp_157_cast, i12 %zext_ln252_8

]]></Node>
<StgValue><ssdm name="add_ln252_6"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="12">
<![CDATA[
:3 %zext_ln252_9 = zext i12 %add_ln252_6

]]></Node>
<StgValue><ssdm name="zext_ln252_9"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %regions_min_0_addr = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln252_9

]]></Node>
<StgValue><ssdm name="regions_min_0_addr"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %add_ln252_7 = add i12 %tmp_159_cast, i12 %zext_ln252_8

]]></Node>
<StgValue><ssdm name="add_ln252_7"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="12">
<![CDATA[
:6 %zext_ln252_10 = zext i12 %add_ln252_7

]]></Node>
<StgValue><ssdm name="zext_ln252_10"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %regions_min_1_addr = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln252_10

]]></Node>
<StgValue><ssdm name="regions_min_1_addr"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8 %add_ln252_8 = add i12 %tmp_161_cast, i12 %zext_ln252_8

]]></Node>
<StgValue><ssdm name="add_ln252_8"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="12">
<![CDATA[
:9 %zext_ln252_11 = zext i12 %add_ln252_8

]]></Node>
<StgValue><ssdm name="zext_ln252_11"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %regions_max_0_addr = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln252_11

]]></Node>
<StgValue><ssdm name="regions_max_0_addr"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:11 %add_ln252_9 = add i12 %tmp_163_cast, i12 %zext_ln252_8

]]></Node>
<StgValue><ssdm name="add_ln252_9"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="12">
<![CDATA[
:12 %zext_ln252_12 = zext i12 %add_ln252_9

]]></Node>
<StgValue><ssdm name="zext_ln252_12"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %regions_max_1_addr = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln252_12

]]></Node>
<StgValue><ssdm name="regions_max_1_addr"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:14 %add_ln252_10 = add i12 %tmp_165_cast, i12 %zext_ln252_8

]]></Node>
<StgValue><ssdm name="add_ln252_10"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="12">
<![CDATA[
:15 %zext_ln252_13 = zext i12 %add_ln252_10

]]></Node>
<StgValue><ssdm name="zext_ln252_13"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %regions_center_0_addr = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln252_13

]]></Node>
<StgValue><ssdm name="regions_center_0_addr"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:17 %add_ln252_11 = add i12 %tmp_167_cast, i12 %zext_ln252_8

]]></Node>
<StgValue><ssdm name="add_ln252_11"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="12">
<![CDATA[
:18 %zext_ln252_14 = zext i12 %add_ln252_11

]]></Node>
<StgValue><ssdm name="zext_ln252_14"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %regions_center_1_addr = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln252_14

]]></Node>
<StgValue><ssdm name="regions_center_1_addr"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:20 %icmp_ln251 = icmp_eq  i4 %i_5, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln251"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:21 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:22 %add_ln251 = add i4 %i_5, i4 1

]]></Node>
<StgValue><ssdm name="add_ln251"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23 %br_ln251 = br i1 %icmp_ln251, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln251 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln251"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="4">
<![CDATA[
.split2:1 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %p_read_47, i32 %p_read_46, i32 %p_read_45, i32 %p_read_44, i32 %p_read_43, i32 %p_read_42, i32 %p_read_41, i32 %p_read_40, i4 %i_5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split2:2 %br_ln252 = br i1 %empty, void %arrayidx12526.case.0, void %arrayidx12526.case.1

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx12526.case.0:0 %store_ln252 = store i32 %tmp, i12 %regions_center_0_addr

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx12526.case.0:1 %store_ln252 = store i32 %tmp, i12 %regions_max_0_addr

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx12526.case.0:2 %store_ln252 = store i32 %tmp, i12 %regions_min_0_addr

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12526.case.0:3 %br_ln252 = br void %arrayidx12526.exit

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx12526.case.1:0 %store_ln252 = store i32 %tmp, i12 %regions_center_1_addr

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx12526.case.1:1 %store_ln252 = store i32 %tmp, i12 %regions_max_1_addr

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx12526.case.1:2 %store_ln252 = store i32 %tmp, i12 %regions_min_1_addr

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12526.case.1:3 %br_ln252 = br void %arrayidx12526.exit

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx12526.exit:0 %store_ln251 = store i4 %add_ln251, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln251"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12526.exit:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %add_ln885 = add i8 %n_regions_read_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln885"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %icmp_ln1064 = icmp_eq  i8 %add_ln885, i8 16

]]></Node>
<StgValue><ssdm name="icmp_ln1064"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln257 = br i1 %icmp_ln1064, void %._crit_edge, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="32">
<![CDATA[
.preheader.preheader:0 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="9" op_4_bw="32" op_5_bw="9" op_6_bw="32" op_7_bw="9" op_8_bw="32" op_9_bw="9" op_10_bw="32" op_11_bw="9" op_12_bw="32" op_13_bw="10" op_14_bw="10">
<![CDATA[
.preheader.preheader:1 %call_ln252 = call void @insert_point_Pipeline_VITIS_LOOP_271_1, i9 %tmp_153, i32 %regions_min_0, i9 %tmp_143, i32 %regions_min_1, i9 %tmp_142, i32 %regions_max_0, i9 %tmp_132, i32 %regions_max_1, i9 %tmp_131, i32 %regions_center_0, i9 %tmp_s, i32 %regions_center_1, i10 %merge_2_loc, i10 %merge_1_loc

]]></Node>
<StgValue><ssdm name="call_ln252"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:183 %store_ln357 = store i4 0, i4 %i_3

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="232" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="9" op_4_bw="32" op_5_bw="9" op_6_bw="32" op_7_bw="9" op_8_bw="32" op_9_bw="9" op_10_bw="32" op_11_bw="9" op_12_bw="32" op_13_bw="10" op_14_bw="10">
<![CDATA[
.preheader.preheader:1 %call_ln252 = call void @insert_point_Pipeline_VITIS_LOOP_271_1, i9 %tmp_153, i32 %regions_min_0, i9 %tmp_143, i32 %regions_min_1, i9 %tmp_142, i32 %regions_max_0, i9 %tmp_132, i32 %regions_max_1, i9 %tmp_131, i32 %regions_center_0, i9 %tmp_s, i32 %regions_center_1, i10 %merge_2_loc, i10 %merge_1_loc

]]></Node>
<StgValue><ssdm name="call_ln252"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.preheader:2 %merge_2_loc_load = load i10 %merge_2_loc

]]></Node>
<StgValue><ssdm name="merge_2_loc_load"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.preheader:3 %merge_1_loc_load = load i10 %merge_1_loc

]]></Node>
<StgValue><ssdm name="merge_1_loc_load"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="10">
<![CDATA[
.preheader.preheader:4 %trunc_ln260 = trunc i10 %merge_1_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln260"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="10">
<![CDATA[
.preheader.preheader:5 %trunc_ln260_2 = trunc i10 %merge_2_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln260_2"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:6 %lshr_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %merge_2_loc_load, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader:7 %zext_ln358 = zext i9 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln358"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:8 %add_ln358 = add i10 %zext_ln244, i10 %zext_ln358

]]></Node>
<StgValue><ssdm name="add_ln358"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="10">
<![CDATA[
.preheader.preheader:9 %trunc_ln358 = trunc i10 %add_ln358

]]></Node>
<StgValue><ssdm name="trunc_ln358"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader.preheader:10 %tmp_155 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln358, i3 0

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:11 %zext_ln358_1 = zext i13 %tmp_155

]]></Node>
<StgValue><ssdm name="zext_ln358_1"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:12 %tmp_193_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln358, i3 0

]]></Node>
<StgValue><ssdm name="tmp_193_cast"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:13 %regions_min_0_addr_16 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln358_1

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_16"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:14 %or_ln376_24 = or i12 %tmp_193_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln376_24"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:15 %zext_ln376_3 = zext i12 %or_ln376_24

]]></Node>
<StgValue><ssdm name="zext_ln376_3"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16 %regions_min_0_addr_17 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln376_3

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_17"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:17 %or_ln376_25 = or i12 %tmp_193_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln376_25"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:18 %zext_ln376_4 = zext i12 %or_ln376_25

]]></Node>
<StgValue><ssdm name="zext_ln376_4"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:19 %regions_min_0_addr_18 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln376_4

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_18"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:20 %or_ln376_26 = or i12 %tmp_193_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln376_26"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:21 %zext_ln376_5 = zext i12 %or_ln376_26

]]></Node>
<StgValue><ssdm name="zext_ln376_5"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:22 %regions_min_0_addr_19 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln376_5

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_19"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:23 %or_ln376_27 = or i12 %tmp_193_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln376_27"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:24 %zext_ln376_6 = zext i12 %or_ln376_27

]]></Node>
<StgValue><ssdm name="zext_ln376_6"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:25 %regions_min_0_addr_20 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln376_6

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_20"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:26 %or_ln376_28 = or i12 %tmp_193_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln376_28"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:27 %zext_ln376_7 = zext i12 %or_ln376_28

]]></Node>
<StgValue><ssdm name="zext_ln376_7"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:28 %regions_min_0_addr_21 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln376_7

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_21"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:29 %or_ln376_29 = or i12 %tmp_193_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln376_29"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:30 %zext_ln376_8 = zext i12 %or_ln376_29

]]></Node>
<StgValue><ssdm name="zext_ln376_8"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:31 %regions_min_0_addr_22 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln376_8

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_22"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:32 %or_ln376_30 = or i12 %tmp_193_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln376_30"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:33 %zext_ln376_9 = zext i12 %or_ln376_30

]]></Node>
<StgValue><ssdm name="zext_ln376_9"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:34 %regions_min_0_addr_23 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln376_9

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_23"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:35 %add_ln358_1 = add i10 %zext_ln376_2, i10 %zext_ln358

]]></Node>
<StgValue><ssdm name="add_ln358_1"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="10">
<![CDATA[
.preheader.preheader:36 %trunc_ln358_1 = trunc i10 %add_ln358_1

]]></Node>
<StgValue><ssdm name="trunc_ln358_1"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader.preheader:37 %tmp_156 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln358_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:38 %zext_ln358_2 = zext i13 %tmp_156

]]></Node>
<StgValue><ssdm name="zext_ln358_2"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:39 %tmp_195_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln358_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_195_cast"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:40 %regions_min_1_addr_24 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln358_2

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_24"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:41 %or_ln376_31 = or i12 %tmp_195_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln376_31"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:42 %zext_ln376_10 = zext i12 %or_ln376_31

]]></Node>
<StgValue><ssdm name="zext_ln376_10"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:43 %regions_min_1_addr_25 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln376_10

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_25"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:44 %or_ln376_32 = or i12 %tmp_195_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln376_32"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:45 %zext_ln376_11 = zext i12 %or_ln376_32

]]></Node>
<StgValue><ssdm name="zext_ln376_11"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:46 %regions_min_1_addr_28 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln376_11

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_28"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:47 %or_ln376_33 = or i12 %tmp_195_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln376_33"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:48 %zext_ln376_12 = zext i12 %or_ln376_33

]]></Node>
<StgValue><ssdm name="zext_ln376_12"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:49 %regions_min_1_addr_29 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln376_12

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_29"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:50 %or_ln376_34 = or i12 %tmp_195_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln376_34"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:51 %zext_ln376_13 = zext i12 %or_ln376_34

]]></Node>
<StgValue><ssdm name="zext_ln376_13"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:52 %regions_min_1_addr_30 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln376_13

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_30"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:53 %or_ln376_35 = or i12 %tmp_195_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln376_35"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:54 %zext_ln376_14 = zext i12 %or_ln376_35

]]></Node>
<StgValue><ssdm name="zext_ln376_14"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:55 %regions_min_1_addr_31 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln376_14

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_31"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:56 %or_ln376_36 = or i12 %tmp_195_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln376_36"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:57 %zext_ln376_15 = zext i12 %or_ln376_36

]]></Node>
<StgValue><ssdm name="zext_ln376_15"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:58 %regions_min_1_addr_32 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln376_15

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_32"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:59 %or_ln376_37 = or i12 %tmp_195_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln376_37"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:60 %zext_ln376_16 = zext i12 %or_ln376_37

]]></Node>
<StgValue><ssdm name="zext_ln376_16"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:61 %regions_min_1_addr_33 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln376_16

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_33"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:62 %add_ln361 = add i10 %zext_ln252_1, i10 %zext_ln358

]]></Node>
<StgValue><ssdm name="add_ln361"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="10">
<![CDATA[
.preheader.preheader:63 %trunc_ln361 = trunc i10 %add_ln361

]]></Node>
<StgValue><ssdm name="trunc_ln361"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader.preheader:64 %tmp_157 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln361, i3 0

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:65 %zext_ln361 = zext i13 %tmp_157

]]></Node>
<StgValue><ssdm name="zext_ln361"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:66 %tmp_197_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln361, i3 0

]]></Node>
<StgValue><ssdm name="tmp_197_cast"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:67 %regions_max_0_addr_16 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln361

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_16"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:68 %or_ln376_38 = or i12 %tmp_197_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln376_38"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:69 %zext_ln376_17 = zext i12 %or_ln376_38

]]></Node>
<StgValue><ssdm name="zext_ln376_17"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:70 %regions_max_0_addr_17 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln376_17

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_17"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:71 %or_ln376_39 = or i12 %tmp_197_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln376_39"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:72 %zext_ln376_18 = zext i12 %or_ln376_39

]]></Node>
<StgValue><ssdm name="zext_ln376_18"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:73 %regions_max_0_addr_18 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln376_18

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_18"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:74 %or_ln376_40 = or i12 %tmp_197_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln376_40"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:75 %zext_ln376_19 = zext i12 %or_ln376_40

]]></Node>
<StgValue><ssdm name="zext_ln376_19"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:76 %regions_max_0_addr_19 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln376_19

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_19"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:77 %or_ln376_41 = or i12 %tmp_197_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln376_41"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:78 %zext_ln376_20 = zext i12 %or_ln376_41

]]></Node>
<StgValue><ssdm name="zext_ln376_20"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:79 %regions_max_0_addr_20 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln376_20

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_20"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:80 %or_ln376_42 = or i12 %tmp_197_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln376_42"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:81 %zext_ln376_21 = zext i12 %or_ln376_42

]]></Node>
<StgValue><ssdm name="zext_ln376_21"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:82 %regions_max_0_addr_21 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln376_21

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_21"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:83 %or_ln376_43 = or i12 %tmp_197_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln376_43"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:84 %zext_ln376_22 = zext i12 %or_ln376_43

]]></Node>
<StgValue><ssdm name="zext_ln376_22"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:85 %regions_max_0_addr_22 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln376_22

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_22"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:86 %or_ln376_44 = or i12 %tmp_197_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln376_44"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:87 %zext_ln376_23 = zext i12 %or_ln376_44

]]></Node>
<StgValue><ssdm name="zext_ln376_23"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:88 %regions_max_0_addr_23 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln376_23

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_23"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:89 %add_ln361_1 = add i10 %zext_ln376_1, i10 %zext_ln358

]]></Node>
<StgValue><ssdm name="add_ln361_1"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="10">
<![CDATA[
.preheader.preheader:90 %trunc_ln361_1 = trunc i10 %add_ln361_1

]]></Node>
<StgValue><ssdm name="trunc_ln361_1"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader.preheader:91 %tmp_158 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln361_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:92 %zext_ln361_1 = zext i13 %tmp_158

]]></Node>
<StgValue><ssdm name="zext_ln361_1"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:93 %tmp_199_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln361_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_199_cast"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:94 %regions_max_1_addr_24 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln361_1

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_24"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:95 %or_ln376_45 = or i12 %tmp_199_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln376_45"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:96 %zext_ln376_24 = zext i12 %or_ln376_45

]]></Node>
<StgValue><ssdm name="zext_ln376_24"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:97 %regions_max_1_addr_25 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln376_24

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_25"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:98 %or_ln376_46 = or i12 %tmp_199_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln376_46"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:99 %zext_ln376_25 = zext i12 %or_ln376_46

]]></Node>
<StgValue><ssdm name="zext_ln376_25"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:100 %regions_max_1_addr_26 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln376_25

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_26"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:101 %or_ln376_47 = or i12 %tmp_199_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln376_47"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:102 %zext_ln376_26 = zext i12 %or_ln376_47

]]></Node>
<StgValue><ssdm name="zext_ln376_26"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:103 %regions_max_1_addr_27 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln376_26

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_27"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:104 %or_ln376_48 = or i12 %tmp_199_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln376_48"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:105 %zext_ln376_27 = zext i12 %or_ln376_48

]]></Node>
<StgValue><ssdm name="zext_ln376_27"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:106 %regions_max_1_addr_28 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln376_27

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_28"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:107 %or_ln376_49 = or i12 %tmp_199_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln376_49"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:108 %zext_ln376_28 = zext i12 %or_ln376_49

]]></Node>
<StgValue><ssdm name="zext_ln376_28"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:109 %regions_max_1_addr_29 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln376_28

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_29"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:110 %or_ln376_50 = or i12 %tmp_199_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln376_50"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:111 %zext_ln376_29 = zext i12 %or_ln376_50

]]></Node>
<StgValue><ssdm name="zext_ln376_29"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:112 %regions_max_1_addr_30 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln376_29

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_30"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:113 %or_ln376_51 = or i12 %tmp_199_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln376_51"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:114 %zext_ln376_30 = zext i12 %or_ln376_51

]]></Node>
<StgValue><ssdm name="zext_ln376_30"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:115 %regions_max_1_addr_31 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln376_30

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_31"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:116 %add_ln376 = add i10 %zext_ln252, i10 %zext_ln358

]]></Node>
<StgValue><ssdm name="add_ln376"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="10">
<![CDATA[
.preheader.preheader:117 %trunc_ln376 = trunc i10 %add_ln376

]]></Node>
<StgValue><ssdm name="trunc_ln376"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader.preheader:118 %tmp_159 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln376, i3 0

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:119 %zext_ln376_31 = zext i13 %tmp_159

]]></Node>
<StgValue><ssdm name="zext_ln376_31"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:120 %tmp_201_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln376, i3 0

]]></Node>
<StgValue><ssdm name="tmp_201_cast"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:121 %regions_center_0_addr_16 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln376_31

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_16"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:122 %or_ln376_52 = or i12 %tmp_201_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln376_52"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:123 %zext_ln376_32 = zext i12 %or_ln376_52

]]></Node>
<StgValue><ssdm name="zext_ln376_32"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:124 %regions_center_0_addr_17 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln376_32

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_17"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:125 %or_ln376_53 = or i12 %tmp_201_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln376_53"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:126 %zext_ln376_33 = zext i12 %or_ln376_53

]]></Node>
<StgValue><ssdm name="zext_ln376_33"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:127 %regions_center_0_addr_18 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln376_33

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_18"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:128 %or_ln376_54 = or i12 %tmp_201_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln376_54"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:129 %zext_ln376_34 = zext i12 %or_ln376_54

]]></Node>
<StgValue><ssdm name="zext_ln376_34"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:130 %regions_center_0_addr_19 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln376_34

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_19"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:131 %or_ln376_55 = or i12 %tmp_201_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln376_55"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:132 %zext_ln376_35 = zext i12 %or_ln376_55

]]></Node>
<StgValue><ssdm name="zext_ln376_35"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:133 %regions_center_0_addr_20 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln376_35

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_20"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:134 %or_ln376_56 = or i12 %tmp_201_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln376_56"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:135 %zext_ln376_36 = zext i12 %or_ln376_56

]]></Node>
<StgValue><ssdm name="zext_ln376_36"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:136 %regions_center_0_addr_21 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln376_36

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_21"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:137 %or_ln376_57 = or i12 %tmp_201_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln376_57"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:138 %zext_ln376_37 = zext i12 %or_ln376_57

]]></Node>
<StgValue><ssdm name="zext_ln376_37"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:139 %regions_center_0_addr_22 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln376_37

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_22"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:140 %or_ln376_58 = or i12 %tmp_201_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln376_58"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:141 %zext_ln376_38 = zext i12 %or_ln376_58

]]></Node>
<StgValue><ssdm name="zext_ln376_38"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:142 %regions_center_0_addr_23 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln376_38

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_23"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:143 %add_ln376_1 = add i10 %zext_ln376, i10 %zext_ln358

]]></Node>
<StgValue><ssdm name="add_ln376_1"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="10">
<![CDATA[
.preheader.preheader:144 %trunc_ln376_1 = trunc i10 %add_ln376_1

]]></Node>
<StgValue><ssdm name="trunc_ln376_1"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader.preheader:145 %tmp_160 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln376_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:146 %zext_ln376_39 = zext i13 %tmp_160

]]></Node>
<StgValue><ssdm name="zext_ln376_39"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:147 %tmp_203_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln376_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_203_cast"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:148 %regions_center_1_addr_24 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln376_39

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_24"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:149 %or_ln376_59 = or i12 %tmp_203_cast, i12 1

]]></Node>
<StgValue><ssdm name="or_ln376_59"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:150 %zext_ln376_40 = zext i12 %or_ln376_59

]]></Node>
<StgValue><ssdm name="zext_ln376_40"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:151 %regions_center_1_addr_25 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln376_40

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_25"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:152 %or_ln376_60 = or i12 %tmp_203_cast, i12 2

]]></Node>
<StgValue><ssdm name="or_ln376_60"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:153 %zext_ln376_41 = zext i12 %or_ln376_60

]]></Node>
<StgValue><ssdm name="zext_ln376_41"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:154 %regions_center_1_addr_26 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln376_41

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_26"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:155 %or_ln376_61 = or i12 %tmp_203_cast, i12 3

]]></Node>
<StgValue><ssdm name="or_ln376_61"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:156 %zext_ln376_42 = zext i12 %or_ln376_61

]]></Node>
<StgValue><ssdm name="zext_ln376_42"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:157 %regions_center_1_addr_27 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln376_42

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_27"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:158 %or_ln376_62 = or i12 %tmp_203_cast, i12 4

]]></Node>
<StgValue><ssdm name="or_ln376_62"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:159 %zext_ln376_43 = zext i12 %or_ln376_62

]]></Node>
<StgValue><ssdm name="zext_ln376_43"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:160 %regions_center_1_addr_28 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln376_43

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_28"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:161 %or_ln376_63 = or i12 %tmp_203_cast, i12 5

]]></Node>
<StgValue><ssdm name="or_ln376_63"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:162 %zext_ln376_44 = zext i12 %or_ln376_63

]]></Node>
<StgValue><ssdm name="zext_ln376_44"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:163 %regions_center_1_addr_29 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln376_44

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_29"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:164 %or_ln376_64 = or i12 %tmp_203_cast, i12 6

]]></Node>
<StgValue><ssdm name="or_ln376_64"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:165 %zext_ln376_45 = zext i12 %or_ln376_64

]]></Node>
<StgValue><ssdm name="zext_ln376_45"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:166 %regions_center_1_addr_30 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln376_45

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_30"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:167 %or_ln376_65 = or i12 %tmp_203_cast, i12 7

]]></Node>
<StgValue><ssdm name="or_ln376_65"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:168 %zext_ln376_46 = zext i12 %or_ln376_65

]]></Node>
<StgValue><ssdm name="zext_ln376_46"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:169 %regions_center_1_addr_31 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln376_46

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_31"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:170 %tmp_161 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %merge_1_loc_load, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:171 %add_ln358_2 = add i9 %tmp_153, i9 %tmp_161

]]></Node>
<StgValue><ssdm name="add_ln358_2"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:172 %tmp_206_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln358_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_206_cast"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:173 %add_ln358_3 = add i9 %tmp_143, i9 %tmp_161

]]></Node>
<StgValue><ssdm name="add_ln358_3"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:174 %tmp_208_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln358_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_208_cast"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:175 %add_ln361_2 = add i9 %tmp_142, i9 %tmp_161

]]></Node>
<StgValue><ssdm name="add_ln361_2"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:176 %tmp_210_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln361_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_210_cast"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:177 %add_ln361_3 = add i9 %tmp_132, i9 %tmp_161

]]></Node>
<StgValue><ssdm name="add_ln361_3"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:178 %tmp_212_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln361_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_212_cast"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:179 %add_ln364 = add i9 %tmp_131, i9 %tmp_161

]]></Node>
<StgValue><ssdm name="add_ln364"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:180 %tmp_214_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln364, i3 0

]]></Node>
<StgValue><ssdm name="tmp_214_cast"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:181 %add_ln364_1 = add i9 %tmp_s, i9 %tmp_161

]]></Node>
<StgValue><ssdm name="add_ln364_1"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:182 %tmp_216_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln364_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_216_cast"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:184 %br_ln357 = br void

]]></Node>
<StgValue><ssdm name="br_ln357"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %i_6 = load i4 %i_3

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="4">
<![CDATA[
:1 %zext_ln358_3 = zext i4 %i_6

]]></Node>
<StgValue><ssdm name="zext_ln358_3"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %add_ln358_4 = add i12 %tmp_193_cast, i12 %zext_ln358_3

]]></Node>
<StgValue><ssdm name="add_ln358_4"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="12">
<![CDATA[
:3 %zext_ln358_4 = zext i12 %add_ln358_4

]]></Node>
<StgValue><ssdm name="zext_ln358_4"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %regions_min_0_addr_24 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln358_4

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_24"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %add_ln358_5 = add i12 %tmp_206_cast, i12 %zext_ln358_3

]]></Node>
<StgValue><ssdm name="add_ln358_5"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="12">
<![CDATA[
:6 %zext_ln358_5 = zext i12 %add_ln358_5

]]></Node>
<StgValue><ssdm name="zext_ln358_5"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %regions_min_0_addr_25 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln358_5

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_25"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8 %add_ln358_6 = add i12 %tmp_195_cast, i12 %zext_ln358_3

]]></Node>
<StgValue><ssdm name="add_ln358_6"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="12">
<![CDATA[
:9 %zext_ln358_6 = zext i12 %add_ln358_6

]]></Node>
<StgValue><ssdm name="zext_ln358_6"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %regions_min_1_addr_26 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln358_6

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_26"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:11 %add_ln358_7 = add i12 %tmp_208_cast, i12 %zext_ln358_3

]]></Node>
<StgValue><ssdm name="add_ln358_7"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="12">
<![CDATA[
:12 %zext_ln358_7 = zext i12 %add_ln358_7

]]></Node>
<StgValue><ssdm name="zext_ln358_7"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %regions_min_1_addr_27 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln358_7

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_27"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:14 %add_ln361_4 = add i12 %tmp_197_cast, i12 %zext_ln358_3

]]></Node>
<StgValue><ssdm name="add_ln361_4"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="12">
<![CDATA[
:15 %zext_ln361_2 = zext i12 %add_ln361_4

]]></Node>
<StgValue><ssdm name="zext_ln361_2"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %regions_max_0_addr_24 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln361_2

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_24"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:17 %add_ln361_5 = add i12 %tmp_210_cast, i12 %zext_ln358_3

]]></Node>
<StgValue><ssdm name="add_ln361_5"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="12">
<![CDATA[
:18 %zext_ln361_3 = zext i12 %add_ln361_5

]]></Node>
<StgValue><ssdm name="zext_ln361_3"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %regions_max_0_addr_25 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln361_3

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_25"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:20 %add_ln361_6 = add i12 %tmp_199_cast, i12 %zext_ln358_3

]]></Node>
<StgValue><ssdm name="add_ln361_6"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="12">
<![CDATA[
:21 %zext_ln361_4 = zext i12 %add_ln361_6

]]></Node>
<StgValue><ssdm name="zext_ln361_4"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %regions_max_1_addr_32 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln361_4

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_32"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:23 %add_ln361_7 = add i12 %tmp_212_cast, i12 %zext_ln358_3

]]></Node>
<StgValue><ssdm name="add_ln361_7"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="12">
<![CDATA[
:24 %zext_ln361_5 = zext i12 %add_ln361_7

]]></Node>
<StgValue><ssdm name="zext_ln361_5"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %regions_max_1_addr_33 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln361_5

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_33"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:26 %add_ln364_2 = add i12 %tmp_214_cast, i12 %zext_ln358_3

]]></Node>
<StgValue><ssdm name="add_ln364_2"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="12">
<![CDATA[
:27 %zext_ln364 = zext i12 %add_ln364_2

]]></Node>
<StgValue><ssdm name="zext_ln364"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %regions_center_0_addr_24 = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln364

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_24"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:29 %add_ln364_3 = add i12 %tmp_216_cast, i12 %zext_ln358_3

]]></Node>
<StgValue><ssdm name="add_ln364_3"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="12">
<![CDATA[
:30 %zext_ln364_1 = zext i12 %add_ln364_3

]]></Node>
<StgValue><ssdm name="zext_ln364_1"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %regions_center_1_addr_32 = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln364_1

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_32"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32 %icmp_ln357 = icmp_eq  i4 %i_6, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln357"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:33 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:34 %add_ln357 = add i4 %i_6, i4 1

]]></Node>
<StgValue><ssdm name="add_ln357"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:35 %br_ln357 = br i1 %icmp_ln357, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln357"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="12">
<![CDATA[
.split:1 %regions_min_0_load = load i12 %regions_min_0_addr_24

]]></Node>
<StgValue><ssdm name="regions_min_0_load"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="12">
<![CDATA[
.split:2 %regions_min_1_load_23 = load i12 %regions_min_1_addr_26

]]></Node>
<StgValue><ssdm name="regions_min_1_load_23"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="12">
<![CDATA[
.split:4 %regions_min_0_load_16 = load i12 %regions_min_0_addr_25

]]></Node>
<StgValue><ssdm name="regions_min_0_load_16"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln357" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="12">
<![CDATA[
.split:5 %regions_min_1_load_24 = load i12 %regions_min_1_addr_27

]]></Node>
<StgValue><ssdm name="regions_min_1_load_24"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="12">
<![CDATA[
:0 %regions_min_1_load = load i12 %regions_min_1_addr_16

]]></Node>
<StgValue><ssdm name="regions_min_1_load"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="12">
<![CDATA[
:1 %regions_min_1_load_16 = load i12 %regions_min_1_addr_17

]]></Node>
<StgValue><ssdm name="regions_min_1_load_16"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="12">
<![CDATA[
:8 %regions_max_1_load = load i12 %regions_max_1_addr_16

]]></Node>
<StgValue><ssdm name="regions_max_1_load"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="12">
<![CDATA[
:9 %regions_max_1_load_16 = load i12 %regions_max_1_addr_17

]]></Node>
<StgValue><ssdm name="regions_max_1_load_16"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="12">
<![CDATA[
:16 %regions_center_1_load = load i12 %regions_center_1_addr_16

]]></Node>
<StgValue><ssdm name="regions_center_1_load"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln357" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="12">
<![CDATA[
:17 %regions_center_1_load_16 = load i12 %regions_center_1_addr_17

]]></Node>
<StgValue><ssdm name="regions_center_1_load_16"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="461" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="12">
<![CDATA[
.split:1 %regions_min_0_load = load i12 %regions_min_0_addr_24

]]></Node>
<StgValue><ssdm name="regions_min_0_load"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="12">
<![CDATA[
.split:2 %regions_min_1_load_23 = load i12 %regions_min_1_addr_26

]]></Node>
<StgValue><ssdm name="regions_min_1_load_23"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.split:3 %tmp_71 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load, i32 %regions_min_1_load_23, i1 %trunc_ln260_2

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="12">
<![CDATA[
.split:4 %regions_min_0_load_16 = load i12 %regions_min_0_addr_25

]]></Node>
<StgValue><ssdm name="regions_min_0_load_16"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="12">
<![CDATA[
.split:5 %regions_min_1_load_24 = load i12 %regions_min_1_addr_27

]]></Node>
<StgValue><ssdm name="regions_min_1_load_24"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.split:6 %tmp_72 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_16, i32 %regions_min_1_load_24, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:20 %tmp_118 = fcmp_olt  i32 %tmp_71, i32 %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="468" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln357 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln357"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32">
<![CDATA[
.split:7 %bitcast_ln358 = bitcast i32 %tmp_71

]]></Node>
<StgValue><ssdm name="bitcast_ln358"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:8 %tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln358, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="23" op_0_bw="32">
<![CDATA[
.split:9 %trunc_ln358_2 = trunc i32 %bitcast_ln358

]]></Node>
<StgValue><ssdm name="trunc_ln358_2"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32">
<![CDATA[
.split:10 %bitcast_ln358_1 = bitcast i32 %tmp_72

]]></Node>
<StgValue><ssdm name="bitcast_ln358_1"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:11 %tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln358_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="23" op_0_bw="32">
<![CDATA[
.split:12 %trunc_ln358_3 = trunc i32 %bitcast_ln358_1

]]></Node>
<StgValue><ssdm name="trunc_ln358_3"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:13 %icmp_ln358 = icmp_ne  i8 %tmp_116, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln358"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split:14 %icmp_ln358_1 = icmp_eq  i23 %trunc_ln358_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln358_1"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:15 %or_ln358 = or i1 %icmp_ln358_1, i1 %icmp_ln358

]]></Node>
<StgValue><ssdm name="or_ln358"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:16 %icmp_ln358_2 = icmp_ne  i8 %tmp_117, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln358_2"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split:17 %icmp_ln358_3 = icmp_eq  i23 %trunc_ln358_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln358_3"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:18 %or_ln358_1 = or i1 %icmp_ln358_3, i1 %icmp_ln358_2

]]></Node>
<StgValue><ssdm name="or_ln358_1"/></StgValue>
</operation>

<operation id="481" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:19 %and_ln358 = and i1 %or_ln358, i1 %or_ln358_1

]]></Node>
<StgValue><ssdm name="and_ln358"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:20 %tmp_118 = fcmp_olt  i32 %tmp_71, i32 %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:21 %and_ln358_1 = and i1 %and_ln358, i1 %tmp_118

]]></Node>
<StgValue><ssdm name="and_ln358_1"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:22 %br_ln358 = br i1 %and_ln358_1, void %.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln358"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln358_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln359 = br i1 %trunc_ln260, void %arrayidx11148.case.0, void %arrayidx11148.case.1

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln358_1" val="1"/>
<literal name="trunc_ln260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx11148.case.0:0 %store_ln359 = store i32 %tmp_71, i12 %regions_min_0_addr_25

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln358_1" val="1"/>
<literal name="trunc_ln260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11148.case.0:1 %br_ln359 = br void %arrayidx11148.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln358_1" val="1"/>
<literal name="trunc_ln260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx11148.case.1:0 %store_ln359 = store i32 %tmp_71, i12 %regions_min_1_addr_27

]]></Node>
<StgValue><ssdm name="store_ln359"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln358_1" val="1"/>
<literal name="trunc_ln260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11148.case.1:1 %br_ln359 = br void %arrayidx11148.exit

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln358_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11148.exit:0 %br_ln360 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln360"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="12">
<![CDATA[
.split._crit_edge:1 %regions_max_0_load = load i12 %regions_max_0_addr_24

]]></Node>
<StgValue><ssdm name="regions_max_0_load"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="12">
<![CDATA[
.split._crit_edge:2 %regions_max_1_load_23 = load i12 %regions_max_1_addr_32

]]></Node>
<StgValue><ssdm name="regions_max_1_load_23"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="12">
<![CDATA[
.split._crit_edge:4 %regions_max_0_load_16 = load i12 %regions_max_0_addr_25

]]></Node>
<StgValue><ssdm name="regions_max_0_load_16"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="12">
<![CDATA[
.split._crit_edge:5 %regions_max_1_load_24 = load i12 %regions_max_1_addr_33

]]></Node>
<StgValue><ssdm name="regions_max_1_load_24"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="495" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split._crit_edge:0 %empty_71 = phi i32 %tmp_71, void %arrayidx11148.exit, i32 %tmp_72, void %.split

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="496" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="12">
<![CDATA[
.split._crit_edge:1 %regions_max_0_load = load i12 %regions_max_0_addr_24

]]></Node>
<StgValue><ssdm name="regions_max_0_load"/></StgValue>
</operation>

<operation id="497" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="12">
<![CDATA[
.split._crit_edge:2 %regions_max_1_load_23 = load i12 %regions_max_1_addr_32

]]></Node>
<StgValue><ssdm name="regions_max_1_load_23"/></StgValue>
</operation>

<operation id="498" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.split._crit_edge:3 %tmp_73 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load, i32 %regions_max_1_load_23, i1 %trunc_ln260_2

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="499" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="12">
<![CDATA[
.split._crit_edge:4 %regions_max_0_load_16 = load i12 %regions_max_0_addr_25

]]></Node>
<StgValue><ssdm name="regions_max_0_load_16"/></StgValue>
</operation>

<operation id="500" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="12">
<![CDATA[
.split._crit_edge:5 %regions_max_1_load_24 = load i12 %regions_max_1_addr_33

]]></Node>
<StgValue><ssdm name="regions_max_1_load_24"/></StgValue>
</operation>

<operation id="501" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.split._crit_edge:6 %tmp_74 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_16, i32 %regions_max_1_load_24, i1 %trunc_ln260

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="502" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split._crit_edge:20 %tmp_121 = fcmp_ogt  i32 %tmp_73, i32 %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="503" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32">
<![CDATA[
.split._crit_edge:7 %bitcast_ln361 = bitcast i32 %tmp_73

]]></Node>
<StgValue><ssdm name="bitcast_ln361"/></StgValue>
</operation>

<operation id="504" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split._crit_edge:8 %tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln361, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="505" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="23" op_0_bw="32">
<![CDATA[
.split._crit_edge:9 %trunc_ln361_2 = trunc i32 %bitcast_ln361

]]></Node>
<StgValue><ssdm name="trunc_ln361_2"/></StgValue>
</operation>

<operation id="506" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32">
<![CDATA[
.split._crit_edge:10 %bitcast_ln361_1 = bitcast i32 %tmp_74

]]></Node>
<StgValue><ssdm name="bitcast_ln361_1"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split._crit_edge:11 %tmp_120 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln361_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="23" op_0_bw="32">
<![CDATA[
.split._crit_edge:12 %trunc_ln361_3 = trunc i32 %bitcast_ln361_1

]]></Node>
<StgValue><ssdm name="trunc_ln361_3"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split._crit_edge:13 %icmp_ln361 = icmp_ne  i8 %tmp_119, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln361"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split._crit_edge:14 %icmp_ln361_1 = icmp_eq  i23 %trunc_ln361_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln361_1"/></StgValue>
</operation>

<operation id="511" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge:15 %or_ln361 = or i1 %icmp_ln361_1, i1 %icmp_ln361

]]></Node>
<StgValue><ssdm name="or_ln361"/></StgValue>
</operation>

<operation id="512" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split._crit_edge:16 %icmp_ln361_2 = icmp_ne  i8 %tmp_120, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln361_2"/></StgValue>
</operation>

<operation id="513" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split._crit_edge:17 %icmp_ln361_3 = icmp_eq  i23 %trunc_ln361_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln361_3"/></StgValue>
</operation>

<operation id="514" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge:18 %or_ln361_1 = or i1 %icmp_ln361_3, i1 %icmp_ln361_2

]]></Node>
<StgValue><ssdm name="or_ln361_1"/></StgValue>
</operation>

<operation id="515" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge:19 %and_ln361 = and i1 %or_ln361, i1 %or_ln361_1

]]></Node>
<StgValue><ssdm name="and_ln361"/></StgValue>
</operation>

<operation id="516" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split._crit_edge:20 %tmp_121 = fcmp_ogt  i32 %tmp_73, i32 %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="517" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge:21 %and_ln361_1 = and i1 %and_ln361, i1 %tmp_121

]]></Node>
<StgValue><ssdm name="and_ln361_1"/></StgValue>
</operation>

<operation id="518" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split._crit_edge:22 %br_ln361 = br i1 %and_ln361_1, void %._crit_edge2, void

]]></Node>
<StgValue><ssdm name="br_ln361"/></StgValue>
</operation>

<operation id="519" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln361_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln362 = br i1 %trunc_ln260, void %arrayidx132810.case.0, void %arrayidx132810.case.1

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="520" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260" val="0"/>
<literal name="and_ln361_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx132810.case.0:0 %store_ln362 = store i32 %tmp_73, i12 %regions_max_0_addr_25

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="521" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260" val="0"/>
<literal name="and_ln361_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
arrayidx132810.case.0:1 %br_ln362 = br void %arrayidx132810.exit

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="522" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260" val="1"/>
<literal name="and_ln361_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx132810.case.1:0 %store_ln362 = store i32 %tmp_73, i12 %regions_max_1_addr_33

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="523" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260" val="1"/>
<literal name="and_ln361_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
arrayidx132810.case.1:1 %br_ln362 = br void %arrayidx132810.exit

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="524" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln361_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
arrayidx132810.exit:0 %br_ln363 = br void %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="525" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge2:0 %empty_72 = phi i32 %tmp_73, void %arrayidx132810.exit, i32 %tmp_74, void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="526" st_id="13" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:1 %add = fadd i32 %empty_72, i32 %empty_71

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="527" st_id="14" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:1 %add = fadd i32 %empty_72, i32 %empty_71

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="528" st_id="15" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:1 %add = fadd i32 %empty_72, i32 %empty_71

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="529" st_id="16" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:1 %add = fadd i32 %empty_72, i32 %empty_71

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="530" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:2 %conv = fmul i32 %add, i32 0.5

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="531" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:2 %conv = fmul i32 %add, i32 0.5

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="532" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2:3 %br_ln364 = br i1 %trunc_ln260, void %arrayidx1601411.case.0, void %arrayidx1601411.case.1

]]></Node>
<StgValue><ssdm name="br_ln364"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="533" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx1601411.case.0:0 %store_ln364 = store i32 %conv, i12 %regions_center_0_addr_24

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="534" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1601411.case.0:1 %br_ln364 = br void %arrayidx1601411.exit

]]></Node>
<StgValue><ssdm name="br_ln364"/></StgValue>
</operation>

<operation id="535" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx1601411.case.1:0 %store_ln364 = store i32 %conv, i12 %regions_center_1_addr_32

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="536" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1601411.case.1:1 %br_ln364 = br void %arrayidx1601411.exit

]]></Node>
<StgValue><ssdm name="br_ln364"/></StgValue>
</operation>

<operation id="537" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1601411.exit:0 %store_ln357 = store i4 %add_ln357, i4 %i_3

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="538" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1601411.exit:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="539" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="12">
<![CDATA[
:0 %regions_min_1_load = load i12 %regions_min_1_addr_16

]]></Node>
<StgValue><ssdm name="regions_min_1_load"/></StgValue>
</operation>

<operation id="540" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="12">
<![CDATA[
:1 %regions_min_1_load_16 = load i12 %regions_min_1_addr_17

]]></Node>
<StgValue><ssdm name="regions_min_1_load_16"/></StgValue>
</operation>

<operation id="541" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="12">
<![CDATA[
:2 %regions_min_1_load_17 = load i12 %regions_min_1_addr_18

]]></Node>
<StgValue><ssdm name="regions_min_1_load_17"/></StgValue>
</operation>

<operation id="542" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="12">
<![CDATA[
:3 %regions_min_1_load_18 = load i12 %regions_min_1_addr_19

]]></Node>
<StgValue><ssdm name="regions_min_1_load_18"/></StgValue>
</operation>

<operation id="543" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="12">
<![CDATA[
:8 %regions_max_1_load = load i12 %regions_max_1_addr_16

]]></Node>
<StgValue><ssdm name="regions_max_1_load"/></StgValue>
</operation>

<operation id="544" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="12">
<![CDATA[
:9 %regions_max_1_load_16 = load i12 %regions_max_1_addr_17

]]></Node>
<StgValue><ssdm name="regions_max_1_load_16"/></StgValue>
</operation>

<operation id="545" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="12">
<![CDATA[
:10 %regions_max_1_load_17 = load i12 %regions_max_1_addr_18

]]></Node>
<StgValue><ssdm name="regions_max_1_load_17"/></StgValue>
</operation>

<operation id="546" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="12">
<![CDATA[
:11 %regions_max_1_load_18 = load i12 %regions_max_1_addr_19

]]></Node>
<StgValue><ssdm name="regions_max_1_load_18"/></StgValue>
</operation>

<operation id="547" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="12">
<![CDATA[
:16 %regions_center_1_load = load i12 %regions_center_1_addr_16

]]></Node>
<StgValue><ssdm name="regions_center_1_load"/></StgValue>
</operation>

<operation id="548" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="12">
<![CDATA[
:17 %regions_center_1_load_16 = load i12 %regions_center_1_addr_17

]]></Node>
<StgValue><ssdm name="regions_center_1_load_16"/></StgValue>
</operation>

<operation id="549" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="12">
<![CDATA[
:18 %regions_center_1_load_17 = load i12 %regions_center_1_addr_18

]]></Node>
<StgValue><ssdm name="regions_center_1_load_17"/></StgValue>
</operation>

<operation id="550" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="12">
<![CDATA[
:19 %regions_center_1_load_18 = load i12 %regions_center_1_addr_19

]]></Node>
<StgValue><ssdm name="regions_center_1_load_18"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="551" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="12">
<![CDATA[
:2 %regions_min_1_load_17 = load i12 %regions_min_1_addr_18

]]></Node>
<StgValue><ssdm name="regions_min_1_load_17"/></StgValue>
</operation>

<operation id="552" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="12">
<![CDATA[
:3 %regions_min_1_load_18 = load i12 %regions_min_1_addr_19

]]></Node>
<StgValue><ssdm name="regions_min_1_load_18"/></StgValue>
</operation>

<operation id="553" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="12">
<![CDATA[
:4 %regions_min_1_load_19 = load i12 %regions_min_1_addr_20

]]></Node>
<StgValue><ssdm name="regions_min_1_load_19"/></StgValue>
</operation>

<operation id="554" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="12">
<![CDATA[
:5 %regions_min_1_load_20 = load i12 %regions_min_1_addr_21

]]></Node>
<StgValue><ssdm name="regions_min_1_load_20"/></StgValue>
</operation>

<operation id="555" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="12">
<![CDATA[
:10 %regions_max_1_load_17 = load i12 %regions_max_1_addr_18

]]></Node>
<StgValue><ssdm name="regions_max_1_load_17"/></StgValue>
</operation>

<operation id="556" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="12">
<![CDATA[
:11 %regions_max_1_load_18 = load i12 %regions_max_1_addr_19

]]></Node>
<StgValue><ssdm name="regions_max_1_load_18"/></StgValue>
</operation>

<operation id="557" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="12">
<![CDATA[
:12 %regions_max_1_load_19 = load i12 %regions_max_1_addr_20

]]></Node>
<StgValue><ssdm name="regions_max_1_load_19"/></StgValue>
</operation>

<operation id="558" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="12">
<![CDATA[
:13 %regions_max_1_load_20 = load i12 %regions_max_1_addr_21

]]></Node>
<StgValue><ssdm name="regions_max_1_load_20"/></StgValue>
</operation>

<operation id="559" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="12">
<![CDATA[
:18 %regions_center_1_load_17 = load i12 %regions_center_1_addr_18

]]></Node>
<StgValue><ssdm name="regions_center_1_load_17"/></StgValue>
</operation>

<operation id="560" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="12">
<![CDATA[
:19 %regions_center_1_load_18 = load i12 %regions_center_1_addr_19

]]></Node>
<StgValue><ssdm name="regions_center_1_load_18"/></StgValue>
</operation>

<operation id="561" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="12">
<![CDATA[
:20 %regions_center_1_load_19 = load i12 %regions_center_1_addr_20

]]></Node>
<StgValue><ssdm name="regions_center_1_load_19"/></StgValue>
</operation>

<operation id="562" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="12">
<![CDATA[
:21 %regions_center_1_load_20 = load i12 %regions_center_1_addr_21

]]></Node>
<StgValue><ssdm name="regions_center_1_load_20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="563" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="12">
<![CDATA[
:4 %regions_min_1_load_19 = load i12 %regions_min_1_addr_20

]]></Node>
<StgValue><ssdm name="regions_min_1_load_19"/></StgValue>
</operation>

<operation id="564" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="12">
<![CDATA[
:5 %regions_min_1_load_20 = load i12 %regions_min_1_addr_21

]]></Node>
<StgValue><ssdm name="regions_min_1_load_20"/></StgValue>
</operation>

<operation id="565" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="12">
<![CDATA[
:6 %regions_min_1_load_21 = load i12 %regions_min_1_addr_22

]]></Node>
<StgValue><ssdm name="regions_min_1_load_21"/></StgValue>
</operation>

<operation id="566" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="12">
<![CDATA[
:7 %regions_min_1_load_22 = load i12 %regions_min_1_addr_23

]]></Node>
<StgValue><ssdm name="regions_min_1_load_22"/></StgValue>
</operation>

<operation id="567" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="12">
<![CDATA[
:12 %regions_max_1_load_19 = load i12 %regions_max_1_addr_20

]]></Node>
<StgValue><ssdm name="regions_max_1_load_19"/></StgValue>
</operation>

<operation id="568" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="12">
<![CDATA[
:13 %regions_max_1_load_20 = load i12 %regions_max_1_addr_21

]]></Node>
<StgValue><ssdm name="regions_max_1_load_20"/></StgValue>
</operation>

<operation id="569" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="12">
<![CDATA[
:14 %regions_max_1_load_21 = load i12 %regions_max_1_addr_22

]]></Node>
<StgValue><ssdm name="regions_max_1_load_21"/></StgValue>
</operation>

<operation id="570" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="12">
<![CDATA[
:15 %regions_max_1_load_22 = load i12 %regions_max_1_addr_23

]]></Node>
<StgValue><ssdm name="regions_max_1_load_22"/></StgValue>
</operation>

<operation id="571" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="12">
<![CDATA[
:20 %regions_center_1_load_19 = load i12 %regions_center_1_addr_20

]]></Node>
<StgValue><ssdm name="regions_center_1_load_19"/></StgValue>
</operation>

<operation id="572" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="12">
<![CDATA[
:21 %regions_center_1_load_20 = load i12 %regions_center_1_addr_21

]]></Node>
<StgValue><ssdm name="regions_center_1_load_20"/></StgValue>
</operation>

<operation id="573" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="12">
<![CDATA[
:22 %regions_center_1_load_21 = load i12 %regions_center_1_addr_22

]]></Node>
<StgValue><ssdm name="regions_center_1_load_21"/></StgValue>
</operation>

<operation id="574" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="12">
<![CDATA[
:23 %regions_center_1_load_22 = load i12 %regions_center_1_addr_23

]]></Node>
<StgValue><ssdm name="regions_center_1_load_22"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="575" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="12">
<![CDATA[
:6 %regions_min_1_load_21 = load i12 %regions_min_1_addr_22

]]></Node>
<StgValue><ssdm name="regions_min_1_load_21"/></StgValue>
</operation>

<operation id="576" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="12">
<![CDATA[
:7 %regions_min_1_load_22 = load i12 %regions_min_1_addr_23

]]></Node>
<StgValue><ssdm name="regions_min_1_load_22"/></StgValue>
</operation>

<operation id="577" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="12">
<![CDATA[
:14 %regions_max_1_load_21 = load i12 %regions_max_1_addr_22

]]></Node>
<StgValue><ssdm name="regions_max_1_load_21"/></StgValue>
</operation>

<operation id="578" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="12">
<![CDATA[
:15 %regions_max_1_load_22 = load i12 %regions_max_1_addr_23

]]></Node>
<StgValue><ssdm name="regions_max_1_load_22"/></StgValue>
</operation>

<operation id="579" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="12">
<![CDATA[
:22 %regions_center_1_load_21 = load i12 %regions_center_1_addr_22

]]></Node>
<StgValue><ssdm name="regions_center_1_load_21"/></StgValue>
</operation>

<operation id="580" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="12">
<![CDATA[
:23 %regions_center_1_load_22 = load i12 %regions_center_1_addr_23

]]></Node>
<StgValue><ssdm name="regions_center_1_load_22"/></StgValue>
</operation>

<operation id="581" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:24 %br_ln376 = br i1 %trunc_ln260_2, void %arrayidx166.2.74859.case.0, void %arrayidx166.2.74859.case.1

]]></Node>
<StgValue><ssdm name="br_ln376"/></StgValue>
</operation>

<operation id="582" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:0 %store_ln376 = store i32 %regions_min_1_load, i12 %regions_min_0_addr_16

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="583" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:1 %store_ln376 = store i32 %regions_min_1_load_16, i12 %regions_min_0_addr_17

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="584" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:8 %store_ln376 = store i32 %regions_max_1_load, i12 %regions_max_0_addr_16

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="585" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:9 %store_ln376 = store i32 %regions_max_1_load_16, i12 %regions_max_0_addr_17

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="586" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:16 %store_ln376 = store i32 %regions_center_1_load, i12 %regions_center_0_addr_16

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="587" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:17 %store_ln376 = store i32 %regions_center_1_load_16, i12 %regions_center_0_addr_17

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="588" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:0 %store_ln376 = store i32 %regions_min_1_load, i12 %regions_min_1_addr_24

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="589" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:1 %store_ln376 = store i32 %regions_min_1_load_16, i12 %regions_min_1_addr_25

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="590" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:8 %store_ln376 = store i32 %regions_max_1_load, i12 %regions_max_1_addr_24

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="591" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:9 %store_ln376 = store i32 %regions_max_1_load_16, i12 %regions_max_1_addr_25

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="592" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:16 %store_ln376 = store i32 %regions_center_1_load, i12 %regions_center_1_addr_24

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="593" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:17 %store_ln376 = store i32 %regions_center_1_load_16, i12 %regions_center_1_addr_25

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="594" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:2 %store_ln376 = store i32 %regions_min_1_load_17, i12 %regions_min_0_addr_18

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="595" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:3 %store_ln376 = store i32 %regions_min_1_load_18, i12 %regions_min_0_addr_19

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="596" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:10 %store_ln376 = store i32 %regions_max_1_load_17, i12 %regions_max_0_addr_18

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="597" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:11 %store_ln376 = store i32 %regions_max_1_load_18, i12 %regions_max_0_addr_19

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="598" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:18 %store_ln376 = store i32 %regions_center_1_load_17, i12 %regions_center_0_addr_18

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="599" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:19 %store_ln376 = store i32 %regions_center_1_load_18, i12 %regions_center_0_addr_19

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="600" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:4 %store_ln376 = store i32 %regions_min_1_load_19, i12 %regions_min_0_addr_20

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="601" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:5 %store_ln376 = store i32 %regions_min_1_load_20, i12 %regions_min_0_addr_21

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="602" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:12 %store_ln376 = store i32 %regions_max_1_load_19, i12 %regions_max_0_addr_20

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="603" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:13 %store_ln376 = store i32 %regions_max_1_load_20, i12 %regions_max_0_addr_21

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="604" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:20 %store_ln376 = store i32 %regions_center_1_load_19, i12 %regions_center_0_addr_20

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="605" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:21 %store_ln376 = store i32 %regions_center_1_load_20, i12 %regions_center_0_addr_21

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="606" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:6 %store_ln376 = store i32 %regions_min_1_load_21, i12 %regions_min_0_addr_22

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="607" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:7 %store_ln376 = store i32 %regions_min_1_load_22, i12 %regions_min_0_addr_23

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="608" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:14 %store_ln376 = store i32 %regions_max_1_load_21, i12 %regions_max_0_addr_22

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="609" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:15 %store_ln376 = store i32 %regions_max_1_load_22, i12 %regions_max_0_addr_23

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="610" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:22 %store_ln376 = store i32 %regions_center_1_load_21, i12 %regions_center_0_addr_22

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="611" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx166.2.74859.case.0:23 %store_ln376 = store i32 %regions_center_1_load_22, i12 %regions_center_0_addr_23

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="612" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
arrayidx166.2.74859.case.0:24 %br_ln376 = br void %arrayidx166.2.74859.exit

]]></Node>
<StgValue><ssdm name="br_ln376"/></StgValue>
</operation>

<operation id="613" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:6 %store_ln376 = store i32 %regions_min_1_load_21, i12 %regions_min_1_addr_32

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="614" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:7 %store_ln376 = store i32 %regions_min_1_load_22, i12 %regions_min_1_addr_33

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="615" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:14 %store_ln376 = store i32 %regions_max_1_load_21, i12 %regions_max_1_addr_30

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="616" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:15 %store_ln376 = store i32 %regions_max_1_load_22, i12 %regions_max_1_addr_31

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="617" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:22 %store_ln376 = store i32 %regions_center_1_load_21, i12 %regions_center_1_addr_30

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="618" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:23 %store_ln376 = store i32 %regions_center_1_load_22, i12 %regions_center_1_addr_31

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="619" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln260_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:24 %br_ln376 = br void %arrayidx166.2.74859.exit

]]></Node>
<StgValue><ssdm name="br_ln376"/></StgValue>
</operation>

<operation id="620" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
arrayidx166.2.74859.exit:0 %br_ln378 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="621" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:2 %store_ln376 = store i32 %regions_min_1_load_17, i12 %regions_min_1_addr_28

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="622" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:3 %store_ln376 = store i32 %regions_min_1_load_18, i12 %regions_min_1_addr_29

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="623" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:10 %store_ln376 = store i32 %regions_max_1_load_17, i12 %regions_max_1_addr_26

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="624" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:11 %store_ln376 = store i32 %regions_max_1_load_18, i12 %regions_max_1_addr_27

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="625" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:18 %store_ln376 = store i32 %regions_center_1_load_17, i12 %regions_center_1_addr_26

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="626" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:19 %store_ln376 = store i32 %regions_center_1_load_18, i12 %regions_center_1_addr_27

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="627" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:4 %store_ln376 = store i32 %regions_min_1_load_19, i12 %regions_min_1_addr_30

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="628" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:5 %store_ln376 = store i32 %regions_min_1_load_20, i12 %regions_min_1_addr_31

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="629" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:12 %store_ln376 = store i32 %regions_max_1_load_19, i12 %regions_max_1_addr_28

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="630" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:13 %store_ln376 = store i32 %regions_max_1_load_20, i12 %regions_max_1_addr_29

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="631" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:20 %store_ln376 = store i32 %regions_center_1_load_19, i12 %regions_center_1_addr_28

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="632" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx166.2.74859.case.1:21 %store_ln376 = store i32 %regions_center_1_load_20, i12 %regions_center_1_addr_29

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="633" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
._crit_edge:0 %phi_ln380 = phi i8 %p_read_48, void %.critedge, i8 15, void %arrayidx166.2.74859.exit, i8 %p_read_48, void, i8 %add_ln885, void

]]></Node>
<StgValue><ssdm name="phi_ln380"/></StgValue>
</operation>

<operation id="634" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="8">
<![CDATA[
._crit_edge:1 %ret_ln380 = ret i8 %phi_ln380

]]></Node>
<StgValue><ssdm name="ret_ln380"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
