{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620477383405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620477383406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 13:36:23 2021 " "Processing started: Sat May 08 13:36:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620477383406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1620477383406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cuntdown -c Cuntdown --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cuntdown -c Cuntdown --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1620477383406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1620477385384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_display.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg_display " "Found entity 1: Seg_display" {  } { { "Seg_display.v" "" { Text "C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/Construction-of-countdown/Seg_display.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620477398955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620477398955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_d.v 1 1 " "Found 1 design units, including 1 entities, in source file f_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_d " "Found entity 1: F_d" {  } { { "F_d.v" "" { Text "C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/Construction-of-countdown/F_d.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620477398970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620477398970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/Construction-of-countdown/Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620477398987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620477398987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown.v 1 1 " "Found 1 design units, including 1 entities, in source file countdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 Countdown " "Found entity 1: Countdown" {  } { { "Countdown.v" "" { Text "C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/Construction-of-countdown/Countdown.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620477399001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1620477399001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Countdown " "Elaborating entity \"Countdown\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1620477399093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_d F_d:f_d " "Elaborating entity \"F_d\" for hierarchy \"F_d:f_d\"" {  } { { "Countdown.v" "f_d" { Text "C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/Construction-of-countdown/Countdown.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620477399099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:counter " "Elaborating entity \"Counter\" for hierarchy \"Counter:counter\"" {  } { { "Countdown.v" "counter" { Text "C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/Construction-of-countdown/Countdown.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620477399107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg_display Seg_display:seg_display " "Elaborating entity \"Seg_display\" for hierarchy \"Seg_display:seg_display\"" {  } { { "Countdown.v" "seg_display" { Text "C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/Construction-of-countdown/Countdown.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1620477399113 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Seg_display.v(72) " "Verilog HDL Case Statement warning at Seg_display.v(72): case item expression never matches the case expression" {  } { { "Seg_display.v" "" { Text "C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/Construction-of-countdown/Seg_display.v" 72 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1620477399114 "|Countdown|Seg_display:seg_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Seg_display.v(76) " "Verilog HDL Case Statement warning at Seg_display.v(76): case item expression never matches the case expression" {  } { { "Seg_display.v" "" { Text "C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/Construction-of-countdown/Seg_display.v" 76 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1620477399114 "|Countdown|Seg_display:seg_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Seg_display.v(80) " "Verilog HDL Case Statement warning at Seg_display.v(80): case item expression never matches the case expression" {  } { { "Seg_display.v" "" { Text "C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/Construction-of-countdown/Seg_display.v" 80 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1620477399114 "|Countdown|Seg_display:seg_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Seg_display.v(84) " "Verilog HDL Case Statement warning at Seg_display.v(84): case item expression never matches the case expression" {  } { { "Seg_display.v" "" { Text "C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/Construction-of-countdown/Seg_display.v" 84 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1620477399114 "|Countdown|Seg_display:seg_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Seg_display.v(88) " "Verilog HDL Case Statement warning at Seg_display.v(88): case item expression never matches the case expression" {  } { { "Seg_display.v" "" { Text "C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/Construction-of-countdown/Seg_display.v" 88 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1620477399115 "|Countdown|Seg_display:seg_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Seg_display.v(92) " "Verilog HDL Case Statement warning at Seg_display.v(92): case item expression never matches the case expression" {  } { { "Seg_display.v" "" { Text "C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/Construction-of-countdown/Seg_display.v" 92 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1620477399115 "|Countdown|Seg_display:seg_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Seg_display.v(96) " "Verilog HDL Case Statement warning at Seg_display.v(96): case item expression never matches the case expression" {  } { { "Seg_display.v" "" { Text "C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/Construction-of-countdown/Seg_display.v" 96 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1620477399115 "|Countdown|Seg_display:seg_display"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Seg_display.v(100) " "Verilog HDL Case Statement warning at Seg_display.v(100): case item expression never matches the case expression" {  } { { "Seg_display.v" "" { Text "C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/Construction-of-countdown/Seg_display.v" 100 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1620477399115 "|Countdown|Seg_display:seg_display"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620477399247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 13:36:39 2021 " "Processing ended: Sat May 08 13:36:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620477399247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620477399247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620477399247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1620477399247 ""}
