INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.ip_user_files/ip/frame_buffer/sim/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.ip_user_files/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.ip_user_files/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/new/Inst_filter_brightness.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'filter_brightness'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/new/Inst_video_compression.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'video_compression'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/imports/ov7670_fr/RGB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RGB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/imports/ov7670_fr/address_Generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Address_Generator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/imports/ov7670_fr/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debounce'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/new/filter_b_and_w.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'filter_b_and_w'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/new/filter_colourless.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'filter_colourless'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/new/filter_inverted.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'filter_inverted'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/imports/basys3_ov7670/i2c_sender.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_sender'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/imports/ov7670_fr/ov7670_capture.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ov7670_capture'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/imports/ov7670_fr/ov7670_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ov7670_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ov7670_registers'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/imports/ov7670_fr/vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.srcs/sources_1/imports/ov7670_fr/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level'
