# Pango-FPGA
Signal Generator, Oscilloscope, Logic Analyzer

# Team DUB
ğŸ‘¨â€ğŸ“ :innocent:Yuheng Su, Postgraduate in NJUEE.

ğŸ‘¨â€ğŸ“ :sweat_smile:Xuanji Wang, Postgraduate in NJUEE;

ğŸ‘¨â€ğŸ“ :yum:Zikang Wang, Postgraduate in NJUEE;



ğŸŸ©IN 5 WE TRUST

# File tree
:file_folder:**sparrow_soc**: comprehensive sparrow_soc soc project

:file_folder:**dds**: signal generator

:file_folder:**dso**: digital storage oscilloscope

:file_folder:**la**: logic analyzer

:file_folder:**dso_lite**: lite version dso(1024-fft supported)

:file_folder:**slave_board**: slave_board to implement 2-channel device

:file_folder:**doc**: documents


# TODO list

1.RTL design            :white_check_mark:

2.SoC integration      :white_check_mark:

3.FPGA verification   :white_check_mark:

4.FPGA cascade        :white_check_mark: (Ethernet/2-Channel DDS & DSO)


