VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
clk input std_input
data_in input std_input
en_in input std_input
op[2:0] input std_input
