# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../fuzzy_carnival_base.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map" --include "../../../../fuzzy_carnival_base.srcs/sources_1/ip/ddr4_0/rtl/ip_top" --include "../../../../fuzzy_carnival_base.srcs/sources_1/ip/ddr4_0/rtl/cal" \
"../../../../ip/transformation_engine/rtl/float_mac.sv" \
"../../../../ip/transformation_engine/tb/tb_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
