# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
## PROGRAM 1:
/* Program to design to implementation of combinational logic and verify its truth table in quartus using verilog programming.

Developed by: RAHINI.A
Register Number: 23012479



![EXP  02](https://github.com/RahiniAchudhan/Experiment--02-Implementation-of-combinational-logic-/assets/145742838/b36231e4-c9b0-4905-ba82-173f75efdbc2)

## TRUTH TABLE:


![Exp2 truthtable](https://github.com/RahiniAchudhan/Experiment--02-Implementation-of-combinational-logic-/assets/145742838/9923d6f9-7224-4d7f-adb9-52d275d234f6)


## RTL VIEW:

![F1 RTL](https://github.com/RahiniAchudhan/Experiment--02-Implementation-of-combinational-logic-/assets/145742838/b2b8f31f-73a2-49a2-9797-ab8a7e19ba3a)

![F2 RTL](https://github.com/RahiniAchudhan/Experiment--02-Implementation-of-combinational-logic-/assets/145742838/9472733e-451b-4a86-8755-0d1479cc29cb)

## Timing Diagram:

![wave exp 02](https://github.com/RahiniAchudhan/Experiment--02-Implementation-of-combinational-logic-/assets/145742838/e3dc2af3-bfa0-48d9-afa3-e4e977b92a36)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
