`include "defines.v"

module cpu_riscv(

    input wire                     clk,
    input wire                     rst,


    input wire[`RegBus]            rom_data_i,
    output wire[`RegBus]           rom_addr_o,
    output wire                    rom_ce_o
);

    //è¿æ¥IF/IDæ¨¡å—çš„è¾“å‡ºä¸è¯‘ç é˜¶æ®µIDæ¨¡å—çš„è¾“å…?
    wire[`InstAddrBus] pc;
    wire[`InstAddrBus] id_pc_i;
    wire[`InstBus] id_inst_i;

    //è¿æ¥è¯‘ç é˜¶æ®µIDæ¨¡å—çš„è¾“å‡ºä¸ID/EXæ¨¡å—çš„è¾“å…?
    wire[`AluOpBus] id_aluop_o;
    wire[`AluSelBus] id_alusel_o;
    wire[`RegBus] id_reg1_o;
    wire[`RegBus] id_reg2_o;
    wire id_wreg_o;
    wire[`RegAddrBus] id_wd_o;

    //è¿æ¥ID/EXæ¨¡å—çš„è¾“å‡ºä¸æ‰§è¡Œé˜¶æ®µEXæ¨¡å—çš„è¾“å…?
    wire[`AluOpBus] ex_aluop_i;
    wire[`AluSelBus] ex_alusel_i;
    wire[`RegBus] ex_reg1_i;
    wire[`RegBus] ex_reg2_i;
    wire ex_wreg_i;
    wire[`RegAddrBus] ex_wd_i;

    //è¿æ¥æ‰§è¡Œé˜¶æ®µEXæ¨¡å—çš„è¾“å‡ºä¸EX/MEMæ¨¡å—çš„è¾“å…?
    wire ex_wreg_o;
    wire[`RegAddrBus] ex_wd_o;
    wire[`RegBus] ex_wdata_o;

    //è¿æ¥EX/MEMæ¨¡å—çš„è¾“å‡ºä¸è®¿å­˜é˜¶æ®µMEMæ¨¡å—çš„è¾“å…?
    wire mem_wreg_i;
    wire[`RegAddrBus] mem_wd_i;
    wire[`RegBus] mem_wdata_i;

    //è¿æ¥è®¿å­˜é˜¶æ®µMEMæ¨¡å—çš„è¾“å‡ºä¸MEM/WBæ¨¡å—çš„è¾“å…?
    wire mem_wreg_o;
    wire[`RegAddrBus] mem_wd_o;
    wire[`RegBus] mem_wdata_o;

    //è¿æ¥MEM/WBæ¨¡å—çš„è¾“å‡ºä¸å›å†™é˜¶æ®µçš„è¾“å…?
    wire wb_wreg_i;
    wire[`RegAddrBus] wb_wd_i;
    wire[`RegBus] wb_wdata_i;

    //è¿æ¥è¯‘ç é˜¶æ®µIDæ¨¡å—ä¸é?šç”¨å¯„å­˜å™¨Regfileæ¨¡å—
    wire reg1_read;
    wire reg2_read;
    wire[`RegBus] reg1_data;
    wire[`RegBus] reg2_data;
    wire[`RegAddrBus] reg1_addr;
    wire[`RegAddrBus] reg2_addr;

    //pc_regä¾‹åŒ–
    pc_reg pc_reg0(
        .clk(clk),
        .rst(rst),
        .pc(pc),
        .ce(rom_ce_o)
    );

    assign rom_addr_o = pc;

    //IF/IDæ¨¡å—ä¾‹åŒ–
    if_id if_id0(
        .clk(clk),
        .rst(rst),
        .if_pc(pc),
        .if_inst(rom_data_i),
        .id_pc(id_pc_i),
        .id_inst(id_inst_i)
    );

    //è¯‘ç é˜¶æ®µIDæ¨¡å—
    id id0(
        .rst(rst),
        .pc_i(id_pc_i),
        .inst_i(id_inst_i),

        // æ¥è‡ªregfileçš„è¾“å…?
        .reg1_data_i(reg1_data),
        .reg2_data_i(reg2_data),

        //é€åˆ°regfileçš„ä¿¡æ?
        .reg1_read_o(reg1_read),
        .reg2_read_o(reg2_read),

        .reg1_addr_o(reg1_addr),
        .reg2_addr_o(reg2_addr),

        //é€åˆ°ID/EXæ¨¡å—çš„ä¿¡æ?
        .aluop_o(id_aluop_o),
        .alusel_o(id_alusel_o),
        .reg1_o(id_reg1_o),
        .reg2_o(id_reg2_o),
        .wd_o(id_wd_o),
        .wreg_o(id_wreg_o)
    );

    //é€šç”¨å¯„å­˜å™¨Regfileä¾‹åŒ–
    regfile regfile1(
        .clk (clk),
        .rst (rst),
        .we    (wb_wreg_i),
        .waddr (wb_wd_i),
        .wdata (wb_wdata_i),
        .re1    (reg1_read),
        .raddr1 (reg1_addr),
        .rdata1 (reg1_data),
        .re2    (reg2_read),
        .raddr2 (reg2_addr),
        .rdata2 (reg2_data)
    );

    //ID/EXæ¨¡å—
    id_ex id_ex0(
        .clk(clk),
        .rst(rst),

        //ä»è¯‘ç é˜¶æ®µIDæ¨¡å—ä¼ é?’çš„ä¿¡æ¯
        .id_aluop(id_aluop_o),
        .id_alusel(id_alusel_o),
        .id_reg1(id_reg1_o),
        .id_reg2(id_reg2_o),
        .id_wd(id_wd_o),
        .id_wreg(id_wreg_o),

        //ä¼ é?’åˆ°æ‰§è¡Œé˜¶æ®µEXæ¨¡å—çš„ä¿¡æ?
        .ex_aluop(ex_aluop_i),
        .ex_alusel(ex_alusel_i),
        .ex_reg1(ex_reg1_i),
        .ex_reg2(ex_reg2_i),
        .ex_wd(ex_wd_i),
        .ex_wreg(ex_wreg_i)
    );

    //EXæ¨¡å—
    ex ex0(
        .rst(rst),

        //é€åˆ°æ‰§è¡Œé˜¶æ®µEXæ¨¡å—çš„ä¿¡æ?
        .aluop_i(ex_aluop_i),
        .alusel_i(ex_alusel_i),
        .reg1_i(ex_reg1_i),
        .reg2_i(ex_reg2_i),
        .wd_i(ex_wd_i),
        .wreg_i(ex_wreg_i),

        //EXæ¨¡å—çš„è¾“å‡ºåˆ°EX/MEMæ¨¡å—ä¿¡æ¯
        .wd_o(ex_wd_o),
        .wreg_o(ex_wreg_o),
        .wdata_o(ex_wdata_o)
    );

    //EX/MEMæ¨¡å—
    ex_mem ex_mem0(
        .clk(clk),
        .rst(rst),

        //æ¥è‡ªæ‰§è¡Œé˜¶æ®µEXæ¨¡å—çš„ä¿¡æ?
        .ex_wd(ex_wd_o),
        .ex_wreg(ex_wreg_o),
        .ex_wdata(ex_wdata_o),

        //é€åˆ°è®¿å­˜é˜¶æ®µMEMæ¨¡å—çš„ä¿¡æ?
        .mem_wd(mem_wd_i),
        .mem_wreg(mem_wreg_i),
        .mem_wdata(mem_wdata_i)
    );

    //MEMæ¨¡å—ä¾‹åŒ–
    mem mem0(
        .rst(rst),

        //æ¥è‡ªEX/MEMæ¨¡å—çš„ä¿¡æ?
        .wd_i(mem_wd_i),
        .wreg_i(mem_wreg_i),
        .wdata_i(mem_wdata_i),

        //é€åˆ°MEM/WBæ¨¡å—çš„ä¿¡æ?
        .wd_o(mem_wd_o),
        .wreg_o(mem_wreg_o),
        .wdata_o(mem_wdata_o)
    );

    //MEM/WBæ¨¡å—
    mem_wb mem_wb0(
        .clk(clk),
        .rst(rst),

        //æ¥è‡ªè®¿å­˜é˜¶æ®µMEMæ¨¡å—çš„ä¿¡æ?
        .mem_wd(mem_wd_o),
        .mem_wreg(mem_wreg_o),
        .mem_wdata(mem_wdata_o),

        //é€åˆ°å›å†™é˜¶æ®µçš„ä¿¡æ?
        .wb_wd(wb_wd_i),
        .wb_wreg(wb_wreg_i),
        .wb_wdata(wb_wdata_i)
    );

endmodule
