# 
# IC Compiler II write_def
# Release      : T-2022.03-SP4
# User Name    : iahmed
# Date         : Mon Feb 27 22:41:18 2023
# 
# This DEF file was generated with the -include_tech_via_definitions option,
# which includes all library technology via definitions (i.e., contact codes).
# Undetermined results will occur if this file is read into any database.
# 
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN grid_bram_tile ;
UNITS DISTANCE MICRONS 1000 ;
PROPERTYDEFINITIONS
COMPONENTPIN ACCESS_DIRECTION STRING ;
END PROPERTYDEFINITIONS
DIEAREA ( 0 0 ) ( 0 205920 ) ( 157536 205920 ) ( 157536 0 ) ;
ROW unit_row_1 unit 0 0 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_2 unit 0 480 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_3 unit 0 960 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_4 unit 0 1440 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_5 unit 0 1920 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_6 unit 0 2400 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_7 unit 0 2880 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_8 unit 0 3360 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_9 unit 0 3840 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_10 unit 0 4320 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_11 unit 0 4800 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_12 unit 0 5280 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_13 unit 0 5760 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_14 unit 0 6240 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_15 unit 0 6720 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_16 unit 0 7200 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_17 unit 0 7680 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_18 unit 0 8160 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_19 unit 0 8640 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_20 unit 0 9120 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_21 unit 0 9600 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_22 unit 0 10080 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_23 unit 0 10560 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_24 unit 0 11040 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_25 unit 0 11520 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_26 unit 0 12000 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_27 unit 0 12480 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_28 unit 0 12960 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_29 unit 0 13440 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_30 unit 0 13920 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_31 unit 0 14400 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_32 unit 0 14880 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_33 unit 0 15360 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_34 unit 0 15840 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_35 unit 0 16320 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_36 unit 0 16800 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_37 unit 0 17280 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_38 unit 0 17760 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_39 unit 0 18240 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_40 unit 0 18720 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_41 unit 0 19200 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_42 unit 0 19680 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_43 unit 0 20160 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_44 unit 0 20640 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_45 unit 0 21120 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_46 unit 0 21600 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_47 unit 0 22080 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_48 unit 0 22560 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_49 unit 0 23040 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_50 unit 0 23520 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_51 unit 0 24000 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_52 unit 0 24480 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_53 unit 0 24960 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_54 unit 0 25440 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_55 unit 0 25920 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_56 unit 0 26400 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_57 unit 0 26880 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_58 unit 0 27360 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_59 unit 0 27840 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_60 unit 0 28320 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_61 unit 0 28800 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_62 unit 0 29280 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_63 unit 0 29760 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_64 unit 0 30240 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_65 unit 0 30720 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_66 unit 0 31200 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_67 unit 0 31680 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_68 unit 0 32160 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_69 unit 0 32640 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_70 unit 0 33120 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_71 unit 0 33600 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_72 unit 0 34080 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_73 unit 0 34560 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_74 unit 0 35040 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_75 unit 0 35520 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_76 unit 0 36000 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_77 unit 0 36480 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_78 unit 0 36960 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_79 unit 0 37440 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_80 unit 0 37920 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_81 unit 0 38400 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_82 unit 0 38880 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_83 unit 0 39360 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_84 unit 0 39840 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_85 unit 0 40320 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_86 unit 0 40800 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_87 unit 0 41280 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_88 unit 0 41760 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_89 unit 0 42240 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_90 unit 0 42720 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_91 unit 0 43200 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_92 unit 0 43680 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_93 unit 0 44160 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_94 unit 0 44640 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_95 unit 0 45120 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_96 unit 0 45600 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_97 unit 0 46080 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_98 unit 0 46560 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_99 unit 0 47040 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_100 unit 0 47520 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_101 unit 0 48000 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_102 unit 0 48480 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_103 unit 0 48960 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_104 unit 0 49440 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_105 unit 0 49920 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_106 unit 0 50400 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_107 unit 0 50880 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_108 unit 0 51360 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_109 unit 0 51840 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_110 unit 0 52320 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_111 unit 0 52800 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_112 unit 0 53280 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_113 unit 0 53760 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_114 unit 0 54240 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_115 unit 0 54720 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_116 unit 0 55200 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_117 unit 0 55680 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_118 unit 0 56160 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_119 unit 0 56640 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_120 unit 0 57120 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_121 unit 0 57600 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_122 unit 0 58080 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_123 unit 0 58560 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_124 unit 0 59040 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_125 unit 0 59520 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_126 unit 0 60000 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_127 unit 0 60480 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_128 unit 0 60960 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_129 unit 0 61440 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_130 unit 0 61920 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_131 unit 0 62400 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_132 unit 0 62880 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_133 unit 0 63360 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_134 unit 0 63840 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_135 unit 0 64320 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_136 unit 0 64800 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_137 unit 0 65280 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_138 unit 0 65760 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_139 unit 0 66240 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_140 unit 0 66720 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_141 unit 0 67200 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_142 unit 0 67680 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_143 unit 0 68160 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_144 unit 0 68640 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_145 unit 0 69120 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_146 unit 0 69600 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_147 unit 0 70080 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_148 unit 0 70560 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_149 unit 0 71040 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_150 unit 0 71520 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_151 unit 0 72000 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_152 unit 0 72480 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_153 unit 0 72960 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_154 unit 0 73440 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_155 unit 0 73920 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_156 unit 0 74400 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_157 unit 0 74880 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_158 unit 0 75360 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_159 unit 0 75840 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_160 unit 0 76320 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_161 unit 0 76800 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_162 unit 0 77280 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_163 unit 0 77760 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_164 unit 0 78240 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_165 unit 0 78720 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_166 unit 0 79200 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_167 unit 0 79680 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_168 unit 0 80160 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_169 unit 0 80640 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_170 unit 0 81120 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_171 unit 0 81600 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_172 unit 0 82080 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_173 unit 0 82560 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_174 unit 0 83040 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_175 unit 0 83520 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_176 unit 0 84000 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_177 unit 0 84480 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_178 unit 0 84960 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_179 unit 0 85440 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_180 unit 0 85920 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_181 unit 0 86400 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_182 unit 0 86880 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_183 unit 0 87360 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_184 unit 0 87840 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_185 unit 0 88320 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_186 unit 0 88800 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_187 unit 0 89280 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_188 unit 0 89760 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_189 unit 0 90240 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_190 unit 0 90720 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_191 unit 0 91200 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_192 unit 0 91680 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_193 unit 0 92160 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_194 unit 0 92640 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_195 unit 0 93120 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_196 unit 0 93600 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_197 unit 0 94080 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_198 unit 0 94560 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_199 unit 0 95040 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_200 unit 0 95520 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_201 unit 0 96000 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_202 unit 0 96480 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_203 unit 0 96960 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_204 unit 0 97440 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_205 unit 0 97920 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_206 unit 0 98400 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_207 unit 0 98880 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_208 unit 0 99360 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_209 unit 0 99840 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_210 unit 0 100320 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_211 unit 0 100800 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_212 unit 0 101280 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_213 unit 0 101760 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_214 unit 0 102240 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_215 unit 0 102720 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_216 unit 0 103200 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_217 unit 0 103680 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_218 unit 0 104160 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_219 unit 0 104640 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_220 unit 0 105120 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_221 unit 0 105600 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_222 unit 0 106080 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_223 unit 0 106560 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_224 unit 0 107040 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_225 unit 0 107520 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_226 unit 0 108000 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_227 unit 0 108480 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_228 unit 0 108960 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_229 unit 0 109440 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_230 unit 0 109920 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_231 unit 0 110400 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_232 unit 0 110880 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_233 unit 0 111360 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_234 unit 0 111840 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_235 unit 0 112320 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_236 unit 0 112800 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_237 unit 0 113280 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_238 unit 0 113760 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_239 unit 0 114240 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_240 unit 0 114720 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_241 unit 0 115200 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_242 unit 0 115680 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_243 unit 0 116160 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_244 unit 0 116640 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_245 unit 0 117120 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_246 unit 0 117600 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_247 unit 0 118080 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_248 unit 0 118560 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_249 unit 0 119040 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_250 unit 0 119520 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_251 unit 0 120000 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_252 unit 0 120480 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_253 unit 0 120960 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_254 unit 0 121440 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_255 unit 0 121920 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_256 unit 0 122400 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_257 unit 0 122880 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_258 unit 0 123360 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_259 unit 0 123840 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_260 unit 0 124320 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_261 unit 0 124800 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_262 unit 0 125280 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_263 unit 0 125760 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_264 unit 0 126240 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_265 unit 0 126720 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_266 unit 0 127200 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_267 unit 0 127680 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_268 unit 0 128160 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_269 unit 0 128640 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_270 unit 0 129120 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_271 unit 0 129600 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_272 unit 0 130080 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_273 unit 0 130560 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_274 unit 0 131040 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_275 unit 0 131520 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_276 unit 0 132000 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_277 unit 0 132480 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_278 unit 0 132960 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_279 unit 0 133440 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_280 unit 0 133920 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_281 unit 0 134400 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_282 unit 0 134880 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_283 unit 0 135360 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_284 unit 0 135840 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_285 unit 0 136320 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_286 unit 0 136800 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_287 unit 0 137280 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_288 unit 0 137760 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_289 unit 0 138240 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_290 unit 0 138720 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_291 unit 0 139200 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_292 unit 0 139680 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_293 unit 0 140160 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_294 unit 0 140640 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_295 unit 0 141120 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_296 unit 0 141600 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_297 unit 0 142080 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_298 unit 0 142560 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_299 unit 0 143040 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_300 unit 0 143520 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_301 unit 0 144000 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_302 unit 0 144480 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_303 unit 0 144960 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_304 unit 0 145440 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_305 unit 0 145920 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_306 unit 0 146400 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_307 unit 0 146880 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_308 unit 0 147360 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_309 unit 0 147840 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_310 unit 0 148320 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_311 unit 0 148800 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_312 unit 0 149280 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_313 unit 0 149760 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_314 unit 0 150240 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_315 unit 0 150720 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_316 unit 0 151200 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_317 unit 0 151680 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_318 unit 0 152160 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_319 unit 0 152640 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_320 unit 0 153120 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_321 unit 0 153600 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_322 unit 0 154080 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_323 unit 0 154560 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_324 unit 0 155040 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_325 unit 0 155520 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_326 unit 0 156000 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_327 unit 0 156480 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_328 unit 0 156960 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_329 unit 0 157440 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_330 unit 0 157920 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_331 unit 0 158400 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_332 unit 0 158880 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_333 unit 0 159360 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_334 unit 0 159840 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_335 unit 0 160320 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_336 unit 0 160800 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_337 unit 0 161280 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_338 unit 0 161760 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_339 unit 0 162240 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_340 unit 0 162720 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_341 unit 0 163200 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_342 unit 0 163680 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_343 unit 0 164160 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_344 unit 0 164640 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_345 unit 0 165120 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_346 unit 0 165600 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_347 unit 0 166080 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_348 unit 0 166560 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_349 unit 0 167040 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_350 unit 0 167520 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_351 unit 0 168000 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_352 unit 0 168480 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_353 unit 0 168960 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_354 unit 0 169440 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_355 unit 0 169920 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_356 unit 0 170400 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_357 unit 0 170880 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_358 unit 0 171360 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_359 unit 0 171840 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_360 unit 0 172320 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_361 unit 0 172800 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_362 unit 0 173280 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_363 unit 0 173760 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_364 unit 0 174240 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_365 unit 0 174720 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_366 unit 0 175200 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_367 unit 0 175680 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_368 unit 0 176160 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_369 unit 0 176640 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_370 unit 0 177120 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_371 unit 0 177600 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_372 unit 0 178080 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_373 unit 0 178560 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_374 unit 0 179040 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_375 unit 0 179520 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_376 unit 0 180000 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_377 unit 0 180480 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_378 unit 0 180960 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_379 unit 0 181440 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_380 unit 0 181920 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_381 unit 0 182400 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_382 unit 0 182880 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_383 unit 0 183360 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_384 unit 0 183840 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_385 unit 0 184320 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_386 unit 0 184800 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_387 unit 0 185280 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_388 unit 0 185760 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_389 unit 0 186240 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_390 unit 0 186720 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_391 unit 0 187200 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_392 unit 0 187680 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_393 unit 0 188160 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_394 unit 0 188640 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_395 unit 0 189120 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_396 unit 0 189600 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_397 unit 0 190080 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_398 unit 0 190560 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_399 unit 0 191040 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_400 unit 0 191520 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_401 unit 0 192000 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_402 unit 0 192480 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_403 unit 0 192960 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_404 unit 0 193440 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_405 unit 0 193920 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_406 unit 0 194400 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_407 unit 0 194880 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_408 unit 0 195360 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_409 unit 0 195840 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_410 unit 0 196320 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_411 unit 0 196800 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_412 unit 0 197280 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_413 unit 0 197760 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_414 unit 0 198240 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_415 unit 0 198720 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_416 unit 0 199200 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_417 unit 0 199680 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_418 unit 0 200160 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_419 unit 0 200640 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_420 unit 0 201120 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_421 unit 0 201600 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_422 unit 0 202080 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_423 unit 0 202560 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_424 unit 0 203040 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_425 unit 0 203520 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_426 unit 0 204000 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_427 unit 0 204480 N DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_428 unit 0 204960 FS DO 1641 BY 1 STEP 96 0 ;
ROW unit_row_429 unit 0 205440 N DO 1641 BY 1 STEP 96 0 ;
TRACKS Y 48 DO 2145 STEP 96 LAYER M1 ;
TRACKS X 48 DO 1641 STEP 96 LAYER M1 ;
TRACKS Y 0 DO 3218 STEP 64 LAYER M2 ;
TRACKS X 0 DO 2462 STEP 64 LAYER M2 ;
TRACKS Y 5 DO 2942 STEP 70 LAYER M3 ;
TRACKS X 59 DO 2250 STEP 70 LAYER M3 ;
TRACKS X 40 DO 1969 STEP 80 LAYER M4 ;
TRACKS Y 40 DO 852 STEP 80 LAYER M4 ;
TRACKS Y 69160 DO 852 STEP 80 LAYER M4 ;
TRACKS Y 138280 DO 846 STEP 80 LAYER M4 ;
TRACKS X 40 DO 1969 STEP 80 LAYER M5 ;
TRACKS Y 40 DO 852 STEP 80 LAYER M5 ;
TRACKS Y 69160 DO 852 STEP 80 LAYER M5 ;
TRACKS Y 138280 DO 846 STEP 80 LAYER M5 ;
TRACKS X 40 DO 1969 STEP 80 LAYER M6 ;
TRACKS Y 40 DO 852 STEP 80 LAYER M6 ;
TRACKS Y 69160 DO 852 STEP 80 LAYER M6 ;
TRACKS Y 138280 DO 846 STEP 80 LAYER M6 ;
TRACKS X 40 DO 1969 STEP 80 LAYER M7 ;
TRACKS Y 40 DO 852 STEP 80 LAYER M7 ;
TRACKS Y 69160 DO 852 STEP 80 LAYER M7 ;
TRACKS Y 138280 DO 846 STEP 80 LAYER M7 ;
TRACKS X 63 DO 1250 STEP 126 LAYER M8 ;
TRACKS Y 63 DO 541 STEP 126 LAYER M8 ;
TRACKS Y 69183 DO 541 STEP 126 LAYER M8 ;
TRACKS Y 138303 DO 537 STEP 126 LAYER M8 ;
TRACKS X 63 DO 1250 STEP 126 LAYER M9 ;
TRACKS Y 63 DO 541 STEP 126 LAYER M9 ;
TRACKS Y 69183 DO 541 STEP 126 LAYER M9 ;
TRACKS Y 138303 DO 537 STEP 126 LAYER M9 ;
TRACKS X 450 DO 175 STEP 900 LAYER M10 ;
TRACKS Y 450 DO 76 STEP 900 LAYER M10 ;
TRACKS Y 69570 DO 76 STEP 900 LAYER M10 ;
TRACKS Y 138690 DO 75 STEP 900 LAYER M10 ;
TRACKS X 450 DO 175 STEP 900 LAYER M11 ;
TRACKS Y 450 DO 76 STEP 900 LAYER M11 ;
TRACKS Y 69570 DO 76 STEP 900 LAYER M11 ;
TRACKS Y 138690 DO 75 STEP 900 LAYER M11 ;
PINS 2022 ;
 - PL_DATA_IN[0] + NET PL_DATA_IN[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 135356 0 ) N ;
 - PL_DATA_IN[1] + NET PL_DATA_IN[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 132332 0 ) N ;
 - PL_DATA_IN[2] + NET PL_DATA_IN[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 139892 0 ) N ;
 - PL_DATA_IN[3] + NET PL_DATA_IN[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 140270 0 ) N ;
 - PL_DATA_IN[4] + NET PL_DATA_IN[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 132710 0 ) N ;
 - PL_DATA_IN[5] + NET PL_DATA_IN[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 133088 0 ) N ;
 - PL_DATA_IN[6] + NET PL_DATA_IN[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 141908 0 ) N ;
 - PL_DATA_IN[7] + NET PL_DATA_IN[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 133466 0 ) N ;
 - PL_DATA_IN[8] + NET PL_DATA_IN[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 135734 0 ) N ;
 - PL_DATA_IN[9] + NET PL_DATA_IN[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 144302 0 ) N ;
 - PL_DATA_IN[10] + NET PL_DATA_IN[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 133844 0 ) N ;
 - PL_DATA_IN[11] + NET PL_DATA_IN[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 134222 0 ) N ;
 - PL_DATA_IN[12] + NET PL_DATA_IN[12] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 140648 0 ) N ;
 - PL_DATA_IN[13] + NET PL_DATA_IN[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 134600 0 ) N ;
 - PL_DATA_IN[14] + NET PL_DATA_IN[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 138002 0 ) N ;
 - PL_DATA_IN[15] + NET PL_DATA_IN[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 142286 0 ) N ;
 - PL_DATA_IN[16] + NET PL_DATA_IN[16] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 136112 0 ) N ;
 - PL_DATA_IN[17] + NET PL_DATA_IN[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 138380 0 ) N ;
 - PL_DATA_IN[18] + NET PL_DATA_IN[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 136490 0 ) N ;
 - PL_DATA_IN[19] + NET PL_DATA_IN[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 142664 0 ) N ;
 - PL_DATA_IN[20] + NET PL_DATA_IN[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 138758 0 ) N ;
 - PL_DATA_IN[21] + NET PL_DATA_IN[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 129686 0 ) N ;
 - PL_DATA_IN[22] + NET PL_DATA_IN[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 144680 0 ) N ;
 - PL_DATA_IN[23] + NET PL_DATA_IN[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 139136 0 ) N ;
 - PL_DATA_IN[24] + NET PL_DATA_IN[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 136868 0 ) N ;
 - PL_DATA_IN[25] + NET PL_DATA_IN[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 149468 0 ) N ;
 - PL_DATA_IN[26] + NET PL_DATA_IN[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 149540 0 ) N ;
 - PL_DATA_IN[27] + NET PL_DATA_IN[27] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 150224 0 ) N ;
 - PL_DATA_IN[28] + NET PL_DATA_IN[28] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 139514 0 ) N ;
 - PL_DATA_IN[29] + NET PL_DATA_IN[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 137246 0 ) N ;
 - PL_DATA_IN[30] + NET PL_DATA_IN[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 143924 0 ) N ;
 - PL_DATA_IN[31] + NET PL_DATA_IN[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 143042 0 ) N ;
 - PL_DATA_IN[32] + NET PL_DATA_IN[32] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 150980 0 ) N ;
 - PL_DATA_IN[33] + NET PL_DATA_IN[33] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 151358 0 ) N ;
 - PL_DATA_IN[34] + NET PL_DATA_IN[34] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 143420 0 ) N ;
 - PL_DATA_IN[35] + NET PL_DATA_IN[35] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 146570 0 ) N ;
 - PL_IN[0] + NET PL_IN[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 87602 205566 ) N ;
 - PL_IN[1] + NET PL_IN[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 90374 205566 ) N ;
 - PL_IN[2] + NET PL_IN[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 75758 205566 ) N ;
 - PL_IN[3] + NET PL_IN[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 93020 205566 ) N ;
 - PL_IN[4] + NET PL_IN[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 93398 205566 ) N ;
 - PL_IN[5] + NET PL_IN[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 93776 205566 ) N ;
 - PL_IN[6] + NET PL_IN[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 94154 205566 ) N ;
 - PL_IN[7] + NET PL_IN[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 95792 205566 ) N ;
 - PL_IN[8] + NET PL_IN[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 94532 205566 ) N ;
 - PL_IN[9] + NET PL_IN[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 94910 205566 ) N ;
 - PL_IN[10] + NET PL_IN[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 96926 205566 ) N ;
 - PL_IN[11] + NET PL_IN[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 95414 205566 ) N ;
 - PL_IN[12] + NET PL_IN[12] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 97304 205566 ) N ;
 - PL_IN[13] + NET PL_IN[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 97682 205566 ) N ;
 - PL_IN[14] + NET PL_IN[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 98060 205566 ) N ;
 - PL_IN[15] + NET PL_IN[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 98438 205566 ) N ;
 - PL_IN[16] + NET PL_IN[16] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 44384 205566 ) N ;
 - PL_IN[17] + NET PL_IN[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 13136 205566 ) N ;
 - PL_IN[18] + NET PL_IN[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 662 205566 ) N ;
 - PL_IN[19] + NET PL_IN[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 29264 205566 ) N ;
 - PL_IN[20] + NET PL_IN[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 48542 205566 ) N ;
 - PL_IN[21] + NET PL_IN[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 29642 205566 ) N ;
 - PL_IN[22] + NET PL_IN[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 50180 205566 ) N ;
 - PL_IN[23] + NET PL_IN[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 50558 205566 ) N ;
 - PL_IN[24] + NET PL_IN[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 1040 205566 ) N ;
 - PL_IN[25] + NET PL_IN[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 30020 205566 ) N ;
 - PL_IN[26] + NET PL_IN[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 51944 205566 ) N ;
 - PL_IN[27] + NET PL_IN[27] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 1418 205566 ) N ;
 - PL_IN[28] + NET PL_IN[28] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 44762 205566 ) N ;
 - PL_IN[29] + NET PL_IN[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 45140 205566 ) N ;
 - PL_IN[30] + NET PL_IN[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 52448 205566 ) N ;
 - PL_IN[31] + NET PL_IN[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 52826 205566 ) N ;
 - PL_IN[32] + NET PL_IN[32] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 98816 205566 ) N ;
 - PL_IN[33] + NET PL_IN[33] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 99194 205566 ) N ;
 - PL_IN[34] + NET PL_IN[34] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 1796 205566 ) N ;
 - PL_IN[35] + NET PL_IN[35] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 56984 205566 ) N ;
 - PL_IN[36] + NET PL_IN[36] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 116582 205566 ) N ;
 - PL_IN[37] + NET PL_IN[37] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 116960 205566 ) N ;
 - PL_IN[38] + NET PL_IN[38] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 117338 205566 ) N ;
 - PL_IN[39] + NET PL_IN[39] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 119606 205566 ) N ;
 - PL_IN[40] + NET PL_IN[40] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 145058 205566 ) N ;
 - PL_IN[41] + NET PL_IN[41] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 145436 205566 ) N ;
 - PL_IN[42] + NET PL_IN[42] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 117716 205566 ) N ;
 - PL_IN[43] + NET PL_IN[43] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 76136 205566 ) N ;
 - PL_IN[44] + NET PL_IN[44] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 145814 205566 ) N ;
 - PL_IN[45] + NET PL_IN[45] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 118094 205566 ) N ;
 - PL_IN[46] + NET PL_IN[46] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 141026 205566 ) N ;
 - PL_IN[47] + NET PL_IN[47] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 146192 205566 ) N ;
 - PL_IN[48] + NET PL_IN[48] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 102218 205566 ) N ;
 - PL_IN[49] + NET PL_IN[49] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 2174 205566 ) N ;
 - PL_IN[50] + NET PL_IN[50] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 2552 205566 ) N ;
 - PL_IN[51] + NET PL_IN[51] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 151736 205566 ) N ;
 - PL_IN[52] + NET PL_IN[52] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 152114 205566 ) N ;
 - PL_IN[53] + NET PL_IN[53] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 146948 205566 ) N ;
 - PL_IN[54] + NET PL_IN[54] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 68450 205566 ) N ;
 - PL_IN[55] + NET PL_IN[55] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 102596 205566 ) N ;
 - PL_IN[56] + NET PL_IN[56] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 141404 205566 ) N ;
 - PL_IN[57] + NET PL_IN[57] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 150602 205566 ) N ;
 - PL_IN[58] + NET PL_IN[58] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 156398 205566 ) N ;
 - PL_IN[59] + NET PL_IN[59] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 102974 205566 ) N ;
 - PL_IN[60] + NET PL_IN[60] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 156020 205566 ) N ;
 - PL_IN[61] + NET PL_IN[61] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 155642 205566 ) N ;
 - PL_IN[62] + NET PL_IN[62] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 64670 205566 ) N ;
 - PL_IN[63] + NET PL_IN[63] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 119228 205566 ) N ;
 - PL_IN[64] + NET PL_IN[64] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 155264 205566 ) N ;
 - PL_IN[65] + NET PL_IN[65] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 118850 205566 ) N ;
 - PL_IN[66] + NET PL_IN[66] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 154886 205566 ) N ;
 - PL_IN[67] + NET PL_IN[67] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 118472 205566 ) N ;
 - PL_IN[68] + NET PL_IN[68] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 156776 205566 ) N ;
 - PL_IN[69] + NET PL_IN[69] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 45518 205566 ) N ;
 - PL_IN[70] + NET PL_IN[70] + DIRECTION INPUT + USE CLOCK
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 154508 205566 ) N ;
 - PL_IN[71] + NET PL_IN[71] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 154130 205566 ) N ;
 - PL_IN[72] + NET PL_IN[72] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 122252 205566 ) N ;
 - PL_IN[73] + NET PL_IN[73] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 153752 205566 ) N ;
 - RAM_ID_0 + NET RAM_ID_0 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 31406 205566 ) N ;
 - RAM_ID_1 + NET RAM_ID_1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 40100 205566 ) N ;
 - RAM_ID_10 + NET RAM_ID_10 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 31784 205566 ) N ;
 - RAM_ID_11 + NET RAM_ID_11 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 32162 205566 ) N ;
 - RAM_ID_12 + NET RAM_ID_12 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 32540 205566 ) N ;
 - RAM_ID_13 + NET RAM_ID_13 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 32918 205566 ) N ;
 - RAM_ID_14 + NET RAM_ID_14 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 38714 205566 ) N ;
 - RAM_ID_15 + NET RAM_ID_15 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 33296 205566 ) N ;
 - RAM_ID_16 + NET RAM_ID_16 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 33674 205566 ) N ;
 - RAM_ID_17 + NET RAM_ID_17 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 37580 205566 ) N ;
 - RAM_ID_18 + NET RAM_ID_18 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 3560 205566 ) N ;
 - RAM_ID_19 + NET RAM_ID_19 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 36068 205566 ) N ;
 - RAM_ID_2 + NET RAM_ID_2 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 35564 205566 ) N ;
 - RAM_ID_3 + NET RAM_ID_3 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 35186 205566 ) N ;
 - RAM_ID_4 + NET RAM_ID_4 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 34808 205566 ) N ;
 - RAM_ID_5 + NET RAM_ID_5 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 34430 205566 ) N ;
 - RAM_ID_6 + NET RAM_ID_6 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 34052 205566 ) N ;
 - RAM_ID_7 + NET RAM_ID_7 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 37202 205566 ) N ;
 - RAM_ID_8 + NET RAM_ID_8 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 36446 205566 ) N ;
 - RAM_ID_9 + NET RAM_ID_9 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 36824 205566 ) N ;
 - ccff_ft_head + NET ccff_ft_head + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 81554 0 ) N ;
 - ccff_head + NET ccff_head + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 4064 205566 ) N ;
 - chanx_left_in[95] + NET chanx_left_in[95] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 41300 ) N ;
 - chanx_left_in[94] + NET chanx_left_in[94] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 47380 ) N ;
 - chanx_left_in[93] + NET chanx_left_in[93] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 37620 ) N ;
 - chanx_left_in[92] + NET chanx_left_in[92] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 37780 ) N ;
 - chanx_left_in[91] + NET chanx_left_in[91] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 62820 ) N ;
 - chanx_left_in[90] + NET chanx_left_in[90] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 35300 ) N ;
 - chanx_left_in[89] + NET chanx_left_in[89] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 62660 ) N ;
 - chanx_left_in[88] + NET chanx_left_in[88] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 64340 ) N ;
 - chanx_left_in[87] + NET chanx_left_in[87] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 62500 ) N ;
 - chanx_left_in[86] + NET chanx_left_in[86] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 40660 ) N ;
 - chanx_left_in[85] + NET chanx_left_in[85] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 62340 ) N ;
 - chanx_left_in[84] + NET chanx_left_in[84] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 35780 ) N ;
 - chanx_left_in[83] + NET chanx_left_in[83] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 56900 ) N ;
 - chanx_left_in[82] + NET chanx_left_in[82] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 56420 ) N ;
 - chanx_left_in[81] + NET chanx_left_in[81] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 65460 ) N ;
 - chanx_left_in[80] + NET chanx_left_in[80] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 64020 ) N ;
 - chanx_left_in[79] + NET chanx_left_in[79] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 61700 ) N ;
 - chanx_left_in[78] + NET chanx_left_in[78] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 65300 ) N ;
 - chanx_left_in[77] + NET chanx_left_in[77] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 61540 ) N ;
 - chanx_left_in[76] + NET chanx_left_in[76] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 55620 ) N ;
 - chanx_left_in[75] + NET chanx_left_in[75] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 32260 ) N ;
 - chanx_left_in[74] + NET chanx_left_in[74] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 32420 ) N ;
 - chanx_left_in[73] + NET chanx_left_in[73] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 56180 ) N ;
 - chanx_left_in[72] + NET chanx_left_in[72] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 56020 ) N ;
 - chanx_left_in[71] + NET chanx_left_in[71] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 38740 ) N ;
 - chanx_left_in[70] + NET chanx_left_in[70] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 31300 ) N ;
 - chanx_left_in[69] + NET chanx_left_in[69] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 31780 ) N ;
 - chanx_left_in[68] + NET chanx_left_in[68] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 51140 ) N ;
 - chanx_left_in[67] + NET chanx_left_in[67] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 43700 ) N ;
 - chanx_left_in[66] + NET chanx_left_in[66] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 43140 ) N ;
 - chanx_left_in[65] + NET chanx_left_in[65] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 40500 ) N ;
 - chanx_left_in[64] + NET chanx_left_in[64] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 57540 ) N ;
 - chanx_left_in[63] + NET chanx_left_in[63] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 43300 ) N ;
 - chanx_left_in[62] + NET chanx_left_in[62] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 32100 ) N ;
 - chanx_left_in[61] + NET chanx_left_in[61] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 32580 ) N ;
 - chanx_left_in[60] + NET chanx_left_in[60] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 36260 ) N ;
 - chanx_left_in[59] + NET chanx_left_in[59] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 32740 ) N ;
 - chanx_left_in[58] + NET chanx_left_in[58] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 64820 ) N ;
 - chanx_left_in[57] + NET chanx_left_in[57] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 33700 ) N ;
 - chanx_left_in[56] + NET chanx_left_in[56] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 33860 ) N ;
 - chanx_left_in[55] + NET chanx_left_in[55] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 34020 ) N ;
 - chanx_left_in[54] + NET chanx_left_in[54] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 45860 ) N ;
 - chanx_left_in[53] + NET chanx_left_in[53] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 34660 ) N ;
 - chanx_left_in[52] + NET chanx_left_in[52] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 36420 ) N ;
 - chanx_left_in[51] + NET chanx_left_in[51] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 34820 ) N ;
 - chanx_left_in[50] + NET chanx_left_in[50] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 34980 ) N ;
 - chanx_left_in[49] + NET chanx_left_in[49] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 44420 ) N ;
 - chanx_left_in[48] + NET chanx_left_in[48] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 36900 ) N ;
 - chanx_left_in[47] + NET chanx_left_in[47] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 38100 ) N ;
 - chanx_left_in[46] + NET chanx_left_in[46] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 46900 ) N ;
 - chanx_left_in[45] + NET chanx_left_in[45] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 34340 ) N ;
 - chanx_left_in[44] + NET chanx_left_in[44] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 65140 ) N ;
 - chanx_left_in[43] + NET chanx_left_in[43] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 35620 ) N ;
 - chanx_left_in[42] + NET chanx_left_in[42] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 32900 ) N ;
 - chanx_left_in[41] + NET chanx_left_in[41] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 33060 ) N ;
 - chanx_left_in[40] + NET chanx_left_in[40] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 35940 ) N ;
 - chanx_left_in[39] + NET chanx_left_in[39] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 52340 ) N ;
 - chanx_left_in[38] + NET chanx_left_in[38] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 50100 ) N ;
 - chanx_left_in[37] + NET chanx_left_in[37] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 48740 ) N ;
 - chanx_left_in[36] + NET chanx_left_in[36] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 54740 ) N ;
 - chanx_left_in[35] + NET chanx_left_in[35] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 65620 ) N ;
 - chanx_left_in[34] + NET chanx_left_in[34] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 31460 ) N ;
 - chanx_left_in[33] + NET chanx_left_in[33] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 39380 ) N ;
 - chanx_left_in[32] + NET chanx_left_in[32] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 65940 ) N ;
 - chanx_left_in[31] + NET chanx_left_in[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 31620 ) N ;
 - chanx_left_in[30] + NET chanx_left_in[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 65780 ) N ;
 - chanx_left_in[29] + NET chanx_left_in[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 42900 ) N ;
 - chanx_left_in[28] + NET chanx_left_in[28] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 52500 ) N ;
 - chanx_left_in[27] + NET chanx_left_in[27] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 59140 ) N ;
 - chanx_left_in[26] + NET chanx_left_in[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 37060 ) N ;
 - chanx_left_in[25] + NET chanx_left_in[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 57700 ) N ;
 - chanx_left_in[24] + NET chanx_left_in[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 62180 ) N ;
 - chanx_left_in[23] + NET chanx_left_in[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 64980 ) N ;
 - chanx_left_in[22] + NET chanx_left_in[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 33380 ) N ;
 - chanx_left_in[21] + NET chanx_left_in[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 34180 ) N ;
 - chanx_left_in[20] + NET chanx_left_in[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 64660 ) N ;
 - chanx_left_in[19] + NET chanx_left_in[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 34500 ) N ;
 - chanx_left_in[18] + NET chanx_left_in[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 58500 ) N ;
 - chanx_left_in[17] + NET chanx_left_in[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 53300 ) N ;
 - chanx_left_in[16] + NET chanx_left_in[16] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 62020 ) N ;
 - chanx_left_in[15] + NET chanx_left_in[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 39700 ) N ;
 - chanx_left_in[14] + NET chanx_left_in[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 44820 ) N ;
 - chanx_left_in[13] + NET chanx_left_in[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 44180 ) N ;
 - chanx_left_in[12] + NET chanx_left_in[12] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 48900 ) N ;
 - chanx_left_in[11] + NET chanx_left_in[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 60260 ) N ;
 - chanx_left_in[10] + NET chanx_left_in[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 40020 ) N ;
 - chanx_left_in[9] + NET chanx_left_in[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 64180 ) N ;
 - chanx_left_in[8] + NET chanx_left_in[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 57380 ) N ;
 - chanx_left_in[7] + NET chanx_left_in[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 41460 ) N ;
 - chanx_left_in[6] + NET chanx_left_in[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 41780 ) N ;
 - chanx_left_in[5] + NET chanx_left_in[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 36100 ) N ;
 - chanx_left_in[4] + NET chanx_left_in[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 36580 ) N ;
 - chanx_left_in[3] + NET chanx_left_in[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 36740 ) N ;
 - chanx_left_in[2] + NET chanx_left_in[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 42660 ) N ;
 - chanx_left_in[1] + NET chanx_left_in[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 37940 ) N ;
 - chanx_left_in[0] + NET chanx_left_in[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 42260 ) N ;
 - chanx_left_in_0[95] + NET chanx_left_in_0[95] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 110420 ) N ;
 - chanx_left_in_0[94] + NET chanx_left_in_0[94] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 116500 ) N ;
 - chanx_left_in_0[93] + NET chanx_left_in_0[93] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 106740 ) N ;
 - chanx_left_in_0[92] + NET chanx_left_in_0[92] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 106900 ) N ;
 - chanx_left_in_0[91] + NET chanx_left_in_0[91] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 131940 ) N ;
 - chanx_left_in_0[90] + NET chanx_left_in_0[90] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 104420 ) N ;
 - chanx_left_in_0[89] + NET chanx_left_in_0[89] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 131780 ) N ;
 - chanx_left_in_0[88] + NET chanx_left_in_0[88] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 133460 ) N ;
 - chanx_left_in_0[87] + NET chanx_left_in_0[87] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 131620 ) N ;
 - chanx_left_in_0[86] + NET chanx_left_in_0[86] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 109780 ) N ;
 - chanx_left_in_0[85] + NET chanx_left_in_0[85] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 131460 ) N ;
 - chanx_left_in_0[84] + NET chanx_left_in_0[84] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 104900 ) N ;
 - chanx_left_in_0[83] + NET chanx_left_in_0[83] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 126020 ) N ;
 - chanx_left_in_0[82] + NET chanx_left_in_0[82] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 125540 ) N ;
 - chanx_left_in_0[81] + NET chanx_left_in_0[81] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 134580 ) N ;
 - chanx_left_in_0[80] + NET chanx_left_in_0[80] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 133140 ) N ;
 - chanx_left_in_0[79] + NET chanx_left_in_0[79] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 130820 ) N ;
 - chanx_left_in_0[78] + NET chanx_left_in_0[78] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 134420 ) N ;
 - chanx_left_in_0[77] + NET chanx_left_in_0[77] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 130660 ) N ;
 - chanx_left_in_0[76] + NET chanx_left_in_0[76] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 124740 ) N ;
 - chanx_left_in_0[75] + NET chanx_left_in_0[75] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 101380 ) N ;
 - chanx_left_in_0[74] + NET chanx_left_in_0[74] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 101540 ) N ;
 - chanx_left_in_0[73] + NET chanx_left_in_0[73] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 125300 ) N ;
 - chanx_left_in_0[72] + NET chanx_left_in_0[72] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 125140 ) N ;
 - chanx_left_in_0[71] + NET chanx_left_in_0[71] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 107860 ) N ;
 - chanx_left_in_0[70] + NET chanx_left_in_0[70] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 100420 ) N ;
 - chanx_left_in_0[69] + NET chanx_left_in_0[69] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 100900 ) N ;
 - chanx_left_in_0[68] + NET chanx_left_in_0[68] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 120260 ) N ;
 - chanx_left_in_0[67] + NET chanx_left_in_0[67] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 112820 ) N ;
 - chanx_left_in_0[66] + NET chanx_left_in_0[66] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 112260 ) N ;
 - chanx_left_in_0[65] + NET chanx_left_in_0[65] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 109620 ) N ;
 - chanx_left_in_0[64] + NET chanx_left_in_0[64] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 126660 ) N ;
 - chanx_left_in_0[63] + NET chanx_left_in_0[63] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 112420 ) N ;
 - chanx_left_in_0[62] + NET chanx_left_in_0[62] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 101220 ) N ;
 - chanx_left_in_0[61] + NET chanx_left_in_0[61] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 101700 ) N ;
 - chanx_left_in_0[60] + NET chanx_left_in_0[60] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 105380 ) N ;
 - chanx_left_in_0[59] + NET chanx_left_in_0[59] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 101860 ) N ;
 - chanx_left_in_0[58] + NET chanx_left_in_0[58] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 133940 ) N ;
 - chanx_left_in_0[57] + NET chanx_left_in_0[57] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 102820 ) N ;
 - chanx_left_in_0[56] + NET chanx_left_in_0[56] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 102980 ) N ;
 - chanx_left_in_0[55] + NET chanx_left_in_0[55] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 103140 ) N ;
 - chanx_left_in_0[54] + NET chanx_left_in_0[54] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 114980 ) N ;
 - chanx_left_in_0[53] + NET chanx_left_in_0[53] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 103780 ) N ;
 - chanx_left_in_0[52] + NET chanx_left_in_0[52] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 105540 ) N ;
 - chanx_left_in_0[51] + NET chanx_left_in_0[51] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 103940 ) N ;
 - chanx_left_in_0[50] + NET chanx_left_in_0[50] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 104100 ) N ;
 - chanx_left_in_0[49] + NET chanx_left_in_0[49] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 113540 ) N ;
 - chanx_left_in_0[48] + NET chanx_left_in_0[48] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 106020 ) N ;
 - chanx_left_in_0[47] + NET chanx_left_in_0[47] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 107220 ) N ;
 - chanx_left_in_0[46] + NET chanx_left_in_0[46] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 116020 ) N ;
 - chanx_left_in_0[45] + NET chanx_left_in_0[45] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 103460 ) N ;
 - chanx_left_in_0[44] + NET chanx_left_in_0[44] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 134260 ) N ;
 - chanx_left_in_0[43] + NET chanx_left_in_0[43] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 104740 ) N ;
 - chanx_left_in_0[42] + NET chanx_left_in_0[42] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 102020 ) N ;
 - chanx_left_in_0[41] + NET chanx_left_in_0[41] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 102180 ) N ;
 - chanx_left_in_0[40] + NET chanx_left_in_0[40] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 105060 ) N ;
 - chanx_left_in_0[39] + NET chanx_left_in_0[39] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 121460 ) N ;
 - chanx_left_in_0[38] + NET chanx_left_in_0[38] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 119220 ) N ;
 - chanx_left_in_0[37] + NET chanx_left_in_0[37] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 117860 ) N ;
 - chanx_left_in_0[36] + NET chanx_left_in_0[36] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 123860 ) N ;
 - chanx_left_in_0[35] + NET chanx_left_in_0[35] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 134740 ) N ;
 - chanx_left_in_0[34] + NET chanx_left_in_0[34] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 100580 ) N ;
 - chanx_left_in_0[33] + NET chanx_left_in_0[33] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 108500 ) N ;
 - chanx_left_in_0[32] + NET chanx_left_in_0[32] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 135060 ) N ;
 - chanx_left_in_0[31] + NET chanx_left_in_0[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 100740 ) N ;
 - chanx_left_in_0[30] + NET chanx_left_in_0[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 134900 ) N ;
 - chanx_left_in_0[29] + NET chanx_left_in_0[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 112020 ) N ;
 - chanx_left_in_0[28] + NET chanx_left_in_0[28] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 121620 ) N ;
 - chanx_left_in_0[27] + NET chanx_left_in_0[27] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 128260 ) N ;
 - chanx_left_in_0[26] + NET chanx_left_in_0[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 106180 ) N ;
 - chanx_left_in_0[25] + NET chanx_left_in_0[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 126820 ) N ;
 - chanx_left_in_0[24] + NET chanx_left_in_0[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 131300 ) N ;
 - chanx_left_in_0[23] + NET chanx_left_in_0[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 134100 ) N ;
 - chanx_left_in_0[22] + NET chanx_left_in_0[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 102500 ) N ;
 - chanx_left_in_0[21] + NET chanx_left_in_0[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 103300 ) N ;
 - chanx_left_in_0[20] + NET chanx_left_in_0[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 133780 ) N ;
 - chanx_left_in_0[19] + NET chanx_left_in_0[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 103620 ) N ;
 - chanx_left_in_0[18] + NET chanx_left_in_0[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 127620 ) N ;
 - chanx_left_in_0[17] + NET chanx_left_in_0[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 122420 ) N ;
 - chanx_left_in_0[16] + NET chanx_left_in_0[16] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 131140 ) N ;
 - chanx_left_in_0[15] + NET chanx_left_in_0[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 108820 ) N ;
 - chanx_left_in_0[14] + NET chanx_left_in_0[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 113940 ) N ;
 - chanx_left_in_0[13] + NET chanx_left_in_0[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 113300 ) N ;
 - chanx_left_in_0[12] + NET chanx_left_in_0[12] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 118020 ) N ;
 - chanx_left_in_0[11] + NET chanx_left_in_0[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 129380 ) N ;
 - chanx_left_in_0[10] + NET chanx_left_in_0[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 109140 ) N ;
 - chanx_left_in_0[9] + NET chanx_left_in_0[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 133300 ) N ;
 - chanx_left_in_0[8] + NET chanx_left_in_0[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 126500 ) N ;
 - chanx_left_in_0[7] + NET chanx_left_in_0[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 110580 ) N ;
 - chanx_left_in_0[6] + NET chanx_left_in_0[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 110900 ) N ;
 - chanx_left_in_0[5] + NET chanx_left_in_0[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 105220 ) N ;
 - chanx_left_in_0[4] + NET chanx_left_in_0[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 105700 ) N ;
 - chanx_left_in_0[3] + NET chanx_left_in_0[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 105860 ) N ;
 - chanx_left_in_0[2] + NET chanx_left_in_0[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 111780 ) N ;
 - chanx_left_in_0[1] + NET chanx_left_in_0[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 107060 ) N ;
 - chanx_left_in_0[0] + NET chanx_left_in_0[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 111380 ) N ;
 - chanx_left_in_4[95] + NET chanx_left_in_4[95] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 179540 ) N ;
 - chanx_left_in_4[94] + NET chanx_left_in_4[94] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 185620 ) N ;
 - chanx_left_in_4[93] + NET chanx_left_in_4[93] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 175860 ) N ;
 - chanx_left_in_4[92] + NET chanx_left_in_4[92] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 176020 ) N ;
 - chanx_left_in_4[91] + NET chanx_left_in_4[91] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 201060 ) N ;
 - chanx_left_in_4[90] + NET chanx_left_in_4[90] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 173540 ) N ;
 - chanx_left_in_4[89] + NET chanx_left_in_4[89] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 200900 ) N ;
 - chanx_left_in_4[88] + NET chanx_left_in_4[88] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 202580 ) N ;
 - chanx_left_in_4[87] + NET chanx_left_in_4[87] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 200740 ) N ;
 - chanx_left_in_4[86] + NET chanx_left_in_4[86] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 178900 ) N ;
 - chanx_left_in_4[85] + NET chanx_left_in_4[85] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 200580 ) N ;
 - chanx_left_in_4[84] + NET chanx_left_in_4[84] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 174020 ) N ;
 - chanx_left_in_4[83] + NET chanx_left_in_4[83] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 195140 ) N ;
 - chanx_left_in_4[82] + NET chanx_left_in_4[82] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 194660 ) N ;
 - chanx_left_in_4[81] + NET chanx_left_in_4[81] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 203700 ) N ;
 - chanx_left_in_4[80] + NET chanx_left_in_4[80] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 202260 ) N ;
 - chanx_left_in_4[79] + NET chanx_left_in_4[79] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 199940 ) N ;
 - chanx_left_in_4[78] + NET chanx_left_in_4[78] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 203540 ) N ;
 - chanx_left_in_4[77] + NET chanx_left_in_4[77] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 199780 ) N ;
 - chanx_left_in_4[76] + NET chanx_left_in_4[76] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 193860 ) N ;
 - chanx_left_in_4[75] + NET chanx_left_in_4[75] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 170500 ) N ;
 - chanx_left_in_4[74] + NET chanx_left_in_4[74] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 170660 ) N ;
 - chanx_left_in_4[73] + NET chanx_left_in_4[73] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 194420 ) N ;
 - chanx_left_in_4[72] + NET chanx_left_in_4[72] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 194260 ) N ;
 - chanx_left_in_4[71] + NET chanx_left_in_4[71] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 176980 ) N ;
 - chanx_left_in_4[70] + NET chanx_left_in_4[70] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 169540 ) N ;
 - chanx_left_in_4[69] + NET chanx_left_in_4[69] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 170020 ) N ;
 - chanx_left_in_4[68] + NET chanx_left_in_4[68] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 189380 ) N ;
 - chanx_left_in_4[67] + NET chanx_left_in_4[67] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 181940 ) N ;
 - chanx_left_in_4[66] + NET chanx_left_in_4[66] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 181380 ) N ;
 - chanx_left_in_4[65] + NET chanx_left_in_4[65] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 178740 ) N ;
 - chanx_left_in_4[64] + NET chanx_left_in_4[64] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 195780 ) N ;
 - chanx_left_in_4[63] + NET chanx_left_in_4[63] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 181540 ) N ;
 - chanx_left_in_4[62] + NET chanx_left_in_4[62] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 170340 ) N ;
 - chanx_left_in_4[61] + NET chanx_left_in_4[61] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 170820 ) N ;
 - chanx_left_in_4[60] + NET chanx_left_in_4[60] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 174500 ) N ;
 - chanx_left_in_4[59] + NET chanx_left_in_4[59] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 170980 ) N ;
 - chanx_left_in_4[58] + NET chanx_left_in_4[58] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 203060 ) N ;
 - chanx_left_in_4[57] + NET chanx_left_in_4[57] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 171940 ) N ;
 - chanx_left_in_4[56] + NET chanx_left_in_4[56] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 172100 ) N ;
 - chanx_left_in_4[55] + NET chanx_left_in_4[55] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 172260 ) N ;
 - chanx_left_in_4[54] + NET chanx_left_in_4[54] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 184100 ) N ;
 - chanx_left_in_4[53] + NET chanx_left_in_4[53] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 172900 ) N ;
 - chanx_left_in_4[52] + NET chanx_left_in_4[52] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 174660 ) N ;
 - chanx_left_in_4[51] + NET chanx_left_in_4[51] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 173060 ) N ;
 - chanx_left_in_4[50] + NET chanx_left_in_4[50] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 173220 ) N ;
 - chanx_left_in_4[49] + NET chanx_left_in_4[49] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 182660 ) N ;
 - chanx_left_in_4[48] + NET chanx_left_in_4[48] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 175140 ) N ;
 - chanx_left_in_4[47] + NET chanx_left_in_4[47] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 176340 ) N ;
 - chanx_left_in_4[46] + NET chanx_left_in_4[46] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 185140 ) N ;
 - chanx_left_in_4[45] + NET chanx_left_in_4[45] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 172580 ) N ;
 - chanx_left_in_4[44] + NET chanx_left_in_4[44] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 203380 ) N ;
 - chanx_left_in_4[43] + NET chanx_left_in_4[43] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 173860 ) N ;
 - chanx_left_in_4[42] + NET chanx_left_in_4[42] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 171140 ) N ;
 - chanx_left_in_4[41] + NET chanx_left_in_4[41] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 171300 ) N ;
 - chanx_left_in_4[40] + NET chanx_left_in_4[40] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 174180 ) N ;
 - chanx_left_in_4[39] + NET chanx_left_in_4[39] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 190580 ) N ;
 - chanx_left_in_4[38] + NET chanx_left_in_4[38] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 188340 ) N ;
 - chanx_left_in_4[37] + NET chanx_left_in_4[37] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 186980 ) N ;
 - chanx_left_in_4[36] + NET chanx_left_in_4[36] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 192980 ) N ;
 - chanx_left_in_4[35] + NET chanx_left_in_4[35] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 203860 ) N ;
 - chanx_left_in_4[34] + NET chanx_left_in_4[34] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 169700 ) N ;
 - chanx_left_in_4[33] + NET chanx_left_in_4[33] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 177620 ) N ;
 - chanx_left_in_4[32] + NET chanx_left_in_4[32] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 204180 ) N ;
 - chanx_left_in_4[31] + NET chanx_left_in_4[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 169860 ) N ;
 - chanx_left_in_4[30] + NET chanx_left_in_4[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 204020 ) N ;
 - chanx_left_in_4[29] + NET chanx_left_in_4[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 181140 ) N ;
 - chanx_left_in_4[28] + NET chanx_left_in_4[28] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 190740 ) N ;
 - chanx_left_in_4[27] + NET chanx_left_in_4[27] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 197380 ) N ;
 - chanx_left_in_4[26] + NET chanx_left_in_4[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 175300 ) N ;
 - chanx_left_in_4[25] + NET chanx_left_in_4[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 195940 ) N ;
 - chanx_left_in_4[24] + NET chanx_left_in_4[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 200420 ) N ;
 - chanx_left_in_4[23] + NET chanx_left_in_4[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 203220 ) N ;
 - chanx_left_in_4[22] + NET chanx_left_in_4[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 171620 ) N ;
 - chanx_left_in_4[21] + NET chanx_left_in_4[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 172420 ) N ;
 - chanx_left_in_4[20] + NET chanx_left_in_4[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 202900 ) N ;
 - chanx_left_in_4[19] + NET chanx_left_in_4[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 172740 ) N ;
 - chanx_left_in_4[18] + NET chanx_left_in_4[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 196740 ) N ;
 - chanx_left_in_4[17] + NET chanx_left_in_4[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 191540 ) N ;
 - chanx_left_in_4[16] + NET chanx_left_in_4[16] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 200260 ) N ;
 - chanx_left_in_4[15] + NET chanx_left_in_4[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 177940 ) N ;
 - chanx_left_in_4[14] + NET chanx_left_in_4[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 183060 ) N ;
 - chanx_left_in_4[13] + NET chanx_left_in_4[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 182420 ) N ;
 - chanx_left_in_4[12] + NET chanx_left_in_4[12] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 187140 ) N ;
 - chanx_left_in_4[11] + NET chanx_left_in_4[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 198500 ) N ;
 - chanx_left_in_4[10] + NET chanx_left_in_4[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 178260 ) N ;
 - chanx_left_in_4[9] + NET chanx_left_in_4[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 202420 ) N ;
 - chanx_left_in_4[8] + NET chanx_left_in_4[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 195620 ) N ;
 - chanx_left_in_4[7] + NET chanx_left_in_4[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 179700 ) N ;
 - chanx_left_in_4[6] + NET chanx_left_in_4[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 180020 ) N ;
 - chanx_left_in_4[5] + NET chanx_left_in_4[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 174340 ) N ;
 - chanx_left_in_4[4] + NET chanx_left_in_4[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 174820 ) N ;
 - chanx_left_in_4[3] + NET chanx_left_in_4[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 174980 ) N ;
 - chanx_left_in_4[2] + NET chanx_left_in_4[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 180900 ) N ;
 - chanx_left_in_4[1] + NET chanx_left_in_4[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 176180 ) N ;
 - chanx_left_in_4[0] + NET chanx_left_in_4[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 180500 ) N ;
 - chanx_right_in_1[95] + NET chanx_right_in_1[95] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 43460 ) N ;
 - chanx_right_in_1[94] + NET chanx_right_in_1[94] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 45700 ) N ;
 - chanx_right_in_1[93] + NET chanx_right_in_1[93] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 44660 ) N ;
 - chanx_right_in_1[92] + NET chanx_right_in_1[92] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 41620 ) N ;
 - chanx_right_in_1[91] + NET chanx_right_in_1[91] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 48260 ) N ;
 - chanx_right_in_1[90] + NET chanx_right_in_1[90] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 42100 ) N ;
 - chanx_right_in_1[89] + NET chanx_right_in_1[89] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 52020 ) N ;
 - chanx_right_in_1[88] + NET chanx_right_in_1[88] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 44020 ) N ;
 - chanx_right_in_1[87] + NET chanx_left_out[86] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 56740 ) N ;
 - chanx_right_in_1[86] + NET chanx_right_in_1[86] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 45060 ) N ;
 - chanx_right_in_1[85] + NET chanx_left_out[84] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 53620 ) N ;
 - chanx_right_in_1[84] + NET chanx_right_in_1[84] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 48100 ) N ;
 - chanx_right_in_1[83] + NET chanx_right_in_1[83] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 59620 ) N ;
 - chanx_right_in_1[82] + NET chanx_right_in_1[82] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 49940 ) N ;
 - chanx_right_in_1[81] + NET chanx_right_in_1[81] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 57060 ) N ;
 - chanx_right_in_1[80] + NET chanx_right_in_1[80] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 52660 ) N ;
 - chanx_right_in_1[79] + NET chanx_right_in_1[79] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 58340 ) N ;
 - chanx_right_in_1[78] + NET chanx_right_in_1[78] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 58820 ) N ;
 - chanx_right_in_1[77] + NET chanx_right_in_1[77] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 63380 ) N ;
 - chanx_right_in_1[76] + NET chanx_right_in_1[76] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 49620 ) N ;
 - chanx_right_in_1[75] + NET chanx_left_out[74] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 49780 ) N ;
 - chanx_right_in_1[74] + NET chanx_left_out[73] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 39060 ) N ;
 - chanx_right_in_1[73] + NET chanx_right_in_1[73] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 63860 ) N ;
 - chanx_right_in_1[72] + NET chanx_left_out[71] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 52180 ) N ;
 - chanx_right_in_1[71] + NET chanx_left_out[70] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 39220 ) N ;
 - chanx_right_in_1[70] + NET chanx_right_in_1[70] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 58660 ) N ;
 - chanx_right_in_1[69] + NET chanx_right_in_1[69] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 49460 ) N ;
 - chanx_right_in_1[68] + NET chanx_right_in_1[68] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 49060 ) N ;
 - chanx_right_in_1[67] + NET chanx_right_in_1[67] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 39860 ) N ;
 - chanx_right_in_1[66] + NET chanx_right_in_1[66] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 46340 ) N ;
 - chanx_right_in_1[65] + NET chanx_right_in_1[65] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 58180 ) N ;
 - chanx_right_in_1[64] + NET chanx_right_in_1[64] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 35140 ) N ;
 - chanx_right_in_1[63] + NET chanx_right_in_1[63] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 47220 ) N ;
 - chanx_right_in_1[62] + NET chanx_right_in_1[62] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 66100 ) N ;
 - chanx_right_in_1[61] + NET chanx_right_in_1[61] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 51620 ) N ;
 - chanx_right_in_1[60] + NET chanx_left_out[59] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 64500 ) N ;
 - chanx_right_in_1[59] + NET chanx_left_out[58] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 63540 ) N ;
 - chanx_right_in_1[58] + NET chanx_left_out[57] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 54420 ) N ;
 - chanx_right_in_1[57] + NET chanx_right_in_1[57] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 51460 ) N ;
 - chanx_right_in_1[56] + NET chanx_right_in_1[56] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 47940 ) N ;
 - chanx_right_in_1[55] + NET chanx_right_in_1[55] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 60100 ) N ;
 - chanx_right_in_1[54] + NET chanx_right_in_1[54] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 41940 ) N ;
 - chanx_right_in_1[53] + NET chanx_right_in_1[53] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 57860 ) N ;
 - chanx_right_in_1[52] + NET chanx_right_in_1[52] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 43860 ) N ;
 - chanx_right_in_1[51] + NET chanx_right_in_1[51] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 39540 ) N ;
 - chanx_right_in_1[50] + NET chanx_right_in_1[50] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 47060 ) N ;
 - chanx_right_in_1[49] + NET chanx_right_in_1[49] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 49220 ) N ;
 - chanx_right_in_1[48] + NET chanx_right_in_1[48] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 42420 ) N ;
 - chanx_right_in_1[47] + NET chanx_right_in_1[47] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 45540 ) N ;
 - chanx_right_in_1[46] + NET chanx_left_out[45] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 50260 ) N ;
 - chanx_right_in_1[45] + NET chanx_right_in_1[45] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 48420 ) N ;
 - chanx_right_in_1[44] + NET chanx_left_out[43] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 59780 ) N ;
 - chanx_right_in_1[43] + NET chanx_left_out[42] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 45220 ) N ;
 - chanx_right_in_1[42] + NET chanx_right_in_1[42] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 52980 ) N ;
 - chanx_right_in_1[41] + NET chanx_right_in_1[41] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 61140 ) N ;
 - chanx_right_in_1[40] + NET chanx_right_in_1[40] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 53780 ) N ;
 - chanx_right_in_1[39] + NET chanx_right_in_1[39] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 54980 ) N ;
 - chanx_right_in_1[38] + NET chanx_right_in_1[38] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 55460 ) N ;
 - chanx_right_in_1[37] + NET chanx_right_in_1[37] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 54580 ) N ;
 - chanx_right_in_1[36] + NET chanx_right_in_1[36] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 54100 ) N ;
 - chanx_right_in_1[35] + NET chanx_right_in_1[35] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 50420 ) N ;
 - chanx_right_in_1[34] + NET chanx_right_in_1[34] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 58980 ) N ;
 - chanx_right_in_1[33] + NET chanx_right_in_1[33] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 48580 ) N ;
 - chanx_right_in_1[32] + NET chanx_left_out[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 46500 ) N ;
 - chanx_right_in_1[31] + NET chanx_left_out[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 38580 ) N ;
 - chanx_right_in_1[30] + NET chanx_right_in_1[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 37220 ) N ;
 - chanx_right_in_1[29] + NET chanx_right_in_1[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 52820 ) N ;
 - chanx_right_in_1[28] + NET chanx_right_in_1[28] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 60660 ) N ;
 - chanx_right_in_1[27] + NET chanx_left_out[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 37460 ) N ;
 - chanx_right_in_1[26] + NET chanx_left_out[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 38420 ) N ;
 - chanx_right_in_1[25] + NET chanx_right_in_1[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 60500 ) N ;
 - chanx_right_in_1[24] + NET chanx_right_in_1[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 55860 ) N ;
 - chanx_right_in_1[23] + NET chanx_right_in_1[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 62980 ) N ;
 - chanx_right_in_1[22] + NET chanx_right_in_1[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 38260 ) N ;
 - chanx_right_in_1[21] + NET chanx_right_in_1[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 53940 ) N ;
 - chanx_right_in_1[20] + NET chanx_right_in_1[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 47540 ) N ;
 - chanx_right_in_1[19] + NET chanx_right_in_1[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 47780 ) N ;
 - chanx_right_in_1[18] + NET chanx_right_in_1[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 53140 ) N ;
 - chanx_right_in_1[17] + NET chanx_right_in_1[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 56580 ) N ;
 - chanx_right_in_1[16] + NET chanx_right_in_1[16] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 59380 ) N ;
 - chanx_right_in_1[15] + NET chanx_right_in_1[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 54260 ) N ;
 - chanx_right_in_1[14] + NET chanx_right_in_1[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 63140 ) N ;
 - chanx_right_in_1[13] + NET chanx_right_in_1[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 53460 ) N ;
 - chanx_right_in_1[12] + NET chanx_right_in_1[12] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 55220 ) N ;
 - chanx_right_in_1[11] + NET chanx_right_in_1[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 59940 ) N ;
 - chanx_right_in_1[10] + NET chanx_right_in_1[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 38900 ) N ;
 - chanx_right_in_1[9] + NET chanx_right_in_1[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 51860 ) N ;
 - chanx_right_in_1[8] + NET chanx_right_in_1[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 57220 ) N ;
 - chanx_right_in_1[7] + NET chanx_right_in_1[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 46020 ) N ;
 - chanx_right_in_1[6] + NET chanx_right_in_1[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 46740 ) N ;
 - chanx_right_in_1[5] + NET chanx_right_in_1[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 60900 ) N ;
 - chanx_right_in_1[4] + NET chanx_right_in_1[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 35460 ) N ;
 - chanx_right_in_1[3] + NET chanx_right_in_1[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 63700 ) N ;
 - chanx_right_in_1[2] + NET chanx_right_in_1[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 46180 ) N ;
 - chanx_right_in_1[1] + NET chanx_right_in_1[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 51300 ) N ;
 - chanx_right_in_1[0] + NET chanx_right_in_1[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 50820 ) N ;
 - chanx_right_in_2[95] + NET chanx_right_in_2[95] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 112580 ) N ;
 - chanx_right_in_2[94] + NET chanx_right_in_2[94] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 114820 ) N ;
 - chanx_right_in_2[93] + NET chanx_right_in_2[93] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 113780 ) N ;
 - chanx_right_in_2[92] + NET chanx_right_in_2[92] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 110740 ) N ;
 - chanx_right_in_2[91] + NET chanx_right_in_2[91] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 117380 ) N ;
 - chanx_right_in_2[90] + NET chanx_right_in_2[90] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 111220 ) N ;
 - chanx_right_in_2[89] + NET chanx_right_in_2[89] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 121140 ) N ;
 - chanx_right_in_2[88] + NET chanx_right_in_2[88] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 113140 ) N ;
 - chanx_right_in_2[87] + NET chanx_left_out_0[86] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 125860 ) N ;
 - chanx_right_in_2[86] + NET chanx_right_in_2[86] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 114180 ) N ;
 - chanx_right_in_2[85] + NET chanx_left_out_0[84] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 122740 ) N ;
 - chanx_right_in_2[84] + NET chanx_right_in_2[84] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 117220 ) N ;
 - chanx_right_in_2[83] + NET chanx_right_in_2[83] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 128740 ) N ;
 - chanx_right_in_2[82] + NET chanx_right_in_2[82] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 119060 ) N ;
 - chanx_right_in_2[81] + NET chanx_right_in_2[81] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 126180 ) N ;
 - chanx_right_in_2[80] + NET chanx_right_in_2[80] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 121780 ) N ;
 - chanx_right_in_2[79] + NET chanx_right_in_2[79] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 127460 ) N ;
 - chanx_right_in_2[78] + NET chanx_right_in_2[78] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 127940 ) N ;
 - chanx_right_in_2[77] + NET chanx_right_in_2[77] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 132500 ) N ;
 - chanx_right_in_2[76] + NET chanx_right_in_2[76] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 118740 ) N ;
 - chanx_right_in_2[75] + NET chanx_left_out_0[74] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 118900 ) N ;
 - chanx_right_in_2[74] + NET chanx_left_out_0[73] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 108180 ) N ;
 - chanx_right_in_2[73] + NET chanx_right_in_2[73] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 132980 ) N ;
 - chanx_right_in_2[72] + NET chanx_left_out_0[71] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 121300 ) N ;
 - chanx_right_in_2[71] + NET chanx_left_out_0[70] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 108340 ) N ;
 - chanx_right_in_2[70] + NET chanx_right_in_2[70] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 127780 ) N ;
 - chanx_right_in_2[69] + NET chanx_right_in_2[69] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 118580 ) N ;
 - chanx_right_in_2[68] + NET chanx_right_in_2[68] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 118180 ) N ;
 - chanx_right_in_2[67] + NET chanx_right_in_2[67] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 108980 ) N ;
 - chanx_right_in_2[66] + NET chanx_right_in_2[66] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 115460 ) N ;
 - chanx_right_in_2[65] + NET chanx_right_in_2[65] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 127300 ) N ;
 - chanx_right_in_2[64] + NET chanx_right_in_2[64] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 104260 ) N ;
 - chanx_right_in_2[63] + NET chanx_right_in_2[63] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 116340 ) N ;
 - chanx_right_in_2[62] + NET chanx_right_in_2[62] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 135220 ) N ;
 - chanx_right_in_2[61] + NET chanx_right_in_2[61] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 120740 ) N ;
 - chanx_right_in_2[60] + NET chanx_left_out_0[59] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 133620 ) N ;
 - chanx_right_in_2[59] + NET chanx_left_out_0[58] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 132660 ) N ;
 - chanx_right_in_2[58] + NET chanx_left_out_0[57] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 123540 ) N ;
 - chanx_right_in_2[57] + NET chanx_right_in_2[57] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 120580 ) N ;
 - chanx_right_in_2[56] + NET chanx_right_in_2[56] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 117060 ) N ;
 - chanx_right_in_2[55] + NET chanx_right_in_2[55] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 129220 ) N ;
 - chanx_right_in_2[54] + NET chanx_right_in_2[54] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 111060 ) N ;
 - chanx_right_in_2[53] + NET chanx_right_in_2[53] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 126980 ) N ;
 - chanx_right_in_2[52] + NET chanx_right_in_2[52] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 112980 ) N ;
 - chanx_right_in_2[51] + NET chanx_right_in_2[51] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 108660 ) N ;
 - chanx_right_in_2[50] + NET chanx_right_in_2[50] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 116180 ) N ;
 - chanx_right_in_2[49] + NET chanx_right_in_2[49] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 118340 ) N ;
 - chanx_right_in_2[48] + NET chanx_right_in_2[48] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 111540 ) N ;
 - chanx_right_in_2[47] + NET chanx_right_in_2[47] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 114660 ) N ;
 - chanx_right_in_2[46] + NET chanx_left_out_0[45] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 119380 ) N ;
 - chanx_right_in_2[45] + NET chanx_right_in_2[45] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 117540 ) N ;
 - chanx_right_in_2[44] + NET chanx_left_out_0[43] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 128900 ) N ;
 - chanx_right_in_2[43] + NET chanx_left_out_0[42] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 114340 ) N ;
 - chanx_right_in_2[42] + NET chanx_right_in_2[42] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 122100 ) N ;
 - chanx_right_in_2[41] + NET chanx_right_in_2[41] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 130260 ) N ;
 - chanx_right_in_2[40] + NET chanx_right_in_2[40] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 122900 ) N ;
 - chanx_right_in_2[39] + NET chanx_right_in_2[39] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 124100 ) N ;
 - chanx_right_in_2[38] + NET chanx_right_in_2[38] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 124580 ) N ;
 - chanx_right_in_2[37] + NET chanx_right_in_2[37] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 123700 ) N ;
 - chanx_right_in_2[36] + NET chanx_right_in_2[36] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 123220 ) N ;
 - chanx_right_in_2[35] + NET chanx_right_in_2[35] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 119540 ) N ;
 - chanx_right_in_2[34] + NET chanx_right_in_2[34] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 128100 ) N ;
 - chanx_right_in_2[33] + NET chanx_right_in_2[33] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 117700 ) N ;
 - chanx_right_in_2[32] + NET chanx_left_out_0[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 115620 ) N ;
 - chanx_right_in_2[31] + NET chanx_left_out_0[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 107700 ) N ;
 - chanx_right_in_2[30] + NET chanx_right_in_2[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 106340 ) N ;
 - chanx_right_in_2[29] + NET chanx_right_in_2[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 121940 ) N ;
 - chanx_right_in_2[28] + NET chanx_right_in_2[28] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 129780 ) N ;
 - chanx_right_in_2[27] + NET chanx_left_out_0[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 106580 ) N ;
 - chanx_right_in_2[26] + NET chanx_left_out_0[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 107540 ) N ;
 - chanx_right_in_2[25] + NET chanx_right_in_2[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 129620 ) N ;
 - chanx_right_in_2[24] + NET chanx_right_in_2[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 124980 ) N ;
 - chanx_right_in_2[23] + NET chanx_right_in_2[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 132100 ) N ;
 - chanx_right_in_2[22] + NET chanx_right_in_2[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 107380 ) N ;
 - chanx_right_in_2[21] + NET chanx_right_in_2[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 123060 ) N ;
 - chanx_right_in_2[20] + NET chanx_right_in_2[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 116660 ) N ;
 - chanx_right_in_2[19] + NET chanx_right_in_2[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 116900 ) N ;
 - chanx_right_in_2[18] + NET chanx_right_in_2[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 122260 ) N ;
 - chanx_right_in_2[17] + NET chanx_right_in_2[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 125700 ) N ;
 - chanx_right_in_2[16] + NET chanx_right_in_2[16] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 128500 ) N ;
 - chanx_right_in_2[15] + NET chanx_right_in_2[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 123380 ) N ;
 - chanx_right_in_2[14] + NET chanx_right_in_2[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 132260 ) N ;
 - chanx_right_in_2[13] + NET chanx_right_in_2[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 122580 ) N ;
 - chanx_right_in_2[12] + NET chanx_right_in_2[12] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 124340 ) N ;
 - chanx_right_in_2[11] + NET chanx_right_in_2[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 129060 ) N ;
 - chanx_right_in_2[10] + NET chanx_right_in_2[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 108020 ) N ;
 - chanx_right_in_2[9] + NET chanx_right_in_2[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 120980 ) N ;
 - chanx_right_in_2[8] + NET chanx_right_in_2[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 126340 ) N ;
 - chanx_right_in_2[7] + NET chanx_right_in_2[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 115140 ) N ;
 - chanx_right_in_2[6] + NET chanx_right_in_2[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 115860 ) N ;
 - chanx_right_in_2[5] + NET chanx_right_in_2[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 130020 ) N ;
 - chanx_right_in_2[4] + NET chanx_right_in_2[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 104580 ) N ;
 - chanx_right_in_2[3] + NET chanx_right_in_2[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 132820 ) N ;
 - chanx_right_in_2[2] + NET chanx_right_in_2[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 115300 ) N ;
 - chanx_right_in_2[1] + NET chanx_right_in_2[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 120420 ) N ;
 - chanx_right_in_2[0] + NET chanx_right_in_2[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 119940 ) N ;
 - chanx_right_in_3[95] + NET chanx_right_in_3[95] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 181700 ) N ;
 - chanx_right_in_3[94] + NET chanx_right_in_3[94] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 183940 ) N ;
 - chanx_right_in_3[93] + NET chanx_right_in_3[93] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 182900 ) N ;
 - chanx_right_in_3[92] + NET chanx_right_in_3[92] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 179860 ) N ;
 - chanx_right_in_3[91] + NET chanx_right_in_3[91] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 186500 ) N ;
 - chanx_right_in_3[90] + NET chanx_right_in_3[90] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 180340 ) N ;
 - chanx_right_in_3[89] + NET chanx_right_in_3[89] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 190260 ) N ;
 - chanx_right_in_3[88] + NET chanx_right_in_3[88] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 182260 ) N ;
 - chanx_right_in_3[87] + NET chanx_left_out_4[86] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 194980 ) N ;
 - chanx_right_in_3[86] + NET chanx_right_in_3[86] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 183300 ) N ;
 - chanx_right_in_3[85] + NET chanx_left_out_4[84] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 191860 ) N ;
 - chanx_right_in_3[84] + NET chanx_right_in_3[84] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 186340 ) N ;
 - chanx_right_in_3[83] + NET chanx_right_in_3[83] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 197860 ) N ;
 - chanx_right_in_3[82] + NET chanx_right_in_3[82] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 188180 ) N ;
 - chanx_right_in_3[81] + NET chanx_right_in_3[81] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 195300 ) N ;
 - chanx_right_in_3[80] + NET chanx_right_in_3[80] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 190900 ) N ;
 - chanx_right_in_3[79] + NET chanx_right_in_3[79] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 196580 ) N ;
 - chanx_right_in_3[78] + NET chanx_right_in_3[78] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 197060 ) N ;
 - chanx_right_in_3[77] + NET chanx_right_in_3[77] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 201620 ) N ;
 - chanx_right_in_3[76] + NET chanx_right_in_3[76] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 187860 ) N ;
 - chanx_right_in_3[75] + NET chanx_left_out_4[74] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 188020 ) N ;
 - chanx_right_in_3[74] + NET chanx_left_out_4[73] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 177300 ) N ;
 - chanx_right_in_3[73] + NET chanx_right_in_3[73] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 202100 ) N ;
 - chanx_right_in_3[72] + NET chanx_left_out_4[71] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 190420 ) N ;
 - chanx_right_in_3[71] + NET chanx_left_out_4[70] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 177460 ) N ;
 - chanx_right_in_3[70] + NET chanx_right_in_3[70] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 196900 ) N ;
 - chanx_right_in_3[69] + NET chanx_right_in_3[69] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 187700 ) N ;
 - chanx_right_in_3[68] + NET chanx_right_in_3[68] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 187300 ) N ;
 - chanx_right_in_3[67] + NET chanx_right_in_3[67] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 178100 ) N ;
 - chanx_right_in_3[66] + NET chanx_right_in_3[66] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 184580 ) N ;
 - chanx_right_in_3[65] + NET chanx_right_in_3[65] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 196420 ) N ;
 - chanx_right_in_3[64] + NET chanx_right_in_3[64] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 173380 ) N ;
 - chanx_right_in_3[63] + NET chanx_right_in_3[63] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 185460 ) N ;
 - chanx_right_in_3[62] + NET chanx_right_in_3[62] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 204340 ) N ;
 - chanx_right_in_3[61] + NET chanx_right_in_3[61] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 189860 ) N ;
 - chanx_right_in_3[60] + NET chanx_left_out_4[59] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 202740 ) N ;
 - chanx_right_in_3[59] + NET chanx_left_out_4[58] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 201780 ) N ;
 - chanx_right_in_3[58] + NET chanx_left_out_4[57] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 192660 ) N ;
 - chanx_right_in_3[57] + NET chanx_right_in_3[57] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 189700 ) N ;
 - chanx_right_in_3[56] + NET chanx_right_in_3[56] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 186180 ) N ;
 - chanx_right_in_3[55] + NET chanx_right_in_3[55] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 198340 ) N ;
 - chanx_right_in_3[54] + NET chanx_right_in_3[54] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 180180 ) N ;
 - chanx_right_in_3[53] + NET chanx_right_in_3[53] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 196100 ) N ;
 - chanx_right_in_3[52] + NET chanx_right_in_3[52] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 182100 ) N ;
 - chanx_right_in_3[51] + NET chanx_right_in_3[51] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 177780 ) N ;
 - chanx_right_in_3[50] + NET chanx_right_in_3[50] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 185300 ) N ;
 - chanx_right_in_3[49] + NET chanx_right_in_3[49] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 187460 ) N ;
 - chanx_right_in_3[48] + NET chanx_right_in_3[48] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 180660 ) N ;
 - chanx_right_in_3[47] + NET chanx_right_in_3[47] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 183780 ) N ;
 - chanx_right_in_3[46] + NET chanx_left_out_4[45] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 188500 ) N ;
 - chanx_right_in_3[45] + NET chanx_right_in_3[45] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 186660 ) N ;
 - chanx_right_in_3[44] + NET chanx_left_out_4[43] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 198020 ) N ;
 - chanx_right_in_3[43] + NET chanx_left_out_4[42] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 183460 ) N ;
 - chanx_right_in_3[42] + NET chanx_right_in_3[42] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 191220 ) N ;
 - chanx_right_in_3[41] + NET chanx_right_in_3[41] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 199380 ) N ;
 - chanx_right_in_3[40] + NET chanx_right_in_3[40] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 192020 ) N ;
 - chanx_right_in_3[39] + NET chanx_right_in_3[39] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 193220 ) N ;
 - chanx_right_in_3[38] + NET chanx_right_in_3[38] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 193700 ) N ;
 - chanx_right_in_3[37] + NET chanx_right_in_3[37] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 192820 ) N ;
 - chanx_right_in_3[36] + NET chanx_right_in_3[36] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 192340 ) N ;
 - chanx_right_in_3[35] + NET chanx_right_in_3[35] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 188660 ) N ;
 - chanx_right_in_3[34] + NET chanx_right_in_3[34] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 197220 ) N ;
 - chanx_right_in_3[33] + NET chanx_right_in_3[33] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 186820 ) N ;
 - chanx_right_in_3[32] + NET chanx_left_out_4[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 184740 ) N ;
 - chanx_right_in_3[31] + NET chanx_left_out_4[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 176820 ) N ;
 - chanx_right_in_3[30] + NET chanx_right_in_3[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 175460 ) N ;
 - chanx_right_in_3[29] + NET chanx_right_in_3[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 191060 ) N ;
 - chanx_right_in_3[28] + NET chanx_right_in_3[28] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 198900 ) N ;
 - chanx_right_in_3[27] + NET chanx_left_out_4[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 175700 ) N ;
 - chanx_right_in_3[26] + NET chanx_left_out_4[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 176660 ) N ;
 - chanx_right_in_3[25] + NET chanx_right_in_3[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 198740 ) N ;
 - chanx_right_in_3[24] + NET chanx_right_in_3[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 194100 ) N ;
 - chanx_right_in_3[23] + NET chanx_right_in_3[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 201220 ) N ;
 - chanx_right_in_3[22] + NET chanx_right_in_3[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 176500 ) N ;
 - chanx_right_in_3[21] + NET chanx_right_in_3[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 192180 ) N ;
 - chanx_right_in_3[20] + NET chanx_right_in_3[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 185780 ) N ;
 - chanx_right_in_3[19] + NET chanx_right_in_3[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 186020 ) N ;
 - chanx_right_in_3[18] + NET chanx_right_in_3[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 191380 ) N ;
 - chanx_right_in_3[17] + NET chanx_right_in_3[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 194820 ) N ;
 - chanx_right_in_3[16] + NET chanx_right_in_3[16] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 197620 ) N ;
 - chanx_right_in_3[15] + NET chanx_right_in_3[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 192500 ) N ;
 - chanx_right_in_3[14] + NET chanx_right_in_3[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 201380 ) N ;
 - chanx_right_in_3[13] + NET chanx_right_in_3[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 191700 ) N ;
 - chanx_right_in_3[12] + NET chanx_right_in_3[12] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 193460 ) N ;
 - chanx_right_in_3[11] + NET chanx_right_in_3[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 198180 ) N ;
 - chanx_right_in_3[10] + NET chanx_right_in_3[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 177140 ) N ;
 - chanx_right_in_3[9] + NET chanx_right_in_3[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 190100 ) N ;
 - chanx_right_in_3[8] + NET chanx_right_in_3[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 195460 ) N ;
 - chanx_right_in_3[7] + NET chanx_right_in_3[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 184260 ) N ;
 - chanx_right_in_3[6] + NET chanx_right_in_3[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 184980 ) N ;
 - chanx_right_in_3[5] + NET chanx_right_in_3[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 199140 ) N ;
 - chanx_right_in_3[4] + NET chanx_right_in_3[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 173700 ) N ;
 - chanx_right_in_3[3] + NET chanx_right_in_3[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 201940 ) N ;
 - chanx_right_in_3[2] + NET chanx_right_in_3[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 184420 ) N ;
 - chanx_right_in_3[1] + NET chanx_right_in_3[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 189540 ) N ;
 - chanx_right_in_3[0] + NET chanx_right_in_3[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 189060 ) N ;
 - chany_bottom_in[95] + NET chany_bottom_in[95] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 101380 0 ) N ;
 - chany_bottom_in[94] + NET chany_bottom_in[94] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 95540 0 ) N ;
 - chany_bottom_in[93] + NET chany_bottom_in[93] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 89380 0 ) N ;
 - chany_bottom_in[92] + NET chany_bottom_in[92] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 100740 0 ) N ;
 - chany_bottom_in[91] + NET chany_bottom_in[91] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 105700 0 ) N ;
 - chany_bottom_in[90] + NET chany_bottom_in[90] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 108020 0 ) N ;
 - chany_bottom_in[89] + NET chany_bottom_in[89] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 102980 0 ) N ;
 - chany_bottom_in[88] + NET chany_bottom_in[88] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 107060 0 ) N ;
 - chany_bottom_in[87] + NET chany_bottom_in[87] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 111300 0 ) N ;
 - chany_bottom_in[86] + NET chany_bottom_in[86] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 106900 0 ) N ;
 - chany_bottom_in[85] + NET chany_bottom_in[85] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 96580 0 ) N ;
 - chany_bottom_in[84] + NET chany_bottom_in[84] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 111860 0 ) N ;
 - chany_bottom_in[83] + NET chany_bottom_in[83] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 91780 0 ) N ;
 - chany_bottom_in[82] + NET chany_bottom_in[82] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 113220 0 ) N ;
 - chany_bottom_in[81] + NET chany_bottom_in[81] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 91620 0 ) N ;
 - chany_bottom_in[80] + NET chany_bottom_in[80] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 111700 0 ) N ;
 - chany_bottom_in[79] + NET chany_bottom_in[79] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 108660 0 ) N ;
 - chany_bottom_in[78] + NET chany_bottom_in[78] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 101220 0 ) N ;
 - chany_bottom_in[77] + NET chany_bottom_in[77] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 106580 0 ) N ;
 - chany_bottom_in[76] + NET chany_bottom_in[76] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 106260 0 ) N ;
 - chany_bottom_in[75] + NET chany_bottom_in[75] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 116900 0 ) N ;
 - chany_bottom_in[74] + NET chany_bottom_in[74] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 115780 0 ) N ;
 - chany_bottom_in[73] + NET chany_bottom_in[73] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 109060 0 ) N ;
 - chany_bottom_in[72] + NET chany_bottom_in[72] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 116420 0 ) N ;
 - chany_bottom_in[71] + NET chany_bottom_in[71] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 114660 0 ) N ;
 - chany_bottom_in[70] + NET chany_bottom_in[70] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 117060 0 ) N ;
 - chany_bottom_in[69] + NET chany_bottom_in[69] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 109700 0 ) N ;
 - chany_bottom_in[68] + NET chany_bottom_in[68] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 110980 0 ) N ;
 - chany_bottom_in[67] + NET chany_bottom_in[67] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 111540 0 ) N ;
 - chany_bottom_in[66] + NET chany_bottom_in[66] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 92820 0 ) N ;
 - chany_bottom_in[65] + NET chany_bottom_in[65] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 113540 0 ) N ;
 - chany_bottom_in[64] + NET chany_bottom_in[64] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 104420 0 ) N ;
 - chany_bottom_in[63] + NET chany_bottom_in[63] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 93300 0 ) N ;
 - chany_bottom_in[62] + NET chany_bottom_in[62] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 92980 0 ) N ;
 - chany_bottom_in[61] + NET chany_bottom_in[61] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 112820 0 ) N ;
 - chany_bottom_in[60] + NET chany_bottom_in[60] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 116100 0 ) N ;
 - chany_bottom_in[59] + NET chany_bottom_in[59] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 101540 0 ) N ;
 - chany_bottom_in[58] + NET chany_bottom_in[58] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 102020 0 ) N ;
 - chany_bottom_in[57] + NET chany_bottom_in[57] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 113860 0 ) N ;
 - chany_bottom_in[56] + NET chany_bottom_in[56] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 110820 0 ) N ;
 - chany_bottom_in[55] + NET chany_bottom_in[55] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 110500 0 ) N ;
 - chany_bottom_in[54] + NET chany_bottom_in[54] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 104100 0 ) N ;
 - chany_bottom_in[53] + NET chany_bottom_in[53] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 90180 0 ) N ;
 - chany_bottom_in[52] + NET chany_bottom_in[52] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 116260 0 ) N ;
 - chany_bottom_in[51] + NET chany_bottom_in[51] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 112180 0 ) N ;
 - chany_bottom_in[50] + NET chany_bottom_in[50] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 96020 0 ) N ;
 - chany_bottom_in[49] + NET chany_bottom_in[49] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 114180 0 ) N ;
 - chany_bottom_in[48] + NET chany_bottom_in[48] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 94900 0 ) N ;
 - chany_bottom_in[47] + NET chany_bottom_in[47] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 95700 0 ) N ;
 - chany_bottom_in[46] + NET chany_bottom_in[46] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 88100 0 ) N ;
 - chany_bottom_in[45] + NET chany_bottom_in[45] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 114020 0 ) N ;
 - chany_bottom_in[44] + NET chany_bottom_in[44] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 98180 0 ) N ;
 - chany_bottom_in[43] + NET chany_bottom_in[43] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 88580 0 ) N ;
 - chany_bottom_in[42] + NET chany_bottom_in[42] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 92660 0 ) N ;
 - chany_bottom_in[41] + NET chany_bottom_in[41] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 114500 0 ) N ;
 - chany_bottom_in[40] + NET chany_bottom_in[40] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 108500 0 ) N ;
 - chany_bottom_in[39] + NET chany_bottom_in[39] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 112020 0 ) N ;
 - chany_bottom_in[38] + NET chany_bottom_in[38] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 102180 0 ) N ;
 - chany_bottom_in[37] + NET chany_bottom_in[37] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 90980 0 ) N ;
 - chany_bottom_in[36] + NET chany_bottom_in[36] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 97620 0 ) N ;
 - chany_bottom_in[35] + NET chany_bottom_in[35] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 110020 0 ) N ;
 - chany_bottom_in[34] + NET chany_bottom_in[34] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 93140 0 ) N ;
 - chany_bottom_in[33] + NET chany_bottom_in[33] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 90660 0 ) N ;
 - chany_bottom_in[32] + NET chany_bottom_in[32] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 95060 0 ) N ;
 - chany_bottom_in[31] + NET chany_bottom_in[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 100340 0 ) N ;
 - chany_bottom_in[30] + NET chany_bottom_in[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 97380 0 ) N ;
 - chany_bottom_in[29] + NET chany_bottom_in[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 91300 0 ) N ;
 - chany_bottom_in[28] + NET chany_bottom_in[28] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 94580 0 ) N ;
 - chany_bottom_in[27] + NET chany_bottom_in[27] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 96180 0 ) N ;
 - chany_bottom_in[26] + NET chany_bottom_in[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 92500 0 ) N ;
 - chany_bottom_in[25] + NET chany_bottom_in[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 87380 0 ) N ;
 - chany_bottom_in[24] + NET chany_bottom_in[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 94740 0 ) N ;
 - chany_bottom_in[23] + NET chany_bottom_in[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 110340 0 ) N ;
 - chany_bottom_in[22] + NET chany_bottom_in[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 88260 0 ) N ;
 - chany_bottom_in[21] + NET chany_bottom_in[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 80020 0 ) N ;
 - chany_bottom_in[20] + NET chany_bottom_in[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 102420 0 ) N ;
 - chany_bottom_in[19] + NET chany_bottom_in[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 103780 0 ) N ;
 - chany_bottom_in[18] + NET chany_bottom_in[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 96420 0 ) N ;
 - chany_bottom_in[17] + NET chany_bottom_in[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 83540 0 ) N ;
 - chany_bottom_in[16] + NET chany_bottom_in[16] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 108340 0 ) N ;
 - chany_bottom_in[15] + NET chany_bottom_in[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 89540 0 ) N ;
 - chany_bottom_in[14] + NET chany_bottom_in[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 90340 0 ) N ;
 - chany_bottom_in[13] + NET chany_bottom_in[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 79860 0 ) N ;
 - chany_bottom_in[12] + NET chany_bottom_in[12] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 108900 0 ) N ;
 - chany_bottom_in[11] + NET chany_bottom_in[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 89700 0 ) N ;
 - chany_bottom_in[10] + NET chany_bottom_in[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 106100 0 ) N ;
 - chany_bottom_in[9] + NET chany_bottom_in[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 83700 0 ) N ;
 - chany_bottom_in[8] + NET chany_bottom_in[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 109380 0 ) N ;
 - chany_bottom_in[7] + NET chany_bottom_in[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 90500 0 ) N ;
 - chany_bottom_in[6] + NET chany_bottom_in[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 87940 0 ) N ;
 - chany_bottom_in[5] + NET chany_bottom_in[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 83860 0 ) N ;
 - chany_bottom_in[4] + NET chany_bottom_in[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 107460 0 ) N ;
 - chany_bottom_in[3] + NET chany_bottom_in[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 104740 0 ) N ;
 - chany_bottom_in[2] + NET chany_bottom_in[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 102740 0 ) N ;
 - chany_bottom_in[1] + NET chany_bottom_in[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 87700 0 ) N ;
 - chany_bottom_in[0] + NET chany_bottom_in[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 95220 0 ) N ;
 - chany_top_in_4[95] + NET chany_top_in_4[95] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 87540 205545 ) N ;
 - chany_top_in_4[94] + NET chany_top_in_4[94] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 97220 205545 ) N ;
 - chany_top_in_4[93] + NET chany_top_in_4[93] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 87220 205545 ) N ;
 - chany_top_in_4[92] + NET chany_top_in_4[92] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 95860 205545 ) N ;
 - chany_top_in_4[91] + NET chany_top_in_4[91] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 110180 205545 ) N ;
 - chany_top_in_4[90] + NET chany_top_in_4[90] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 88900 205545 ) N ;
 - chany_top_in_4[89] + NET chany_top_in_4[89] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 111140 205545 ) N ;
 - chany_top_in_4[88] + NET chany_top_in_4[88] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 109540 205545 ) N ;
 - chany_top_in_4[87] + NET chany_top_in_4[87] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 109860 205545 ) N ;
 - chany_top_in_4[86] + NET chany_top_in_4[86] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 104260 205545 ) N ;
 - chany_top_in_4[85] + NET chany_top_in_4[85] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 89060 205545 ) N ;
 - chany_top_in_4[84] + NET chany_top_in_4[84] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 99300 205545 ) N ;
 - chany_top_in_4[83] + NET chany_top_in_4[83] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 94420 205545 ) N ;
 - chany_top_in_4[82] + NET chany_top_in_4[82] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 97780 205545 ) N ;
 - chany_top_in_4[81] + NET chany_top_in_4[81] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 93460 205545 ) N ;
 - chany_top_in_4[80] + NET chany_top_in_4[80] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 89220 205545 ) N ;
 - chany_top_in_4[79] + NET chany_top_in_4[79] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 90020 205545 ) N ;
 - chany_top_in_4[78] + NET chany_top_in_4[78] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 100180 205545 ) N ;
 - chany_top_in_4[77] + NET chany_top_in_4[77] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 95380 205545 ) N ;
 - chany_top_in_4[76] + NET chany_bottom_out[73] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 106740 205545 ) N ;
 - chany_top_in_4[75] + NET chany_top_in_4[75] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 117860 205545 ) N ;
 - chany_top_in_4[74] + NET chany_top_in_4[74] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 118660 205545 ) N ;
 - chany_top_in_4[73] + NET chany_top_in_4[73] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 90820 205545 ) N ;
 - chany_top_in_4[72] + NET chany_top_in_4[72] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 113380 205545 ) N ;
 - chany_top_in_4[71] + NET chany_top_in_4[71] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 118180 205545 ) N ;
 - chany_top_in_4[70] + NET chany_top_in_4[70] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 114820 205545 ) N ;
 - chany_top_in_4[69] + NET chany_top_in_4[69] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 91140 205545 ) N ;
 - chany_top_in_4[68] + NET chany_top_in_4[68] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 112660 205545 ) N ;
 - chany_top_in_4[67] + NET chany_top_in_4[67] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 118500 205545 ) N ;
 - chany_top_in_4[66] + NET chany_top_in_4[66] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 86420 205545 ) N ;
 - chany_top_in_4[65] + NET chany_top_in_4[65] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 94260 205545 ) N ;
 - chany_top_in_4[64] + NET chany_top_in_4[64] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 112980 205545 ) N ;
 - chany_top_in_4[63] + NET chany_top_in_4[63] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 86260 205545 ) N ;
 - chany_top_in_4[62] + NET chany_top_in_4[62] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 88420 205545 ) N ;
 - chany_top_in_4[61] + NET chany_top_in_4[61] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 93780 205545 ) N ;
 - chany_top_in_4[60] + NET chany_bottom_out[57] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 89860 205545 ) N ;
 - chany_top_in_4[59] + NET chany_top_in_4[59] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 117220 205545 ) N ;
 - chany_top_in_4[58] + NET chany_top_in_4[58] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 101860 205545 ) N ;
 - chany_top_in_4[57] + NET chany_top_in_4[57] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 97060 205545 ) N ;
 - chany_top_in_4[56] + NET chany_top_in_4[56] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 105060 205545 ) N ;
 - chany_top_in_4[55] + NET chany_top_in_4[55] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 117380 205545 ) N ;
 - chany_top_in_4[54] + NET chany_top_in_4[54] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 105380 205545 ) N ;
 - chany_top_in_4[53] + NET chany_top_in_4[53] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 93620 205545 ) N ;
 - chany_top_in_4[52] + NET chany_top_in_4[52] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 98340 205545 ) N ;
 - chany_top_in_4[51] + NET chany_top_in_4[51] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 107860 205545 ) N ;
 - chany_top_in_4[50] + NET chany_top_in_4[50] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 112340 205545 ) N ;
 - chany_top_in_4[49] + NET chany_top_in_4[49] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 105220 205545 ) N ;
 - chany_top_in_4[48] + NET chany_top_in_4[48] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 86900 205545 ) N ;
 - chany_top_in_4[47] + NET chany_top_in_4[47] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 86100 205545 ) N ;
 - chany_top_in_4[46] + NET chany_top_in_4[46] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 118020 205545 ) N ;
 - chany_top_in_4[45] + NET chany_top_in_4[45] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 94100 205545 ) N ;
 - chany_top_in_4[44] + NET chany_top_in_4[44] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 112500 205545 ) N ;
 - chany_top_in_4[43] + NET chany_top_in_4[43] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 99140 205545 ) N ;
 - chany_top_in_4[42] + NET chany_top_in_4[42] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 104900 205545 ) N ;
 - chany_top_in_4[41] + NET chany_top_in_4[41] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 93940 205545 ) N ;
 - chany_top_in_4[40] + NET chany_top_in_4[40] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 92180 205545 ) N ;
 - chany_top_in_4[39] + NET chany_top_in_4[39] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 115940 205545 ) N ;
 - chany_top_in_4[38] + NET chany_top_in_4[38] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 116580 205545 ) N ;
 - chany_top_in_4[37] + NET chany_top_in_4[37] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 98660 205545 ) N ;
 - chany_top_in_4[36] + NET chany_top_in_4[36] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 106420 205545 ) N ;
 - chany_top_in_4[35] + NET chany_top_in_4[35] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 117540 205545 ) N ;
 - chany_top_in_4[34] + NET chany_top_in_4[34] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 107300 205545 ) N ;
 - chany_top_in_4[33] + NET chany_top_in_4[33] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 96820 205545 ) N ;
 - chany_top_in_4[32] + NET chany_bottom_out[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 87060 205545 ) N ;
 - chany_top_in_4[31] + NET chany_top_in_4[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 113700 205545 ) N ;
 - chany_top_in_4[30] + NET chany_top_in_4[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 116740 205545 ) N ;
 - chany_top_in_4[29] + NET chany_top_in_4[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 103140 205545 ) N ;
 - chany_top_in_4[28] + NET chany_bottom_out[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 86580 205545 ) N ;
 - chany_top_in_4[27] + NET chany_top_in_4[27] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 108180 205545 ) N ;
 - chany_top_in_4[26] + NET chany_top_in_4[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 88740 205545 ) N ;
 - chany_top_in_4[25] + NET chany_top_in_4[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 100020 205545 ) N ;
 - chany_top_in_4[24] + NET chany_top_in_4[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 92340 205545 ) N ;
 - chany_top_in_4[23] + NET chany_top_in_4[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 114340 205545 ) N ;
 - chany_top_in_4[22] + NET chany_top_in_4[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 102580 205545 ) N ;
 - chany_top_in_4[21] + NET chany_top_in_4[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 103300 205545 ) N ;
 - chany_top_in_4[20] + NET chany_top_in_4[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 100980 205545 ) N ;
 - chany_top_in_4[19] + NET chany_top_in_4[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 107620 205545 ) N ;
 - chany_top_in_4[18] + NET chany_top_in_4[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 103540 205545 ) N ;
 - chany_top_in_4[17] + NET chany_top_in_4[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 98900 205545 ) N ;
 - chany_top_in_4[16] + NET chany_bottom_out[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 105860 205545 ) N ;
 - chany_top_in_4[15] + NET chany_top_in_4[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 105540 205545 ) N ;
 - chany_top_in_4[14] + NET chany_top_in_4[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 103940 205545 ) N ;
 - chany_top_in_4[13] + NET chany_top_in_4[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 99460 205545 ) N ;
 - chany_top_in_4[12] + NET chany_bottom_out[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 86740 205545 ) N ;
 - chany_top_in_4[11] + NET chany_top_in_4[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 104580 205545 ) N ;
 - chany_top_in_4[10] + NET chany_top_in_4[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 101700 205545 ) N ;
 - chany_top_in_4[9] + NET chany_top_in_4[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 99780 205545 ) N ;
 - chany_top_in_4[8] + NET chany_top_in_4[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 98500 205545 ) N ;
 - chany_top_in_4[7] + NET chany_top_in_4[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 109220 205545 ) N ;
 - chany_top_in_4[6] + NET chany_top_in_4[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 110660 205545 ) N ;
 - chany_top_in_4[5] + NET chany_top_in_4[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 98020 205545 ) N ;
 - chany_top_in_4[4] + NET chany_top_in_4[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 92020 205545 ) N ;
 - chany_top_in_4[3] + NET chany_top_in_4[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 117700 205545 ) N ;
 - chany_top_in_4[2] + NET chany_top_in_4[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 100580 205545 ) N ;
 - chany_top_in_4[1] + NET chany_top_in_4[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 99620 205545 ) N ;
 - chany_top_in_4[0] + NET chany_top_in_4[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 91460 205545 ) N ;
 - config_enable + NET config_enable + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 284 205566 ) N ;
 - global_reset + NET global_reset + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 5198 205566 ) N ;
 - left_width_0_height_0_subtile_0__pin_clk_0_ + NET left_width_0_height_0_subtile_0__pin_clk_0_ + DIRECTION INPUT + USE CLOCK
   + LAYER M11 ( 0 0 ) ( 450 1800 )
   + PLACED ( 11025 0 ) N ;
 - left_width_0_height_0_subtile_0__pin_clk_10_ + NET left_width_0_height_0_subtile_0__pin_clk_10_ + DIRECTION INPUT + USE CLOCK
   + LAYER M9 ( 0 0 ) ( 124 177 )
   + PLACED ( 19279 0 ) N ;
 - left_width_0_height_0_subtile_0__pin_clk_11_ + NET left_width_0_height_0_subtile_0__pin_clk_11_ + DIRECTION INPUT + USE CLOCK
   + LAYER M9 ( 0 0 ) ( 124 177 )
   + PLACED ( 18523 0 ) N ;
 - left_width_0_height_0_subtile_0__pin_clk_12_ + NET left_width_0_height_0_subtile_0__pin_clk_12_ + DIRECTION INPUT + USE CLOCK
   + LAYER M11 ( 0 0 ) ( 450 1800 )
   + PLACED ( 32625 0 ) N ;
 - left_width_0_height_0_subtile_0__pin_clk_13_ + NET left_width_0_height_0_subtile_0__pin_clk_13_ + DIRECTION INPUT + USE CLOCK
   + LAYER M11 ( 0 0 ) ( 450 1800 )
   + PLACED ( 38025 0 ) N ;
 - left_width_0_height_0_subtile_0__pin_clk_14_ + NET left_width_0_height_0_subtile_0__pin_clk_14_ + DIRECTION INPUT + USE CLOCK
   + LAYER M11 ( 0 0 ) ( 450 1800 )
   + PLACED ( 43425 0 ) N ;
 - left_width_0_height_0_subtile_0__pin_clk_15_ + NET left_width_0_height_0_subtile_0__pin_clk_15_ + DIRECTION INPUT + USE CLOCK
   + LAYER M11 ( 0 0 ) ( 450 1800 )
   + PLACED ( 48825 0 ) N ;
 - left_width_0_height_0_subtile_0__pin_clk_1_ + NET left_width_0_height_0_subtile_0__pin_clk_1_ + DIRECTION INPUT + USE CLOCK
   + LAYER M11 ( 0 0 ) ( 450 1800 )
   + PLACED ( 16425 0 ) N ;
 - left_width_0_height_0_subtile_0__pin_clk_2_ + NET left_width_0_height_0_subtile_0__pin_clk_2_ + DIRECTION INPUT + USE CLOCK
   + LAYER M11 ( 0 0 ) ( 450 1800 )
   + PLACED ( 21825 0 ) N ;
 - left_width_0_height_0_subtile_0__pin_clk_3_ + NET left_width_0_height_0_subtile_0__pin_clk_3_ + DIRECTION INPUT + USE CLOCK
   + LAYER M11 ( 0 0 ) ( 450 1800 )
   + PLACED ( 27225 0 ) N ;
 - left_width_0_height_0_subtile_0__pin_clk_4_ + NET left_width_0_height_0_subtile_0__pin_clk_4_ + DIRECTION INPUT + USE CLOCK
   + LAYER M9 ( 0 0 ) ( 124 177 )
   + PLACED ( 152839 0 ) N ;
 - left_width_0_height_0_subtile_0__pin_clk_5_ + NET left_width_0_height_0_subtile_0__pin_clk_5_ + DIRECTION INPUT + USE CLOCK
   + LAYER M9 ( 0 0 ) ( 124 177 )
   + PLACED ( 152461 0 ) N ;
 - left_width_0_height_0_subtile_0__pin_clk_6_ + NET left_width_0_height_0_subtile_0__pin_clk_6_ + DIRECTION INPUT + USE CLOCK
   + LAYER M9 ( 0 0 ) ( 124 177 )
   + PLACED ( 148933 0 ) N ;
 - left_width_0_height_0_subtile_0__pin_clk_7_ + NET left_width_0_height_0_subtile_0__pin_clk_7_ + DIRECTION INPUT + USE CLOCK
   + LAYER M9 ( 0 0 ) ( 124 177 )
   + PLACED ( 149815 0 ) N ;
 - left_width_0_height_0_subtile_0__pin_clk_8_ + NET left_width_0_height_0_subtile_0__pin_clk_8_ + DIRECTION INPUT + USE CLOCK
   + LAYER M9 ( 0 0 ) ( 124 177 )
   + PLACED ( 153343 0 ) N ;
 - left_width_0_height_0_subtile_0__pin_clk_9_ + NET left_width_0_height_0_subtile_0__pin_clk_9_ + DIRECTION INPUT + USE CLOCK
   + LAYER M9 ( 0 0 ) ( 124 177 )
   + PLACED ( 148429 0 ) N ;
 - prog_clock + NET prog_clock + DIRECTION INPUT + USE CLOCK
   + LAYER M11 ( 0 0 ) ( 450 1800 )
   + PLACED ( 54225 0 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_0_ + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_0_ + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 47660 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_0__0 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_0__0 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 116780 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_0__1 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_0__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 185900 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_10_ + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_10_ + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 48038 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_10__0 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_10__0 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 117158 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_10__1 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_10__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 186278 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_11_ + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_11_ + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 18176 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_11__0 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_11__0 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 87296 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_11__1 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_11__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 156416 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_1_ + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_1_ + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 47030 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_1__0 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_1__0 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 116150 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_1__1 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_1__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 185270 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_2_ + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_2_ + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 44762 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_2__0 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_2__0 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 113882 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_2__1 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_2__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 183002 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_3_ + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_3_ + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 49298 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_3__0 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_3__0 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 118418 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_3__1 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_3__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 187538 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_4_ + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_4_ + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 48542 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_4__0 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_4__0 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 117662 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_4__1 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_4__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 186782 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_5_ + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_5_ + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 45518 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_5__0 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_5__0 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 114638 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_5__1 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_5__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 183758 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_6_ + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_6_ + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 45140 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_6__0 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_6__0 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 114260 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_6__1 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_6__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 183380 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_7_ + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_7_ + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 45896 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_7__0 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_7__0 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 115016 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_7__1 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_7__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 184136 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_8_ + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_8_ + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 48920 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_8__0 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_8__0 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 118040 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_8__1 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_8__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 187160 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_9_ + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_9_ + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 46526 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_9__0 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_9__0 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 115646 ) N ;
 - right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_9__1 + NET right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_9__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 157182 184766 ) N ;
 - rwm[2] + NET rwm[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 129938 205566 ) N ;
 - rwm[1] + NET rwm[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 134978 205566 ) N ;
 - rwm[0] + NET rwm[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 145310 205566 ) N ;
 - sc0_bottom_in + NET sc0_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 80420 0 ) N ;
 - sc0_top_in + NET sc0_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 81932 205566 ) N ;
 - sc10_bottom_in + NET sc10_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 66182 0 ) N ;
 - sc10_top_in + NET sc10_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 53330 205566 ) N ;
 - sc11_bottom_in + NET sc11_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 40856 0 ) N ;
 - sc11_top_in + NET sc11_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 83696 205566 ) N ;
 - sc12_bottom_in + NET sc12_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 72734 0 ) N ;
 - sc12_top_in + NET sc12_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 74498 205566 ) N ;
 - sc13_bottom_in + NET sc13_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 70088 0 ) N ;
 - sc13_top_in + NET sc13_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 76766 205566 ) N ;
 - sc14_bottom_in + NET sc14_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 78782 0 ) N ;
 - sc14_top_in + NET sc14_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 46400 205566 ) N ;
 - sc15_bottom_in + NET sc15_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 65048 0 ) N ;
 - sc15_top_in + NET sc15_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 75254 205566 ) N ;
 - sc16_bottom_in + NET sc16_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 39722 0 ) N ;
 - sc16_top_in + NET sc16_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 81176 205566 ) N ;
 - sc17_bottom_in + NET sc17_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 47156 0 ) N ;
 - sc17_top_in + NET sc17_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 78404 205566 ) N ;
 - sc18_bottom_in + NET sc18_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 65804 0 ) N ;
 - sc18_top_in + NET sc18_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 46022 205566 ) N ;
 - sc19_bottom_in + NET sc19_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 78026 0 ) N ;
 - sc19_top_in + NET sc19_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 80042 205566 ) N ;
 - sc1_bottom_in + NET sc1_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 68828 0 ) N ;
 - sc1_top_in + NET sc1_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 44006 205566 ) N ;
 - sc20_bottom_in + NET sc20_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 66560 0 ) N ;
 - sc20_top_in + NET sc20_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 82940 205566 ) N ;
 - sc21_bottom_in + NET sc21_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 77144 0 ) N ;
 - sc21_top_in + NET sc21_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 43502 205566 ) N ;
 - sc22_bottom_in + NET sc22_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 64292 0 ) N ;
 - sc22_top_in + NET sc22_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 86720 205566 ) N ;
 - sc23_bottom_in + NET sc23_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 80798 0 ) N ;
 - sc23_top_in + NET sc23_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 72356 205566 ) N ;
 - sc2_bottom_in + NET sc2_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 41612 0 ) N ;
 - sc2_top_in + NET sc2_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 42998 205566 ) N ;
 - sc3_bottom_in + NET sc3_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 87098 0 ) N ;
 - sc3_top_in + NET sc3_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 55094 205566 ) N ;
 - sc4_bottom_in + NET sc4_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 41990 0 ) N ;
 - sc4_top_in + NET sc4_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 82310 205566 ) N ;
 - sc5_bottom_in + NET sc5_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 65426 0 ) N ;
 - sc5_top_in + NET sc5_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 51566 205566 ) N ;
 - sc6_bottom_in + NET sc6_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 66938 0 ) N ;
 - sc6_top_in + NET sc6_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 84074 205566 ) N ;
 - sc7_bottom_in + NET sc7_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 62150 0 ) N ;
 - sc7_top_in + NET sc7_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 38336 205566 ) N ;
 - sc8_bottom_in + NET sc8_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 54464 0 ) N ;
 - sc8_top_in + NET sc8_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 42494 205566 ) N ;
 - sc9_bottom_in + NET sc9_bottom_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 39344 0 ) N ;
 - sc9_top_in + NET sc9_top_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 41234 205566 ) N ;
 - scan_enable + NET scan_enable + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 32 205566 ) N ;
 - scan_mode + NET scan_mode + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 4442 205566 ) N ;
 - top_left_grid_right_width_0_height_0_subtile_12__pin_a2f_o_0__1 + NET top_left_grid_right_width_0_height_0_subtile_12__pin_a2f_o_0__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 91130 205566 ) N ;
 - top_left_grid_right_width_0_height_0_subtile_13__pin_a2f_o_0__1 + NET top_left_grid_right_width_0_height_0_subtile_13__pin_a2f_o_0__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 74876 205566 ) N ;
 - top_left_grid_right_width_0_height_0_subtile_14__pin_a2f_o_0__1 + NET top_left_grid_right_width_0_height_0_subtile_14__pin_a2f_o_0__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 89618 205566 ) N ;
 - top_left_grid_right_width_0_height_0_subtile_15__pin_a2f_o_0__1 + NET top_left_grid_right_width_0_height_0_subtile_15__pin_a2f_o_0__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 74120 205566 ) N ;
 - top_left_grid_right_width_0_height_0_subtile_16__pin_a2f_o_0__1 + NET top_left_grid_right_width_0_height_0_subtile_16__pin_a2f_o_0__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 90752 205566 ) N ;
 - top_left_grid_right_width_0_height_0_subtile_17__pin_a2f_o_0__1 + NET top_left_grid_right_width_0_height_0_subtile_17__pin_a2f_o_0__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 79286 205566 ) N ;
 - top_left_grid_right_width_0_height_0_subtile_18__pin_a2f_o_0__1 + NET top_left_grid_right_width_0_height_0_subtile_18__pin_a2f_o_0__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 92642 205566 ) N ;
 - top_left_grid_right_width_0_height_0_subtile_19__pin_a2f_o_0__1 + NET top_left_grid_right_width_0_height_0_subtile_19__pin_a2f_o_0__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 89240 205566 ) N ;
 - top_left_grid_right_width_0_height_0_subtile_20__pin_a2f_o_0__1 + NET top_left_grid_right_width_0_height_0_subtile_20__pin_a2f_o_0__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 91508 205566 ) N ;
 - top_left_grid_right_width_0_height_0_subtile_21__pin_a2f_o_0__1 + NET top_left_grid_right_width_0_height_0_subtile_21__pin_a2f_o_0__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 79664 205566 ) N ;
 - top_left_grid_right_width_0_height_0_subtile_22__pin_a2f_o_0__1 + NET top_left_grid_right_width_0_height_0_subtile_22__pin_a2f_o_0__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 89996 205566 ) N ;
 - top_left_grid_right_width_0_height_0_subtile_23__pin_a2f_o_0__1 + NET top_left_grid_right_width_0_height_0_subtile_23__pin_a2f_o_0__1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 77648 205566 ) N ;
 - PL_DATA_OUT[0] + NET PL_DATA_IN[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 135356 205566 ) N ;
 - PL_DATA_OUT[1] + NET PL_DATA_IN[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 132332 205566 ) N ;
 - PL_DATA_OUT[2] + NET PL_DATA_IN[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 139892 205566 ) N ;
 - PL_DATA_OUT[3] + NET PL_DATA_IN[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 140270 205566 ) N ;
 - PL_DATA_OUT[4] + NET PL_DATA_IN[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 132710 205566 ) N ;
 - PL_DATA_OUT[5] + NET PL_DATA_IN[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 133088 205566 ) N ;
 - PL_DATA_OUT[6] + NET PL_DATA_IN[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 141908 205566 ) N ;
 - PL_DATA_OUT[7] + NET PL_DATA_IN[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 133466 205566 ) N ;
 - PL_DATA_OUT[8] + NET PL_DATA_IN[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 135734 205566 ) N ;
 - PL_DATA_OUT[9] + NET PL_DATA_IN[9] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 144302 205566 ) N ;
 - PL_DATA_OUT[10] + NET PL_DATA_IN[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 133844 205566 ) N ;
 - PL_DATA_OUT[11] + NET PL_DATA_IN[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 134222 205566 ) N ;
 - PL_DATA_OUT[12] + NET PL_DATA_IN[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 140648 205566 ) N ;
 - PL_DATA_OUT[13] + NET PL_DATA_IN[13] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 134600 205566 ) N ;
 - PL_DATA_OUT[14] + NET PL_DATA_IN[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 138002 205566 ) N ;
 - PL_DATA_OUT[15] + NET PL_DATA_IN[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 142286 205566 ) N ;
 - PL_DATA_OUT[16] + NET PL_DATA_IN[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 136112 205566 ) N ;
 - PL_DATA_OUT[17] + NET PL_DATA_IN[17] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 138380 205566 ) N ;
 - PL_DATA_OUT[18] + NET PL_DATA_IN[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 136490 205566 ) N ;
 - PL_DATA_OUT[19] + NET PL_DATA_IN[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 142664 205566 ) N ;
 - PL_DATA_OUT[20] + NET PL_DATA_IN[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 138758 205566 ) N ;
 - PL_DATA_OUT[21] + NET PL_DATA_IN[21] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 129686 205566 ) N ;
 - PL_DATA_OUT[22] + NET PL_DATA_IN[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 144680 205566 ) N ;
 - PL_DATA_OUT[23] + NET PL_DATA_IN[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 139136 205566 ) N ;
 - PL_DATA_OUT[24] + NET PL_DATA_IN[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 136868 205566 ) N ;
 - PL_DATA_OUT[25] + NET PL_DATA_IN[25] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 149468 205566 ) N ;
 - PL_DATA_OUT[26] + NET PL_DATA_IN[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 149540 205545 ) N ;
 - PL_DATA_OUT[27] + NET PL_DATA_IN[27] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 150224 205566 ) N ;
 - PL_DATA_OUT[28] + NET PL_DATA_IN[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 139514 205566 ) N ;
 - PL_DATA_OUT[29] + NET PL_DATA_IN[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 137246 205566 ) N ;
 - PL_DATA_OUT[30] + NET PL_DATA_IN[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 143924 205566 ) N ;
 - PL_DATA_OUT[31] + NET PL_DATA_IN[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 143042 205566 ) N ;
 - PL_DATA_OUT[32] + NET PL_DATA_IN[32] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 150980 205566 ) N ;
 - PL_DATA_OUT[33] + NET PL_DATA_IN[33] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 151358 205566 ) N ;
 - PL_DATA_OUT[34] + NET PL_DATA_IN[34] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 143420 205566 ) N ;
 - PL_DATA_OUT[35] + NET PL_DATA_IN[35] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 146570 205566 ) N ;
 - PL_OUT[0] + NET PL_OUT[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 87602 0 ) N ;
 - PL_OUT[1] + NET PL_OUT[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 90374 0 ) N ;
 - PL_OUT[2] + NET PL_OUT[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 75758 0 ) N ;
 - PL_OUT[3] + NET PL_OUT[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 93020 0 ) N ;
 - PL_OUT[4] + NET PL_OUT[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 93398 0 ) N ;
 - PL_OUT[5] + NET PL_OUT[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 93776 0 ) N ;
 - PL_OUT[6] + NET PL_OUT[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 94154 0 ) N ;
 - PL_OUT[7] + NET PL_OUT[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 95792 0 ) N ;
 - PL_OUT[8] + NET PL_OUT[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 94532 0 ) N ;
 - PL_OUT[9] + NET PL_OUT[9] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 94910 0 ) N ;
 - PL_OUT[10] + NET PL_OUT[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 96926 0 ) N ;
 - PL_OUT[11] + NET PL_OUT[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 95414 0 ) N ;
 - PL_OUT[12] + NET PL_OUT[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 97304 0 ) N ;
 - PL_OUT[13] + NET PL_OUT[13] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 97682 0 ) N ;
 - PL_OUT[14] + NET PL_OUT[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 98060 0 ) N ;
 - PL_OUT[15] + NET PL_OUT[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 98438 0 ) N ;
 - PL_OUT[16] + NET PL_OUT[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 44384 0 ) N ;
 - PL_OUT[17] + NET PL_OUT[17] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 13136 0 ) N ;
 - PL_OUT[18] + NET PL_OUT[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 662 0 ) N ;
 - PL_OUT[19] + NET PL_OUT[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 29264 0 ) N ;
 - PL_OUT[20] + NET PL_OUT[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 48542 0 ) N ;
 - PL_OUT[21] + NET PL_OUT[21] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 29642 0 ) N ;
 - PL_OUT[22] + NET PL_OUT[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 50180 0 ) N ;
 - PL_OUT[23] + NET PL_OUT[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 50558 0 ) N ;
 - PL_OUT[24] + NET PL_OUT[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 1040 0 ) N ;
 - PL_OUT[25] + NET PL_OUT[25] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 30020 0 ) N ;
 - PL_OUT[26] + NET PL_OUT[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 51944 0 ) N ;
 - PL_OUT[27] + NET PL_OUT[27] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 1418 0 ) N ;
 - PL_OUT[28] + NET PL_OUT[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 44762 0 ) N ;
 - PL_OUT[29] + NET PL_OUT[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 45140 0 ) N ;
 - PL_OUT[30] + NET PL_OUT[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 52448 0 ) N ;
 - PL_OUT[31] + NET PL_OUT[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 52826 0 ) N ;
 - PL_OUT[32] + NET PL_OUT[32] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 98816 0 ) N ;
 - PL_OUT[33] + NET PL_OUT[33] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 99194 0 ) N ;
 - PL_OUT[34] + NET PL_OUT[34] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 1796 0 ) N ;
 - PL_OUT[35] + NET PL_OUT[35] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 56984 0 ) N ;
 - PL_OUT[36] + NET PL_IN[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 116582 0 ) N ;
 - PL_OUT[37] + NET PL_IN[37] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 116960 0 ) N ;
 - PL_OUT[38] + NET PL_IN[38] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 117338 0 ) N ;
 - PL_OUT[39] + NET PL_IN[39] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 119606 0 ) N ;
 - PL_OUT[40] + NET PL_IN[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 145058 0 ) N ;
 - PL_OUT[41] + NET PL_IN[41] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 145436 0 ) N ;
 - PL_OUT[42] + NET PL_IN[42] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 117716 0 ) N ;
 - PL_OUT[43] + NET PL_IN[43] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 76136 0 ) N ;
 - PL_OUT[44] + NET PL_IN[44] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 145814 0 ) N ;
 - PL_OUT[45] + NET PL_IN[45] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 118094 0 ) N ;
 - PL_OUT[46] + NET PL_IN[46] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 141026 0 ) N ;
 - PL_OUT[47] + NET PL_IN[47] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 146192 0 ) N ;
 - PL_OUT[48] + NET PL_IN[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 102218 0 ) N ;
 - PL_OUT[49] + NET PL_IN[49] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 2174 0 ) N ;
 - PL_OUT[50] + NET PL_IN[50] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 2552 0 ) N ;
 - PL_OUT[51] + NET PL_IN[51] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 151736 0 ) N ;
 - PL_OUT[52] + NET PL_IN[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 152114 0 ) N ;
 - PL_OUT[53] + NET PL_IN[53] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 146948 0 ) N ;
 - PL_OUT[54] + NET PL_IN[54] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 68450 0 ) N ;
 - PL_OUT[55] + NET PL_IN[55] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 102596 0 ) N ;
 - PL_OUT[56] + NET PL_IN[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 141404 0 ) N ;
 - PL_OUT[57] + NET PL_IN[57] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 150602 0 ) N ;
 - PL_OUT[58] + NET PL_IN[58] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 156398 0 ) N ;
 - PL_OUT[59] + NET PL_IN[59] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 102974 0 ) N ;
 - PL_OUT[60] + NET PL_IN[60] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 156020 0 ) N ;
 - PL_OUT[61] + NET PL_IN[61] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 155642 0 ) N ;
 - PL_OUT[62] + NET PL_IN[62] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 64670 0 ) N ;
 - PL_OUT[63] + NET PL_IN[63] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 119228 0 ) N ;
 - PL_OUT[64] + NET PL_IN[64] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 155264 0 ) N ;
 - PL_OUT[65] + NET PL_IN[65] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 118850 0 ) N ;
 - PL_OUT[66] + NET PL_IN[66] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 154886 0 ) N ;
 - PL_OUT[67] + NET PL_IN[67] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 118472 0 ) N ;
 - PL_OUT[68] + NET PL_IN[68] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 156776 0 ) N ;
 - PL_OUT[69] + NET PL_IN[69] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 45518 0 ) N ;
 - PL_OUT[70] + NET PL_OUT[70] + DIRECTION OUTPUT + USE CLOCK
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 154508 0 ) N ;
 - PL_OUT[71] + NET PL_OUT[71] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 154130 0 ) N ;
 - PL_OUT[72] + NET PL_IN[72] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 122252 0 ) N ;
 - PL_OUT[73] + NET PL_IN[73] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 153752 0 ) N ;
 - ccff_ft_tail + NET ccff_ft_tail + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 81554 205566 ) N ;
 - ccff_tail + NET ccff_tail + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 4064 0 ) N ;
 - chanx_left_out[95] + NET chanx_left_out[95] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 43460 ) N ;
 - chanx_left_out[94] + NET chanx_right_in_1[95] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 45700 ) N ;
 - chanx_left_out[93] + NET chanx_left_out[93] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 44660 ) N ;
 - chanx_left_out[92] + NET chanx_right_in_1[93] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 41620 ) N ;
 - chanx_left_out[91] + NET chanx_left_out[91] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 48260 ) N ;
 - chanx_left_out[90] + NET chanx_right_in_1[91] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 42100 ) N ;
 - chanx_left_out[89] + NET chanx_left_out[89] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 52020 ) N ;
 - chanx_left_out[88] + NET chanx_right_in_1[89] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 44020 ) N ;
 - chanx_left_out[87] + NET chanx_left_out[87] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 56740 ) N ;
 - chanx_left_out[86] + NET chanx_left_out[86] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 45060 ) N ;
 - chanx_left_out[85] + NET chanx_left_out[85] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 53620 ) N ;
 - chanx_left_out[84] + NET chanx_left_out[84] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 48100 ) N ;
 - chanx_left_out[83] + NET chanx_left_out[83] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 59620 ) N ;
 - chanx_left_out[82] + NET chanx_right_in_1[83] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 49940 ) N ;
 - chanx_left_out[81] + NET chanx_left_out[81] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 57060 ) N ;
 - chanx_left_out[80] + NET chanx_right_in_1[81] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 52660 ) N ;
 - chanx_left_out[79] + NET chanx_left_out[79] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 58340 ) N ;
 - chanx_left_out[78] + NET chanx_right_in_1[79] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 58820 ) N ;
 - chanx_left_out[77] + NET chanx_left_out[77] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 63380 ) N ;
 - chanx_left_out[76] + NET chanx_left_out[76] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 49620 ) N ;
 - chanx_left_out[75] + NET chanx_right_in_1[76] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 49780 ) N ;
 - chanx_left_out[74] + NET chanx_left_out[74] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 39060 ) N ;
 - chanx_left_out[73] + NET chanx_left_out[73] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 63860 ) N ;
 - chanx_left_out[72] + NET chanx_left_out[72] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 52180 ) N ;
 - chanx_left_out[71] + NET chanx_left_out[71] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 39220 ) N ;
 - chanx_left_out[70] + NET chanx_left_out[70] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 58660 ) N ;
 - chanx_left_out[69] + NET chanx_right_in_1[70] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 49460 ) N ;
 - chanx_left_out[68] + NET chanx_left_out[68] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 49060 ) N ;
 - chanx_left_out[67] + NET chanx_right_in_1[68] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 39860 ) N ;
 - chanx_left_out[66] + NET chanx_right_in_1[67] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 46340 ) N ;
 - chanx_left_out[65] + NET chanx_right_in_1[66] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 58180 ) N ;
 - chanx_left_out[64] + NET chanx_left_out[64] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 35140 ) N ;
 - chanx_left_out[63] + NET chanx_right_in_1[64] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 47220 ) N ;
 - chanx_left_out[62] + NET chanx_right_in_1[63] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 66100 ) N ;
 - chanx_left_out[61] + NET chanx_right_in_1[62] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 51620 ) N ;
 - chanx_left_out[60] + NET chanx_left_out[60] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 64500 ) N ;
 - chanx_left_out[59] + NET chanx_left_out[59] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 63540 ) N ;
 - chanx_left_out[58] + NET chanx_left_out[58] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 54420 ) N ;
 - chanx_left_out[57] + NET chanx_left_out[57] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 51460 ) N ;
 - chanx_left_out[56] + NET chanx_left_out[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 47940 ) N ;
 - chanx_left_out[55] + NET chanx_right_in_1[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 60100 ) N ;
 - chanx_left_out[54] + NET chanx_right_in_1[55] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 41940 ) N ;
 - chanx_left_out[53] + NET chanx_right_in_1[54] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 57860 ) N ;
 - chanx_left_out[52] + NET chanx_left_out[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 43860 ) N ;
 - chanx_left_out[51] + NET chanx_right_in_1[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 39540 ) N ;
 - chanx_left_out[50] + NET chanx_right_in_1[51] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 47060 ) N ;
 - chanx_left_out[49] + NET chanx_right_in_1[50] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 49220 ) N ;
 - chanx_left_out[48] + NET chanx_left_out[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 42420 ) N ;
 - chanx_left_out[47] + NET chanx_right_in_1[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 45540 ) N ;
 - chanx_left_out[46] + NET chanx_right_in_1[47] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 50260 ) N ;
 - chanx_left_out[45] + NET chanx_left_out[45] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 48420 ) N ;
 - chanx_left_out[44] + NET chanx_left_out[44] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 59780 ) N ;
 - chanx_left_out[43] + NET chanx_left_out[43] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 45220 ) N ;
 - chanx_left_out[42] + NET chanx_left_out[42] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 52980 ) N ;
 - chanx_left_out[41] + NET chanx_right_in_1[42] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 61140 ) N ;
 - chanx_left_out[40] + NET chanx_left_out[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 53780 ) N ;
 - chanx_left_out[39] + NET chanx_right_in_1[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 54980 ) N ;
 - chanx_left_out[38] + NET chanx_right_in_1[39] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 55460 ) N ;
 - chanx_left_out[37] + NET chanx_right_in_1[38] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 54580 ) N ;
 - chanx_left_out[36] + NET chanx_left_out[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 54100 ) N ;
 - chanx_left_out[35] + NET chanx_right_in_1[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 50420 ) N ;
 - chanx_left_out[34] + NET chanx_right_in_1[35] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 58980 ) N ;
 - chanx_left_out[33] + NET chanx_right_in_1[34] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 48580 ) N ;
 - chanx_left_out[32] + NET chanx_left_out[32] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 46500 ) N ;
 - chanx_left_out[31] + NET chanx_left_out[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 38580 ) N ;
 - chanx_left_out[30] + NET chanx_left_out[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 37220 ) N ;
 - chanx_left_out[29] + NET chanx_right_in_1[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 52820 ) N ;
 - chanx_left_out[28] + NET chanx_left_out[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 60660 ) N ;
 - chanx_left_out[27] + NET chanx_right_in_1[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 37460 ) N ;
 - chanx_left_out[26] + NET chanx_left_out[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 38420 ) N ;
 - chanx_left_out[25] + NET chanx_left_out[25] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 60500 ) N ;
 - chanx_left_out[24] + NET chanx_left_out[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 55860 ) N ;
 - chanx_left_out[23] + NET chanx_right_in_1[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 62980 ) N ;
 - chanx_left_out[22] + NET chanx_right_in_1[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 38260 ) N ;
 - chanx_left_out[21] + NET chanx_right_in_1[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 53940 ) N ;
 - chanx_left_out[20] + NET chanx_left_out[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 47540 ) N ;
 - chanx_left_out[19] + NET chanx_right_in_1[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 47780 ) N ;
 - chanx_left_out[18] + NET chanx_right_in_1[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 53140 ) N ;
 - chanx_left_out[17] + NET chanx_right_in_1[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 56580 ) N ;
 - chanx_left_out[16] + NET chanx_left_out[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 59380 ) N ;
 - chanx_left_out[15] + NET chanx_right_in_1[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 54260 ) N ;
 - chanx_left_out[14] + NET chanx_right_in_1[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 63140 ) N ;
 - chanx_left_out[13] + NET chanx_right_in_1[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 53460 ) N ;
 - chanx_left_out[12] + NET chanx_left_out[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 55220 ) N ;
 - chanx_left_out[11] + NET chanx_right_in_1[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 59940 ) N ;
 - chanx_left_out[10] + NET chanx_right_in_1[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 38900 ) N ;
 - chanx_left_out[9] + NET chanx_right_in_1[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 51860 ) N ;
 - chanx_left_out[8] + NET chanx_left_out[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 57220 ) N ;
 - chanx_left_out[7] + NET chanx_right_in_1[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 46020 ) N ;
 - chanx_left_out[6] + NET chanx_right_in_1[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 46740 ) N ;
 - chanx_left_out[5] + NET chanx_right_in_1[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 60900 ) N ;
 - chanx_left_out[4] + NET chanx_left_out[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 35460 ) N ;
 - chanx_left_out[3] + NET chanx_right_in_1[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 63700 ) N ;
 - chanx_left_out[2] + NET chanx_right_in_1[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 46180 ) N ;
 - chanx_left_out[1] + NET chanx_right_in_1[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 51300 ) N ;
 - chanx_left_out[0] + NET chanx_left_out[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 50820 ) N ;
 - chanx_left_out_0[95] + NET chanx_left_out_0[95] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 112580 ) N ;
 - chanx_left_out_0[94] + NET chanx_right_in_2[95] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 114820 ) N ;
 - chanx_left_out_0[93] + NET chanx_left_out_0[93] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 113780 ) N ;
 - chanx_left_out_0[92] + NET chanx_right_in_2[93] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 110740 ) N ;
 - chanx_left_out_0[91] + NET chanx_left_out_0[91] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 117380 ) N ;
 - chanx_left_out_0[90] + NET chanx_right_in_2[91] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 111220 ) N ;
 - chanx_left_out_0[89] + NET chanx_left_out_0[89] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 121140 ) N ;
 - chanx_left_out_0[88] + NET chanx_right_in_2[89] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 113140 ) N ;
 - chanx_left_out_0[87] + NET chanx_left_out_0[87] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 125860 ) N ;
 - chanx_left_out_0[86] + NET chanx_left_out_0[86] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 114180 ) N ;
 - chanx_left_out_0[85] + NET chanx_left_out_0[85] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 122740 ) N ;
 - chanx_left_out_0[84] + NET chanx_left_out_0[84] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 117220 ) N ;
 - chanx_left_out_0[83] + NET chanx_left_out_0[83] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 128740 ) N ;
 - chanx_left_out_0[82] + NET chanx_right_in_2[83] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 119060 ) N ;
 - chanx_left_out_0[81] + NET chanx_left_out_0[81] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 126180 ) N ;
 - chanx_left_out_0[80] + NET chanx_right_in_2[81] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 121780 ) N ;
 - chanx_left_out_0[79] + NET chanx_left_out_0[79] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 127460 ) N ;
 - chanx_left_out_0[78] + NET chanx_right_in_2[79] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 127940 ) N ;
 - chanx_left_out_0[77] + NET chanx_left_out_0[77] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 132500 ) N ;
 - chanx_left_out_0[76] + NET chanx_left_out_0[76] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 118740 ) N ;
 - chanx_left_out_0[75] + NET chanx_right_in_2[76] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 118900 ) N ;
 - chanx_left_out_0[74] + NET chanx_left_out_0[74] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 108180 ) N ;
 - chanx_left_out_0[73] + NET chanx_left_out_0[73] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 132980 ) N ;
 - chanx_left_out_0[72] + NET chanx_left_out_0[72] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 121300 ) N ;
 - chanx_left_out_0[71] + NET chanx_left_out_0[71] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 108340 ) N ;
 - chanx_left_out_0[70] + NET chanx_left_out_0[70] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 127780 ) N ;
 - chanx_left_out_0[69] + NET chanx_right_in_2[70] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 118580 ) N ;
 - chanx_left_out_0[68] + NET chanx_left_out_0[68] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 118180 ) N ;
 - chanx_left_out_0[67] + NET chanx_right_in_2[68] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 108980 ) N ;
 - chanx_left_out_0[66] + NET chanx_right_in_2[67] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 115460 ) N ;
 - chanx_left_out_0[65] + NET chanx_right_in_2[66] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 127300 ) N ;
 - chanx_left_out_0[64] + NET chanx_left_out_0[64] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 104260 ) N ;
 - chanx_left_out_0[63] + NET chanx_right_in_2[64] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 116340 ) N ;
 - chanx_left_out_0[62] + NET chanx_right_in_2[63] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 135220 ) N ;
 - chanx_left_out_0[61] + NET chanx_right_in_2[62] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 120740 ) N ;
 - chanx_left_out_0[60] + NET chanx_left_out_0[60] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 133620 ) N ;
 - chanx_left_out_0[59] + NET chanx_left_out_0[59] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 132660 ) N ;
 - chanx_left_out_0[58] + NET chanx_left_out_0[58] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 123540 ) N ;
 - chanx_left_out_0[57] + NET chanx_left_out_0[57] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 120580 ) N ;
 - chanx_left_out_0[56] + NET chanx_left_out_0[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 117060 ) N ;
 - chanx_left_out_0[55] + NET chanx_right_in_2[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 129220 ) N ;
 - chanx_left_out_0[54] + NET chanx_right_in_2[55] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 111060 ) N ;
 - chanx_left_out_0[53] + NET chanx_right_in_2[54] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 126980 ) N ;
 - chanx_left_out_0[52] + NET chanx_left_out_0[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 112980 ) N ;
 - chanx_left_out_0[51] + NET chanx_right_in_2[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 108660 ) N ;
 - chanx_left_out_0[50] + NET chanx_right_in_2[51] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 116180 ) N ;
 - chanx_left_out_0[49] + NET chanx_right_in_2[50] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 118340 ) N ;
 - chanx_left_out_0[48] + NET chanx_left_out_0[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 111540 ) N ;
 - chanx_left_out_0[47] + NET chanx_right_in_2[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 114660 ) N ;
 - chanx_left_out_0[46] + NET chanx_right_in_2[47] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 119380 ) N ;
 - chanx_left_out_0[45] + NET chanx_left_out_0[45] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 117540 ) N ;
 - chanx_left_out_0[44] + NET chanx_left_out_0[44] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 128900 ) N ;
 - chanx_left_out_0[43] + NET chanx_left_out_0[43] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 114340 ) N ;
 - chanx_left_out_0[42] + NET chanx_left_out_0[42] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 122100 ) N ;
 - chanx_left_out_0[41] + NET chanx_right_in_2[42] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 130260 ) N ;
 - chanx_left_out_0[40] + NET chanx_left_out_0[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 122900 ) N ;
 - chanx_left_out_0[39] + NET chanx_right_in_2[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 124100 ) N ;
 - chanx_left_out_0[38] + NET chanx_right_in_2[39] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 124580 ) N ;
 - chanx_left_out_0[37] + NET chanx_right_in_2[38] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 123700 ) N ;
 - chanx_left_out_0[36] + NET chanx_left_out_0[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 123220 ) N ;
 - chanx_left_out_0[35] + NET chanx_right_in_2[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 119540 ) N ;
 - chanx_left_out_0[34] + NET chanx_right_in_2[35] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 128100 ) N ;
 - chanx_left_out_0[33] + NET chanx_right_in_2[34] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 117700 ) N ;
 - chanx_left_out_0[32] + NET chanx_left_out_0[32] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 115620 ) N ;
 - chanx_left_out_0[31] + NET chanx_left_out_0[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 107700 ) N ;
 - chanx_left_out_0[30] + NET chanx_left_out_0[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 106340 ) N ;
 - chanx_left_out_0[29] + NET chanx_right_in_2[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 121940 ) N ;
 - chanx_left_out_0[28] + NET chanx_left_out_0[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 129780 ) N ;
 - chanx_left_out_0[27] + NET chanx_right_in_2[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 106580 ) N ;
 - chanx_left_out_0[26] + NET chanx_left_out_0[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 107540 ) N ;
 - chanx_left_out_0[25] + NET chanx_left_out_0[25] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 129620 ) N ;
 - chanx_left_out_0[24] + NET chanx_left_out_0[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 124980 ) N ;
 - chanx_left_out_0[23] + NET chanx_right_in_2[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 132100 ) N ;
 - chanx_left_out_0[22] + NET chanx_right_in_2[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 107380 ) N ;
 - chanx_left_out_0[21] + NET chanx_right_in_2[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 123060 ) N ;
 - chanx_left_out_0[20] + NET chanx_left_out_0[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 116660 ) N ;
 - chanx_left_out_0[19] + NET chanx_right_in_2[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 116900 ) N ;
 - chanx_left_out_0[18] + NET chanx_right_in_2[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 122260 ) N ;
 - chanx_left_out_0[17] + NET chanx_right_in_2[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 125700 ) N ;
 - chanx_left_out_0[16] + NET chanx_left_out_0[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 128500 ) N ;
 - chanx_left_out_0[15] + NET chanx_right_in_2[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 123380 ) N ;
 - chanx_left_out_0[14] + NET chanx_right_in_2[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 132260 ) N ;
 - chanx_left_out_0[13] + NET chanx_right_in_2[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 122580 ) N ;
 - chanx_left_out_0[12] + NET chanx_left_out_0[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 124340 ) N ;
 - chanx_left_out_0[11] + NET chanx_right_in_2[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 129060 ) N ;
 - chanx_left_out_0[10] + NET chanx_right_in_2[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 108020 ) N ;
 - chanx_left_out_0[9] + NET chanx_right_in_2[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 120980 ) N ;
 - chanx_left_out_0[8] + NET chanx_left_out_0[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 126340 ) N ;
 - chanx_left_out_0[7] + NET chanx_right_in_2[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 115140 ) N ;
 - chanx_left_out_0[6] + NET chanx_right_in_2[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 115860 ) N ;
 - chanx_left_out_0[5] + NET chanx_right_in_2[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 130020 ) N ;
 - chanx_left_out_0[4] + NET chanx_left_out_0[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 104580 ) N ;
 - chanx_left_out_0[3] + NET chanx_right_in_2[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 132820 ) N ;
 - chanx_left_out_0[2] + NET chanx_right_in_2[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 115300 ) N ;
 - chanx_left_out_0[1] + NET chanx_right_in_2[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 120420 ) N ;
 - chanx_left_out_0[0] + NET chanx_left_out_0[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 119940 ) N ;
 - chanx_left_out_4[95] + NET chanx_left_out_4[95] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 181700 ) N ;
 - chanx_left_out_4[94] + NET chanx_right_in_3[95] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 183940 ) N ;
 - chanx_left_out_4[93] + NET chanx_left_out_4[93] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 182900 ) N ;
 - chanx_left_out_4[92] + NET chanx_right_in_3[93] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 179860 ) N ;
 - chanx_left_out_4[91] + NET chanx_left_out_4[91] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 186500 ) N ;
 - chanx_left_out_4[90] + NET chanx_right_in_3[91] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 180340 ) N ;
 - chanx_left_out_4[89] + NET chanx_left_out_4[89] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 190260 ) N ;
 - chanx_left_out_4[88] + NET chanx_right_in_3[89] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 182260 ) N ;
 - chanx_left_out_4[87] + NET chanx_left_out_4[87] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 194980 ) N ;
 - chanx_left_out_4[86] + NET chanx_left_out_4[86] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 183300 ) N ;
 - chanx_left_out_4[85] + NET chanx_left_out_4[85] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 191860 ) N ;
 - chanx_left_out_4[84] + NET chanx_left_out_4[84] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 186340 ) N ;
 - chanx_left_out_4[83] + NET chanx_left_out_4[83] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 197860 ) N ;
 - chanx_left_out_4[82] + NET chanx_right_in_3[83] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 188180 ) N ;
 - chanx_left_out_4[81] + NET chanx_left_out_4[81] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 195300 ) N ;
 - chanx_left_out_4[80] + NET chanx_right_in_3[81] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 190900 ) N ;
 - chanx_left_out_4[79] + NET chanx_left_out_4[79] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 196580 ) N ;
 - chanx_left_out_4[78] + NET chanx_right_in_3[79] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 197060 ) N ;
 - chanx_left_out_4[77] + NET chanx_left_out_4[77] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 201620 ) N ;
 - chanx_left_out_4[76] + NET chanx_left_out_4[76] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 187860 ) N ;
 - chanx_left_out_4[75] + NET chanx_right_in_3[76] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 188020 ) N ;
 - chanx_left_out_4[74] + NET chanx_left_out_4[74] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 177300 ) N ;
 - chanx_left_out_4[73] + NET chanx_left_out_4[73] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 202100 ) N ;
 - chanx_left_out_4[72] + NET chanx_left_out_4[72] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 190420 ) N ;
 - chanx_left_out_4[71] + NET chanx_left_out_4[71] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 177460 ) N ;
 - chanx_left_out_4[70] + NET chanx_left_out_4[70] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 196900 ) N ;
 - chanx_left_out_4[69] + NET chanx_right_in_3[70] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 187700 ) N ;
 - chanx_left_out_4[68] + NET chanx_left_out_4[68] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 187300 ) N ;
 - chanx_left_out_4[67] + NET chanx_right_in_3[68] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 178100 ) N ;
 - chanx_left_out_4[66] + NET chanx_right_in_3[67] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 184580 ) N ;
 - chanx_left_out_4[65] + NET chanx_right_in_3[66] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 196420 ) N ;
 - chanx_left_out_4[64] + NET chanx_left_out_4[64] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 173380 ) N ;
 - chanx_left_out_4[63] + NET chanx_right_in_3[64] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 185460 ) N ;
 - chanx_left_out_4[62] + NET chanx_right_in_3[63] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 204340 ) N ;
 - chanx_left_out_4[61] + NET chanx_right_in_3[62] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 189860 ) N ;
 - chanx_left_out_4[60] + NET chanx_left_out_4[60] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 202740 ) N ;
 - chanx_left_out_4[59] + NET chanx_left_out_4[59] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 201780 ) N ;
 - chanx_left_out_4[58] + NET chanx_left_out_4[58] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 192660 ) N ;
 - chanx_left_out_4[57] + NET chanx_left_out_4[57] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 189700 ) N ;
 - chanx_left_out_4[56] + NET chanx_left_out_4[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 186180 ) N ;
 - chanx_left_out_4[55] + NET chanx_right_in_3[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 198340 ) N ;
 - chanx_left_out_4[54] + NET chanx_right_in_3[55] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 180180 ) N ;
 - chanx_left_out_4[53] + NET chanx_right_in_3[54] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 196100 ) N ;
 - chanx_left_out_4[52] + NET chanx_left_out_4[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 182100 ) N ;
 - chanx_left_out_4[51] + NET chanx_right_in_3[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 177780 ) N ;
 - chanx_left_out_4[50] + NET chanx_right_in_3[51] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 185300 ) N ;
 - chanx_left_out_4[49] + NET chanx_right_in_3[50] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 187460 ) N ;
 - chanx_left_out_4[48] + NET chanx_left_out_4[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 180660 ) N ;
 - chanx_left_out_4[47] + NET chanx_right_in_3[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 183780 ) N ;
 - chanx_left_out_4[46] + NET chanx_right_in_3[47] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 188500 ) N ;
 - chanx_left_out_4[45] + NET chanx_left_out_4[45] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 186660 ) N ;
 - chanx_left_out_4[44] + NET chanx_left_out_4[44] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 198020 ) N ;
 - chanx_left_out_4[43] + NET chanx_left_out_4[43] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 183460 ) N ;
 - chanx_left_out_4[42] + NET chanx_left_out_4[42] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 191220 ) N ;
 - chanx_left_out_4[41] + NET chanx_right_in_3[42] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 199380 ) N ;
 - chanx_left_out_4[40] + NET chanx_left_out_4[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 192020 ) N ;
 - chanx_left_out_4[39] + NET chanx_right_in_3[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 193220 ) N ;
 - chanx_left_out_4[38] + NET chanx_right_in_3[39] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 193700 ) N ;
 - chanx_left_out_4[37] + NET chanx_right_in_3[38] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 192820 ) N ;
 - chanx_left_out_4[36] + NET chanx_left_out_4[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 192340 ) N ;
 - chanx_left_out_4[35] + NET chanx_right_in_3[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 188660 ) N ;
 - chanx_left_out_4[34] + NET chanx_right_in_3[35] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 197220 ) N ;
 - chanx_left_out_4[33] + NET chanx_right_in_3[34] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 186820 ) N ;
 - chanx_left_out_4[32] + NET chanx_left_out_4[32] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 184740 ) N ;
 - chanx_left_out_4[31] + NET chanx_left_out_4[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 176820 ) N ;
 - chanx_left_out_4[30] + NET chanx_left_out_4[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 175460 ) N ;
 - chanx_left_out_4[29] + NET chanx_right_in_3[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 191060 ) N ;
 - chanx_left_out_4[28] + NET chanx_left_out_4[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 198900 ) N ;
 - chanx_left_out_4[27] + NET chanx_right_in_3[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 175700 ) N ;
 - chanx_left_out_4[26] + NET chanx_left_out_4[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 176660 ) N ;
 - chanx_left_out_4[25] + NET chanx_left_out_4[25] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 198740 ) N ;
 - chanx_left_out_4[24] + NET chanx_left_out_4[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 194100 ) N ;
 - chanx_left_out_4[23] + NET chanx_right_in_3[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 201220 ) N ;
 - chanx_left_out_4[22] + NET chanx_right_in_3[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 176500 ) N ;
 - chanx_left_out_4[21] + NET chanx_right_in_3[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 192180 ) N ;
 - chanx_left_out_4[20] + NET chanx_left_out_4[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 185780 ) N ;
 - chanx_left_out_4[19] + NET chanx_right_in_3[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 186020 ) N ;
 - chanx_left_out_4[18] + NET chanx_right_in_3[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 191380 ) N ;
 - chanx_left_out_4[17] + NET chanx_right_in_3[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 194820 ) N ;
 - chanx_left_out_4[16] + NET chanx_left_out_4[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 197620 ) N ;
 - chanx_left_out_4[15] + NET chanx_right_in_3[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 192500 ) N ;
 - chanx_left_out_4[14] + NET chanx_right_in_3[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 201380 ) N ;
 - chanx_left_out_4[13] + NET chanx_right_in_3[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 191700 ) N ;
 - chanx_left_out_4[12] + NET chanx_left_out_4[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 193460 ) N ;
 - chanx_left_out_4[11] + NET chanx_right_in_3[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 198180 ) N ;
 - chanx_left_out_4[10] + NET chanx_right_in_3[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 177140 ) N ;
 - chanx_left_out_4[9] + NET chanx_right_in_3[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 190100 ) N ;
 - chanx_left_out_4[8] + NET chanx_left_out_4[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 195460 ) N ;
 - chanx_left_out_4[7] + NET chanx_right_in_3[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 184260 ) N ;
 - chanx_left_out_4[6] + NET chanx_right_in_3[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 184980 ) N ;
 - chanx_left_out_4[5] + NET chanx_right_in_3[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 199140 ) N ;
 - chanx_left_out_4[4] + NET chanx_left_out_4[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 173700 ) N ;
 - chanx_left_out_4[3] + NET chanx_right_in_3[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 201940 ) N ;
 - chanx_left_out_4[2] + NET chanx_right_in_3[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 184420 ) N ;
 - chanx_left_out_4[1] + NET chanx_right_in_3[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 189540 ) N ;
 - chanx_left_out_4[0] + NET chanx_left_out_4[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 0 189060 ) N ;
 - chanx_right_out_1[95] + NET chanx_right_out_1[95] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 41300 ) N ;
 - chanx_right_out_1[94] + NET chanx_left_in[95] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 47380 ) N ;
 - chanx_right_out_1[93] + NET chanx_right_out_1[93] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 37620 ) N ;
 - chanx_right_out_1[92] + NET chanx_left_in[93] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 37780 ) N ;
 - chanx_right_out_1[91] + NET chanx_right_out_1[91] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 62820 ) N ;
 - chanx_right_out_1[90] + NET chanx_left_in[91] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 35300 ) N ;
 - chanx_right_out_1[89] + NET chanx_right_out_1[89] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 62660 ) N ;
 - chanx_right_out_1[88] + NET chanx_left_in[89] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 64340 ) N ;
 - chanx_right_out_1[87] + NET chanx_right_out_1[87] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 62500 ) N ;
 - chanx_right_out_1[86] + NET chanx_left_in[87] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 40660 ) N ;
 - chanx_right_out_1[85] + NET chanx_right_out_1[85] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 62340 ) N ;
 - chanx_right_out_1[84] + NET chanx_left_in[85] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 35780 ) N ;
 - chanx_right_out_1[83] + NET chanx_right_out_1[83] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 56900 ) N ;
 - chanx_right_out_1[82] + NET chanx_left_in[83] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 56420 ) N ;
 - chanx_right_out_1[81] + NET chanx_right_out_1[81] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 65460 ) N ;
 - chanx_right_out_1[80] + NET chanx_left_in[81] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 64020 ) N ;
 - chanx_right_out_1[79] + NET chanx_right_out_1[79] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 61700 ) N ;
 - chanx_right_out_1[78] + NET chanx_left_in[79] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 65300 ) N ;
 - chanx_right_out_1[77] + NET chanx_right_out_1[77] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 61540 ) N ;
 - chanx_right_out_1[76] + NET chanx_right_out_1[76] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 55620 ) N ;
 - chanx_right_out_1[75] + NET chanx_left_in[76] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 32260 ) N ;
 - chanx_right_out_1[74] + NET chanx_left_in[75] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 32420 ) N ;
 - chanx_right_out_1[73] + NET chanx_left_in[74] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 56180 ) N ;
 - chanx_right_out_1[72] + NET chanx_right_out_1[72] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 56020 ) N ;
 - chanx_right_out_1[71] + NET chanx_left_in[72] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 38740 ) N ;
 - chanx_right_out_1[70] + NET chanx_left_in[71] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 31300 ) N ;
 - chanx_right_out_1[69] + NET chanx_left_in[70] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 31780 ) N ;
 - chanx_right_out_1[68] + NET chanx_right_out_1[68] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 51140 ) N ;
 - chanx_right_out_1[67] + NET chanx_left_in[68] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 43700 ) N ;
 - chanx_right_out_1[66] + NET chanx_left_in[67] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 43140 ) N ;
 - chanx_right_out_1[65] + NET chanx_left_in[66] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 40500 ) N ;
 - chanx_right_out_1[64] + NET chanx_right_out_1[64] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 57540 ) N ;
 - chanx_right_out_1[63] + NET chanx_left_in[64] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 43300 ) N ;
 - chanx_right_out_1[62] + NET chanx_left_in[63] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 32100 ) N ;
 - chanx_right_out_1[61] + NET chanx_left_in[62] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 32580 ) N ;
 - chanx_right_out_1[60] + NET chanx_right_out_1[60] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 36260 ) N ;
 - chanx_right_out_1[59] + NET chanx_left_in[60] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 32740 ) N ;
 - chanx_right_out_1[58] + NET chanx_left_in[59] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 64820 ) N ;
 - chanx_right_out_1[57] + NET chanx_left_in[58] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 33700 ) N ;
 - chanx_right_out_1[56] + NET chanx_right_out_1[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 33860 ) N ;
 - chanx_right_out_1[55] + NET chanx_left_in[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 34020 ) N ;
 - chanx_right_out_1[54] + NET chanx_left_in[55] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 45860 ) N ;
 - chanx_right_out_1[53] + NET chanx_left_in[54] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 34660 ) N ;
 - chanx_right_out_1[52] + NET chanx_right_out_1[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 36420 ) N ;
 - chanx_right_out_1[51] + NET chanx_left_in[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 34820 ) N ;
 - chanx_right_out_1[50] + NET chanx_left_in[51] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 34980 ) N ;
 - chanx_right_out_1[49] + NET chanx_left_in[50] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 44420 ) N ;
 - chanx_right_out_1[48] + NET chanx_right_out_1[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 36900 ) N ;
 - chanx_right_out_1[47] + NET chanx_left_in[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 38100 ) N ;
 - chanx_right_out_1[46] + NET chanx_left_in[47] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 46900 ) N ;
 - chanx_right_out_1[45] + NET chanx_left_in[46] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 34340 ) N ;
 - chanx_right_out_1[44] + NET chanx_right_out_1[44] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 65140 ) N ;
 - chanx_right_out_1[43] + NET chanx_left_in[44] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 35620 ) N ;
 - chanx_right_out_1[42] + NET chanx_left_in[43] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 32900 ) N ;
 - chanx_right_out_1[41] + NET chanx_left_in[42] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 33060 ) N ;
 - chanx_right_out_1[40] + NET chanx_right_out_1[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 35940 ) N ;
 - chanx_right_out_1[39] + NET chanx_left_in[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 52340 ) N ;
 - chanx_right_out_1[38] + NET chanx_left_in[39] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 50100 ) N ;
 - chanx_right_out_1[37] + NET chanx_left_in[38] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 48740 ) N ;
 - chanx_right_out_1[36] + NET chanx_right_out_1[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 54740 ) N ;
 - chanx_right_out_1[35] + NET chanx_left_in[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 65620 ) N ;
 - chanx_right_out_1[34] + NET chanx_left_in[35] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 31460 ) N ;
 - chanx_right_out_1[33] + NET chanx_left_in[34] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 39380 ) N ;
 - chanx_right_out_1[32] + NET chanx_right_out_1[32] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 65940 ) N ;
 - chanx_right_out_1[31] + NET chanx_left_in[32] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 31620 ) N ;
 - chanx_right_out_1[30] + NET chanx_left_in[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 65780 ) N ;
 - chanx_right_out_1[29] + NET chanx_left_in[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 42900 ) N ;
 - chanx_right_out_1[28] + NET chanx_right_out_1[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 52500 ) N ;
 - chanx_right_out_1[27] + NET chanx_left_in[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 59140 ) N ;
 - chanx_right_out_1[26] + NET chanx_left_in[27] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 37060 ) N ;
 - chanx_right_out_1[25] + NET chanx_left_in[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 57700 ) N ;
 - chanx_right_out_1[24] + NET chanx_right_out_1[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 62180 ) N ;
 - chanx_right_out_1[23] + NET chanx_left_in[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 64980 ) N ;
 - chanx_right_out_1[22] + NET chanx_left_in[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 33380 ) N ;
 - chanx_right_out_1[21] + NET chanx_left_in[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 34180 ) N ;
 - chanx_right_out_1[20] + NET chanx_right_out_1[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 64660 ) N ;
 - chanx_right_out_1[19] + NET chanx_left_in[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 34500 ) N ;
 - chanx_right_out_1[18] + NET chanx_left_in[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 58500 ) N ;
 - chanx_right_out_1[17] + NET chanx_left_in[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 53300 ) N ;
 - chanx_right_out_1[16] + NET chanx_right_out_1[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 62020 ) N ;
 - chanx_right_out_1[15] + NET chanx_left_in[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 39700 ) N ;
 - chanx_right_out_1[14] + NET chanx_left_in[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 44820 ) N ;
 - chanx_right_out_1[13] + NET chanx_left_in[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 44180 ) N ;
 - chanx_right_out_1[12] + NET chanx_right_out_1[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 48900 ) N ;
 - chanx_right_out_1[11] + NET chanx_left_in[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 60260 ) N ;
 - chanx_right_out_1[10] + NET chanx_left_in[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 40020 ) N ;
 - chanx_right_out_1[9] + NET chanx_left_in[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 64180 ) N ;
 - chanx_right_out_1[8] + NET chanx_right_out_1[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 57380 ) N ;
 - chanx_right_out_1[7] + NET chanx_left_in[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 41460 ) N ;
 - chanx_right_out_1[6] + NET chanx_left_in[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 41780 ) N ;
 - chanx_right_out_1[5] + NET chanx_left_in[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 36100 ) N ;
 - chanx_right_out_1[4] + NET chanx_right_out_1[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 36580 ) N ;
 - chanx_right_out_1[3] + NET chanx_left_in[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 36740 ) N ;
 - chanx_right_out_1[2] + NET chanx_left_in[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 42660 ) N ;
 - chanx_right_out_1[1] + NET chanx_left_in[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 37940 ) N ;
 - chanx_right_out_1[0] + NET chanx_right_out_1[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 42260 ) N ;
 - chanx_right_out_2[95] + NET chanx_right_out_2[95] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 110420 ) N ;
 - chanx_right_out_2[94] + NET chanx_left_in_0[95] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 116500 ) N ;
 - chanx_right_out_2[93] + NET chanx_right_out_2[93] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 106740 ) N ;
 - chanx_right_out_2[92] + NET chanx_left_in_0[93] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 106900 ) N ;
 - chanx_right_out_2[91] + NET chanx_right_out_2[91] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 131940 ) N ;
 - chanx_right_out_2[90] + NET chanx_left_in_0[91] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 104420 ) N ;
 - chanx_right_out_2[89] + NET chanx_right_out_2[89] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 131780 ) N ;
 - chanx_right_out_2[88] + NET chanx_left_in_0[89] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 133460 ) N ;
 - chanx_right_out_2[87] + NET chanx_right_out_2[87] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 131620 ) N ;
 - chanx_right_out_2[86] + NET chanx_left_in_0[87] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 109780 ) N ;
 - chanx_right_out_2[85] + NET chanx_right_out_2[85] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 131460 ) N ;
 - chanx_right_out_2[84] + NET chanx_left_in_0[85] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 104900 ) N ;
 - chanx_right_out_2[83] + NET chanx_right_out_2[83] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 126020 ) N ;
 - chanx_right_out_2[82] + NET chanx_left_in_0[83] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 125540 ) N ;
 - chanx_right_out_2[81] + NET chanx_right_out_2[81] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 134580 ) N ;
 - chanx_right_out_2[80] + NET chanx_left_in_0[81] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 133140 ) N ;
 - chanx_right_out_2[79] + NET chanx_right_out_2[79] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 130820 ) N ;
 - chanx_right_out_2[78] + NET chanx_left_in_0[79] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 134420 ) N ;
 - chanx_right_out_2[77] + NET chanx_right_out_2[77] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 130660 ) N ;
 - chanx_right_out_2[76] + NET chanx_right_out_2[76] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 124740 ) N ;
 - chanx_right_out_2[75] + NET chanx_left_in_0[76] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 101380 ) N ;
 - chanx_right_out_2[74] + NET chanx_left_in_0[75] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 101540 ) N ;
 - chanx_right_out_2[73] + NET chanx_left_in_0[74] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 125300 ) N ;
 - chanx_right_out_2[72] + NET chanx_right_out_2[72] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 125140 ) N ;
 - chanx_right_out_2[71] + NET chanx_left_in_0[72] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 107860 ) N ;
 - chanx_right_out_2[70] + NET chanx_left_in_0[71] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 100420 ) N ;
 - chanx_right_out_2[69] + NET chanx_left_in_0[70] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 100900 ) N ;
 - chanx_right_out_2[68] + NET chanx_right_out_2[68] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 120260 ) N ;
 - chanx_right_out_2[67] + NET chanx_left_in_0[68] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 112820 ) N ;
 - chanx_right_out_2[66] + NET chanx_left_in_0[67] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 112260 ) N ;
 - chanx_right_out_2[65] + NET chanx_left_in_0[66] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 109620 ) N ;
 - chanx_right_out_2[64] + NET chanx_right_out_2[64] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 126660 ) N ;
 - chanx_right_out_2[63] + NET chanx_left_in_0[64] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 112420 ) N ;
 - chanx_right_out_2[62] + NET chanx_left_in_0[63] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 101220 ) N ;
 - chanx_right_out_2[61] + NET chanx_left_in_0[62] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 101700 ) N ;
 - chanx_right_out_2[60] + NET chanx_right_out_2[60] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 105380 ) N ;
 - chanx_right_out_2[59] + NET chanx_left_in_0[60] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 101860 ) N ;
 - chanx_right_out_2[58] + NET chanx_left_in_0[59] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 133940 ) N ;
 - chanx_right_out_2[57] + NET chanx_left_in_0[58] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 102820 ) N ;
 - chanx_right_out_2[56] + NET chanx_right_out_2[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 102980 ) N ;
 - chanx_right_out_2[55] + NET chanx_left_in_0[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 103140 ) N ;
 - chanx_right_out_2[54] + NET chanx_left_in_0[55] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 114980 ) N ;
 - chanx_right_out_2[53] + NET chanx_left_in_0[54] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 103780 ) N ;
 - chanx_right_out_2[52] + NET chanx_right_out_2[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 105540 ) N ;
 - chanx_right_out_2[51] + NET chanx_left_in_0[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 103940 ) N ;
 - chanx_right_out_2[50] + NET chanx_left_in_0[51] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 104100 ) N ;
 - chanx_right_out_2[49] + NET chanx_left_in_0[50] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 113540 ) N ;
 - chanx_right_out_2[48] + NET chanx_right_out_2[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 106020 ) N ;
 - chanx_right_out_2[47] + NET chanx_left_in_0[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 107220 ) N ;
 - chanx_right_out_2[46] + NET chanx_left_in_0[47] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 116020 ) N ;
 - chanx_right_out_2[45] + NET chanx_left_in_0[46] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 103460 ) N ;
 - chanx_right_out_2[44] + NET chanx_right_out_2[44] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 134260 ) N ;
 - chanx_right_out_2[43] + NET chanx_left_in_0[44] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 104740 ) N ;
 - chanx_right_out_2[42] + NET chanx_left_in_0[43] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 102020 ) N ;
 - chanx_right_out_2[41] + NET chanx_left_in_0[42] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 102180 ) N ;
 - chanx_right_out_2[40] + NET chanx_right_out_2[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 105060 ) N ;
 - chanx_right_out_2[39] + NET chanx_left_in_0[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 121460 ) N ;
 - chanx_right_out_2[38] + NET chanx_left_in_0[39] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 119220 ) N ;
 - chanx_right_out_2[37] + NET chanx_left_in_0[38] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 117860 ) N ;
 - chanx_right_out_2[36] + NET chanx_right_out_2[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 123860 ) N ;
 - chanx_right_out_2[35] + NET chanx_left_in_0[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 134740 ) N ;
 - chanx_right_out_2[34] + NET chanx_left_in_0[35] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 100580 ) N ;
 - chanx_right_out_2[33] + NET chanx_left_in_0[34] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 108500 ) N ;
 - chanx_right_out_2[32] + NET chanx_right_out_2[32] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 135060 ) N ;
 - chanx_right_out_2[31] + NET chanx_left_in_0[32] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 100740 ) N ;
 - chanx_right_out_2[30] + NET chanx_left_in_0[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 134900 ) N ;
 - chanx_right_out_2[29] + NET chanx_left_in_0[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 112020 ) N ;
 - chanx_right_out_2[28] + NET chanx_right_out_2[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 121620 ) N ;
 - chanx_right_out_2[27] + NET chanx_left_in_0[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 128260 ) N ;
 - chanx_right_out_2[26] + NET chanx_left_in_0[27] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 106180 ) N ;
 - chanx_right_out_2[25] + NET chanx_left_in_0[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 126820 ) N ;
 - chanx_right_out_2[24] + NET chanx_right_out_2[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 131300 ) N ;
 - chanx_right_out_2[23] + NET chanx_left_in_0[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 134100 ) N ;
 - chanx_right_out_2[22] + NET chanx_left_in_0[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 102500 ) N ;
 - chanx_right_out_2[21] + NET chanx_left_in_0[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 103300 ) N ;
 - chanx_right_out_2[20] + NET chanx_right_out_2[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 133780 ) N ;
 - chanx_right_out_2[19] + NET chanx_left_in_0[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 103620 ) N ;
 - chanx_right_out_2[18] + NET chanx_left_in_0[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 127620 ) N ;
 - chanx_right_out_2[17] + NET chanx_left_in_0[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 122420 ) N ;
 - chanx_right_out_2[16] + NET chanx_right_out_2[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 131140 ) N ;
 - chanx_right_out_2[15] + NET chanx_left_in_0[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 108820 ) N ;
 - chanx_right_out_2[14] + NET chanx_left_in_0[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 113940 ) N ;
 - chanx_right_out_2[13] + NET chanx_left_in_0[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 113300 ) N ;
 - chanx_right_out_2[12] + NET chanx_right_out_2[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 118020 ) N ;
 - chanx_right_out_2[11] + NET chanx_left_in_0[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 129380 ) N ;
 - chanx_right_out_2[10] + NET chanx_left_in_0[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 109140 ) N ;
 - chanx_right_out_2[9] + NET chanx_left_in_0[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 133300 ) N ;
 - chanx_right_out_2[8] + NET chanx_right_out_2[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 126500 ) N ;
 - chanx_right_out_2[7] + NET chanx_left_in_0[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 110580 ) N ;
 - chanx_right_out_2[6] + NET chanx_left_in_0[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 110900 ) N ;
 - chanx_right_out_2[5] + NET chanx_left_in_0[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 105220 ) N ;
 - chanx_right_out_2[4] + NET chanx_right_out_2[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 105700 ) N ;
 - chanx_right_out_2[3] + NET chanx_left_in_0[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 105860 ) N ;
 - chanx_right_out_2[2] + NET chanx_left_in_0[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 111780 ) N ;
 - chanx_right_out_2[1] + NET chanx_left_in_0[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 107060 ) N ;
 - chanx_right_out_2[0] + NET chanx_right_out_2[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 111380 ) N ;
 - chanx_right_out_3[95] + NET chanx_right_out_3[95] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 179540 ) N ;
 - chanx_right_out_3[94] + NET chanx_left_in_4[95] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 185620 ) N ;
 - chanx_right_out_3[93] + NET chanx_right_out_3[93] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 175860 ) N ;
 - chanx_right_out_3[92] + NET chanx_left_in_4[93] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 176020 ) N ;
 - chanx_right_out_3[91] + NET chanx_right_out_3[91] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 201060 ) N ;
 - chanx_right_out_3[90] + NET chanx_left_in_4[91] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 173540 ) N ;
 - chanx_right_out_3[89] + NET chanx_right_out_3[89] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 200900 ) N ;
 - chanx_right_out_3[88] + NET chanx_left_in_4[89] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 202580 ) N ;
 - chanx_right_out_3[87] + NET chanx_right_out_3[87] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 200740 ) N ;
 - chanx_right_out_3[86] + NET chanx_left_in_4[87] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 178900 ) N ;
 - chanx_right_out_3[85] + NET chanx_right_out_3[85] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 200580 ) N ;
 - chanx_right_out_3[84] + NET chanx_left_in_4[85] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 174020 ) N ;
 - chanx_right_out_3[83] + NET chanx_right_out_3[83] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 195140 ) N ;
 - chanx_right_out_3[82] + NET chanx_left_in_4[83] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 194660 ) N ;
 - chanx_right_out_3[81] + NET chanx_right_out_3[81] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 203700 ) N ;
 - chanx_right_out_3[80] + NET chanx_left_in_4[81] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 202260 ) N ;
 - chanx_right_out_3[79] + NET chanx_right_out_3[79] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 199940 ) N ;
 - chanx_right_out_3[78] + NET chanx_left_in_4[79] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 203540 ) N ;
 - chanx_right_out_3[77] + NET chanx_right_out_3[77] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 199780 ) N ;
 - chanx_right_out_3[76] + NET chanx_right_out_3[76] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 193860 ) N ;
 - chanx_right_out_3[75] + NET chanx_left_in_4[76] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 170500 ) N ;
 - chanx_right_out_3[74] + NET chanx_left_in_4[75] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 170660 ) N ;
 - chanx_right_out_3[73] + NET chanx_left_in_4[74] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 194420 ) N ;
 - chanx_right_out_3[72] + NET chanx_right_out_3[72] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 194260 ) N ;
 - chanx_right_out_3[71] + NET chanx_left_in_4[72] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 176980 ) N ;
 - chanx_right_out_3[70] + NET chanx_left_in_4[71] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 169540 ) N ;
 - chanx_right_out_3[69] + NET chanx_left_in_4[70] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 170020 ) N ;
 - chanx_right_out_3[68] + NET chanx_right_out_3[68] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 189380 ) N ;
 - chanx_right_out_3[67] + NET chanx_left_in_4[68] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 181940 ) N ;
 - chanx_right_out_3[66] + NET chanx_left_in_4[67] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 181380 ) N ;
 - chanx_right_out_3[65] + NET chanx_left_in_4[66] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 178740 ) N ;
 - chanx_right_out_3[64] + NET chanx_right_out_3[64] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 195780 ) N ;
 - chanx_right_out_3[63] + NET chanx_left_in_4[64] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 181540 ) N ;
 - chanx_right_out_3[62] + NET chanx_left_in_4[63] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 170340 ) N ;
 - chanx_right_out_3[61] + NET chanx_left_in_4[62] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 170820 ) N ;
 - chanx_right_out_3[60] + NET chanx_right_out_3[60] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 174500 ) N ;
 - chanx_right_out_3[59] + NET chanx_left_in_4[60] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 170980 ) N ;
 - chanx_right_out_3[58] + NET chanx_left_in_4[59] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 203060 ) N ;
 - chanx_right_out_3[57] + NET chanx_left_in_4[58] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 171940 ) N ;
 - chanx_right_out_3[56] + NET chanx_right_out_3[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 172100 ) N ;
 - chanx_right_out_3[55] + NET chanx_left_in_4[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 172260 ) N ;
 - chanx_right_out_3[54] + NET chanx_left_in_4[55] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 184100 ) N ;
 - chanx_right_out_3[53] + NET chanx_left_in_4[54] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 172900 ) N ;
 - chanx_right_out_3[52] + NET chanx_right_out_3[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 174660 ) N ;
 - chanx_right_out_3[51] + NET chanx_left_in_4[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 173060 ) N ;
 - chanx_right_out_3[50] + NET chanx_left_in_4[51] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 173220 ) N ;
 - chanx_right_out_3[49] + NET chanx_left_in_4[50] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 182660 ) N ;
 - chanx_right_out_3[48] + NET chanx_right_out_3[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 175140 ) N ;
 - chanx_right_out_3[47] + NET chanx_left_in_4[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 176340 ) N ;
 - chanx_right_out_3[46] + NET chanx_left_in_4[47] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 185140 ) N ;
 - chanx_right_out_3[45] + NET chanx_left_in_4[46] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 172580 ) N ;
 - chanx_right_out_3[44] + NET chanx_right_out_3[44] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 203380 ) N ;
 - chanx_right_out_3[43] + NET chanx_left_in_4[44] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 173860 ) N ;
 - chanx_right_out_3[42] + NET chanx_left_in_4[43] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 171140 ) N ;
 - chanx_right_out_3[41] + NET chanx_left_in_4[42] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 171300 ) N ;
 - chanx_right_out_3[40] + NET chanx_right_out_3[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 174180 ) N ;
 - chanx_right_out_3[39] + NET chanx_left_in_4[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 190580 ) N ;
 - chanx_right_out_3[38] + NET chanx_left_in_4[39] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 188340 ) N ;
 - chanx_right_out_3[37] + NET chanx_left_in_4[38] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 186980 ) N ;
 - chanx_right_out_3[36] + NET chanx_right_out_3[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 192980 ) N ;
 - chanx_right_out_3[35] + NET chanx_left_in_4[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 203860 ) N ;
 - chanx_right_out_3[34] + NET chanx_left_in_4[35] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 169700 ) N ;
 - chanx_right_out_3[33] + NET chanx_left_in_4[34] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 177620 ) N ;
 - chanx_right_out_3[32] + NET chanx_right_out_3[32] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 204180 ) N ;
 - chanx_right_out_3[31] + NET chanx_left_in_4[32] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 169860 ) N ;
 - chanx_right_out_3[30] + NET chanx_left_in_4[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 204020 ) N ;
 - chanx_right_out_3[29] + NET chanx_left_in_4[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 181140 ) N ;
 - chanx_right_out_3[28] + NET chanx_right_out_3[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 190740 ) N ;
 - chanx_right_out_3[27] + NET chanx_left_in_4[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 197380 ) N ;
 - chanx_right_out_3[26] + NET chanx_left_in_4[27] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 175300 ) N ;
 - chanx_right_out_3[25] + NET chanx_left_in_4[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 195940 ) N ;
 - chanx_right_out_3[24] + NET chanx_right_out_3[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 200420 ) N ;
 - chanx_right_out_3[23] + NET chanx_left_in_4[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 203220 ) N ;
 - chanx_right_out_3[22] + NET chanx_left_in_4[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 171620 ) N ;
 - chanx_right_out_3[21] + NET chanx_left_in_4[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 172420 ) N ;
 - chanx_right_out_3[20] + NET chanx_right_out_3[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 202900 ) N ;
 - chanx_right_out_3[19] + NET chanx_left_in_4[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 172740 ) N ;
 - chanx_right_out_3[18] + NET chanx_left_in_4[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 196740 ) N ;
 - chanx_right_out_3[17] + NET chanx_left_in_4[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 191540 ) N ;
 - chanx_right_out_3[16] + NET chanx_right_out_3[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 200260 ) N ;
 - chanx_right_out_3[15] + NET chanx_left_in_4[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 177940 ) N ;
 - chanx_right_out_3[14] + NET chanx_left_in_4[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 183060 ) N ;
 - chanx_right_out_3[13] + NET chanx_left_in_4[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 182420 ) N ;
 - chanx_right_out_3[12] + NET chanx_right_out_3[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 187140 ) N ;
 - chanx_right_out_3[11] + NET chanx_left_in_4[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 198500 ) N ;
 - chanx_right_out_3[10] + NET chanx_left_in_4[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 178260 ) N ;
 - chanx_right_out_3[9] + NET chanx_left_in_4[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 202420 ) N ;
 - chanx_right_out_3[8] + NET chanx_right_out_3[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 195620 ) N ;
 - chanx_right_out_3[7] + NET chanx_left_in_4[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 179700 ) N ;
 - chanx_right_out_3[6] + NET chanx_left_in_4[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 180020 ) N ;
 - chanx_right_out_3[5] + NET chanx_left_in_4[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 174340 ) N ;
 - chanx_right_out_3[4] + NET chanx_right_out_3[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 174820 ) N ;
 - chanx_right_out_3[3] + NET chanx_left_in_4[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 174980 ) N ;
 - chanx_right_out_3[2] + NET chanx_left_in_4[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 180900 ) N ;
 - chanx_right_out_3[1] + NET chanx_left_in_4[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 176180 ) N ;
 - chanx_right_out_3[0] + NET chanx_right_out_3[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 180500 ) N ;
 - chany_bottom_out[95] + NET chany_bottom_out[95] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 87540 0 ) N ;
 - chany_bottom_out[94] + NET chany_bottom_out[94] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 97220 0 ) N ;
 - chany_bottom_out[93] + NET chany_bottom_out[93] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 87220 0 ) N ;
 - chany_bottom_out[92] + NET chany_bottom_out[92] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 95860 0 ) N ;
 - chany_bottom_out[91] + NET chany_bottom_out[91] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 110180 0 ) N ;
 - chany_bottom_out[90] + NET chany_bottom_out[90] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 88900 0 ) N ;
 - chany_bottom_out[89] + NET chany_bottom_out[89] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 111140 0 ) N ;
 - chany_bottom_out[88] + NET chany_bottom_out[88] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 109540 0 ) N ;
 - chany_bottom_out[87] + NET chany_bottom_out[87] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 109860 0 ) N ;
 - chany_bottom_out[86] + NET chany_bottom_out[86] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 104260 0 ) N ;
 - chany_bottom_out[85] + NET chany_bottom_out[85] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 89060 0 ) N ;
 - chany_bottom_out[84] + NET chany_bottom_out[84] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 99300 0 ) N ;
 - chany_bottom_out[83] + NET chany_bottom_out[83] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 94420 0 ) N ;
 - chany_bottom_out[82] + NET chany_bottom_out[82] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 97780 0 ) N ;
 - chany_bottom_out[81] + NET chany_bottom_out[81] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 93460 0 ) N ;
 - chany_bottom_out[80] + NET chany_bottom_out[80] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 89220 0 ) N ;
 - chany_bottom_out[79] + NET chany_bottom_out[79] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 90020 0 ) N ;
 - chany_bottom_out[78] + NET chany_bottom_out[78] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 100180 0 ) N ;
 - chany_bottom_out[77] + NET chany_bottom_out[77] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 95380 0 ) N ;
 - chany_bottom_out[76] + NET chany_bottom_out[76] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 106740 0 ) N ;
 - chany_bottom_out[75] + NET chany_bottom_out[75] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 117860 0 ) N ;
 - chany_bottom_out[74] + NET chany_bottom_out[74] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 118660 0 ) N ;
 - chany_bottom_out[73] + NET chany_bottom_out[73] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 90820 0 ) N ;
 - chany_bottom_out[72] + NET chany_bottom_out[72] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 113380 0 ) N ;
 - chany_bottom_out[71] + NET chany_bottom_out[71] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 118180 0 ) N ;
 - chany_bottom_out[70] + NET chany_bottom_out[70] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 114820 0 ) N ;
 - chany_bottom_out[69] + NET chany_top_in_4[72] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 91140 0 ) N ;
 - chany_bottom_out[68] + NET chany_bottom_out[68] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 112660 0 ) N ;
 - chany_bottom_out[67] + NET chany_bottom_out[67] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 118500 0 ) N ;
 - chany_bottom_out[66] + NET chany_bottom_out[66] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 86420 0 ) N ;
 - chany_bottom_out[65] + NET chany_top_in_4[68] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 94260 0 ) N ;
 - chany_bottom_out[64] + NET chany_bottom_out[64] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 112980 0 ) N ;
 - chany_bottom_out[63] + NET chany_bottom_out[63] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 86260 0 ) N ;
 - chany_bottom_out[62] + NET chany_bottom_out[62] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 88420 0 ) N ;
 - chany_bottom_out[61] + NET chany_top_in_4[64] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 93780 0 ) N ;
 - chany_bottom_out[60] + NET chany_bottom_out[60] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 89860 0 ) N ;
 - chany_bottom_out[59] + NET chany_bottom_out[59] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 117220 0 ) N ;
 - chany_bottom_out[58] + NET chany_bottom_out[58] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 101860 0 ) N ;
 - chany_bottom_out[57] + NET chany_bottom_out[57] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 97060 0 ) N ;
 - chany_bottom_out[56] + NET chany_bottom_out[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 105060 0 ) N ;
 - chany_bottom_out[55] + NET chany_bottom_out[55] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 117380 0 ) N ;
 - chany_bottom_out[54] + NET chany_bottom_out[54] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 105380 0 ) N ;
 - chany_bottom_out[53] + NET chany_top_in_4[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 93620 0 ) N ;
 - chany_bottom_out[52] + NET chany_bottom_out[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 98340 0 ) N ;
 - chany_bottom_out[51] + NET chany_bottom_out[51] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 107860 0 ) N ;
 - chany_bottom_out[50] + NET chany_bottom_out[50] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 112340 0 ) N ;
 - chany_bottom_out[49] + NET chany_top_in_4[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 105220 0 ) N ;
 - chany_bottom_out[48] + NET chany_bottom_out[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 86900 0 ) N ;
 - chany_bottom_out[47] + NET chany_bottom_out[47] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 86100 0 ) N ;
 - chany_bottom_out[46] + NET chany_bottom_out[46] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 118020 0 ) N ;
 - chany_bottom_out[45] + NET chany_top_in_4[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 94100 0 ) N ;
 - chany_bottom_out[44] + NET chany_bottom_out[44] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 112500 0 ) N ;
 - chany_bottom_out[43] + NET chany_bottom_out[43] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 99140 0 ) N ;
 - chany_bottom_out[42] + NET chany_bottom_out[42] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 104900 0 ) N ;
 - chany_bottom_out[41] + NET chany_top_in_4[44] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 93940 0 ) N ;
 - chany_bottom_out[40] + NET chany_bottom_out[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 92180 0 ) N ;
 - chany_bottom_out[39] + NET chany_bottom_out[39] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 115940 0 ) N ;
 - chany_bottom_out[38] + NET chany_bottom_out[38] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 116580 0 ) N ;
 - chany_bottom_out[37] + NET chany_top_in_4[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 98660 0 ) N ;
 - chany_bottom_out[36] + NET chany_bottom_out[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 106420 0 ) N ;
 - chany_bottom_out[35] + NET chany_bottom_out[35] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 117540 0 ) N ;
 - chany_bottom_out[34] + NET chany_bottom_out[34] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 107300 0 ) N ;
 - chany_bottom_out[33] + NET chany_top_in_4[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 96820 0 ) N ;
 - chany_bottom_out[32] + NET chany_bottom_out[32] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 87060 0 ) N ;
 - chany_bottom_out[31] + NET chany_bottom_out[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 113700 0 ) N ;
 - chany_bottom_out[30] + NET chany_bottom_out[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 116740 0 ) N ;
 - chany_bottom_out[29] + NET chany_bottom_out[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 103140 0 ) N ;
 - chany_bottom_out[28] + NET chany_bottom_out[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 86580 0 ) N ;
 - chany_bottom_out[27] + NET chany_bottom_out[27] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 108180 0 ) N ;
 - chany_bottom_out[26] + NET chany_bottom_out[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 88740 0 ) N ;
 - chany_bottom_out[25] + NET chany_bottom_out[25] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 100020 0 ) N ;
 - chany_bottom_out[24] + NET chany_bottom_out[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 92340 0 ) N ;
 - chany_bottom_out[23] + NET chany_bottom_out[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 114340 0 ) N ;
 - chany_bottom_out[22] + NET chany_bottom_out[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 102580 0 ) N ;
 - chany_bottom_out[21] + NET chany_top_in_4[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 103300 0 ) N ;
 - chany_bottom_out[20] + NET chany_bottom_out[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 100980 0 ) N ;
 - chany_bottom_out[19] + NET chany_bottom_out[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 107620 0 ) N ;
 - chany_bottom_out[18] + NET chany_bottom_out[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 103540 0 ) N ;
 - chany_bottom_out[17] + NET chany_top_in_4[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 98900 0 ) N ;
 - chany_bottom_out[16] + NET chany_bottom_out[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 105860 0 ) N ;
 - chany_bottom_out[15] + NET chany_bottom_out[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 105540 0 ) N ;
 - chany_bottom_out[14] + NET chany_bottom_out[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 103940 0 ) N ;
 - chany_bottom_out[13] + NET chany_bottom_out[13] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 99460 0 ) N ;
 - chany_bottom_out[12] + NET chany_bottom_out[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 86740 0 ) N ;
 - chany_bottom_out[11] + NET chany_bottom_out[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 104580 0 ) N ;
 - chany_bottom_out[10] + NET chany_bottom_out[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 101700 0 ) N ;
 - chany_bottom_out[9] + NET chany_bottom_out[9] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 99780 0 ) N ;
 - chany_bottom_out[8] + NET chany_bottom_out[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 98500 0 ) N ;
 - chany_bottom_out[7] + NET chany_bottom_out[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 109220 0 ) N ;
 - chany_bottom_out[6] + NET chany_bottom_out[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 110660 0 ) N ;
 - chany_bottom_out[5] + NET chany_top_in_4[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 98020 0 ) N ;
 - chany_bottom_out[4] + NET chany_bottom_out[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 92020 0 ) N ;
 - chany_bottom_out[3] + NET chany_bottom_out[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 117700 0 ) N ;
 - chany_bottom_out[2] + NET chany_bottom_out[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 100580 0 ) N ;
 - chany_bottom_out[1] + NET chany_top_in_4[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 99620 0 ) N ;
 - chany_bottom_out[0] + NET chany_bottom_out[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 91460 0 ) N ;
 - chany_top_out_4[95] + NET chany_top_out_4[95] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 101380 205545 ) N ;
 - chany_top_out_4[94] + NET chany_top_out_4[94] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 95540 205545 ) N ;
 - chany_top_out_4[93] + NET chany_top_out_4[93] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 89380 205545 ) N ;
 - chany_top_out_4[92] + NET chany_top_out_4[92] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 100740 205545 ) N ;
 - chany_top_out_4[91] + NET chany_top_out_4[91] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 105700 205545 ) N ;
 - chany_top_out_4[90] + NET chany_top_out_4[90] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 108020 205545 ) N ;
 - chany_top_out_4[89] + NET chany_top_out_4[89] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 102980 205545 ) N ;
 - chany_top_out_4[88] + NET chany_top_out_4[88] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 107060 205545 ) N ;
 - chany_top_out_4[87] + NET chany_top_out_4[87] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 111300 205545 ) N ;
 - chany_top_out_4[86] + NET chany_top_out_4[86] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 106900 205545 ) N ;
 - chany_top_out_4[85] + NET chany_top_out_4[85] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 96580 205545 ) N ;
 - chany_top_out_4[84] + NET chany_top_out_4[84] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 111860 205545 ) N ;
 - chany_top_out_4[83] + NET chany_top_out_4[83] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 91780 205545 ) N ;
 - chany_top_out_4[82] + NET chany_top_out_4[82] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 113220 205545 ) N ;
 - chany_top_out_4[81] + NET chany_top_out_4[81] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 91620 205545 ) N ;
 - chany_top_out_4[80] + NET chany_top_out_4[80] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 111700 205545 ) N ;
 - chany_top_out_4[79] + NET chany_top_out_4[79] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 108660 205545 ) N ;
 - chany_top_out_4[78] + NET chany_top_out_4[78] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 101220 205545 ) N ;
 - chany_top_out_4[77] + NET chany_top_out_4[77] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 106580 205545 ) N ;
 - chany_top_out_4[76] + NET chany_top_out_4[76] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 106260 205545 ) N ;
 - chany_top_out_4[75] + NET chany_top_out_4[75] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 116900 205545 ) N ;
 - chany_top_out_4[74] + NET chany_top_out_4[74] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 115780 205545 ) N ;
 - chany_top_out_4[73] + NET chany_bottom_in[76] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 109060 205545 ) N ;
 - chany_top_out_4[72] + NET chany_top_out_4[72] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 116420 205545 ) N ;
 - chany_top_out_4[71] + NET chany_top_out_4[71] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 114660 205545 ) N ;
 - chany_top_out_4[70] + NET chany_top_out_4[70] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 117060 205545 ) N ;
 - chany_top_out_4[69] + NET chany_bottom_in[72] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 109700 205545 ) N ;
 - chany_top_out_4[68] + NET chany_top_out_4[68] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 110980 205545 ) N ;
 - chany_top_out_4[67] + NET chany_top_out_4[67] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 111540 205545 ) N ;
 - chany_top_out_4[66] + NET chany_top_out_4[66] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 92820 205545 ) N ;
 - chany_top_out_4[65] + NET chany_bottom_in[68] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 113540 205545 ) N ;
 - chany_top_out_4[64] + NET chany_top_out_4[64] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 104420 205545 ) N ;
 - chany_top_out_4[63] + NET chany_top_out_4[63] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 93300 205545 ) N ;
 - chany_top_out_4[62] + NET chany_top_out_4[62] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 92980 205545 ) N ;
 - chany_top_out_4[61] + NET chany_bottom_in[64] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 112820 205545 ) N ;
 - chany_top_out_4[60] + NET chany_top_out_4[60] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 116100 205545 ) N ;
 - chany_top_out_4[59] + NET chany_top_out_4[59] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 101540 205545 ) N ;
 - chany_top_out_4[58] + NET chany_top_out_4[58] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 102020 205545 ) N ;
 - chany_top_out_4[57] + NET chany_bottom_in[60] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 113860 205545 ) N ;
 - chany_top_out_4[56] + NET chany_top_out_4[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 110820 205545 ) N ;
 - chany_top_out_4[55] + NET chany_top_out_4[55] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 110500 205545 ) N ;
 - chany_top_out_4[54] + NET chany_top_out_4[54] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 104100 205545 ) N ;
 - chany_top_out_4[53] + NET chany_bottom_in[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 90180 205545 ) N ;
 - chany_top_out_4[52] + NET chany_top_out_4[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 116260 205545 ) N ;
 - chany_top_out_4[51] + NET chany_top_out_4[51] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 112180 205545 ) N ;
 - chany_top_out_4[50] + NET chany_top_out_4[50] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 96020 205545 ) N ;
 - chany_top_out_4[49] + NET chany_bottom_in[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 114180 205545 ) N ;
 - chany_top_out_4[48] + NET chany_top_out_4[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 94900 205545 ) N ;
 - chany_top_out_4[47] + NET chany_top_out_4[47] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 95700 205545 ) N ;
 - chany_top_out_4[46] + NET chany_top_out_4[46] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 88100 205545 ) N ;
 - chany_top_out_4[45] + NET chany_bottom_in[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 114020 205545 ) N ;
 - chany_top_out_4[44] + NET chany_top_out_4[44] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 98180 205545 ) N ;
 - chany_top_out_4[43] + NET chany_top_out_4[43] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 88580 205545 ) N ;
 - chany_top_out_4[42] + NET chany_top_out_4[42] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 92660 205545 ) N ;
 - chany_top_out_4[41] + NET chany_bottom_in[44] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 114500 205545 ) N ;
 - chany_top_out_4[40] + NET chany_top_out_4[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 108500 205545 ) N ;
 - chany_top_out_4[39] + NET chany_top_out_4[39] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 112020 205545 ) N ;
 - chany_top_out_4[38] + NET chany_top_out_4[38] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 102180 205545 ) N ;
 - chany_top_out_4[37] + NET chany_bottom_in[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 90980 205545 ) N ;
 - chany_top_out_4[36] + NET chany_top_out_4[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 97620 205545 ) N ;
 - chany_top_out_4[35] + NET chany_top_out_4[35] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 110020 205545 ) N ;
 - chany_top_out_4[34] + NET chany_top_out_4[34] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 93140 205545 ) N ;
 - chany_top_out_4[33] + NET chany_bottom_in[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 90660 205545 ) N ;
 - chany_top_out_4[32] + NET chany_top_out_4[32] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 95060 205545 ) N ;
 - chany_top_out_4[31] + NET chany_top_out_4[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 100340 205545 ) N ;
 - chany_top_out_4[30] + NET chany_top_out_4[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 97380 205545 ) N ;
 - chany_top_out_4[29] + NET chany_bottom_in[32] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 91300 205545 ) N ;
 - chany_top_out_4[28] + NET chany_top_out_4[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 94580 205545 ) N ;
 - chany_top_out_4[27] + NET chany_top_out_4[27] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 96180 205545 ) N ;
 - chany_top_out_4[26] + NET chany_top_out_4[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 92500 205545 ) N ;
 - chany_top_out_4[25] + NET chany_bottom_in[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 87380 205545 ) N ;
 - chany_top_out_4[24] + NET chany_top_out_4[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 94740 205545 ) N ;
 - chany_top_out_4[23] + NET chany_top_out_4[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 110340 205545 ) N ;
 - chany_top_out_4[22] + NET chany_top_out_4[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 88260 205545 ) N ;
 - chany_top_out_4[21] + NET chany_bottom_in[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 80020 205545 ) N ;
 - chany_top_out_4[20] + NET chany_top_out_4[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 102420 205545 ) N ;
 - chany_top_out_4[19] + NET chany_top_out_4[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 103780 205545 ) N ;
 - chany_top_out_4[18] + NET chany_top_out_4[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 96420 205545 ) N ;
 - chany_top_out_4[17] + NET chany_bottom_in[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 83540 205545 ) N ;
 - chany_top_out_4[16] + NET chany_top_out_4[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 108340 205545 ) N ;
 - chany_top_out_4[15] + NET chany_top_out_4[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 89540 205545 ) N ;
 - chany_top_out_4[14] + NET chany_top_out_4[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 90340 205545 ) N ;
 - chany_top_out_4[13] + NET chany_bottom_in[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 79860 205545 ) N ;
 - chany_top_out_4[12] + NET chany_top_out_4[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 108900 205545 ) N ;
 - chany_top_out_4[11] + NET chany_top_out_4[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 89700 205545 ) N ;
 - chany_top_out_4[10] + NET chany_top_out_4[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 106100 205545 ) N ;
 - chany_top_out_4[9] + NET chany_bottom_in[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 83700 205545 ) N ;
 - chany_top_out_4[8] + NET chany_top_out_4[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 109380 205545 ) N ;
 - chany_top_out_4[7] + NET chany_top_out_4[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 90500 205545 ) N ;
 - chany_top_out_4[6] + NET chany_top_out_4[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 87940 205545 ) N ;
 - chany_top_out_4[5] + NET chany_bottom_in[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 83860 205545 ) N ;
 - chany_top_out_4[4] + NET chany_top_out_4[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 107460 205545 ) N ;
 - chany_top_out_4[3] + NET chany_top_out_4[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 104740 205545 ) N ;
 - chany_top_out_4[2] + NET chany_top_out_4[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 102740 205545 ) N ;
 - chany_top_out_4[1] + NET chany_bottom_in[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 87700 205545 ) N ;
 - chany_top_out_4[0] + NET chany_top_out_4[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M7 ( 0 0 ) ( 40 375 )
   + PLACED ( 95220 205545 ) N ;
 - right_width_0_height_0_subtile_0__pin_O0_12_ + NET right_width_0_height_0_subtile_0__pin_O0_12_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 91130 0 ) N ;
 - right_width_0_height_0_subtile_0__pin_O0_13_ + NET right_width_0_height_0_subtile_0__pin_O0_13_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 74876 0 ) N ;
 - right_width_0_height_0_subtile_0__pin_O0_14_ + NET right_width_0_height_0_subtile_0__pin_O0_14_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 89618 0 ) N ;
 - right_width_0_height_0_subtile_0__pin_O0_15_ + NET right_width_0_height_0_subtile_0__pin_O0_15_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 74120 0 ) N ;
 - right_width_0_height_0_subtile_0__pin_O0_16_ + NET right_width_0_height_0_subtile_0__pin_O0_16_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 90752 0 ) N ;
 - right_width_0_height_0_subtile_0__pin_O0_17_ + NET right_width_0_height_0_subtile_0__pin_O0_17_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 79286 0 ) N ;
 - right_width_0_height_0_subtile_0__pin_O0_18_ + NET right_width_0_height_0_subtile_0__pin_O0_18_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 92642 0 ) N ;
 - right_width_0_height_0_subtile_0__pin_O0_19_ + NET right_width_0_height_0_subtile_0__pin_O0_19_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 89240 0 ) N ;
 - right_width_0_height_0_subtile_0__pin_O0_20_ + NET right_width_0_height_0_subtile_0__pin_O0_20_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 91508 0 ) N ;
 - right_width_0_height_0_subtile_0__pin_O0_21_ + NET right_width_0_height_0_subtile_0__pin_O0_21_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 79664 0 ) N ;
 - right_width_0_height_0_subtile_0__pin_O0_22_ + NET right_width_0_height_0_subtile_0__pin_O0_22_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 89996 0 ) N ;
 - right_width_0_height_0_subtile_0__pin_O0_23_ + NET right_width_0_height_0_subtile_0__pin_O0_23_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 77648 0 ) N ;
 - right_width_0_height_1_subtile_0__pin_O1_12_ + NET right_width_0_height_1_subtile_0__pin_O1_12_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 81780 ) N ;
 - right_width_0_height_1_subtile_0__pin_O1_13_ + NET right_width_0_height_1_subtile_0__pin_O1_13_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 82980 ) N ;
 - right_width_0_height_1_subtile_0__pin_O1_14_ + NET right_width_0_height_1_subtile_0__pin_O1_14_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 72980 ) N ;
 - right_width_0_height_1_subtile_0__pin_O1_15_ + NET right_width_0_height_1_subtile_0__pin_O1_15_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 77380 ) N ;
 - right_width_0_height_1_subtile_0__pin_O1_16_ + NET right_width_0_height_1_subtile_0__pin_O1_16_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 73140 ) N ;
 - right_width_0_height_1_subtile_0__pin_O1_17_ + NET right_width_0_height_1_subtile_0__pin_O1_17_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 75540 ) N ;
 - right_width_0_height_1_subtile_0__pin_O1_18_ + NET right_width_0_height_1_subtile_0__pin_O1_18_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 71300 ) N ;
 - right_width_0_height_1_subtile_0__pin_O1_19_ + NET right_width_0_height_1_subtile_0__pin_O1_19_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 76260 ) N ;
 - right_width_0_height_1_subtile_0__pin_O1_20_ + NET right_width_0_height_1_subtile_0__pin_O1_20_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 66260 ) N ;
 - right_width_0_height_1_subtile_0__pin_O1_21_ + NET right_width_0_height_1_subtile_0__pin_O1_21_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 66980 ) N ;
 - right_width_0_height_1_subtile_0__pin_O1_22_ + NET right_width_0_height_1_subtile_0__pin_O1_22_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 71140 ) N ;
 - right_width_0_height_1_subtile_0__pin_O1_23_ + NET right_width_0_height_1_subtile_0__pin_O1_23_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 76100 ) N ;
 - right_width_0_height_2_subtile_0__pin_O2_12_ + NET right_width_0_height_2_subtile_0__pin_O2_12_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 135860 ) N ;
 - right_width_0_height_2_subtile_0__pin_O2_13_ + NET right_width_0_height_2_subtile_0__pin_O2_13_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 137140 ) N ;
 - right_width_0_height_2_subtile_0__pin_O2_14_ + NET right_width_0_height_2_subtile_0__pin_O2_14_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 138900 ) N ;
 - right_width_0_height_2_subtile_0__pin_O2_15_ + NET right_width_0_height_2_subtile_0__pin_O2_15_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 142900 ) N ;
 - right_width_0_height_2_subtile_0__pin_O2_16_ + NET right_width_0_height_2_subtile_0__pin_O2_16_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 135700 ) N ;
 - right_width_0_height_2_subtile_0__pin_O2_17_ + NET right_width_0_height_2_subtile_0__pin_O2_17_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 135540 ) N ;
 - right_width_0_height_2_subtile_0__pin_O2_18_ + NET right_width_0_height_2_subtile_0__pin_O2_18_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 127140 ) N ;
 - right_width_0_height_2_subtile_0__pin_O2_19_ + NET right_width_0_height_2_subtile_0__pin_O2_19_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 135380 ) N ;
 - right_width_0_height_2_subtile_0__pin_O2_20_ + NET right_width_0_height_2_subtile_0__pin_O2_20_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 102340 ) N ;
 - right_width_0_height_2_subtile_0__pin_O2_21_ + NET right_width_0_height_2_subtile_0__pin_O2_21_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 120100 ) N ;
 - right_width_0_height_2_subtile_0__pin_O2_22_ + NET right_width_0_height_2_subtile_0__pin_O2_22_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 102660 ) N ;
 - right_width_0_height_2_subtile_0__pin_O2_23_ + NET right_width_0_height_2_subtile_0__pin_O2_23_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 375 40 )
   + PLACED ( 157161 130980 ) N ;
 - sc0_bottom_out + NET sc0_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 81932 0 ) N ;
 - sc0_top_out + NET sc0_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 80420 205566 ) N ;
 - sc10_bottom_out + NET sc10_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 53330 0 ) N ;
 - sc10_top_out + NET sc10_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 66182 205566 ) N ;
 - sc11_bottom_out + NET sc11_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 83696 0 ) N ;
 - sc11_top_out + NET sc11_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 40856 205566 ) N ;
 - sc12_bottom_out + NET sc12_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 74498 0 ) N ;
 - sc12_top_out + NET sc12_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 72734 205566 ) N ;
 - sc13_bottom_out + NET sc13_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 76766 0 ) N ;
 - sc13_top_out + NET sc13_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 70088 205566 ) N ;
 - sc14_bottom_out + NET sc14_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 46400 0 ) N ;
 - sc14_top_out + NET sc14_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 78782 205566 ) N ;
 - sc15_bottom_out + NET sc15_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 75254 0 ) N ;
 - sc15_top_out + NET sc15_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 65048 205566 ) N ;
 - sc16_bottom_out + NET sc16_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 81176 0 ) N ;
 - sc16_top_out + NET sc16_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 39722 205566 ) N ;
 - sc17_bottom_out + NET sc17_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 78404 0 ) N ;
 - sc17_top_out + NET sc17_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 47156 205566 ) N ;
 - sc18_bottom_out + NET sc18_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 46022 0 ) N ;
 - sc18_top_out + NET sc18_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 65804 205566 ) N ;
 - sc19_bottom_out + NET sc19_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 80042 0 ) N ;
 - sc19_top_out + NET sc19_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 78026 205566 ) N ;
 - sc1_bottom_out + NET sc1_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 44006 0 ) N ;
 - sc1_top_out + NET sc1_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 68828 205566 ) N ;
 - sc20_bottom_out + NET sc20_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 82940 0 ) N ;
 - sc20_top_out + NET sc20_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 66560 205566 ) N ;
 - sc21_bottom_out + NET sc21_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 43502 0 ) N ;
 - sc21_top_out + NET sc21_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 77144 205566 ) N ;
 - sc22_bottom_out + NET sc22_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 86720 0 ) N ;
 - sc22_top_out + NET sc22_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 64292 205566 ) N ;
 - sc23_bottom_out + NET sc23_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 72356 0 ) N ;
 - sc23_top_out + NET sc23_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 80798 205566 ) N ;
 - sc2_bottom_out + NET sc2_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 42998 0 ) N ;
 - sc2_top_out + NET sc2_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 41612 205566 ) N ;
 - sc3_bottom_out + NET sc3_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 55094 0 ) N ;
 - sc3_top_out + NET sc3_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 87098 205566 ) N ;
 - sc4_bottom_out + NET sc4_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 82310 0 ) N ;
 - sc4_top_out + NET sc4_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 41990 205566 ) N ;
 - sc5_bottom_out + NET sc5_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 51566 0 ) N ;
 - sc5_top_out + NET sc5_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 65426 205566 ) N ;
 - sc6_bottom_out + NET sc6_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 84074 0 ) N ;
 - sc6_top_out + NET sc6_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 66938 205566 ) N ;
 - sc7_bottom_out + NET sc7_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 38336 0 ) N ;
 - sc7_top_out + NET sc7_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 62150 205566 ) N ;
 - sc8_bottom_out + NET sc8_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 42494 0 ) N ;
 - sc8_top_out + NET sc8_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 54464 205566 ) N ;
 - sc9_bottom_out + NET sc9_bottom_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 41234 0 ) N ;
 - sc9_top_out + NET sc9_top_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M9 ( 0 0 ) ( 62 354 )
   + PLACED ( 39344 205566 ) N ;
 - top_width_0_height_0_subtile_0__pin_O0_0_ + NET top_width_0_height_0_subtile_0__pin_O0_0_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 47660 ) N ;
 - top_width_0_height_0_subtile_0__pin_O0_10_ + NET top_width_0_height_0_subtile_0__pin_O0_10_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 48038 ) N ;
 - top_width_0_height_0_subtile_0__pin_O0_11_ + NET top_width_0_height_0_subtile_0__pin_O0_11_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 18176 ) N ;
 - top_width_0_height_0_subtile_0__pin_O0_1_ + NET top_width_0_height_0_subtile_0__pin_O0_1_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 47030 ) N ;
 - top_width_0_height_0_subtile_0__pin_O0_2_ + NET top_width_0_height_0_subtile_0__pin_O0_2_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 44762 ) N ;
 - top_width_0_height_0_subtile_0__pin_O0_3_ + NET top_width_0_height_0_subtile_0__pin_O0_3_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 49298 ) N ;
 - top_width_0_height_0_subtile_0__pin_O0_4_ + NET top_width_0_height_0_subtile_0__pin_O0_4_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 48542 ) N ;
 - top_width_0_height_0_subtile_0__pin_O0_5_ + NET top_width_0_height_0_subtile_0__pin_O0_5_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 45518 ) N ;
 - top_width_0_height_0_subtile_0__pin_O0_6_ + NET top_width_0_height_0_subtile_0__pin_O0_6_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 45140 ) N ;
 - top_width_0_height_0_subtile_0__pin_O0_7_ + NET top_width_0_height_0_subtile_0__pin_O0_7_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 45896 ) N ;
 - top_width_0_height_0_subtile_0__pin_O0_8_ + NET top_width_0_height_0_subtile_0__pin_O0_8_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 48920 ) N ;
 - top_width_0_height_0_subtile_0__pin_O0_9_ + NET top_width_0_height_0_subtile_0__pin_O0_9_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 46526 ) N ;
 - top_width_0_height_1_subtile_0__pin_O1_0_ + NET top_width_0_height_1_subtile_0__pin_O1_0_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 116780 ) N ;
 - top_width_0_height_1_subtile_0__pin_O1_10_ + NET top_width_0_height_1_subtile_0__pin_O1_10_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 117158 ) N ;
 - top_width_0_height_1_subtile_0__pin_O1_11_ + NET top_width_0_height_1_subtile_0__pin_O1_11_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 87296 ) N ;
 - top_width_0_height_1_subtile_0__pin_O1_1_ + NET top_width_0_height_1_subtile_0__pin_O1_1_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 116150 ) N ;
 - top_width_0_height_1_subtile_0__pin_O1_2_ + NET top_width_0_height_1_subtile_0__pin_O1_2_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 113882 ) N ;
 - top_width_0_height_1_subtile_0__pin_O1_3_ + NET top_width_0_height_1_subtile_0__pin_O1_3_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 118418 ) N ;
 - top_width_0_height_1_subtile_0__pin_O1_4_ + NET top_width_0_height_1_subtile_0__pin_O1_4_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 117662 ) N ;
 - top_width_0_height_1_subtile_0__pin_O1_5_ + NET top_width_0_height_1_subtile_0__pin_O1_5_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 114638 ) N ;
 - top_width_0_height_1_subtile_0__pin_O1_6_ + NET top_width_0_height_1_subtile_0__pin_O1_6_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 114260 ) N ;
 - top_width_0_height_1_subtile_0__pin_O1_7_ + NET top_width_0_height_1_subtile_0__pin_O1_7_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 115016 ) N ;
 - top_width_0_height_1_subtile_0__pin_O1_8_ + NET top_width_0_height_1_subtile_0__pin_O1_8_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 118040 ) N ;
 - top_width_0_height_1_subtile_0__pin_O1_9_ + NET top_width_0_height_1_subtile_0__pin_O1_9_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 115646 ) N ;
 - top_width_0_height_2_subtile_0__pin_O2_0_ + NET top_width_0_height_2_subtile_0__pin_O2_0_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 185900 ) N ;
 - top_width_0_height_2_subtile_0__pin_O2_10_ + NET top_width_0_height_2_subtile_0__pin_O2_10_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 186278 ) N ;
 - top_width_0_height_2_subtile_0__pin_O2_11_ + NET top_width_0_height_2_subtile_0__pin_O2_11_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 156416 ) N ;
 - top_width_0_height_2_subtile_0__pin_O2_1_ + NET top_width_0_height_2_subtile_0__pin_O2_1_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 185270 ) N ;
 - top_width_0_height_2_subtile_0__pin_O2_2_ + NET top_width_0_height_2_subtile_0__pin_O2_2_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 183002 ) N ;
 - top_width_0_height_2_subtile_0__pin_O2_3_ + NET top_width_0_height_2_subtile_0__pin_O2_3_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 187538 ) N ;
 - top_width_0_height_2_subtile_0__pin_O2_4_ + NET top_width_0_height_2_subtile_0__pin_O2_4_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 186782 ) N ;
 - top_width_0_height_2_subtile_0__pin_O2_5_ + NET top_width_0_height_2_subtile_0__pin_O2_5_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 183758 ) N ;
 - top_width_0_height_2_subtile_0__pin_O2_6_ + NET top_width_0_height_2_subtile_0__pin_O2_6_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 183380 ) N ;
 - top_width_0_height_2_subtile_0__pin_O2_7_ + NET top_width_0_height_2_subtile_0__pin_O2_7_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 184136 ) N ;
 - top_width_0_height_2_subtile_0__pin_O2_8_ + NET top_width_0_height_2_subtile_0__pin_O2_8_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 187160 ) N ;
 - top_width_0_height_2_subtile_0__pin_O2_9_ + NET top_width_0_height_2_subtile_0__pin_O2_9_ + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M8 ( 0 0 ) ( 354 62 )
   + PLACED ( 0 184766 ) N ;
 - VDD + NET VDD + SPECIAL + DIRECTION INPUT + USE POWER
   + PORT
   + LAYER M2 ( 0 0 ) ( 157536 38 )
   + FIXED ( 0 205882 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 204922 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 204922 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 203962 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 203962 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 203002 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 203002 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 202042 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 202042 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 201082 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 201082 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 200122 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 200122 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 199162 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 199162 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 198202 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 198202 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 197242 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 197242 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 196282 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 196282 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 195322 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 195322 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 194362 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 194362 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 193402 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 193402 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 192442 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 192442 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 191482 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 191482 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 190522 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 190522 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 189562 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 189562 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 188602 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 188602 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 187642 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 187642 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 186682 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 186682 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 185722 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 185722 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 184762 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 184762 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 183802 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 183802 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 182842 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 182842 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 181882 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 181882 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 180922 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 180922 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 179962 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 179962 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 179002 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 179002 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 178042 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 178042 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 177082 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 177082 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 176122 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 176122 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 175162 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 175162 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 174202 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 174202 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 173242 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 173242 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 172282 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 172282 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 171322 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 171322 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 170362 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 170362 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 169402 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 169402 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 168442 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 168442 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 167482 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 167482 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 166522 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 166522 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 165562 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 165562 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 164602 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 164602 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 163642 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 163642 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 162682 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 162682 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 161722 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 161722 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 160762 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 160762 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 159802 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 159802 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 158842 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 158842 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 157882 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 157882 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 156922 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 156922 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 155962 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 155962 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 155002 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 155002 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 154042 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 154042 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 153082 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 153082 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 152122 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 152122 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 151162 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 151162 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 150202 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 150202 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 149242 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 149242 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 148282 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 148282 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 147322 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 147322 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 146362 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 146362 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 145402 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 145402 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 144442 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 144442 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 143482 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 143482 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 142522 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 142522 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 141562 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 141562 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 140602 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 140602 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 139642 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 139642 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 138682 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 138682 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 137722 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 137722 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 136762 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 136762 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 135802 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 135802 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 134842 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 134842 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 133882 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 133882 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 132922 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 132922 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 131962 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 131962 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 131002 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 131002 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 130042 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 130042 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 129082 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 129082 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 128122 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 128122 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 127162 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 127162 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 126202 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 126202 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 125242 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 125242 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 124282 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 124282 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 123322 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 123322 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 122362 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 122362 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 121402 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 121402 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 120442 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 120442 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 119482 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 119482 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 118522 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 118522 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 117562 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 117562 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 116602 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 116602 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 115642 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 115642 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 114682 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 114682 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 113722 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 113722 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 112762 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 112762 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 111802 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 111802 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 110842 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 110842 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 109882 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 109882 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 108922 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 108922 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 107962 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 107962 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 107002 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 107002 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 106042 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 106042 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 105082 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 105082 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 104122 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 104122 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 103162 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 103162 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 102202 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 102202 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 101242 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 101242 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 100282 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 100282 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 99322 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 99322 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 98362 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 98362 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 97402 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 97402 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 96442 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 96442 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 95482 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 95482 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 94522 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 94522 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 93562 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 93562 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 92602 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 92602 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 91642 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 91642 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 90682 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 90682 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 89722 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 89722 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 88762 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 88762 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 87802 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 87802 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 86842 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 86842 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 85882 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 85882 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 84922 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 84922 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 83962 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 83962 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 83002 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 83002 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 82042 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 82042 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 81082 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 81082 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 80122 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 80122 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 79162 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 79162 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 78202 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 78202 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 77242 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 77242 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 76282 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 76282 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 75322 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 75322 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 74362 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 74362 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 73402 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 73402 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 72442 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 72442 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 71482 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 71482 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 70522 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 70522 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 69562 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 69562 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 68602 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 68602 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 67642 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 67642 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 66682 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 66682 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 65722 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 65722 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 64762 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 64762 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 63802 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 63802 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 62842 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 62842 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 61882 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 61882 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 60922 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 60922 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 59962 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 59962 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 59002 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 59002 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 58042 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 58042 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 57082 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 57082 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 56122 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 56122 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 55162 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 55162 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 54202 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 54202 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 53242 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 53242 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 52282 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 52282 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 51322 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 51322 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 50362 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 50362 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 49402 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 49402 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 48442 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 48442 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 47482 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 47482 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 46522 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 46522 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 45562 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 45562 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 44602 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 44602 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 43642 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 43642 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 42682 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 42682 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 41722 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 41722 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 40762 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 40762 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 39802 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 39802 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 38842 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 38842 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 37882 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 37882 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 36922 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 36922 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 35962 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 35962 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 35002 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 35002 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 34042 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 34042 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 33082 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 33082 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 32122 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 32122 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 31162 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 31162 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 30202 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 30202 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 29242 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 29242 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 28282 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 28282 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 27322 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 27322 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 26362 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 26362 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 25402 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 25402 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 24442 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 24442 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 23482 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 23482 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 22522 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 22522 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 21562 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 21562 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 20602 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 20602 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 19642 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 19642 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 18682 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 18682 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 17722 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 17722 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 16762 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 16762 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 15802 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 15802 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 14842 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 14842 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 13882 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 13882 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 12922 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 12922 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 11962 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 11962 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 11002 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 11002 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 10042 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 10042 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 9082 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 9082 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 8122 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 8122 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 7162 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 7162 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 6202 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 6202 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 5242 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 5242 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 4282 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 4282 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 3322 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 3322 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 2362 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 2362 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 1402 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 1402 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 0 442 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 82 76 )
   + FIXED ( 157454 442 ) N
   + PORT
   + LAYER M1 ( 0 0 ) ( 157536 45 )
   + FIXED ( 0 205875 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 0 186300 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 153756 186300 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 0 164700 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 153756 164700 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 0 143100 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 153756 143100 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 0 117180 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 153756 117180 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 0 95580 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 153756 95580 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 0 73980 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 153756 73980 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 0 48060 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 153756 48060 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 0 26460 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 153756 26460 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 0 4860 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 153756 4860 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 147060 0 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 147060 202140 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 125460 0 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 125460 202140 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 103860 0 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 103860 202140 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 82260 0 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 82260 202140 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 60660 0 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 60660 202140 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 39060 0 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 39060 202140 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 17460 0 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 17460 202140 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 156020 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 156020 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 153700 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 153700 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 151380 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 151380 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 149060 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 149060 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 146740 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 146740 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 144420 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 144420 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 142100 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 142100 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 139780 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 139780 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 137460 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 137460 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 135140 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 135140 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 132820 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 132820 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 130500 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 130500 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 128180 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 128180 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 125860 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 125860 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 123540 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 123540 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 121220 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 121220 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 118900 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 118900 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 116580 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 116580 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 114260 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 114260 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 111940 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 111940 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 109620 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 109620 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 107300 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 107300 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 104980 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 104980 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 102660 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 102660 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 100340 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 100340 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 98020 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 98020 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 95700 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 95700 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 93380 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 93380 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 91060 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 91060 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 88740 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 88740 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 86420 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 86420 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 84100 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 84100 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 81780 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 81780 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 79460 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 79460 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 77140 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 77140 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 74820 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 74820 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 72500 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 72500 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 70180 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 70180 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 67860 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 67860 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 65540 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 65540 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 63220 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 63220 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 60900 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 60900 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 58580 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 58580 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 56260 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 56260 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 53940 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 53940 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 51620 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 51620 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 49300 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 49300 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 46980 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 46980 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 44660 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 44660 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 42340 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 42340 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 40020 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 40020 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 37700 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 37700 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 35380 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 35380 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 33060 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 33060 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 30740 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 30740 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 28420 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 28420 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 26100 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 26100 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 23780 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 23780 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 21460 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 21460 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 19140 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 19140 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 16820 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 16820 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 14500 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 14500 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 12180 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 12180 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 9860 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 9860 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 7540 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 7540 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 5220 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 5220 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 2900 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 2900 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 580 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 580 205560 ) N ;
 - VSS + NET VSS + SPECIAL + DIRECTION INPUT + USE GROUND
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 205408 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 205408 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 204448 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 204448 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 203488 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 203488 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 202528 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 202528 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 201568 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 201568 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 200608 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 200608 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 199648 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 199648 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 198688 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 198688 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 197728 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 197728 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 196768 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 196768 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 195808 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 195808 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 194848 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 194848 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 193888 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 193888 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 192928 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 192928 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 191968 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 191968 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 191008 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 191008 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 190048 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 190048 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 189088 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 189088 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 188128 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 188128 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 187168 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 187168 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 186208 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 186208 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 185248 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 185248 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 184288 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 184288 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 183328 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 183328 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 182368 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 182368 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 181408 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 181408 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 180448 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 180448 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 179488 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 179488 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 178528 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 178528 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 177568 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 177568 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 176608 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 176608 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 175648 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 175648 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 174688 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 174688 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 173728 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 173728 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 172768 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 172768 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 171808 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 171808 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 170848 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 170848 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 169888 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 169888 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 168928 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 168928 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 167968 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 167968 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 167008 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 167008 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 166048 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 166048 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 165088 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 165088 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 164128 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 164128 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 163168 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 163168 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 162208 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 162208 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 161248 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 161248 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 160288 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 160288 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 159328 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 159328 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 158368 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 158368 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 157408 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 157408 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 156448 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 156448 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 155488 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 155488 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 154528 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 154528 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 153568 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 153568 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 152608 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 152608 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 151648 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 151648 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 150688 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 150688 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 149728 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 149728 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 148768 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 148768 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 147808 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 147808 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 146848 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 146848 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 145888 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 145888 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 144928 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 144928 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 143968 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 143968 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 143008 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 143008 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 142048 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 142048 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 141088 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 141088 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 140128 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 140128 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 139168 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 139168 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 138208 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 138208 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 137248 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 137248 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 136288 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 136288 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 135328 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 135328 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 134368 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 134368 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 133408 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 133408 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 132448 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 132448 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 131488 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 131488 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 130528 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 130528 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 129568 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 129568 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 128608 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 128608 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 127648 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 127648 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 126688 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 126688 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 125728 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 125728 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 124768 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 124768 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 123808 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 123808 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 122848 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 122848 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 121888 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 121888 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 120928 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 120928 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 119968 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 119968 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 119008 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 119008 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 118048 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 118048 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 117088 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 117088 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 116128 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 116128 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 115168 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 115168 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 114208 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 114208 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 113248 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 113248 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 112288 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 112288 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 111328 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 111328 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 110368 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 110368 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 109408 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 109408 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 108448 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 108448 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 107488 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 107488 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 106528 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 106528 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 105568 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 105568 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 104608 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 104608 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 103648 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 103648 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 102688 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 102688 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 101728 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 101728 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 100768 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 100768 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 99808 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 99808 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 98848 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 98848 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 97888 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 97888 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 96928 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 96928 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 95968 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 95968 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 95008 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 95008 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 94048 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 94048 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 93088 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 93088 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 92128 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 92128 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 91168 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 91168 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 90208 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 90208 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 89248 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 89248 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 88288 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 88288 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 87328 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 87328 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 86368 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 86368 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 85408 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 85408 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 84448 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 84448 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 83488 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 83488 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 82528 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 82528 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 81568 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 81568 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 80608 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 80608 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 79648 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 79648 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 78688 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 78688 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 77728 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 77728 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 76768 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 76768 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 75808 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 75808 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 74848 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 74848 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 73888 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 73888 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 72928 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 72928 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 71968 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 71968 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 71008 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 71008 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 70048 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 70048 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 69088 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 69088 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 68128 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 68128 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 67168 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 67168 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 66208 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 66208 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 65248 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 65248 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 64288 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 64288 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 63328 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 63328 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 62368 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 62368 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 61408 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 61408 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 60448 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 60448 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 59488 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 59488 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 58528 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 58528 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 57568 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 57568 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 56608 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 56608 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 55648 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 55648 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 54688 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 54688 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 53728 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 53728 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 52768 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 52768 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 51808 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 51808 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 50848 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 50848 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 49888 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 49888 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 48928 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 48928 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 47968 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 47968 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 47008 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 47008 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 46048 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 46048 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 45088 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 45088 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 44128 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 44128 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 43168 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 43168 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 42208 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 42208 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 41248 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 41248 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 40288 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 40288 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 39328 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 39328 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 38368 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 38368 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 37408 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 37408 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 36448 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 36448 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 35488 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 35488 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 34528 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 34528 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 33568 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 33568 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 32608 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 32608 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 31648 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 31648 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 30688 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 30688 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 29728 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 29728 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 28768 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 28768 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 27808 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 27808 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 26848 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 26848 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 25888 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 25888 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 24928 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 24928 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 23968 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 23968 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 23008 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 23008 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 22048 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 22048 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 21088 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 21088 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 20128 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 20128 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 19168 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 19168 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 18208 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 18208 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 17248 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 17248 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 16288 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 16288 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 15328 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 15328 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 14368 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 14368 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 13408 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 13408 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 12448 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 12448 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 11488 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 11488 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 10528 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 10528 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 9568 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 9568 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 8608 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 8608 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 7648 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 7648 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 6688 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 6688 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 5728 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 5728 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 4768 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 4768 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 3808 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 3808 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 2848 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 2848 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 1888 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 1888 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 0 928 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 97 64 )
   + FIXED ( 157439 928 ) N
   + PORT
   + LAYER M2 ( 0 0 ) ( 157536 32 )
   + FIXED ( 0 0 ) N
   + PORT
   + LAYER M1 ( 0 0 ) ( 157536 45 )
   + FIXED ( 0 0 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 0 197100 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 153756 197100 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 0 175500 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 153756 175500 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 0 153900 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 153756 153900 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 0 127980 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 153756 127980 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 0 106380 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 153756 106380 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 0 84780 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 153756 84780 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 0 58860 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 153756 58860 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 0 37260 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 153756 37260 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 0 15660 ) N
   + PORT
   + LAYER M10 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 153756 15660 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 136260 0 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 136260 202140 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 114660 0 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 114660 202140 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 93060 0 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 93060 202140 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 71460 0 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 71460 202140 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 49860 0 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 49860 202140 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 28260 0 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 28260 202140 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 6660 0 ) N
   + PORT
   + LAYER M11 ( 0 0 ) ( 3780 3780 )
   + FIXED ( 6660 202140 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 156580 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 156580 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 154260 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 154260 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 151940 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 151940 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 149620 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 149620 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 147300 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 147300 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 144980 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 144980 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 142660 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 142660 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 140340 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 140340 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 138020 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 138020 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 135700 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 135700 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 133380 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 133380 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 131060 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 131060 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 128740 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 128740 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 126420 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 126420 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 124100 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 124100 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 121780 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 121780 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 119460 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 119460 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 117140 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 117140 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 114820 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 114820 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 112500 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 112500 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 110180 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 110180 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 107860 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 107860 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 105540 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 105540 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 103220 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 103220 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 100900 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 100900 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 98580 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 98580 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 96260 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 96260 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 93940 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 93940 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 91620 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 91620 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 89300 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 89300 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 86980 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 86980 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 84660 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 84660 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 82340 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 82340 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 80020 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 80020 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 77700 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 77700 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 75380 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 75380 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 73060 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 73060 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 70740 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 70740 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 68420 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 68420 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 66100 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 66100 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 63780 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 63780 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 61460 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 61460 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 59140 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 59140 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 56820 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 56820 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 54500 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 54500 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 52180 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 52180 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 49860 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 49860 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 47540 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 47540 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 45220 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 45220 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 42900 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 42900 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 40580 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 40580 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 38260 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 38260 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 35940 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 35940 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 33620 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 33620 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 31300 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 31300 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 28980 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 28980 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 26660 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 26660 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 24340 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 24340 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 22020 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 22020 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 19700 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 19700 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 17380 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 17380 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 15060 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 15060 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 12740 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 12740 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 10420 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 10420 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 8100 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 8100 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 5780 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 5780 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 3460 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 3460 205560 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 1140 0 ) N
   + PORT
   + LAYER M5 ( 0 0 ) ( 360 360 )
   + FIXED ( 1140 205560 ) N ;
END PINS
PINPROPERTIES 2022 ;
 - PIN PL_DATA_IN[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[32]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[33]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[34]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_DATA_IN[35]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_IN[0]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[1]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[2]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[3]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[4]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[5]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[6]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[7]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[8]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[9]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[10]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[11]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[12]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[13]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[14]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[15]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[16]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[17]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[18]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[19]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[20]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[21]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[22]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[23]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[24]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[25]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[26]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[27]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[28]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[29]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[30]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[31]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[32]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[33]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[34]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[35]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[36]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[37]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[38]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[39]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[40]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[41]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[42]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[43]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[44]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[45]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[46]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[47]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[48]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[49]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[50]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[51]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[52]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[53]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[54]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[55]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[56]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[57]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[58]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[59]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[60]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[61]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[62]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[63]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[64]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[65]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[66]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[67]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[68]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[69]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[70]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[71]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[72]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_IN[73]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_0
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_1
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_10
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_11
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_12
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_13
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_14
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_15
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_16
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_17
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_18
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_19
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_2
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_3
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_4
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_5
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_6
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_7
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_8
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RAM_ID_9
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN ccff_ft_head
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN ccff_head
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chanx_left_in[95]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[94]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[93]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[92]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[91]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[90]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[89]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[88]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[87]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[86]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[85]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[84]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[83]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[82]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[81]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[80]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[79]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[78]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[77]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[76]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[75]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[74]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[73]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[72]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[71]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[70]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[69]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[68]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[67]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[66]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[65]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[64]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[63]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[62]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[61]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[60]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[59]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[58]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[57]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[56]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[55]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[54]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[53]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[52]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[51]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[50]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[49]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[48]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[47]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[46]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[45]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[44]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[43]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[42]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[41]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[40]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[39]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[38]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[37]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[36]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[35]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[34]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[33]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[32]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[31]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[30]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[29]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[28]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[27]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[26]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[25]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[24]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[23]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[22]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[21]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[20]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[19]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[18]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[17]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[16]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[15]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[14]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[13]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[12]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[11]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[10]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[9]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[8]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[7]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[6]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[5]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[4]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[3]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[2]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[1]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in[0]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[95]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[94]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[93]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[92]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[91]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[90]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[89]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[88]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[87]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[86]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[85]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[84]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[83]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[82]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[81]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[80]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[79]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[78]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[77]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[76]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[75]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[74]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[73]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[72]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[71]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[70]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[69]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[68]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[67]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[66]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[65]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[64]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[63]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[62]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[61]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[60]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[59]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[58]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[57]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[56]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[55]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[54]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[53]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[52]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[51]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[50]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[49]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[48]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[47]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[46]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[45]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[44]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[43]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[42]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[41]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[40]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[39]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[38]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[37]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[36]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[35]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[34]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[33]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[32]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[31]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[30]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[29]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[28]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[27]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[26]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[25]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[24]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[23]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[22]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[21]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[20]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[19]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[18]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[17]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[16]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[15]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[14]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[13]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[12]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[11]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[10]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[9]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[8]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[7]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[6]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[5]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[4]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[3]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[2]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[1]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_0[0]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[95]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[94]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[93]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[92]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[91]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[90]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[89]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[88]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[87]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[86]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[85]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[84]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[83]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[82]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[81]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[80]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[79]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[78]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[77]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[76]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[75]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[74]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[73]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[72]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[71]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[70]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[69]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[68]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[67]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[66]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[65]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[64]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[63]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[62]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[61]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[60]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[59]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[58]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[57]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[56]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[55]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[54]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[53]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[52]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[51]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[50]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[49]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[48]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[47]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[46]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[45]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[44]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[43]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[42]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[41]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[40]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[39]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[38]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[37]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[36]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[35]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[34]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[33]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[32]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[31]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[30]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[29]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[28]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[27]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[26]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[25]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[24]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[23]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[22]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[21]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[20]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[19]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[18]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[17]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[16]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[15]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[14]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[13]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[12]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[11]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[10]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[9]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[8]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[7]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[6]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[5]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[4]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[3]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[2]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[1]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_in_4[0]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_right_in_1[95]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[94]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[93]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[92]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[91]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[90]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[89]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[88]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[87]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[86]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[85]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[84]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[83]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[82]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[81]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[80]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[79]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[78]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[77]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[76]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[75]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[74]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[73]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[72]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[71]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[70]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[69]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[68]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[67]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[66]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[65]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[64]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[63]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[62]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[61]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[60]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[59]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[58]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[57]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[56]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[55]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[54]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[53]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[52]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[51]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[50]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[49]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[48]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[47]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[46]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[45]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[44]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[43]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[42]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[41]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[40]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[39]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[38]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[37]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[36]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[35]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[34]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[33]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[32]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[31]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[30]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[29]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[28]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[27]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[26]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[25]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[24]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[23]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[22]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[21]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[20]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[19]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[18]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[17]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[16]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[15]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[14]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[13]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[12]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[11]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[10]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[9]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[8]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[7]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[6]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[5]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[4]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[3]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[2]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[1]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_1[0]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[95]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[94]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[93]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[92]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[91]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[90]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[89]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[88]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[87]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[86]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[85]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[84]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[83]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[82]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[81]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[80]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[79]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[78]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[77]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[76]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[75]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[74]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[73]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[72]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[71]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[70]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[69]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[68]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[67]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[66]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[65]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[64]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[63]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[62]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[61]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[60]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[59]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[58]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[57]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[56]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[55]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[54]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[53]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[52]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[51]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[50]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[49]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[48]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[47]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[46]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[45]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[44]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[43]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[42]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[41]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[40]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[39]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[38]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[37]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[36]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[35]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[34]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[33]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[32]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[31]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[30]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[29]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[28]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[27]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[26]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[25]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[24]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[23]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[22]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[21]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[20]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[19]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[18]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[17]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[16]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[15]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[14]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[13]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[12]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[11]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[10]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[9]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[8]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[7]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[6]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[5]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[4]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[3]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[2]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[1]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_2[0]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[95]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[94]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[93]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[92]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[91]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[90]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[89]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[88]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[87]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[86]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[85]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[84]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[83]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[82]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[81]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[80]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[79]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[78]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[77]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[76]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[75]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[74]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[73]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[72]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[71]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[70]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[69]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[68]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[67]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[66]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[65]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[64]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[63]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[62]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[61]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[60]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[59]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[58]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[57]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[56]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[55]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[54]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[53]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[52]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[51]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[50]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[49]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[48]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[47]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[46]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[45]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[44]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[43]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[42]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[41]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[40]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[39]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[38]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[37]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[36]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[35]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[34]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[33]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[32]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[31]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[30]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[29]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[28]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[27]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[26]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[25]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[24]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[23]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[22]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[21]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[20]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[19]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[18]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[17]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[16]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[15]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[14]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[13]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[12]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[11]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[10]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[9]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[8]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[7]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[6]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[5]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[4]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[3]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[2]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[1]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_in_3[0]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chany_bottom_in[95]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[94]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[93]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[92]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[91]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[90]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[89]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[88]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[87]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[86]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[85]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[84]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[83]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[82]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[81]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[80]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[79]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[78]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[77]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[76]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[75]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[74]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[73]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[72]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[71]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[70]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[69]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[68]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[67]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[66]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[65]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[64]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[63]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[62]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[61]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[60]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[59]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[58]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[57]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[56]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[55]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[54]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[53]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[52]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[51]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[50]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[49]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[48]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[47]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[46]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[45]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[44]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[43]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[42]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[41]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[40]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[39]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[38]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[37]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[36]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[35]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[34]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[33]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[32]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_in[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_top_in_4[95]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[94]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[93]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[92]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[91]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[90]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[89]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[88]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[87]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[86]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[85]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[84]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[83]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[82]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[81]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[80]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[79]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[78]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[77]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[76]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[75]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[74]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[73]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[72]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[71]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[70]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[69]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[68]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[67]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[66]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[65]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[64]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[63]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[62]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[61]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[60]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[59]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[58]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[57]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[56]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[55]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[54]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[53]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[52]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[51]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[50]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[49]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[48]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[47]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[46]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[45]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[44]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[43]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[42]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[41]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[40]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[39]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[38]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[37]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[36]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[35]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[34]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[33]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[32]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[31]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[30]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[29]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[28]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[27]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[26]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[25]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[24]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[23]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[22]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[21]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[20]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[19]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[18]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[17]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[16]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[15]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[14]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[13]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[12]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[11]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[10]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[9]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[8]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[7]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[6]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[5]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[4]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[3]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[2]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[1]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_in_4[0]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN config_enable
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN global_reset
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN left_width_0_height_0_subtile_0__pin_clk_0_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN left_width_0_height_0_subtile_0__pin_clk_10_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN left_width_0_height_0_subtile_0__pin_clk_11_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN left_width_0_height_0_subtile_0__pin_clk_12_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN left_width_0_height_0_subtile_0__pin_clk_13_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN left_width_0_height_0_subtile_0__pin_clk_14_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN left_width_0_height_0_subtile_0__pin_clk_15_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN left_width_0_height_0_subtile_0__pin_clk_1_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN left_width_0_height_0_subtile_0__pin_clk_2_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN left_width_0_height_0_subtile_0__pin_clk_3_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN left_width_0_height_0_subtile_0__pin_clk_4_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN left_width_0_height_0_subtile_0__pin_clk_5_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN left_width_0_height_0_subtile_0__pin_clk_6_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN left_width_0_height_0_subtile_0__pin_clk_7_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN left_width_0_height_0_subtile_0__pin_clk_8_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN left_width_0_height_0_subtile_0__pin_clk_9_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN prog_clock
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_0_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_0__0
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_0__1
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_10_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_10__0
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_10__1
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_11_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_11__0
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_11__1
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_1_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_1__0
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_1__1
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_2_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_2__0
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_2__1
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_3_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_3__0
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_3__1
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_4_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_4__0
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_4__1
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_5_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_5__0
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_5__1
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_6_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_6__0
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_6__1
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_7_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_7__0
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_7__1
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_8_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_8__0
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_8__1
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_9_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_9__0
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_bottom_grid_top_width_0_height_0_subtile_0__pin_O0_9__1
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN rwm[2]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN rwm[1]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN rwm[0]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc0_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc0_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc10_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc10_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc11_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc11_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc12_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc12_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc13_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc13_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc14_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc14_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc15_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc15_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc16_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc16_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc17_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc17_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc18_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc18_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc19_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc19_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc1_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc1_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc20_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc20_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc21_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc21_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc22_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc22_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc23_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc23_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc2_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc2_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc3_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc3_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc4_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc4_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc5_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc5_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc6_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc6_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc7_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc7_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc8_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc8_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc9_bottom_in
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc9_top_in
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN scan_enable
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN scan_mode
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN top_left_grid_right_width_0_height_0_subtile_12__pin_a2f_o_0__1
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN top_left_grid_right_width_0_height_0_subtile_13__pin_a2f_o_0__1
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN top_left_grid_right_width_0_height_0_subtile_14__pin_a2f_o_0__1
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN top_left_grid_right_width_0_height_0_subtile_15__pin_a2f_o_0__1
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN top_left_grid_right_width_0_height_0_subtile_16__pin_a2f_o_0__1
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN top_left_grid_right_width_0_height_0_subtile_17__pin_a2f_o_0__1
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN top_left_grid_right_width_0_height_0_subtile_18__pin_a2f_o_0__1
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN top_left_grid_right_width_0_height_0_subtile_19__pin_a2f_o_0__1
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN top_left_grid_right_width_0_height_0_subtile_20__pin_a2f_o_0__1
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN top_left_grid_right_width_0_height_0_subtile_21__pin_a2f_o_0__1
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN top_left_grid_right_width_0_height_0_subtile_22__pin_a2f_o_0__1
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN top_left_grid_right_width_0_height_0_subtile_23__pin_a2f_o_0__1
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[0]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[1]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[2]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[3]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[4]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[5]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[6]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[7]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[8]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[9]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[10]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[11]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[12]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[13]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[14]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[15]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[16]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[17]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[18]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[19]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[20]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[21]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[22]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[23]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[24]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[25]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[26]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[27]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[28]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[29]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[30]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[31]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[32]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[33]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[34]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_DATA_OUT[35]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN PL_OUT[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[32]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[33]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[34]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[35]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[36]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[37]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[38]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[39]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[40]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[41]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[42]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[43]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[44]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[45]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[46]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[47]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[48]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[49]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[50]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[51]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[52]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[53]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[54]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[55]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[56]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[57]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[58]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[59]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[60]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[61]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[62]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[63]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[64]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[65]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[66]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[67]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[68]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[69]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[70]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[71]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[72]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN PL_OUT[73]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN ccff_ft_tail
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN ccff_tail
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chanx_left_out[95]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[94]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[93]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[92]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[91]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[90]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[89]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[88]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[87]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[86]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[85]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[84]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[83]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[82]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[81]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[80]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[79]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[78]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[77]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[76]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[75]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[74]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[73]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[72]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[71]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[70]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[69]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[68]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[67]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[66]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[65]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[64]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[63]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[62]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[61]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[60]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[59]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[58]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[57]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[56]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[55]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[54]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[53]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[52]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[51]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[50]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[49]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[48]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[47]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[46]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[45]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[44]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[43]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[42]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[41]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[40]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[39]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[38]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[37]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[36]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[35]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[34]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[33]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[32]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[31]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[30]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[29]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[28]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[27]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[26]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[25]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[24]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[23]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[22]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[21]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[20]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[19]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[18]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[17]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[16]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[15]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[14]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[13]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[12]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[11]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[10]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[9]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[8]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[7]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[6]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[5]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[4]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[3]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[2]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[1]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out[0]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[95]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[94]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[93]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[92]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[91]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[90]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[89]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[88]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[87]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[86]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[85]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[84]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[83]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[82]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[81]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[80]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[79]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[78]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[77]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[76]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[75]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[74]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[73]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[72]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[71]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[70]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[69]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[68]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[67]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[66]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[65]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[64]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[63]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[62]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[61]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[60]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[59]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[58]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[57]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[56]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[55]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[54]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[53]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[52]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[51]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[50]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[49]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[48]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[47]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[46]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[45]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[44]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[43]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[42]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[41]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[40]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[39]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[38]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[37]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[36]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[35]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[34]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[33]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[32]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[31]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[30]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[29]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[28]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[27]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[26]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[25]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[24]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[23]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[22]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[21]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[20]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[19]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[18]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[17]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[16]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[15]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[14]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[13]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[12]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[11]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[10]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[9]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[8]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[7]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[6]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[5]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[4]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[3]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[2]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[1]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_0[0]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[95]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[94]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[93]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[92]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[91]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[90]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[89]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[88]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[87]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[86]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[85]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[84]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[83]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[82]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[81]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[80]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[79]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[78]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[77]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[76]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[75]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[74]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[73]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[72]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[71]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[70]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[69]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[68]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[67]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[66]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[65]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[64]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[63]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[62]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[61]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[60]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[59]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[58]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[57]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[56]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[55]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[54]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[53]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[52]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[51]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[50]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[49]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[48]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[47]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[46]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[45]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[44]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[43]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[42]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[41]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[40]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[39]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[38]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[37]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[36]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[35]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[34]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[33]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[32]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[31]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[30]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[29]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[28]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[27]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[26]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[25]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[24]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[23]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[22]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[21]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[20]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[19]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[18]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[17]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[16]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[15]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[14]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[13]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[12]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[11]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[10]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[9]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[8]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[7]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[6]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[5]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[4]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[3]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[2]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[1]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_left_out_4[0]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN chanx_right_out_1[95]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[94]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[93]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[92]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[91]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[90]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[89]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[88]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[87]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[86]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[85]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[84]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[83]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[82]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[81]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[80]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[79]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[78]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[77]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[76]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[75]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[74]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[73]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[72]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[71]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[70]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[69]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[68]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[67]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[66]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[65]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[64]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[63]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[62]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[61]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[60]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[59]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[58]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[57]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[56]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[55]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[54]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[53]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[52]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[51]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[50]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[49]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[48]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[47]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[46]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[45]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[44]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[43]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[42]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[41]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[40]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[39]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[38]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[37]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[36]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[35]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[34]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[33]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[32]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[31]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[30]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[29]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[28]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[27]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[26]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[25]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[24]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[23]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[22]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[21]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[20]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[19]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[18]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[17]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[16]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[15]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[14]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[13]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[12]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[11]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[10]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[9]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[8]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[7]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[6]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[5]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[4]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[3]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[2]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[1]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_1[0]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[95]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[94]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[93]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[92]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[91]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[90]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[89]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[88]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[87]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[86]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[85]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[84]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[83]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[82]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[81]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[80]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[79]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[78]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[77]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[76]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[75]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[74]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[73]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[72]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[71]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[70]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[69]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[68]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[67]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[66]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[65]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[64]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[63]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[62]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[61]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[60]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[59]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[58]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[57]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[56]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[55]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[54]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[53]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[52]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[51]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[50]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[49]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[48]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[47]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[46]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[45]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[44]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[43]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[42]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[41]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[40]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[39]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[38]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[37]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[36]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[35]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[34]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[33]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[32]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[31]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[30]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[29]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[28]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[27]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[26]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[25]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[24]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[23]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[22]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[21]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[20]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[19]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[18]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[17]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[16]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[15]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[14]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[13]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[12]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[11]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[10]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[9]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[8]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[7]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[6]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[5]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[4]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[3]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[2]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[1]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_2[0]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[95]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[94]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[93]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[92]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[91]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[90]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[89]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[88]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[87]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[86]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[85]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[84]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[83]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[82]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[81]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[80]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[79]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[78]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[77]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[76]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[75]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[74]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[73]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[72]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[71]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[70]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[69]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[68]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[67]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[66]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[65]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[64]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[63]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[62]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[61]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[60]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[59]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[58]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[57]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[56]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[55]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[54]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[53]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[52]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[51]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[50]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[49]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[48]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[47]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[46]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[45]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[44]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[43]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[42]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[41]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[40]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[39]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[38]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[37]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[36]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[35]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[34]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[33]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[32]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[31]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[30]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[29]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[28]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[27]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[26]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[25]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[24]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[23]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[22]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[21]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[20]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[19]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[18]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[17]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[16]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[15]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[14]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[13]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[12]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[11]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[10]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[9]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[8]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[7]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[6]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[5]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[4]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[3]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[2]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[1]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chanx_right_out_3[0]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN chany_bottom_out[95]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[94]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[93]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[92]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[91]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[90]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[89]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[88]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[87]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[86]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[85]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[84]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[83]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[82]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[81]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[80]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[79]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[78]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[77]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[76]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[75]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[74]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[73]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[72]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[71]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[70]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[69]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[68]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[67]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[66]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[65]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[64]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[63]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[62]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[61]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[60]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[59]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[58]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[57]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[56]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[55]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[54]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[53]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[52]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[51]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[50]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[49]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[48]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[47]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[46]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[45]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[44]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[43]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[42]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[41]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[40]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[39]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[38]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[37]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[36]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[35]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[34]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[33]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[32]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[31]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[30]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[29]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[28]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[27]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[26]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[25]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[24]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[23]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[22]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[21]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[20]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[19]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[18]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[17]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[16]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[15]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[14]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[13]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[12]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[11]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[10]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[9]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[8]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[2]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_bottom_out[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN chany_top_out_4[95]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[94]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[93]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[92]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[91]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[90]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[89]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[88]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[87]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[86]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[85]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[84]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[83]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[82]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[81]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[80]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[79]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[78]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[77]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[76]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[75]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[74]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[73]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[72]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[71]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[70]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[69]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[68]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[67]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[66]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[65]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[64]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[63]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[62]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[61]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[60]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[59]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[58]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[57]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[56]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[55]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[54]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[53]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[52]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[51]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[50]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[49]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[48]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[47]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[46]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[45]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[44]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[43]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[42]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[41]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[40]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[39]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[38]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[37]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[36]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[35]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[34]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[33]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[32]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[31]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[30]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[29]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[28]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[27]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[26]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[25]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[24]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[23]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[22]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[21]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[20]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[19]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[18]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[17]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[16]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[15]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[14]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[13]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[12]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[11]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[10]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[9]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[8]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[7]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[6]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[5]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[4]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[3]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[2]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[1]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN chany_top_out_4[0]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN right_width_0_height_0_subtile_0__pin_O0_12_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN right_width_0_height_0_subtile_0__pin_O0_13_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN right_width_0_height_0_subtile_0__pin_O0_14_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN right_width_0_height_0_subtile_0__pin_O0_15_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN right_width_0_height_0_subtile_0__pin_O0_16_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN right_width_0_height_0_subtile_0__pin_O0_17_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN right_width_0_height_0_subtile_0__pin_O0_18_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN right_width_0_height_0_subtile_0__pin_O0_19_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN right_width_0_height_0_subtile_0__pin_O0_20_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN right_width_0_height_0_subtile_0__pin_O0_21_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN right_width_0_height_0_subtile_0__pin_O0_22_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN right_width_0_height_0_subtile_0__pin_O0_23_
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN right_width_0_height_1_subtile_0__pin_O1_12_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_1_subtile_0__pin_O1_13_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_1_subtile_0__pin_O1_14_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_1_subtile_0__pin_O1_15_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_1_subtile_0__pin_O1_16_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_1_subtile_0__pin_O1_17_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_1_subtile_0__pin_O1_18_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_1_subtile_0__pin_O1_19_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_1_subtile_0__pin_O1_20_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_1_subtile_0__pin_O1_21_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_1_subtile_0__pin_O1_22_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_1_subtile_0__pin_O1_23_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_2_subtile_0__pin_O2_12_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_2_subtile_0__pin_O2_13_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_2_subtile_0__pin_O2_14_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_2_subtile_0__pin_O2_15_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_2_subtile_0__pin_O2_16_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_2_subtile_0__pin_O2_17_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_2_subtile_0__pin_O2_18_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_2_subtile_0__pin_O2_19_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_2_subtile_0__pin_O2_20_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_2_subtile_0__pin_O2_21_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_2_subtile_0__pin_O2_22_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN right_width_0_height_2_subtile_0__pin_O2_23_
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN sc0_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc0_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc10_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc10_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc11_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc11_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc12_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc12_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc13_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc13_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc14_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc14_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc15_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc15_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc16_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc16_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc17_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc17_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc18_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc18_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc19_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc19_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc1_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc1_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc20_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc20_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc21_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc21_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc22_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc22_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc23_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc23_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc2_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc2_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc3_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc3_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc4_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc4_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc5_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc5_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc6_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc6_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc7_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc7_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc8_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc8_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN sc9_bottom_out
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN sc9_top_out
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN top_width_0_height_0_subtile_0__pin_O0_0_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_0_subtile_0__pin_O0_10_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_0_subtile_0__pin_O0_11_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_0_subtile_0__pin_O0_1_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_0_subtile_0__pin_O0_2_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_0_subtile_0__pin_O0_3_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_0_subtile_0__pin_O0_4_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_0_subtile_0__pin_O0_5_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_0_subtile_0__pin_O0_6_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_0_subtile_0__pin_O0_7_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_0_subtile_0__pin_O0_8_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_0_subtile_0__pin_O0_9_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_1_subtile_0__pin_O1_0_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_1_subtile_0__pin_O1_10_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_1_subtile_0__pin_O1_11_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_1_subtile_0__pin_O1_1_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_1_subtile_0__pin_O1_2_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_1_subtile_0__pin_O1_3_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_1_subtile_0__pin_O1_4_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_1_subtile_0__pin_O1_5_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_1_subtile_0__pin_O1_6_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_1_subtile_0__pin_O1_7_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_1_subtile_0__pin_O1_8_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_1_subtile_0__pin_O1_9_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_2_subtile_0__pin_O2_0_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_2_subtile_0__pin_O2_10_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_2_subtile_0__pin_O2_11_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_2_subtile_0__pin_O2_1_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_2_subtile_0__pin_O2_2_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_2_subtile_0__pin_O2_3_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_2_subtile_0__pin_O2_4_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_2_subtile_0__pin_O2_5_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_2_subtile_0__pin_O2_6_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_2_subtile_0__pin_O2_7_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_2_subtile_0__pin_O2_8_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN top_width_0_height_2_subtile_0__pin_O2_9_
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN VDD
   + PROPERTY ACCESS_DIRECTION "0 bottom top 1 left 2 right 3 left 4 right 5 left 6 right 7 left 8 right 9 left 10 right 11 left 12 right 13 left 14 right 15 left 16 right 17 left 18 right 19 left 20 right 21 left 22 right 23 left 24 right 25 left 26 right 27 left 28 right 29 left 30 right 31 left 32 right 33 left 34 right 35 left 36 right 37 left 38 right 39 left 40 right 41 left 42 right 43 left 44 right 45 left 46 right 47 left 48 right 49 left 50 right 51 left 52 right 53 left 54 right 55 left 56 right 57 left 58 right 59 left 60 right 61 left 62 right 63 left 64 right 65 left 66 right 67 left 68 right 69 left 70 right 71 left 72 right 73 left 74 right 75 left 76 right 77 left 78 right 79 left 80 right 81 left 82 right 83 left 84 right 85 left 86 right 87 left 88 right 89 left 90 right 91 left 92 right 93 left 94 right 95 left 96 right 97 left 98 right 99 left 100 right 101 left 102 right 103 left 104 right 105 left 106 right 107 left 108 right 109 left 110 right 111 left 112 right 113 left 114 right 115 left 116 right 117 left 118 right 119 left 120 right 121 left 122 right 123 left 124 right 125 left 126 right 127 left 128 right 129 left 130 right 131 left 132 right 133 left 134 right 135 left 136 right 137 left 138 right 139 left 140 right 141 left 142 right 143 left 144 right 145 left 146 right 147 left 148 right 149 left 150 right 151 left 152 right 153 left 154 right 155 left 156 right 157 left 158 right 159 left 160 right 161 left 162 right 163 left 164 right 165 left 166 right 167 left 168 right 169 left 170 right 171 left 172 right 173 left 174 right 175 left 176 right 177 left 178 right 179 left 180 right 181 left 182 right 183 left 184 right 185 left 186 right 187 left 188 right 189 left 190 right 191 left 192 right 193 left 194 right 195 left 196 right 197 left 198 right 199 left 200 right 201 left 202 right 203 left 204 right 205 left 206 right 207 left 208 right 209 left 210 right 211 left 212 right 213 left 214 right 215 left 216 right 217 left 218 right 219 left 220 right 221 left 222 right 223 left 224 right 225 left 226 right 227 left 228 right 229 left 230 right 231 left 232 right 233 left 234 right 235 left 236 right 237 left 238 right 239 left 240 right 241 left 242 right 243 left 244 right 245 left 246 right 247 left 248 right 249 left 250 right 251 left 252 right 253 left 254 right 255 left 256 right 257 left 258 right 259 left 260 right 261 left 262 right 263 left 264 right 265 left 266 right 267 left 268 right 269 left 270 right 271 left 272 right 273 left 274 right 275 left 276 right 277 left 278 right 279 left 280 right 281 left 282 right 283 left 284 right 285 left 286 right 287 left 288 right 289 left 290 right 291 left 292 right 293 left 294 right 295 left 296 right 297 left 298 right 299 left 300 right 301 left 302 right 303 left 304 right 305 left 306 right 307 left 308 right 309 left 310 right 311 left 312 right 313 left 314 right 315 left 316 right 317 left 318 right 319 left 320 right 321 left 322 right 323 left 324 right 325 left 326 right 327 left 328 right 329 left 330 right 331 left 332 right 333 left 334 right 335 left 336 right 337 left 338 right 339 left 340 right 341 left 342 right 343 left 344 right 345 left 346 right 347 left 348 right 349 left 350 right 351 left 352 right 353 left 354 right 355 left 356 right 357 left 358 right 359 left 360 right 361 left 362 right 363 left 364 right 365 left 366 right 367 left 368 right 369 left 370 right 371 left 372 right 373 left 374 right 375 left 376 right 377 left 378 right 379 left 380 right 381 left 382 right 383 left 384 right 385 left 386 right 387 left 388 right 389 left 390 right 391 left 392 right 393 left 394 right 395 left 396 right 397 left 398 right 399 left 400 right 401 left 402 right 403 left 404 right 405 left 406 right 407 left 408 right 409 left 410 right 411 left 412 right 413 left 414 right 415 left 416 right 417 left 418 right 419 left 420 right 421 left 422 right 423 left 424 right 425 left 426 right 427 left 428 right 429 bottom top 430 left 431 right 432 left 433 right 434 left 435 right 436 left 437 right 438 left 439 right 440 left 441 right 442 left 443 right 444 left 445 right 446 left 447 right 448 bottom 449 top 450 bottom 451 top 452 bottom 453 top 454 bottom 455 top 456 bottom 457 top 458 bottom 459 top 460 bottom 461 top 462 bottom 463 top 464 bottom 465 top 466 bottom 467 top 468 bottom 469 top 470 bottom 471 top 472 bottom 473 top 474 bottom 475 top 476 bottom 477 top 478 bottom 479 top 480 bottom 481 top 482 bottom 483 top 484 bottom 485 top 486 bottom 487 top 488 bottom 489 top 490 bottom 491 top 492 bottom 493 top 494 bottom 495 top 496 bottom 497 top 498 bottom 499 top 500 bottom 501 top 502 bottom 503 top 504 bottom 505 top 506 bottom 507 top 508 bottom 509 top 510 bottom 511 top 512 bottom 513 top 514 bottom 515 top 516 bottom 517 top 518 bottom 519 top 520 bottom 521 top 522 bottom 523 top 524 bottom 525 top 526 bottom 527 top 528 bottom 529 top 530 bottom 531 top 532 bottom 533 top 534 bottom 535 top 536 bottom 537 top 538 bottom 539 top 540 bottom 541 top 542 bottom 543 top 544 bottom 545 top 546 bottom 547 top 548 bottom 549 top 550 bottom 551 top 552 bottom 553 top 554 bottom 555 top 556 bottom 557 top 558 bottom 559 top 560 bottom 561 top 562 bottom 563 top 564 bottom 565 top 566 bottom 567 top 568 bottom 569 top 570 bottom 571 top 572 bottom 573 top 574 bottom 575 top 576 bottom 577 top 578 bottom 579 top 580 bottom 581 top 582 bottom 583 top 584 bottom 585 top 586 bottom 587 top 588 bottom 589 top 590 bottom 591 top 592 bottom 593 top 594 bottom 595 top 596 bottom 597 top" ;
 - PIN VSS
   + PROPERTY ACCESS_DIRECTION "0 left 1 right 2 left 3 right 4 left 5 right 6 left 7 right 8 left 9 right 10 left 11 right 12 left 13 right 14 left 15 right 16 left 17 right 18 left 19 right 20 left 21 right 22 left 23 right 24 left 25 right 26 left 27 right 28 left 29 right 30 left 31 right 32 left 33 right 34 left 35 right 36 left 37 right 38 left 39 right 40 left 41 right 42 left 43 right 44 left 45 right 46 left 47 right 48 left 49 right 50 left 51 right 52 left 53 right 54 left 55 right 56 left 57 right 58 left 59 right 60 left 61 right 62 left 63 right 64 left 65 right 66 left 67 right 68 left 69 right 70 left 71 right 72 left 73 right 74 left 75 right 76 left 77 right 78 left 79 right 80 left 81 right 82 left 83 right 84 left 85 right 86 left 87 right 88 left 89 right 90 left 91 right 92 left 93 right 94 left 95 right 96 left 97 right 98 left 99 right 100 left 101 right 102 left 103 right 104 left 105 right 106 left 107 right 108 left 109 right 110 left 111 right 112 left 113 right 114 left 115 right 116 left 117 right 118 left 119 right 120 left 121 right 122 left 123 right 124 left 125 right 126 left 127 right 128 left 129 right 130 left 131 right 132 left 133 right 134 left 135 right 136 left 137 right 138 left 139 right 140 left 141 right 142 left 143 right 144 left 145 right 146 left 147 right 148 left 149 right 150 left 151 right 152 left 153 right 154 left 155 right 156 left 157 right 158 left 159 right 160 left 161 right 162 left 163 right 164 left 165 right 166 left 167 right 168 left 169 right 170 left 171 right 172 left 173 right 174 left 175 right 176 left 177 right 178 left 179 right 180 left 181 right 182 left 183 right 184 left 185 right 186 left 187 right 188 left 189 right 190 left 191 right 192 left 193 right 194 left 195 right 196 left 197 right 198 left 199 right 200 left 201 right 202 left 203 right 204 left 205 right 206 left 207 right 208 left 209 right 210 left 211 right 212 left 213 right 214 left 215 right 216 left 217 right 218 left 219 right 220 left 221 right 222 left 223 right 224 left 225 right 226 left 227 right 228 left 229 right 230 left 231 right 232 left 233 right 234 left 235 right 236 left 237 right 238 left 239 right 240 left 241 right 242 left 243 right 244 left 245 right 246 left 247 right 248 left 249 right 250 left 251 right 252 left 253 right 254 left 255 right 256 left 257 right 258 left 259 right 260 left 261 right 262 left 263 right 264 left 265 right 266 left 267 right 268 left 269 right 270 left 271 right 272 left 273 right 274 left 275 right 276 left 277 right 278 left 279 right 280 left 281 right 282 left 283 right 284 left 285 right 286 left 287 right 288 left 289 right 290 left 291 right 292 left 293 right 294 left 295 right 296 left 297 right 298 left 299 right 300 left 301 right 302 left 303 right 304 left 305 right 306 left 307 right 308 left 309 right 310 left 311 right 312 left 313 right 314 left 315 right 316 left 317 right 318 left 319 right 320 left 321 right 322 left 323 right 324 left 325 right 326 left 327 right 328 left 329 right 330 left 331 right 332 left 333 right 334 left 335 right 336 left 337 right 338 left 339 right 340 left 341 right 342 left 343 right 344 left 345 right 346 left 347 right 348 left 349 right 350 left 351 right 352 left 353 right 354 left 355 right 356 left 357 right 358 left 359 right 360 left 361 right 362 left 363 right 364 left 365 right 366 left 367 right 368 left 369 right 370 left 371 right 372 left 373 right 374 left 375 right 376 left 377 right 378 left 379 right 380 left 381 right 382 left 383 right 384 left 385 right 386 left 387 right 388 left 389 right 390 left 391 right 392 left 393 right 394 left 395 right 396 left 397 right 398 left 399 right 400 left 401 right 402 left 403 right 404 left 405 right 406 left 407 right 408 left 409 right 410 left 411 right 412 left 413 right 414 left 415 right 416 left 417 right 418 left 419 right 420 left 421 right 422 left 423 right 424 left 425 right 426 left 427 right 428 bottom top 429 bottom top 430 left 431 right 432 left 433 right 434 left 435 right 436 left 437 right 438 left 439 right 440 left 441 right 442 left 443 right 444 left 445 right 446 left 447 right 448 bottom 449 top 450 bottom 451 top 452 bottom 453 top 454 bottom 455 top 456 bottom 457 top 458 bottom 459 top 460 bottom 461 top 462 bottom 463 top 464 bottom 465 top 466 bottom 467 top 468 bottom 469 top 470 bottom 471 top 472 bottom 473 top 474 bottom 475 top 476 bottom 477 top 478 bottom 479 top 480 bottom 481 top 482 bottom 483 top 484 bottom 485 top 486 bottom 487 top 488 bottom 489 top 490 bottom 491 top 492 bottom 493 top 494 bottom 495 top 496 bottom 497 top 498 bottom 499 top 500 bottom 501 top 502 bottom 503 top 504 bottom 505 top 506 bottom 507 top 508 bottom 509 top 510 bottom 511 top 512 bottom 513 top 514 bottom 515 top 516 bottom 517 top 518 bottom 519 top 520 bottom 521 top 522 bottom 523 top 524 bottom 525 top 526 bottom 527 top 528 bottom 529 top 530 bottom 531 top 532 bottom 533 top 534 bottom 535 top 536 bottom 537 top 538 bottom 539 top 540 bottom 541 top 542 bottom 543 top 544 bottom 545 top 546 bottom 547 top 548 bottom 549 top 550 bottom 551 top 552 bottom 553 top 554 bottom 555 top 556 bottom 557 top 558 bottom 559 top 560 bottom 561 top 562 bottom 563 top 564 bottom 565 top 566 bottom 567 top 568 bottom 569 top 570 bottom 571 top 572 bottom 573 top 574 bottom 575 top 576 bottom 577 top 578 bottom 579 top 580 bottom 581 top 582 bottom 583 top 584 bottom 585 top 586 bottom 587 top 588 bottom 589 top 590 bottom 591 top 592 bottom 593 top 594 bottom 595 top 596 bottom 597 top" ;
END PINPROPERTIES
END DESIGN
