#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000012de14609e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000012de134a810 .scope module, "tb" "tb" 3 19;
 .timescale -12 -12;
L_0000012de145bf90 .functor NOT 1, L_0000012de14c5790, C4<0>, C4<0>, C4<0>;
L_0000012de145c770 .functor XOR 32, L_0000012de14c5b50, L_0000012de14c65f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000012de145ce00 .functor XOR 32, L_0000012de145c770, L_0000012de14c56f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000012de14c3ce0_0 .net *"_ivl_10", 31 0, L_0000012de14c56f0;  1 drivers
v0000012de14c4140_0 .net *"_ivl_12", 31 0, L_0000012de145ce00;  1 drivers
v0000012de14c3c40_0 .net *"_ivl_2", 31 0, L_0000012de14c5d30;  1 drivers
v0000012de14c4460_0 .net *"_ivl_4", 31 0, L_0000012de14c5b50;  1 drivers
v0000012de14c4280_0 .net *"_ivl_6", 31 0, L_0000012de14c65f0;  1 drivers
v0000012de14c46e0_0 .net *"_ivl_8", 31 0, L_0000012de145c770;  1 drivers
v0000012de14c4320_0 .var "clk", 0 0;
v0000012de14c43c0_0 .net "in", 7 0, v0000012de14c41e0_0;  1 drivers
v0000012de14c4500_0 .net "out_dut", 31 0, L_0000012de14c3a60;  1 drivers
v0000012de14c3d80_0 .net "out_ref", 31 0, L_0000012de14c3ec0;  1 drivers
v0000012de14c45a0_0 .var/2u "stats1", 159 0;
v0000012de14c4640_0 .var/2u "strobe", 0 0;
v0000012de14c4780_0 .net "tb_match", 0 0, L_0000012de14c5790;  1 drivers
v0000012de14c4820_0 .net "tb_mismatch", 0 0, L_0000012de145bf90;  1 drivers
L_0000012de14c5d30 .concat [ 32 0 0 0], L_0000012de14c3ec0;
L_0000012de14c5b50 .concat [ 32 0 0 0], L_0000012de14c3ec0;
L_0000012de14c65f0 .concat [ 32 0 0 0], L_0000012de14c3a60;
L_0000012de14c56f0 .concat [ 32 0 0 0], L_0000012de14c3ec0;
L_0000012de14c5790 .cmp/eeq 32, L_0000012de14c5d30, L_0000012de145ce00;
S_0000012de134a9a0 .scope module, "good1" "RefModule" 3 58, 4 2 0, S_0000012de134a810;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 32 "out";
v0000012de1433760_0 .net *"_ivl_1", 0 0, L_0000012de14c3b00;  1 drivers
v0000012de145dc00_0 .net *"_ivl_2", 23 0, L_0000012de14c3920;  1 drivers
v0000012de14648a0_0 .net "in", 7 0, v0000012de14c41e0_0;  alias, 1 drivers
v0000012de1464940_0 .net "out", 31 0, L_0000012de14c3ec0;  alias, 1 drivers
L_0000012de14c3b00 .part v0000012de14c41e0_0, 7, 1;
LS_0000012de14c3920_0_0 .concat [ 1 1 1 1], L_0000012de14c3b00, L_0000012de14c3b00, L_0000012de14c3b00, L_0000012de14c3b00;
LS_0000012de14c3920_0_4 .concat [ 1 1 1 1], L_0000012de14c3b00, L_0000012de14c3b00, L_0000012de14c3b00, L_0000012de14c3b00;
LS_0000012de14c3920_0_8 .concat [ 1 1 1 1], L_0000012de14c3b00, L_0000012de14c3b00, L_0000012de14c3b00, L_0000012de14c3b00;
LS_0000012de14c3920_0_12 .concat [ 1 1 1 1], L_0000012de14c3b00, L_0000012de14c3b00, L_0000012de14c3b00, L_0000012de14c3b00;
LS_0000012de14c3920_0_16 .concat [ 1 1 1 1], L_0000012de14c3b00, L_0000012de14c3b00, L_0000012de14c3b00, L_0000012de14c3b00;
LS_0000012de14c3920_0_20 .concat [ 1 1 1 1], L_0000012de14c3b00, L_0000012de14c3b00, L_0000012de14c3b00, L_0000012de14c3b00;
LS_0000012de14c3920_1_0 .concat [ 4 4 4 4], LS_0000012de14c3920_0_0, LS_0000012de14c3920_0_4, LS_0000012de14c3920_0_8, LS_0000012de14c3920_0_12;
LS_0000012de14c3920_1_4 .concat [ 4 4 0 0], LS_0000012de14c3920_0_16, LS_0000012de14c3920_0_20;
L_0000012de14c3920 .concat [ 16 8 0 0], LS_0000012de14c3920_1_0, LS_0000012de14c3920_1_4;
L_0000012de14c3ec0 .concat [ 8 24 0 0], v0000012de14c41e0_0, L_0000012de14c3920;
S_0000012de1466630 .scope module, "stim1" "stimulus_gen" 3 54, 3 6 0, S_0000012de134a810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
v0000012de14667c0_0 .net "clk", 0 0, v0000012de14c4320_0;  1 drivers
v0000012de14c41e0_0 .var "in", 7 0;
E_0000012de1461db0/0 .event negedge, v0000012de14667c0_0;
E_0000012de1461db0/1 .event posedge, v0000012de14667c0_0;
E_0000012de1461db0 .event/or E_0000012de1461db0/0, E_0000012de1461db0/1;
S_0000012de1466860 .scope module, "top_module1" "TopModule" 3 62, 5 3 0, S_0000012de134a810;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 32 "out";
v0000012de14c3ba0_0 .net *"_ivl_1", 0 0, L_0000012de14c3f60;  1 drivers
v0000012de14c4000_0 .net *"_ivl_2", 23 0, L_0000012de14c39c0;  1 drivers
v0000012de14c40a0_0 .net "in", 7 0, v0000012de14c41e0_0;  alias, 1 drivers
v0000012de14c3e20_0 .net "out", 31 0, L_0000012de14c3a60;  alias, 1 drivers
L_0000012de14c3f60 .part v0000012de14c41e0_0, 7, 1;
LS_0000012de14c39c0_0_0 .concat [ 1 1 1 1], L_0000012de14c3f60, L_0000012de14c3f60, L_0000012de14c3f60, L_0000012de14c3f60;
LS_0000012de14c39c0_0_4 .concat [ 1 1 1 1], L_0000012de14c3f60, L_0000012de14c3f60, L_0000012de14c3f60, L_0000012de14c3f60;
LS_0000012de14c39c0_0_8 .concat [ 1 1 1 1], L_0000012de14c3f60, L_0000012de14c3f60, L_0000012de14c3f60, L_0000012de14c3f60;
LS_0000012de14c39c0_0_12 .concat [ 1 1 1 1], L_0000012de14c3f60, L_0000012de14c3f60, L_0000012de14c3f60, L_0000012de14c3f60;
LS_0000012de14c39c0_0_16 .concat [ 1 1 1 1], L_0000012de14c3f60, L_0000012de14c3f60, L_0000012de14c3f60, L_0000012de14c3f60;
LS_0000012de14c39c0_0_20 .concat [ 1 1 1 1], L_0000012de14c3f60, L_0000012de14c3f60, L_0000012de14c3f60, L_0000012de14c3f60;
LS_0000012de14c39c0_1_0 .concat [ 4 4 4 4], LS_0000012de14c39c0_0_0, LS_0000012de14c39c0_0_4, LS_0000012de14c39c0_0_8, LS_0000012de14c39c0_0_12;
LS_0000012de14c39c0_1_4 .concat [ 4 4 0 0], LS_0000012de14c39c0_0_16, LS_0000012de14c39c0_0_20;
L_0000012de14c39c0 .concat [ 16 8 0 0], LS_0000012de14c39c0_1_0, LS_0000012de14c39c0_1_4;
L_0000012de14c3a60 .concat [ 8 24 0 0], v0000012de14c41e0_0, L_0000012de14c39c0;
S_0000012de1465770 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 68, 3 68 0, S_0000012de134a810;
 .timescale -12 -12;
E_0000012de14623b0 .event edge, v0000012de14c4640_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000012de14c4640_0;
    %nor/r;
    %assign/vec4 v0000012de14c4640_0, 0;
    %wait E_0000012de14623b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000012de1466630;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000012de1461db0;
    %vpi_func 3 13 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0000012de14c41e0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 14 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000012de134a810;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012de14c4320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012de14c4640_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0000012de134a810;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0000012de14c4320_0;
    %inv;
    %store/vec4 v0000012de14c4320_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0000012de134a810;
T_4 ;
    %vpi_call/w 3 46 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 47 "$dumpvars", 32'sb00000000000000000000000000000001, v0000012de14667c0_0, v0000012de14c4820_0, v0000012de14c43c0_0, v0000012de14c3d80_0, v0000012de14c4500_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000012de134a810;
T_5 ;
    %load/vec4 v0000012de14c45a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %vpi_call/w 3 77 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v0000012de14c45a0_0, 64, 32>, &PV<v0000012de14c45a0_0, 32, 32> {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 78 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %vpi_call/w 3 80 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000012de14c45a0_0, 128, 32>, &PV<v0000012de14c45a0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 81 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 82 "$display", "Mismatches: %1d in %1d samples", &PV<v0000012de14c45a0_0, 128, 32>, &PV<v0000012de14c45a0_0, 0, 32> {0 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0000012de134a810;
T_6 ;
    %wait E_0000012de1461db0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000012de14c45a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000012de14c45a0_0, 4, 32;
    %load/vec4 v0000012de14c4780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000012de14c45a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 93 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000012de14c45a0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000012de14c45a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000012de14c45a0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0000012de14c3d80_0;
    %load/vec4 v0000012de14c3d80_0;
    %load/vec4 v0000012de14c4500_0;
    %xor;
    %load/vec4 v0000012de14c3d80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0000012de14c45a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 97 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000012de14c45a0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0000012de14c45a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000012de14c45a0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000012de134a810;
T_7 ;
    %delay 1000000, 0;
    %vpi_call/w 3 105 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 106 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob042_vector4_test.sv";
    "dataset_code-complete-iccad2023/Prob042_vector4_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob042_vector4/Prob042_vector4_sample01.sv";
