<stg><name>bicg_Pipeline_lp1_lp2</name>


<trans_list>

<trans id="129" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i11 0, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln5 = store i7 0, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln5 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc41

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc41:0 %indvar_flatten_load = load i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc41:1 %icmp_ln23 = icmp_eq  i11 %indvar_flatten_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc41:2 %add_ln23_1 = add i11 %indvar_flatten_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc41:3 %br_ln23 = br i1 %icmp_ln23, void %for.inc44, void %for.inc65.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc44:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc44:1 %i_1_load = load i7 %i_1

]]></Node>
<StgValue><ssdm name="i_1_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44:2 %add_ln23 = add i7 %i_1_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc44:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc44:6 %select_ln5 = select i1 %tmp, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc44:7 %select_ln23 = select i1 %tmp, i7 %add_ln23, i7 %i_1_load

]]></Node>
<StgValue><ssdm name="select_ln23"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="7">
<![CDATA[
for.inc44:8 %trunc_ln23 = trunc i7 %select_ln23

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="7">
<![CDATA[
for.inc44:9 %zext_ln23 = zext i7 %select_ln23

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:10 %buff_r_addr = getelementptr i32 %buff_r, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="buff_r_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="6">
<![CDATA[
for.inc44:11 %buff_r_load = load i6 %buff_r_addr

]]></Node>
<StgValue><ssdm name="buff_r_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc44:13 %lshr_ln5_2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln5, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc44:14 %tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln23, i5 %lshr_ln5_2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="11">
<![CDATA[
for.inc44:15 %zext_ln25 = zext i11 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:16 %buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="buff_A_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:17 %buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="buff_A_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc44:18 %lshr_ln5_3 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln5, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="11">
<![CDATA[
for.inc44:22 %buff_A_load = load i11 %buff_A_addr

]]></Node>
<StgValue><ssdm name="buff_A_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44:26 %or_ln25 = or i5 %lshr_ln5_2, i5 1

]]></Node>
<StgValue><ssdm name="or_ln25"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc44:27 %tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln23, i5 %or_ln25

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="11">
<![CDATA[
for.inc44:28 %zext_ln25_1 = zext i11 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:29 %buff_A_addr_1 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="buff_A_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:30 %buff_A_1_addr_1 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="buff_A_1_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="11">
<![CDATA[
for.inc44:33 %buff_A_1_load = load i11 %buff_A_1_addr

]]></Node>
<StgValue><ssdm name="buff_A_1_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="11">
<![CDATA[
for.inc44:35 %buff_A_load_1 = load i11 %buff_A_addr_1

]]></Node>
<StgValue><ssdm name="buff_A_load_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="11">
<![CDATA[
for.inc44:37 %buff_A_1_load_1 = load i11 %buff_A_1_addr_1

]]></Node>
<StgValue><ssdm name="buff_A_1_load_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44:49 %add_ln24 = add i7 %select_ln5, i7 4

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44:50 %store_ln23 = store i11 %add_ln23_1, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44:51 %store_ln5 = store i7 %select_ln23, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44:52 %store_ln5 = store i7 %add_ln24, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="6">
<![CDATA[
for.inc44:11 %buff_r_load = load i6 %buff_r_addr

]]></Node>
<StgValue><ssdm name="buff_r_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="11">
<![CDATA[
for.inc44:22 %buff_A_load = load i11 %buff_A_addr

]]></Node>
<StgValue><ssdm name="buff_A_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="11">
<![CDATA[
for.inc44:33 %buff_A_1_load = load i11 %buff_A_1_addr

]]></Node>
<StgValue><ssdm name="buff_A_1_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="11">
<![CDATA[
for.inc44:35 %buff_A_load_1 = load i11 %buff_A_addr_1

]]></Node>
<StgValue><ssdm name="buff_A_load_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="11">
<![CDATA[
for.inc44:37 %buff_A_1_load_1 = load i11 %buff_A_1_addr_1

]]></Node>
<StgValue><ssdm name="buff_A_1_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="57" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:23 %mul = fmul i32 %buff_A_load, i32 %buff_r_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:34 %mul_1 = fmul i32 %buff_A_1_load, i32 %buff_r_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:36 %mul_2 = fmul i32 %buff_A_load_1, i32 %buff_r_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:38 %mul_3 = fmul i32 %buff_A_1_load_1, i32 %buff_r_load

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="61" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:23 %mul = fmul i32 %buff_A_load, i32 %buff_r_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:34 %mul_1 = fmul i32 %buff_A_1_load, i32 %buff_r_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:36 %mul_2 = fmul i32 %buff_A_load_1, i32 %buff_r_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:38 %mul_3 = fmul i32 %buff_A_1_load_1, i32 %buff_r_load

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="4">
<![CDATA[
for.inc44:19 %zext_ln5 = zext i4 %lshr_ln5_3

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:20 %buff_s_out_addr = getelementptr i32 %buff_s_out, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_s_out_addr"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
for.inc44:21 %buff_s_out_load = load i4 %buff_s_out_addr

]]></Node>
<StgValue><ssdm name="buff_s_out_load"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:23 %mul = fmul i32 %buff_A_load, i32 %buff_r_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:25 %buff_s_out_1_addr = getelementptr i32 %buff_s_out_1, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_s_out_1_addr"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:31 %buff_s_out_2_addr = getelementptr i32 %buff_s_out_2, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_s_out_2_addr"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44:32 %buff_s_out_3_addr = getelementptr i32 %buff_s_out_3, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_s_out_3_addr"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:34 %mul_1 = fmul i32 %buff_A_1_load, i32 %buff_r_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:36 %mul_2 = fmul i32 %buff_A_load_1, i32 %buff_r_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:38 %mul_3 = fmul i32 %buff_A_1_load_1, i32 %buff_r_load

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
for.inc44:39 %buff_s_out_1_load = load i4 %buff_s_out_1_addr

]]></Node>
<StgValue><ssdm name="buff_s_out_1_load"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
for.inc44:41 %buff_s_out_2_load = load i4 %buff_s_out_2_addr

]]></Node>
<StgValue><ssdm name="buff_s_out_2_load"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
for.inc44:43 %buff_s_out_3_load = load i4 %buff_s_out_3_addr

]]></Node>
<StgValue><ssdm name="buff_s_out_3_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="78" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
for.inc44:21 %buff_s_out_load = load i4 %buff_s_out_addr

]]></Node>
<StgValue><ssdm name="buff_s_out_load"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:24 %add = fadd i32 %buff_s_out_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
for.inc44:39 %buff_s_out_1_load = load i4 %buff_s_out_1_addr

]]></Node>
<StgValue><ssdm name="buff_s_out_1_load"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:40 %add_1 = fadd i32 %buff_s_out_1_load, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
for.inc44:41 %buff_s_out_2_load = load i4 %buff_s_out_2_addr

]]></Node>
<StgValue><ssdm name="buff_s_out_2_load"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:42 %add_2 = fadd i32 %buff_s_out_2_load, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
for.inc44:43 %buff_s_out_3_load = load i4 %buff_s_out_3_addr

]]></Node>
<StgValue><ssdm name="buff_s_out_3_load"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:44 %add_3 = fadd i32 %buff_s_out_3_load, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="86" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:24 %add = fadd i32 %buff_s_out_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:40 %add_1 = fadd i32 %buff_s_out_1_load, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:42 %add_2 = fadd i32 %buff_s_out_2_load, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:44 %add_3 = fadd i32 %buff_s_out_3_load, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="90" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:24 %add = fadd i32 %buff_s_out_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:40 %add_1 = fadd i32 %buff_s_out_1_load, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:42 %add_2 = fadd i32 %buff_s_out_2_load, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:44 %add_3 = fadd i32 %buff_s_out_3_load, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0">
<![CDATA[
for.inc65.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp1_lp2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc44:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc44:12 %specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln10"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:24 %add = fadd i32 %buff_s_out_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:40 %add_1 = fadd i32 %buff_s_out_1_load, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:42 %add_2 = fadd i32 %buff_s_out_2_load, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44:44 %add_3 = fadd i32 %buff_s_out_3_load, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc44:45 %store_ln25 = store i32 %add, i4 %buff_s_out_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc44:46 %store_ln25 = store i32 %add_1, i4 %buff_s_out_1_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc44:47 %store_ln25 = store i32 %add_2, i4 %buff_s_out_2_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc44:48 %store_ln25 = store i32 %add_3, i4 %buff_s_out_3_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
for.inc44:53 %br_ln24 = br void %for.inc41

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="130" name="buff_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="buff_A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="buff_A_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_A_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="buff_s_out" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_s_out"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="buff_s_out_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_s_out_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="buff_s_out_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_s_out_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="buff_s_out_3" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_s_out_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="138" from="StgValue_137" to="j" fromId="137" toId="12">
</dataflow>
<dataflow id="139" from="StgValue_137" to="i_1" fromId="137" toId="13">
</dataflow>
<dataflow id="140" from="StgValue_137" to="indvar_flatten" fromId="137" toId="14">
</dataflow>
<dataflow id="142" from="StgValue_141" to="store_ln0" fromId="141" toId="15">
</dataflow>
<dataflow id="143" from="indvar_flatten" to="store_ln0" fromId="14" toId="15">
</dataflow>
<dataflow id="145" from="StgValue_144" to="store_ln5" fromId="144" toId="16">
</dataflow>
<dataflow id="146" from="i_1" to="store_ln5" fromId="13" toId="16">
</dataflow>
<dataflow id="147" from="StgValue_144" to="store_ln5" fromId="144" toId="17">
</dataflow>
<dataflow id="148" from="j" to="store_ln5" fromId="12" toId="17">
</dataflow>
<dataflow id="149" from="indvar_flatten" to="indvar_flatten_load" fromId="14" toId="19">
</dataflow>
<dataflow id="150" from="indvar_flatten_load" to="icmp_ln23" fromId="19" toId="20">
</dataflow>
<dataflow id="152" from="StgValue_151" to="icmp_ln23" fromId="151" toId="20">
</dataflow>
<dataflow id="153" from="indvar_flatten_load" to="add_ln23_1" fromId="19" toId="21">
</dataflow>
<dataflow id="155" from="StgValue_154" to="add_ln23_1" fromId="154" toId="21">
</dataflow>
<dataflow id="156" from="icmp_ln23" to="br_ln23" fromId="20" toId="22">
</dataflow>
<dataflow id="157" from="j" to="j_load" fromId="12" toId="23">
</dataflow>
<dataflow id="158" from="i_1" to="i_1_load" fromId="13" toId="24">
</dataflow>
<dataflow id="159" from="i_1_load" to="add_ln23" fromId="24" toId="25">
</dataflow>
<dataflow id="161" from="StgValue_160" to="add_ln23" fromId="160" toId="25">
</dataflow>
<dataflow id="163" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="162" toId="26">
</dataflow>
<dataflow id="164" from="j_load" to="tmp" fromId="23" toId="26">
</dataflow>
<dataflow id="166" from="StgValue_165" to="tmp" fromId="165" toId="26">
</dataflow>
<dataflow id="167" from="tmp" to="select_ln5" fromId="26" toId="27">
</dataflow>
<dataflow id="168" from="StgValue_144" to="select_ln5" fromId="144" toId="27">
</dataflow>
<dataflow id="169" from="j_load" to="select_ln5" fromId="23" toId="27">
</dataflow>
<dataflow id="170" from="tmp" to="select_ln23" fromId="26" toId="28">
</dataflow>
<dataflow id="171" from="add_ln23" to="select_ln23" fromId="25" toId="28">
</dataflow>
<dataflow id="172" from="i_1_load" to="select_ln23" fromId="24" toId="28">
</dataflow>
<dataflow id="173" from="select_ln23" to="trunc_ln23" fromId="28" toId="29">
</dataflow>
<dataflow id="174" from="select_ln23" to="zext_ln23" fromId="28" toId="30">
</dataflow>
<dataflow id="175" from="buff_r" to="buff_r_addr" fromId="130" toId="31">
</dataflow>
<dataflow id="177" from="StgValue_176" to="buff_r_addr" fromId="176" toId="31">
</dataflow>
<dataflow id="178" from="zext_ln23" to="buff_r_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="179" from="buff_r_addr" to="buff_r_load" fromId="31" toId="32">
</dataflow>
<dataflow id="181" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln5_2" fromId="180" toId="33">
</dataflow>
<dataflow id="182" from="select_ln5" to="lshr_ln5_2" fromId="27" toId="33">
</dataflow>
<dataflow id="183" from="StgValue_137" to="lshr_ln5_2" fromId="137" toId="33">
</dataflow>
<dataflow id="185" from="StgValue_184" to="lshr_ln5_2" fromId="184" toId="33">
</dataflow>
<dataflow id="187" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_2" fromId="186" toId="34">
</dataflow>
<dataflow id="188" from="trunc_ln23" to="tmp_2" fromId="29" toId="34">
</dataflow>
<dataflow id="189" from="lshr_ln5_2" to="tmp_2" fromId="33" toId="34">
</dataflow>
<dataflow id="190" from="tmp_2" to="zext_ln25" fromId="34" toId="35">
</dataflow>
<dataflow id="191" from="buff_A" to="buff_A_addr" fromId="131" toId="36">
</dataflow>
<dataflow id="192" from="StgValue_176" to="buff_A_addr" fromId="176" toId="36">
</dataflow>
<dataflow id="193" from="zext_ln25" to="buff_A_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="194" from="buff_A_1" to="buff_A_1_addr" fromId="132" toId="37">
</dataflow>
<dataflow id="195" from="StgValue_176" to="buff_A_1_addr" fromId="176" toId="37">
</dataflow>
<dataflow id="196" from="zext_ln25" to="buff_A_1_addr" fromId="35" toId="37">
</dataflow>
<dataflow id="198" from="_ssdm_op_PartSelect.i4.i7.i32.i32" to="lshr_ln5_3" fromId="197" toId="38">
</dataflow>
<dataflow id="199" from="select_ln5" to="lshr_ln5_3" fromId="27" toId="38">
</dataflow>
<dataflow id="201" from="StgValue_200" to="lshr_ln5_3" fromId="200" toId="38">
</dataflow>
<dataflow id="202" from="StgValue_184" to="lshr_ln5_3" fromId="184" toId="38">
</dataflow>
<dataflow id="203" from="buff_A_addr" to="buff_A_load" fromId="36" toId="39">
</dataflow>
<dataflow id="204" from="lshr_ln5_2" to="or_ln25" fromId="33" toId="40">
</dataflow>
<dataflow id="206" from="StgValue_205" to="or_ln25" fromId="205" toId="40">
</dataflow>
<dataflow id="207" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_3" fromId="186" toId="41">
</dataflow>
<dataflow id="208" from="trunc_ln23" to="tmp_3" fromId="29" toId="41">
</dataflow>
<dataflow id="209" from="or_ln25" to="tmp_3" fromId="40" toId="41">
</dataflow>
<dataflow id="210" from="tmp_3" to="zext_ln25_1" fromId="41" toId="42">
</dataflow>
<dataflow id="211" from="buff_A" to="buff_A_addr_1" fromId="131" toId="43">
</dataflow>
<dataflow id="212" from="StgValue_176" to="buff_A_addr_1" fromId="176" toId="43">
</dataflow>
<dataflow id="213" from="zext_ln25_1" to="buff_A_addr_1" fromId="42" toId="43">
</dataflow>
<dataflow id="214" from="buff_A_1" to="buff_A_1_addr_1" fromId="132" toId="44">
</dataflow>
<dataflow id="215" from="StgValue_176" to="buff_A_1_addr_1" fromId="176" toId="44">
</dataflow>
<dataflow id="216" from="zext_ln25_1" to="buff_A_1_addr_1" fromId="42" toId="44">
</dataflow>
<dataflow id="217" from="buff_A_1_addr" to="buff_A_1_load" fromId="37" toId="45">
</dataflow>
<dataflow id="218" from="buff_A_addr_1" to="buff_A_load_1" fromId="43" toId="46">
</dataflow>
<dataflow id="219" from="buff_A_1_addr_1" to="buff_A_1_load_1" fromId="44" toId="47">
</dataflow>
<dataflow id="220" from="select_ln5" to="add_ln24" fromId="27" toId="48">
</dataflow>
<dataflow id="222" from="StgValue_221" to="add_ln24" fromId="221" toId="48">
</dataflow>
<dataflow id="223" from="add_ln23_1" to="store_ln23" fromId="21" toId="49">
</dataflow>
<dataflow id="224" from="indvar_flatten" to="store_ln23" fromId="14" toId="49">
</dataflow>
<dataflow id="225" from="select_ln23" to="store_ln5" fromId="28" toId="50">
</dataflow>
<dataflow id="226" from="i_1" to="store_ln5" fromId="13" toId="50">
</dataflow>
<dataflow id="227" from="add_ln24" to="store_ln5" fromId="48" toId="51">
</dataflow>
<dataflow id="228" from="j" to="store_ln5" fromId="12" toId="51">
</dataflow>
<dataflow id="229" from="buff_r_addr" to="buff_r_load" fromId="31" toId="52">
</dataflow>
<dataflow id="230" from="buff_A_addr" to="buff_A_load" fromId="36" toId="53">
</dataflow>
<dataflow id="231" from="buff_A_1_addr" to="buff_A_1_load" fromId="37" toId="54">
</dataflow>
<dataflow id="232" from="buff_A_addr_1" to="buff_A_load_1" fromId="43" toId="55">
</dataflow>
<dataflow id="233" from="buff_A_1_addr_1" to="buff_A_1_load_1" fromId="44" toId="56">
</dataflow>
<dataflow id="234" from="buff_A_load" to="mul" fromId="53" toId="57">
</dataflow>
<dataflow id="235" from="buff_r_load" to="mul" fromId="52" toId="57">
</dataflow>
<dataflow id="236" from="buff_A_1_load" to="mul_1" fromId="54" toId="58">
</dataflow>
<dataflow id="237" from="buff_r_load" to="mul_1" fromId="52" toId="58">
</dataflow>
<dataflow id="238" from="buff_A_load_1" to="mul_2" fromId="55" toId="59">
</dataflow>
<dataflow id="239" from="buff_r_load" to="mul_2" fromId="52" toId="59">
</dataflow>
<dataflow id="240" from="buff_A_1_load_1" to="mul_3" fromId="56" toId="60">
</dataflow>
<dataflow id="241" from="buff_r_load" to="mul_3" fromId="52" toId="60">
</dataflow>
<dataflow id="242" from="buff_A_load" to="mul" fromId="53" toId="61">
</dataflow>
<dataflow id="243" from="buff_r_load" to="mul" fromId="52" toId="61">
</dataflow>
<dataflow id="244" from="buff_A_1_load" to="mul_1" fromId="54" toId="62">
</dataflow>
<dataflow id="245" from="buff_r_load" to="mul_1" fromId="52" toId="62">
</dataflow>
<dataflow id="246" from="buff_A_load_1" to="mul_2" fromId="55" toId="63">
</dataflow>
<dataflow id="247" from="buff_r_load" to="mul_2" fromId="52" toId="63">
</dataflow>
<dataflow id="248" from="buff_A_1_load_1" to="mul_3" fromId="56" toId="64">
</dataflow>
<dataflow id="249" from="buff_r_load" to="mul_3" fromId="52" toId="64">
</dataflow>
<dataflow id="250" from="lshr_ln5_3" to="zext_ln5" fromId="38" toId="65">
</dataflow>
<dataflow id="251" from="buff_s_out" to="buff_s_out_addr" fromId="133" toId="66">
</dataflow>
<dataflow id="252" from="StgValue_176" to="buff_s_out_addr" fromId="176" toId="66">
</dataflow>
<dataflow id="253" from="zext_ln5" to="buff_s_out_addr" fromId="65" toId="66">
</dataflow>
<dataflow id="254" from="buff_s_out_addr" to="buff_s_out_load" fromId="66" toId="67">
</dataflow>
<dataflow id="255" from="buff_A_load" to="mul" fromId="53" toId="68">
</dataflow>
<dataflow id="256" from="buff_r_load" to="mul" fromId="52" toId="68">
</dataflow>
<dataflow id="257" from="buff_s_out_1" to="buff_s_out_1_addr" fromId="134" toId="69">
</dataflow>
<dataflow id="258" from="StgValue_176" to="buff_s_out_1_addr" fromId="176" toId="69">
</dataflow>
<dataflow id="259" from="zext_ln5" to="buff_s_out_1_addr" fromId="65" toId="69">
</dataflow>
<dataflow id="260" from="buff_s_out_2" to="buff_s_out_2_addr" fromId="135" toId="70">
</dataflow>
<dataflow id="261" from="StgValue_176" to="buff_s_out_2_addr" fromId="176" toId="70">
</dataflow>
<dataflow id="262" from="zext_ln5" to="buff_s_out_2_addr" fromId="65" toId="70">
</dataflow>
<dataflow id="263" from="buff_s_out_3" to="buff_s_out_3_addr" fromId="136" toId="71">
</dataflow>
<dataflow id="264" from="StgValue_176" to="buff_s_out_3_addr" fromId="176" toId="71">
</dataflow>
<dataflow id="265" from="zext_ln5" to="buff_s_out_3_addr" fromId="65" toId="71">
</dataflow>
<dataflow id="266" from="buff_A_1_load" to="mul_1" fromId="54" toId="72">
</dataflow>
<dataflow id="267" from="buff_r_load" to="mul_1" fromId="52" toId="72">
</dataflow>
<dataflow id="268" from="buff_A_load_1" to="mul_2" fromId="55" toId="73">
</dataflow>
<dataflow id="269" from="buff_r_load" to="mul_2" fromId="52" toId="73">
</dataflow>
<dataflow id="270" from="buff_A_1_load_1" to="mul_3" fromId="56" toId="74">
</dataflow>
<dataflow id="271" from="buff_r_load" to="mul_3" fromId="52" toId="74">
</dataflow>
<dataflow id="272" from="buff_s_out_1_addr" to="buff_s_out_1_load" fromId="69" toId="75">
</dataflow>
<dataflow id="273" from="buff_s_out_2_addr" to="buff_s_out_2_load" fromId="70" toId="76">
</dataflow>
<dataflow id="274" from="buff_s_out_3_addr" to="buff_s_out_3_load" fromId="71" toId="77">
</dataflow>
<dataflow id="275" from="buff_s_out_addr" to="buff_s_out_load" fromId="66" toId="78">
</dataflow>
<dataflow id="276" from="buff_s_out_load" to="add" fromId="78" toId="79">
</dataflow>
<dataflow id="277" from="mul" to="add" fromId="68" toId="79">
</dataflow>
<dataflow id="278" from="buff_s_out_1_addr" to="buff_s_out_1_load" fromId="69" toId="80">
</dataflow>
<dataflow id="279" from="buff_s_out_1_load" to="add_1" fromId="80" toId="81">
</dataflow>
<dataflow id="280" from="mul_1" to="add_1" fromId="72" toId="81">
</dataflow>
<dataflow id="281" from="buff_s_out_2_addr" to="buff_s_out_2_load" fromId="70" toId="82">
</dataflow>
<dataflow id="282" from="buff_s_out_2_load" to="add_2" fromId="82" toId="83">
</dataflow>
<dataflow id="283" from="mul_2" to="add_2" fromId="73" toId="83">
</dataflow>
<dataflow id="284" from="buff_s_out_3_addr" to="buff_s_out_3_load" fromId="71" toId="84">
</dataflow>
<dataflow id="285" from="buff_s_out_3_load" to="add_3" fromId="84" toId="85">
</dataflow>
<dataflow id="286" from="mul_3" to="add_3" fromId="74" toId="85">
</dataflow>
<dataflow id="287" from="buff_s_out_load" to="add" fromId="78" toId="86">
</dataflow>
<dataflow id="288" from="mul" to="add" fromId="68" toId="86">
</dataflow>
<dataflow id="289" from="buff_s_out_1_load" to="add_1" fromId="80" toId="87">
</dataflow>
<dataflow id="290" from="mul_1" to="add_1" fromId="72" toId="87">
</dataflow>
<dataflow id="291" from="buff_s_out_2_load" to="add_2" fromId="82" toId="88">
</dataflow>
<dataflow id="292" from="mul_2" to="add_2" fromId="73" toId="88">
</dataflow>
<dataflow id="293" from="buff_s_out_3_load" to="add_3" fromId="84" toId="89">
</dataflow>
<dataflow id="294" from="mul_3" to="add_3" fromId="74" toId="89">
</dataflow>
<dataflow id="295" from="buff_s_out_load" to="add" fromId="78" toId="90">
</dataflow>
<dataflow id="296" from="mul" to="add" fromId="68" toId="90">
</dataflow>
<dataflow id="297" from="buff_s_out_1_load" to="add_1" fromId="80" toId="91">
</dataflow>
<dataflow id="298" from="mul_1" to="add_1" fromId="72" toId="91">
</dataflow>
<dataflow id="299" from="buff_s_out_2_load" to="add_2" fromId="82" toId="92">
</dataflow>
<dataflow id="300" from="mul_2" to="add_2" fromId="73" toId="92">
</dataflow>
<dataflow id="301" from="buff_s_out_3_load" to="add_3" fromId="84" toId="93">
</dataflow>
<dataflow id="302" from="mul_3" to="add_3" fromId="74" toId="93">
</dataflow>
<dataflow id="304" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="303" toId="94">
</dataflow>
<dataflow id="306" from="lp1_lp2_str" to="specloopname_ln0" fromId="305" toId="94">
</dataflow>
<dataflow id="308" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="307" toId="95">
</dataflow>
<dataflow id="310" from="StgValue_309" to="speclooptripcount_ln0" fromId="309" toId="95">
</dataflow>
<dataflow id="311" from="StgValue_309" to="speclooptripcount_ln0" fromId="309" toId="95">
</dataflow>
<dataflow id="312" from="StgValue_309" to="speclooptripcount_ln0" fromId="309" toId="95">
</dataflow>
<dataflow id="314" from="_ssdm_op_SpecPipeline" to="specpipeline_ln10" fromId="313" toId="96">
</dataflow>
<dataflow id="316" from="StgValue_315" to="specpipeline_ln10" fromId="315" toId="96">
</dataflow>
<dataflow id="318" from="StgValue_317" to="specpipeline_ln10" fromId="317" toId="96">
</dataflow>
<dataflow id="319" from="StgValue_317" to="specpipeline_ln10" fromId="317" toId="96">
</dataflow>
<dataflow id="320" from="StgValue_317" to="specpipeline_ln10" fromId="317" toId="96">
</dataflow>
<dataflow id="322" from="empty_0" to="specpipeline_ln10" fromId="321" toId="96">
</dataflow>
<dataflow id="323" from="buff_s_out_load" to="add" fromId="78" toId="97">
</dataflow>
<dataflow id="324" from="mul" to="add" fromId="68" toId="97">
</dataflow>
<dataflow id="325" from="buff_s_out_1_load" to="add_1" fromId="80" toId="98">
</dataflow>
<dataflow id="326" from="mul_1" to="add_1" fromId="72" toId="98">
</dataflow>
<dataflow id="327" from="buff_s_out_2_load" to="add_2" fromId="82" toId="99">
</dataflow>
<dataflow id="328" from="mul_2" to="add_2" fromId="73" toId="99">
</dataflow>
<dataflow id="329" from="buff_s_out_3_load" to="add_3" fromId="84" toId="100">
</dataflow>
<dataflow id="330" from="mul_3" to="add_3" fromId="74" toId="100">
</dataflow>
<dataflow id="331" from="add" to="store_ln25" fromId="97" toId="101">
</dataflow>
<dataflow id="332" from="buff_s_out_addr" to="store_ln25" fromId="66" toId="101">
</dataflow>
<dataflow id="333" from="add_1" to="store_ln25" fromId="98" toId="102">
</dataflow>
<dataflow id="334" from="buff_s_out_1_addr" to="store_ln25" fromId="69" toId="102">
</dataflow>
<dataflow id="335" from="add_2" to="store_ln25" fromId="99" toId="103">
</dataflow>
<dataflow id="336" from="buff_s_out_2_addr" to="store_ln25" fromId="70" toId="103">
</dataflow>
<dataflow id="337" from="add_3" to="store_ln25" fromId="100" toId="104">
</dataflow>
<dataflow id="338" from="buff_s_out_3_addr" to="store_ln25" fromId="71" toId="104">
</dataflow>
<dataflow id="339" from="icmp_ln23" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="340" from="icmp_ln23" to="StgValue_9" fromId="20" toId="9">
</dataflow>
</dataflows>


</stg>
