<?xml version="1.0" encoding="UTF-8"?>
<module id="Stc" HW_revision="" XML_version="1" description="Self Test Controller">

<!-- (c) Texas Instruments 2003-2012, All rights reserved. -->
<!-- Filename: Hercules_STC_ug_SPNU452A.xml                  -->
<!-- Version: 1.0                                          -->
<!--        1.1 Updated Register offset for Cpu1_xx        -->
<!--            Updated Description of registers           -->

  <register id="GlbCtrl0" acronym="GlbCtrl0" offset="0x00" width="32" description="Global Control Register 0"></register>
  <register id="GlbCtrl1" acronym="GlbCtrl1" offset="0x04" width="32" description="Global Control Register 1"></register>
  <register id="Tpr" acronym="Tpr" offset="0x08" width="32" description="Run TimeOut Counter Preload Register"></register>
  <register id="CAddr" acronym="CAddr" offset="0x0C" width="32" description="Current ROM Address Register"></register>
  <register id="CICnt" acronym="CICnt" offset="0x10" width="32" description="Current Interval Count Register"></register>
  <register id="GStat" acronym="GStat" offset="0x14" width="32" description="SelfTest Global Status Register"></register>
  <register id="FStat" acronym="FStat" offset="0x18" width="32" description="Fail Status Register"></register>
  <register id="CpuCurMisr0" acronym="CpuCurMisr0" offset="0x2C" width="32" description="Cpu Current Misr Register"></register>
  <register id="CpuCurMisr1" acronym="CpuCurMisr1" offset="0x30" width="32" description="Cpu Current Misr Register"></register>
  <register id="CpuCurMisr2" acronym="CpuCurMisr2" offset="0x44" width="32" description="Cpu Current Misr Register"></register>
  <register id="CpuCurMisr3" acronym="CpuCurMisr3" offset="0x48" width="32" description="Cpu Current Misr Register"></register>
</module>
