# Digital-electronics-1

## Labs

### _moje meno_
**Source code**
https://sk.wikipedia.org/wiki/Hlavná_stránka
```vhdl
entity gates is
    port(
        a_i    : in  std_logic;         -- Data input
        b_i    : in  std_logic; -- Data input
        c_i    : in  std_logic;
        f_o    : out std_logic;        -- OR output function
        fnand_o: out std_logic
        --fand_o : out std_logic;         -- AND output function
        --fxor_o : out std_logic          -- XOR output function
    );
end entity gates;

```

###Tabuľka
Meno | Priezvisko
------------ | -------------
Jano | Mokrý
Matej | Zelený
