// Seed: 962092424
module module_0 (
    output tri1 id_0
);
  assign id_0 = 1;
  wire id_2;
  wire id_3;
  wire id_4 = id_2;
endmodule
module module_1 (
    output tri0 id_0,
    output wire void id_1,
    input supply0 id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri id_5,
    input supply0 id_6,
    output tri id_7,
    output wor id_8,
    input wire id_9,
    output tri id_10,
    input tri1 id_11
);
  final @* id_1 = 1;
  module_0 modCall_1 (id_10);
  assign modCall_1.id_0 = 0;
  tri1 id_13, id_14;
  id_15(
      !id_0, id_9 - id_11, -1
  );
  assign id_13 = -1 || 1 - id_14;
  wire  id_16;
  wire  id_17;
  wire  id_18;
  uwire id_19 = 1;
endmodule
