{
  "module_name": "e1000_hw.h",
  "hash_id": "cab905d68ae6ff02caa8975445f31bbf44cc9b5f12e71cb14d0304416a66fba4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/e1000/e1000_hw.h",
  "human_readable_source": " \n \n\n \n\n#ifndef _E1000_HW_H_\n#define _E1000_HW_H_\n\n#include \"e1000_osdep.h\"\n\n\n \nstruct e1000_hw;\nstruct e1000_hw_stats;\n\n \n \ntypedef enum {\n\te1000_undefined = 0,\n\te1000_82542_rev2_0,\n\te1000_82542_rev2_1,\n\te1000_82543,\n\te1000_82544,\n\te1000_82540,\n\te1000_82545,\n\te1000_82545_rev_3,\n\te1000_82546,\n\te1000_ce4100,\n\te1000_82546_rev_3,\n\te1000_82541,\n\te1000_82541_rev_2,\n\te1000_82547,\n\te1000_82547_rev_2,\n\te1000_num_macs\n} e1000_mac_type;\n\ntypedef enum {\n\te1000_eeprom_uninitialized = 0,\n\te1000_eeprom_spi,\n\te1000_eeprom_microwire,\n\te1000_eeprom_flash,\n\te1000_eeprom_none,\t \n\te1000_num_eeprom_types\n} e1000_eeprom_type;\n\n \ntypedef enum {\n\te1000_media_type_copper = 0,\n\te1000_media_type_fiber = 1,\n\te1000_media_type_internal_serdes = 2,\n\te1000_num_media_types\n} e1000_media_type;\n\ntypedef enum {\n\te1000_10_half = 0,\n\te1000_10_full = 1,\n\te1000_100_half = 2,\n\te1000_100_full = 3\n} e1000_speed_duplex_type;\n\n \ntypedef enum {\n\tE1000_FC_NONE = 0,\n\tE1000_FC_RX_PAUSE = 1,\n\tE1000_FC_TX_PAUSE = 2,\n\tE1000_FC_FULL = 3,\n\tE1000_FC_DEFAULT = 0xFF\n} e1000_fc_type;\n\nstruct e1000_shadow_ram {\n\tu16 eeprom_word;\n\tbool modified;\n};\n\n \ntypedef enum {\n\te1000_bus_type_unknown = 0,\n\te1000_bus_type_pci,\n\te1000_bus_type_pcix,\n\te1000_bus_type_reserved\n} e1000_bus_type;\n\n \ntypedef enum {\n\te1000_bus_speed_unknown = 0,\n\te1000_bus_speed_33,\n\te1000_bus_speed_66,\n\te1000_bus_speed_100,\n\te1000_bus_speed_120,\n\te1000_bus_speed_133,\n\te1000_bus_speed_reserved\n} e1000_bus_speed;\n\n \ntypedef enum {\n\te1000_bus_width_unknown = 0,\n\te1000_bus_width_32,\n\te1000_bus_width_64,\n\te1000_bus_width_reserved\n} e1000_bus_width;\n\n \ntypedef enum {\n\te1000_cable_length_50 = 0,\n\te1000_cable_length_50_80,\n\te1000_cable_length_80_110,\n\te1000_cable_length_110_140,\n\te1000_cable_length_140,\n\te1000_cable_length_undefined = 0xFF\n} e1000_cable_length;\n\ntypedef enum {\n\te1000_gg_cable_length_60 = 0,\n\te1000_gg_cable_length_60_115 = 1,\n\te1000_gg_cable_length_115_150 = 2,\n\te1000_gg_cable_length_150 = 4\n} e1000_gg_cable_length;\n\ntypedef enum {\n\te1000_igp_cable_length_10 = 10,\n\te1000_igp_cable_length_20 = 20,\n\te1000_igp_cable_length_30 = 30,\n\te1000_igp_cable_length_40 = 40,\n\te1000_igp_cable_length_50 = 50,\n\te1000_igp_cable_length_60 = 60,\n\te1000_igp_cable_length_70 = 70,\n\te1000_igp_cable_length_80 = 80,\n\te1000_igp_cable_length_90 = 90,\n\te1000_igp_cable_length_100 = 100,\n\te1000_igp_cable_length_110 = 110,\n\te1000_igp_cable_length_115 = 115,\n\te1000_igp_cable_length_120 = 120,\n\te1000_igp_cable_length_130 = 130,\n\te1000_igp_cable_length_140 = 140,\n\te1000_igp_cable_length_150 = 150,\n\te1000_igp_cable_length_160 = 160,\n\te1000_igp_cable_length_170 = 170,\n\te1000_igp_cable_length_180 = 180\n} e1000_igp_cable_length;\n\ntypedef enum {\n\te1000_10bt_ext_dist_enable_normal = 0,\n\te1000_10bt_ext_dist_enable_lower,\n\te1000_10bt_ext_dist_enable_undefined = 0xFF\n} e1000_10bt_ext_dist_enable;\n\ntypedef enum {\n\te1000_rev_polarity_normal = 0,\n\te1000_rev_polarity_reversed,\n\te1000_rev_polarity_undefined = 0xFF\n} e1000_rev_polarity;\n\ntypedef enum {\n\te1000_downshift_normal = 0,\n\te1000_downshift_activated,\n\te1000_downshift_undefined = 0xFF\n} e1000_downshift;\n\ntypedef enum {\n\te1000_smart_speed_default = 0,\n\te1000_smart_speed_on,\n\te1000_smart_speed_off\n} e1000_smart_speed;\n\ntypedef enum {\n\te1000_polarity_reversal_enabled = 0,\n\te1000_polarity_reversal_disabled,\n\te1000_polarity_reversal_undefined = 0xFF\n} e1000_polarity_reversal;\n\ntypedef enum {\n\te1000_auto_x_mode_manual_mdi = 0,\n\te1000_auto_x_mode_manual_mdix,\n\te1000_auto_x_mode_auto1,\n\te1000_auto_x_mode_auto2,\n\te1000_auto_x_mode_undefined = 0xFF\n} e1000_auto_x_mode;\n\ntypedef enum {\n\te1000_1000t_rx_status_not_ok = 0,\n\te1000_1000t_rx_status_ok,\n\te1000_1000t_rx_status_undefined = 0xFF\n} e1000_1000t_rx_status;\n\ntypedef enum {\n\te1000_phy_m88 = 0,\n\te1000_phy_igp,\n\te1000_phy_8211,\n\te1000_phy_8201,\n\te1000_phy_undefined = 0xFF\n} e1000_phy_type;\n\ntypedef enum {\n\te1000_ms_hw_default = 0,\n\te1000_ms_force_master,\n\te1000_ms_force_slave,\n\te1000_ms_auto\n} e1000_ms_type;\n\ntypedef enum {\n\te1000_ffe_config_enabled = 0,\n\te1000_ffe_config_active,\n\te1000_ffe_config_blocked\n} e1000_ffe_config;\n\ntypedef enum {\n\te1000_dsp_config_disabled = 0,\n\te1000_dsp_config_enabled,\n\te1000_dsp_config_activated,\n\te1000_dsp_config_undefined = 0xFF\n} e1000_dsp_config;\n\nstruct e1000_phy_info {\n\te1000_cable_length cable_length;\n\te1000_10bt_ext_dist_enable extended_10bt_distance;\n\te1000_rev_polarity cable_polarity;\n\te1000_downshift downshift;\n\te1000_polarity_reversal polarity_correction;\n\te1000_auto_x_mode mdix_mode;\n\te1000_1000t_rx_status local_rx;\n\te1000_1000t_rx_status remote_rx;\n};\n\nstruct e1000_phy_stats {\n\tu32 idle_errors;\n\tu32 receive_errors;\n};\n\nstruct e1000_eeprom_info {\n\te1000_eeprom_type type;\n\tu16 word_size;\n\tu16 opcode_bits;\n\tu16 address_bits;\n\tu16 delay_usec;\n\tu16 page_size;\n};\n\n \n#define E1000_HOST_IF_MAX_SIZE  2048\n\ntypedef enum {\n\te1000_byte_align = 0,\n\te1000_word_align = 1,\n\te1000_dword_align = 2\n} e1000_align_type;\n\n \n#define E1000_SUCCESS      0\n#define E1000_ERR_EEPROM   1\n#define E1000_ERR_PHY      2\n#define E1000_ERR_CONFIG   3\n#define E1000_ERR_PARAM    4\n#define E1000_ERR_MAC_TYPE 5\n#define E1000_ERR_PHY_TYPE 6\n#define E1000_ERR_RESET   9\n#define E1000_ERR_MASTER_REQUESTS_PENDING 10\n#define E1000_ERR_HOST_INTERFACE_COMMAND 11\n#define E1000_BLK_PHY_RESET   12\n\n#define E1000_BYTE_SWAP_WORD(_value) ((((_value) & 0x00ff) << 8) | \\\n                                     (((_value) & 0xff00) >> 8))\n\n \n \ns32 e1000_reset_hw(struct e1000_hw *hw);\ns32 e1000_init_hw(struct e1000_hw *hw);\ns32 e1000_set_mac_type(struct e1000_hw *hw);\nvoid e1000_set_media_type(struct e1000_hw *hw);\n\n \ns32 e1000_setup_link(struct e1000_hw *hw);\ns32 e1000_phy_setup_autoneg(struct e1000_hw *hw);\nvoid e1000_config_collision_dist(struct e1000_hw *hw);\ns32 e1000_check_for_link(struct e1000_hw *hw);\ns32 e1000_get_speed_and_duplex(struct e1000_hw *hw, u16 * speed, u16 * duplex);\ns32 e1000_force_mac_fc(struct e1000_hw *hw);\n\n \ns32 e1000_read_phy_reg(struct e1000_hw *hw, u32 reg_addr, u16 * phy_data);\ns32 e1000_write_phy_reg(struct e1000_hw *hw, u32 reg_addr, u16 data);\ns32 e1000_phy_hw_reset(struct e1000_hw *hw);\ns32 e1000_phy_reset(struct e1000_hw *hw);\ns32 e1000_phy_get_info(struct e1000_hw *hw, struct e1000_phy_info *phy_info);\ns32 e1000_validate_mdi_setting(struct e1000_hw *hw);\n\n \ns32 e1000_init_eeprom_params(struct e1000_hw *hw);\n\n \nu32 e1000_enable_mng_pass_thru(struct e1000_hw *hw);\n\n#define E1000_MNG_DHCP_TX_PAYLOAD_CMD   64\n#define E1000_HI_MAX_MNG_DATA_LENGTH    0x6F8\t \n\n#define E1000_MNG_DHCP_COMMAND_TIMEOUT  10\t \n#define E1000_MNG_DHCP_COOKIE_OFFSET    0x6F0\t \n#define E1000_MNG_DHCP_COOKIE_LENGTH    0x10\t \n#define E1000_MNG_IAMT_MODE             0x3\n#define E1000_MNG_ICH_IAMT_MODE         0x2\n#define E1000_IAMT_SIGNATURE            0x544D4149\t \n\n#define E1000_MNG_DHCP_COOKIE_STATUS_PARSING_SUPPORT 0x1\t \n#define E1000_MNG_DHCP_COOKIE_STATUS_VLAN_SUPPORT    0x2\t \n#define E1000_VFTA_ENTRY_SHIFT                       0x5\n#define E1000_VFTA_ENTRY_MASK                        0x7F\n#define E1000_VFTA_ENTRY_BIT_SHIFT_MASK              0x1F\n\nstruct e1000_host_mng_command_header {\n\tu8 command_id;\n\tu8 checksum;\n\tu16 reserved1;\n\tu16 reserved2;\n\tu16 command_length;\n};\n\nstruct e1000_host_mng_command_info {\n\tstruct e1000_host_mng_command_header command_header;\t \n\tu8 command_data[E1000_HI_MAX_MNG_DATA_LENGTH];\t \n};\n#ifdef __BIG_ENDIAN\nstruct e1000_host_mng_dhcp_cookie {\n\tu32 signature;\n\tu16 vlan_id;\n\tu8 reserved0;\n\tu8 status;\n\tu32 reserved1;\n\tu8 checksum;\n\tu8 reserved3;\n\tu16 reserved2;\n};\n#else\nstruct e1000_host_mng_dhcp_cookie {\n\tu32 signature;\n\tu8 status;\n\tu8 reserved0;\n\tu16 vlan_id;\n\tu32 reserved1;\n\tu16 reserved2;\n\tu8 reserved3;\n\tu8 checksum;\n};\n#endif\n\ns32 e1000_read_eeprom(struct e1000_hw *hw, u16 reg, u16 words, u16 * data);\ns32 e1000_validate_eeprom_checksum(struct e1000_hw *hw);\ns32 e1000_update_eeprom_checksum(struct e1000_hw *hw);\ns32 e1000_write_eeprom(struct e1000_hw *hw, u16 reg, u16 words, u16 * data);\ns32 e1000_read_mac_addr(struct e1000_hw *hw);\n\n \nu32 e1000_hash_mc_addr(struct e1000_hw *hw, u8 * mc_addr);\nvoid e1000_rar_set(struct e1000_hw *hw, u8 * mc_addr, u32 rar_index);\nvoid e1000_write_vfta(struct e1000_hw *hw, u32 offset, u32 value);\n\n \ns32 e1000_setup_led(struct e1000_hw *hw);\ns32 e1000_cleanup_led(struct e1000_hw *hw);\ns32 e1000_led_on(struct e1000_hw *hw);\ns32 e1000_led_off(struct e1000_hw *hw);\n\n \n\n \nvoid e1000_reset_adaptive(struct e1000_hw *hw);\nvoid e1000_update_adaptive(struct e1000_hw *hw);\nvoid e1000_get_bus_info(struct e1000_hw *hw);\nvoid e1000_pci_set_mwi(struct e1000_hw *hw);\nvoid e1000_pci_clear_mwi(struct e1000_hw *hw);\nvoid e1000_pcix_set_mmrbc(struct e1000_hw *hw, int mmrbc);\nint e1000_pcix_get_mmrbc(struct e1000_hw *hw);\n \nvoid e1000_io_write(struct e1000_hw *hw, unsigned long port, u32 value);\n\n#define E1000_READ_REG_IO(a, reg) \\\n    e1000_read_reg_io((a), E1000_##reg)\n#define E1000_WRITE_REG_IO(a, reg, val) \\\n    e1000_write_reg_io((a), E1000_##reg, val)\n\n \n#define E1000_DEV_ID_82542               0x1000\n#define E1000_DEV_ID_82543GC_FIBER       0x1001\n#define E1000_DEV_ID_82543GC_COPPER      0x1004\n#define E1000_DEV_ID_82544EI_COPPER      0x1008\n#define E1000_DEV_ID_82544EI_FIBER       0x1009\n#define E1000_DEV_ID_82544GC_COPPER      0x100C\n#define E1000_DEV_ID_82544GC_LOM         0x100D\n#define E1000_DEV_ID_82540EM             0x100E\n#define E1000_DEV_ID_82540EM_LOM         0x1015\n#define E1000_DEV_ID_82540EP_LOM         0x1016\n#define E1000_DEV_ID_82540EP             0x1017\n#define E1000_DEV_ID_82540EP_LP          0x101E\n#define E1000_DEV_ID_82545EM_COPPER      0x100F\n#define E1000_DEV_ID_82545EM_FIBER       0x1011\n#define E1000_DEV_ID_82545GM_COPPER      0x1026\n#define E1000_DEV_ID_82545GM_FIBER       0x1027\n#define E1000_DEV_ID_82545GM_SERDES      0x1028\n#define E1000_DEV_ID_82546EB_COPPER      0x1010\n#define E1000_DEV_ID_82546EB_FIBER       0x1012\n#define E1000_DEV_ID_82546EB_QUAD_COPPER 0x101D\n#define E1000_DEV_ID_82541EI             0x1013\n#define E1000_DEV_ID_82541EI_MOBILE      0x1018\n#define E1000_DEV_ID_82541ER_LOM         0x1014\n#define E1000_DEV_ID_82541ER             0x1078\n#define E1000_DEV_ID_82547GI             0x1075\n#define E1000_DEV_ID_82541GI             0x1076\n#define E1000_DEV_ID_82541GI_MOBILE      0x1077\n#define E1000_DEV_ID_82541GI_LF          0x107C\n#define E1000_DEV_ID_82546GB_COPPER      0x1079\n#define E1000_DEV_ID_82546GB_FIBER       0x107A\n#define E1000_DEV_ID_82546GB_SERDES      0x107B\n#define E1000_DEV_ID_82546GB_PCIE        0x108A\n#define E1000_DEV_ID_82546GB_QUAD_COPPER 0x1099\n#define E1000_DEV_ID_82547EI             0x1019\n#define E1000_DEV_ID_82547EI_MOBILE      0x101A\n#define E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3 0x10B5\n#define E1000_DEV_ID_INTEL_CE4100_GBE    0x2E6E\n\n#define NODE_ADDRESS_SIZE 6\n\n \n#define MAC_DECODE_SIZE (128 * 1024)\n\n#define E1000_82542_2_0_REV_ID 2\n#define E1000_82542_2_1_REV_ID 3\n#define E1000_REVISION_0       0\n#define E1000_REVISION_1       1\n#define E1000_REVISION_2       2\n#define E1000_REVISION_3       3\n\n#define SPEED_10    10\n#define SPEED_100   100\n#define SPEED_1000  1000\n#define HALF_DUPLEX 1\n#define FULL_DUPLEX 2\n\n \n#define ENET_HEADER_SIZE             14\n#define MINIMUM_ETHERNET_FRAME_SIZE  64\t \n#define ETHERNET_FCS_SIZE            4\n#define MINIMUM_ETHERNET_PACKET_SIZE \\\n    (MINIMUM_ETHERNET_FRAME_SIZE - ETHERNET_FCS_SIZE)\n#define CRC_LENGTH                   ETHERNET_FCS_SIZE\n#define MAX_JUMBO_FRAME_SIZE         0x3F00\n\n \n#define VLAN_TAG_SIZE  4\t \n\n \n#define ETHERNET_IEEE_VLAN_TYPE 0x8100\t \n#define ETHERNET_IP_TYPE        0x0800\t \n#define ETHERNET_ARP_TYPE       0x0806\t \n\n \n#define IP_PROTOCOL_TCP    6\n#define IP_PROTOCOL_UDP    0x11\n\n \n#define POLL_IMS_ENABLE_MASK ( \\\n    E1000_IMS_RXDMT0 |         \\\n    E1000_IMS_RXSEQ)\n\n \n#define IMS_ENABLE_MASK ( \\\n    E1000_IMS_RXT0   |    \\\n    E1000_IMS_TXDW   |    \\\n    E1000_IMS_RXDMT0 |    \\\n    E1000_IMS_RXSEQ  |    \\\n    E1000_IMS_LSC)\n\n \n#define E1000_RAR_ENTRIES 15\n\n#define MIN_NUMBER_OF_DESCRIPTORS  8\n#define MAX_NUMBER_OF_DESCRIPTORS  0xFFF8\n\n \nstruct e1000_rx_desc {\n\t__le64 buffer_addr;\t \n\t__le16 length;\t\t \n\t__le16 csum;\t\t \n\tu8 status;\t\t \n\tu8 errors;\t\t \n\t__le16 special;\n};\n\n \nunion e1000_rx_desc_extended {\n\tstruct {\n\t\t__le64 buffer_addr;\n\t\t__le64 reserved;\n\t} read;\n\tstruct {\n\t\tstruct {\n\t\t\t__le32 mrq;\t \n\t\t\tunion {\n\t\t\t\t__le32 rss;\t \n\t\t\t\tstruct {\n\t\t\t\t\t__le16 ip_id;\t \n\t\t\t\t\t__le16 csum;\t \n\t\t\t\t} csum_ip;\n\t\t\t} hi_dword;\n\t\t} lower;\n\t\tstruct {\n\t\t\t__le32 status_error;\t \n\t\t\t__le16 length;\n\t\t\t__le16 vlan;\t \n\t\t} upper;\n\t} wb;\t\t\t \n};\n\n#define MAX_PS_BUFFERS 4\n \nunion e1000_rx_desc_packet_split {\n\tstruct {\n\t\t \n\t\t__le64 buffer_addr[MAX_PS_BUFFERS];\n\t} read;\n\tstruct {\n\t\tstruct {\n\t\t\t__le32 mrq;\t \n\t\t\tunion {\n\t\t\t\t__le32 rss;\t \n\t\t\t\tstruct {\n\t\t\t\t\t__le16 ip_id;\t \n\t\t\t\t\t__le16 csum;\t \n\t\t\t\t} csum_ip;\n\t\t\t} hi_dword;\n\t\t} lower;\n\t\tstruct {\n\t\t\t__le32 status_error;\t \n\t\t\t__le16 length0;\t \n\t\t\t__le16 vlan;\t \n\t\t} middle;\n\t\tstruct {\n\t\t\t__le16 header_status;\n\t\t\t__le16 length[3];\t \n\t\t} upper;\n\t\t__le64 reserved;\n\t} wb;\t\t\t \n};\n\n \n#define E1000_RXD_STAT_DD       0x01\t \n#define E1000_RXD_STAT_EOP      0x02\t \n#define E1000_RXD_STAT_IXSM     0x04\t \n#define E1000_RXD_STAT_VP       0x08\t \n#define E1000_RXD_STAT_UDPCS    0x10\t \n#define E1000_RXD_STAT_TCPCS    0x20\t \n#define E1000_RXD_STAT_IPCS     0x40\t \n#define E1000_RXD_STAT_PIF      0x80\t \n#define E1000_RXD_STAT_IPIDV    0x200\t \n#define E1000_RXD_STAT_UDPV     0x400\t \n#define E1000_RXD_STAT_ACK      0x8000\t \n#define E1000_RXD_ERR_CE        0x01\t \n#define E1000_RXD_ERR_SE        0x02\t \n#define E1000_RXD_ERR_SEQ       0x04\t \n#define E1000_RXD_ERR_CXE       0x10\t \n#define E1000_RXD_ERR_TCPE      0x20\t \n#define E1000_RXD_ERR_IPE       0x40\t \n#define E1000_RXD_ERR_RXE       0x80\t \n#define E1000_RXD_SPC_VLAN_MASK 0x0FFF\t \n#define E1000_RXD_SPC_PRI_MASK  0xE000\t \n#define E1000_RXD_SPC_PRI_SHIFT 13\n#define E1000_RXD_SPC_CFI_MASK  0x1000\t \n#define E1000_RXD_SPC_CFI_SHIFT 12\n\n#define E1000_RXDEXT_STATERR_CE    0x01000000\n#define E1000_RXDEXT_STATERR_SE    0x02000000\n#define E1000_RXDEXT_STATERR_SEQ   0x04000000\n#define E1000_RXDEXT_STATERR_CXE   0x10000000\n#define E1000_RXDEXT_STATERR_TCPE  0x20000000\n#define E1000_RXDEXT_STATERR_IPE   0x40000000\n#define E1000_RXDEXT_STATERR_RXE   0x80000000\n\n#define E1000_RXDPS_HDRSTAT_HDRSP        0x00008000\n#define E1000_RXDPS_HDRSTAT_HDRLEN_MASK  0x000003FF\n\n \n#define E1000_RXD_ERR_FRAME_ERR_MASK ( \\\n    E1000_RXD_ERR_CE  |                \\\n    E1000_RXD_ERR_SE  |                \\\n    E1000_RXD_ERR_SEQ |                \\\n    E1000_RXD_ERR_CXE |                \\\n    E1000_RXD_ERR_RXE)\n\n \n#define E1000_RXDEXT_ERR_FRAME_ERR_MASK ( \\\n    E1000_RXDEXT_STATERR_CE  |            \\\n    E1000_RXDEXT_STATERR_SE  |            \\\n    E1000_RXDEXT_STATERR_SEQ |            \\\n    E1000_RXDEXT_STATERR_CXE |            \\\n    E1000_RXDEXT_STATERR_RXE)\n\n \nstruct e1000_tx_desc {\n\t__le64 buffer_addr;\t \n\tunion {\n\t\t__le32 data;\n\t\tstruct {\n\t\t\t__le16 length;\t \n\t\t\tu8 cso;\t \n\t\t\tu8 cmd;\t \n\t\t} flags;\n\t} lower;\n\tunion {\n\t\t__le32 data;\n\t\tstruct {\n\t\t\tu8 status;\t \n\t\t\tu8 css;\t \n\t\t\t__le16 special;\n\t\t} fields;\n\t} upper;\n};\n\n \n#define E1000_TXD_DTYP_D     0x00100000\t \n#define E1000_TXD_DTYP_C     0x00000000\t \n#define E1000_TXD_POPTS_IXSM 0x01\t \n#define E1000_TXD_POPTS_TXSM 0x02\t \n#define E1000_TXD_CMD_EOP    0x01000000\t \n#define E1000_TXD_CMD_IFCS   0x02000000\t \n#define E1000_TXD_CMD_IC     0x04000000\t \n#define E1000_TXD_CMD_RS     0x08000000\t \n#define E1000_TXD_CMD_RPS    0x10000000\t \n#define E1000_TXD_CMD_DEXT   0x20000000\t \n#define E1000_TXD_CMD_VLE    0x40000000\t \n#define E1000_TXD_CMD_IDE    0x80000000\t \n#define E1000_TXD_STAT_DD    0x00000001\t \n#define E1000_TXD_STAT_EC    0x00000002\t \n#define E1000_TXD_STAT_LC    0x00000004\t \n#define E1000_TXD_STAT_TU    0x00000008\t \n#define E1000_TXD_CMD_TCP    0x01000000\t \n#define E1000_TXD_CMD_IP     0x02000000\t \n#define E1000_TXD_CMD_TSE    0x04000000\t \n#define E1000_TXD_STAT_TC    0x00000004\t \n\n \nstruct e1000_context_desc {\n\tunion {\n\t\t__le32 ip_config;\n\t\tstruct {\n\t\t\tu8 ipcss;\t \n\t\t\tu8 ipcso;\t \n\t\t\t__le16 ipcse;\t \n\t\t} ip_fields;\n\t} lower_setup;\n\tunion {\n\t\t__le32 tcp_config;\n\t\tstruct {\n\t\t\tu8 tucss;\t \n\t\t\tu8 tucso;\t \n\t\t\t__le16 tucse;\t \n\t\t} tcp_fields;\n\t} upper_setup;\n\t__le32 cmd_and_length;\t \n\tunion {\n\t\t__le32 data;\n\t\tstruct {\n\t\t\tu8 status;\t \n\t\t\tu8 hdr_len;\t \n\t\t\t__le16 mss;\t \n\t\t} fields;\n\t} tcp_seg_setup;\n};\n\n \nstruct e1000_data_desc {\n\t__le64 buffer_addr;\t \n\tunion {\n\t\t__le32 data;\n\t\tstruct {\n\t\t\t__le16 length;\t \n\t\t\tu8 typ_len_ext;\t \n\t\t\tu8 cmd;\t \n\t\t} flags;\n\t} lower;\n\tunion {\n\t\t__le32 data;\n\t\tstruct {\n\t\t\tu8 status;\t \n\t\t\tu8 popts;\t \n\t\t\t__le16 special;\t \n\t\t} fields;\n\t} upper;\n};\n\n \n#define E1000_NUM_UNICAST          16\t \n#define E1000_MC_TBL_SIZE          128\t \n#define E1000_VLAN_FILTER_TBL_SIZE 128\t \n\n \nstruct e1000_rar {\n\tvolatile __le32 low;\t \n\tvolatile __le32 high;\t \n};\n\n \n#define E1000_NUM_MTA_REGISTERS 128\n\n \nstruct e1000_ipv4_at_entry {\n\tvolatile u32 ipv4_addr;\t \n\tvolatile u32 reserved;\n};\n\n \n#define E1000_WAKEUP_IP_ADDRESS_COUNT_MAX 4\n#define E1000_IP4AT_SIZE                  E1000_WAKEUP_IP_ADDRESS_COUNT_MAX\n#define E1000_IP6AT_SIZE                  1\n\n \nstruct e1000_ipv6_at_entry {\n\tvolatile u8 ipv6_addr[16];\n};\n\n \nstruct e1000_fflt_entry {\n\tvolatile u32 length;\t \n\tvolatile u32 reserved;\n};\n\n \nstruct e1000_ffmt_entry {\n\tvolatile u32 mask;\t \n\tvolatile u32 reserved;\n};\n\n \nstruct e1000_ffvt_entry {\n\tvolatile u32 value;\t \n\tvolatile u32 reserved;\n};\n\n \n#define E1000_FLEXIBLE_FILTER_COUNT_MAX 4\n\n \n#define E1000_FLEXIBLE_FILTER_SIZE_MAX  128\n\n#define E1000_FFLT_SIZE E1000_FLEXIBLE_FILTER_COUNT_MAX\n#define E1000_FFMT_SIZE E1000_FLEXIBLE_FILTER_SIZE_MAX\n#define E1000_FFVT_SIZE E1000_FLEXIBLE_FILTER_SIZE_MAX\n\n#define E1000_DISABLE_SERDES_LOOPBACK   0x0400\n\n \n#define E1000_CTRL     0x00000\t \n#define E1000_CTRL_DUP 0x00004\t \n#define E1000_STATUS   0x00008\t \n#define E1000_EECD     0x00010\t \n#define E1000_EERD     0x00014\t \n#define E1000_CTRL_EXT 0x00018\t \n#define E1000_FLA      0x0001C\t \n#define E1000_MDIC     0x00020\t \n\n#define INTEL_CE_GBE_MDIO_RCOMP_BASE    (hw->ce4100_gbe_mdio_base_virt)\n#define E1000_MDIO_STS  (INTEL_CE_GBE_MDIO_RCOMP_BASE + 0)\n#define E1000_MDIO_CMD  (INTEL_CE_GBE_MDIO_RCOMP_BASE + 4)\n#define E1000_MDIO_DRV  (INTEL_CE_GBE_MDIO_RCOMP_BASE + 8)\n#define E1000_MDC_CMD   (INTEL_CE_GBE_MDIO_RCOMP_BASE + 0xC)\n#define E1000_RCOMP_CTL (INTEL_CE_GBE_MDIO_RCOMP_BASE + 0x20)\n#define E1000_RCOMP_STS (INTEL_CE_GBE_MDIO_RCOMP_BASE + 0x24)\n\n#define E1000_SCTL     0x00024\t \n#define E1000_FEXTNVM  0x00028\t \n#define E1000_FCAL     0x00028\t \n#define E1000_FCAH     0x0002C\t \n#define E1000_FCT      0x00030\t \n#define E1000_VET      0x00038\t \n#define E1000_ICR      0x000C0\t \n#define E1000_ITR      0x000C4\t \n#define E1000_ICS      0x000C8\t \n#define E1000_IMS      0x000D0\t \n#define E1000_IMC      0x000D8\t \n#define E1000_IAM      0x000E0\t \n\n \n#define E1000_CTL_AUX  0x000E0\n#define E1000_CTL_AUX_END_SEL_SHIFT     10\n#define E1000_CTL_AUX_ENDIANESS_SHIFT   8\n#define E1000_CTL_AUX_RGMII_RMII_SHIFT  0\n\n \n#define E1000_CTL_AUX_DES_PKT   (0x0 << E1000_CTL_AUX_END_SEL_SHIFT)\n \n#define E1000_CTL_AUX_DES       (0x1 << E1000_CTL_AUX_END_SEL_SHIFT)\n \n#define E1000_CTL_AUX_PKT       (0x2 << E1000_CTL_AUX_END_SEL_SHIFT)\n \n#define E1000_CTL_AUX_ALL       (0x3 << E1000_CTL_AUX_END_SEL_SHIFT)\n\n#define E1000_CTL_AUX_RGMII     (0x0 << E1000_CTL_AUX_RGMII_RMII_SHIFT)\n#define E1000_CTL_AUX_RMII      (0x1 << E1000_CTL_AUX_RGMII_RMII_SHIFT)\n\n \n#define E1000_CTL_AUX_LWLE_BBE  (0x0 << E1000_CTL_AUX_ENDIANESS_SHIFT)\n#define E1000_CTL_AUX_LWLE_BLE  (0x1 << E1000_CTL_AUX_ENDIANESS_SHIFT)\n#define E1000_CTL_AUX_LWBE_BBE  (0x2 << E1000_CTL_AUX_ENDIANESS_SHIFT)\n#define E1000_CTL_AUX_LWBE_BLE  (0x3 << E1000_CTL_AUX_ENDIANESS_SHIFT)\n\n#define E1000_RCTL     0x00100\t \n#define E1000_RDTR1    0x02820\t \n#define E1000_RDBAL1   0x02900\t \n#define E1000_RDBAH1   0x02904\t \n#define E1000_RDLEN1   0x02908\t \n#define E1000_RDH1     0x02910\t \n#define E1000_RDT1     0x02918\t \n#define E1000_FCTTV    0x00170\t \n#define E1000_TXCW     0x00178\t \n#define E1000_RXCW     0x00180\t \n#define E1000_TCTL     0x00400\t \n#define E1000_TCTL_EXT 0x00404\t \n#define E1000_TIPG     0x00410\t \n#define E1000_TBT      0x00448\t \n#define E1000_AIT      0x00458\t \n#define E1000_LEDCTL   0x00E00\t \n#define E1000_EXTCNF_CTRL  0x00F00\t \n#define E1000_EXTCNF_SIZE  0x00F08\t \n#define E1000_PHY_CTRL     0x00F10\t \n#define FEXTNVM_SW_CONFIG  0x0001\n#define E1000_PBA      0x01000\t \n#define E1000_PBS      0x01008\t \n#define E1000_EEMNGCTL 0x01010\t \n#define E1000_FLASH_UPDATES 1000\n#define E1000_EEARBC   0x01024\t \n#define E1000_FLASHT   0x01028\t \n#define E1000_EEWR     0x0102C\t \n#define E1000_FLSWCTL  0x01030\t \n#define E1000_FLSWDATA 0x01034\t \n#define E1000_FLSWCNT  0x01038\t \n#define E1000_FLOP     0x0103C\t \n#define E1000_ERT      0x02008\t \n#define E1000_FCRTL    0x02160\t \n#define E1000_FCRTH    0x02168\t \n#define E1000_PSRCTL   0x02170\t \n#define E1000_RDFH     0x02410   \n#define E1000_RDFT     0x02418   \n#define E1000_RDFHS    0x02420   \n#define E1000_RDFTS    0x02428   \n#define E1000_RDFPC    0x02430   \n#define E1000_RDBAL    0x02800\t \n#define E1000_RDBAH    0x02804\t \n#define E1000_RDLEN    0x02808\t \n#define E1000_RDH      0x02810\t \n#define E1000_RDT      0x02818\t \n#define E1000_RDTR     0x02820\t \n#define E1000_RDBAL0   E1000_RDBAL\t \n#define E1000_RDBAH0   E1000_RDBAH\t \n#define E1000_RDLEN0   E1000_RDLEN\t \n#define E1000_RDH0     E1000_RDH\t \n#define E1000_RDT0     E1000_RDT\t \n#define E1000_RDTR0    E1000_RDTR\t \n#define E1000_RXDCTL   0x02828\t \n#define E1000_RXDCTL1  0x02928\t \n#define E1000_RADV     0x0282C\t \n#define E1000_RSRPD    0x02C00\t \n#define E1000_RAID     0x02C08\t \n#define E1000_TXDMAC   0x03000\t \n#define E1000_KABGTXD  0x03004\t \n#define E1000_TDFH     0x03410\t \n#define E1000_TDFT     0x03418\t \n#define E1000_TDFHS    0x03420\t \n#define E1000_TDFTS    0x03428\t \n#define E1000_TDFPC    0x03430\t \n#define E1000_TDBAL    0x03800\t \n#define E1000_TDBAH    0x03804\t \n#define E1000_TDLEN    0x03808\t \n#define E1000_TDH      0x03810\t \n#define E1000_TDT      0x03818\t \n#define E1000_TIDV     0x03820\t \n#define E1000_TXDCTL   0x03828\t \n#define E1000_TADV     0x0382C\t \n#define E1000_TSPMT    0x03830\t \n#define E1000_TARC0    0x03840\t \n#define E1000_TDBAL1   0x03900\t \n#define E1000_TDBAH1   0x03904\t \n#define E1000_TDLEN1   0x03908\t \n#define E1000_TDH1     0x03910\t \n#define E1000_TDT1     0x03918\t \n#define E1000_TXDCTL1  0x03928\t \n#define E1000_TARC1    0x03940\t \n#define E1000_CRCERRS  0x04000\t \n#define E1000_ALGNERRC 0x04004\t \n#define E1000_SYMERRS  0x04008\t \n#define E1000_RXERRC   0x0400C\t \n#define E1000_MPC      0x04010\t \n#define E1000_SCC      0x04014\t \n#define E1000_ECOL     0x04018\t \n#define E1000_MCC      0x0401C\t \n#define E1000_LATECOL  0x04020\t \n#define E1000_COLC     0x04028\t \n#define E1000_DC       0x04030\t \n#define E1000_TNCRS    0x04034\t \n#define E1000_SEC      0x04038\t \n#define E1000_CEXTERR  0x0403C\t \n#define E1000_RLEC     0x04040\t \n#define E1000_XONRXC   0x04048\t \n#define E1000_XONTXC   0x0404C\t \n#define E1000_XOFFRXC  0x04050\t \n#define E1000_XOFFTXC  0x04054\t \n#define E1000_FCRUC    0x04058\t \n#define E1000_PRC64    0x0405C\t \n#define E1000_PRC127   0x04060\t \n#define E1000_PRC255   0x04064\t \n#define E1000_PRC511   0x04068\t \n#define E1000_PRC1023  0x0406C\t \n#define E1000_PRC1522  0x04070\t \n#define E1000_GPRC     0x04074\t \n#define E1000_BPRC     0x04078\t \n#define E1000_MPRC     0x0407C\t \n#define E1000_GPTC     0x04080\t \n#define E1000_GORCL    0x04088\t \n#define E1000_GORCH    0x0408C\t \n#define E1000_GOTCL    0x04090\t \n#define E1000_GOTCH    0x04094\t \n#define E1000_RNBC     0x040A0\t \n#define E1000_RUC      0x040A4\t \n#define E1000_RFC      0x040A8\t \n#define E1000_ROC      0x040AC\t \n#define E1000_RJC      0x040B0\t \n#define E1000_MGTPRC   0x040B4\t \n#define E1000_MGTPDC   0x040B8\t \n#define E1000_MGTPTC   0x040BC\t \n#define E1000_TORL     0x040C0\t \n#define E1000_TORH     0x040C4\t \n#define E1000_TOTL     0x040C8\t \n#define E1000_TOTH     0x040CC\t \n#define E1000_TPR      0x040D0\t \n#define E1000_TPT      0x040D4\t \n#define E1000_PTC64    0x040D8\t \n#define E1000_PTC127   0x040DC\t \n#define E1000_PTC255   0x040E0\t \n#define E1000_PTC511   0x040E4\t \n#define E1000_PTC1023  0x040E8\t \n#define E1000_PTC1522  0x040EC\t \n#define E1000_MPTC     0x040F0\t \n#define E1000_BPTC     0x040F4\t \n#define E1000_TSCTC    0x040F8\t \n#define E1000_TSCTFC   0x040FC\t \n#define E1000_IAC      0x04100\t \n#define E1000_ICRXPTC  0x04104\t \n#define E1000_ICRXATC  0x04108\t \n#define E1000_ICTXPTC  0x0410C\t \n#define E1000_ICTXATC  0x04110\t \n#define E1000_ICTXQEC  0x04118\t \n#define E1000_ICTXQMTC 0x0411C\t \n#define E1000_ICRXDMTC 0x04120\t \n#define E1000_ICRXOC   0x04124\t \n#define E1000_RXCSUM   0x05000\t \n#define E1000_RFCTL    0x05008\t \n#define E1000_MTA      0x05200\t \n#define E1000_RA       0x05400\t \n#define E1000_VFTA     0x05600\t \n#define E1000_WUC      0x05800\t \n#define E1000_WUFC     0x05808\t \n#define E1000_WUS      0x05810\t \n#define E1000_MANC     0x05820\t \n#define E1000_IPAV     0x05838\t \n#define E1000_IP4AT    0x05840\t \n#define E1000_IP6AT    0x05880\t \n#define E1000_WUPL     0x05900\t \n#define E1000_WUPM     0x05A00\t \n#define E1000_FFLT     0x05F00\t \n#define E1000_HOST_IF  0x08800\t \n#define E1000_FFMT     0x09000\t \n#define E1000_FFVT     0x09800\t \n\n#define E1000_KUMCTRLSTA 0x00034\t \n#define E1000_MDPHYA     0x0003C\t \n#define E1000_MANC2H     0x05860\t \n#define E1000_SW_FW_SYNC 0x05B5C\t \n\n#define E1000_GCR       0x05B00\t \n#define E1000_GSCL_1    0x05B10\t \n#define E1000_GSCL_2    0x05B14\t \n#define E1000_GSCL_3    0x05B18\t \n#define E1000_GSCL_4    0x05B1C\t \n#define E1000_FACTPS    0x05B30\t \n#define E1000_SWSM      0x05B50\t \n#define E1000_FWSM      0x05B54\t \n#define E1000_FFLT_DBG  0x05F04\t \n#define E1000_HICR      0x08F00\t \n\n \n#define E1000_CPUVEC    0x02C10\t \n#define E1000_MRQC      0x05818\t \n#define E1000_RETA      0x05C00\t \n#define E1000_RSSRK     0x05C80\t \n#define E1000_RSSIM     0x05864\t \n#define E1000_RSSIR     0x05868\t \n \n#define E1000_82542_CTL_AUX  E1000_CTL_AUX\n#define E1000_82542_CTRL     E1000_CTRL\n#define E1000_82542_CTRL_DUP E1000_CTRL_DUP\n#define E1000_82542_STATUS   E1000_STATUS\n#define E1000_82542_EECD     E1000_EECD\n#define E1000_82542_EERD     E1000_EERD\n#define E1000_82542_CTRL_EXT E1000_CTRL_EXT\n#define E1000_82542_FLA      E1000_FLA\n#define E1000_82542_MDIC     E1000_MDIC\n#define E1000_82542_SCTL     E1000_SCTL\n#define E1000_82542_FEXTNVM  E1000_FEXTNVM\n#define E1000_82542_FCAL     E1000_FCAL\n#define E1000_82542_FCAH     E1000_FCAH\n#define E1000_82542_FCT      E1000_FCT\n#define E1000_82542_VET      E1000_VET\n#define E1000_82542_RA       0x00040\n#define E1000_82542_ICR      E1000_ICR\n#define E1000_82542_ITR      E1000_ITR\n#define E1000_82542_ICS      E1000_ICS\n#define E1000_82542_IMS      E1000_IMS\n#define E1000_82542_IMC      E1000_IMC\n#define E1000_82542_RCTL     E1000_RCTL\n#define E1000_82542_RDTR     0x00108\n#define E1000_82542_RDFH     E1000_RDFH\n#define E1000_82542_RDFT     E1000_RDFT\n#define E1000_82542_RDFHS    E1000_RDFHS\n#define E1000_82542_RDFTS    E1000_RDFTS\n#define E1000_82542_RDFPC    E1000_RDFPC\n#define E1000_82542_RDBAL    0x00110\n#define E1000_82542_RDBAH    0x00114\n#define E1000_82542_RDLEN    0x00118\n#define E1000_82542_RDH      0x00120\n#define E1000_82542_RDT      0x00128\n#define E1000_82542_RDTR0    E1000_82542_RDTR\n#define E1000_82542_RDBAL0   E1000_82542_RDBAL\n#define E1000_82542_RDBAH0   E1000_82542_RDBAH\n#define E1000_82542_RDLEN0   E1000_82542_RDLEN\n#define E1000_82542_RDH0     E1000_82542_RDH\n#define E1000_82542_RDT0     E1000_82542_RDT\n#define E1000_82542_SRRCTL(_n) (0x280C + ((_n) << 8))\t \n#define E1000_82542_DCA_RXCTRL(_n) (0x02814 + ((_n) << 8))\n#define E1000_82542_RDBAH3   0x02B04\t \n#define E1000_82542_RDBAL3   0x02B00\t \n#define E1000_82542_RDLEN3   0x02B08\t \n#define E1000_82542_RDH3     0x02B10\t \n#define E1000_82542_RDT3     0x02B18\t \n#define E1000_82542_RDBAL2   0x02A00\t \n#define E1000_82542_RDBAH2   0x02A04\t \n#define E1000_82542_RDLEN2   0x02A08\t \n#define E1000_82542_RDH2     0x02A10\t \n#define E1000_82542_RDT2     0x02A18\t \n#define E1000_82542_RDTR1    0x00130\n#define E1000_82542_RDBAL1   0x00138\n#define E1000_82542_RDBAH1   0x0013C\n#define E1000_82542_RDLEN1   0x00140\n#define E1000_82542_RDH1     0x00148\n#define E1000_82542_RDT1     0x00150\n#define E1000_82542_FCRTH    0x00160\n#define E1000_82542_FCRTL    0x00168\n#define E1000_82542_FCTTV    E1000_FCTTV\n#define E1000_82542_TXCW     E1000_TXCW\n#define E1000_82542_RXCW     E1000_RXCW\n#define E1000_82542_MTA      0x00200\n#define E1000_82542_TCTL     E1000_TCTL\n#define E1000_82542_TCTL_EXT E1000_TCTL_EXT\n#define E1000_82542_TIPG     E1000_TIPG\n#define E1000_82542_TDBAL    0x00420\n#define E1000_82542_TDBAH    0x00424\n#define E1000_82542_TDLEN    0x00428\n#define E1000_82542_TDH      0x00430\n#define E1000_82542_TDT      0x00438\n#define E1000_82542_TIDV     0x00440\n#define E1000_82542_TBT      E1000_TBT\n#define E1000_82542_AIT      E1000_AIT\n#define E1000_82542_VFTA     0x00600\n#define E1000_82542_LEDCTL   E1000_LEDCTL\n#define E1000_82542_PBA      E1000_PBA\n#define E1000_82542_PBS      E1000_PBS\n#define E1000_82542_EEMNGCTL E1000_EEMNGCTL\n#define E1000_82542_EEARBC   E1000_EEARBC\n#define E1000_82542_FLASHT   E1000_FLASHT\n#define E1000_82542_EEWR     E1000_EEWR\n#define E1000_82542_FLSWCTL  E1000_FLSWCTL\n#define E1000_82542_FLSWDATA E1000_FLSWDATA\n#define E1000_82542_FLSWCNT  E1000_FLSWCNT\n#define E1000_82542_FLOP     E1000_FLOP\n#define E1000_82542_EXTCNF_CTRL  E1000_EXTCNF_CTRL\n#define E1000_82542_EXTCNF_SIZE  E1000_EXTCNF_SIZE\n#define E1000_82542_PHY_CTRL E1000_PHY_CTRL\n#define E1000_82542_ERT      E1000_ERT\n#define E1000_82542_RXDCTL   E1000_RXDCTL\n#define E1000_82542_RXDCTL1  E1000_RXDCTL1\n#define E1000_82542_RADV     E1000_RADV\n#define E1000_82542_RSRPD    E1000_RSRPD\n#define E1000_82542_TXDMAC   E1000_TXDMAC\n#define E1000_82542_KABGTXD  E1000_KABGTXD\n#define E1000_82542_TDFHS    E1000_TDFHS\n#define E1000_82542_TDFTS    E1000_TDFTS\n#define E1000_82542_TDFPC    E1000_TDFPC\n#define E1000_82542_TXDCTL   E1000_TXDCTL\n#define E1000_82542_TADV     E1000_TADV\n#define E1000_82542_TSPMT    E1000_TSPMT\n#define E1000_82542_CRCERRS  E1000_CRCERRS\n#define E1000_82542_ALGNERRC E1000_ALGNERRC\n#define E1000_82542_SYMERRS  E1000_SYMERRS\n#define E1000_82542_RXERRC   E1000_RXERRC\n#define E1000_82542_MPC      E1000_MPC\n#define E1000_82542_SCC      E1000_SCC\n#define E1000_82542_ECOL     E1000_ECOL\n#define E1000_82542_MCC      E1000_MCC\n#define E1000_82542_LATECOL  E1000_LATECOL\n#define E1000_82542_COLC     E1000_COLC\n#define E1000_82542_DC       E1000_DC\n#define E1000_82542_TNCRS    E1000_TNCRS\n#define E1000_82542_SEC      E1000_SEC\n#define E1000_82542_CEXTERR  E1000_CEXTERR\n#define E1000_82542_RLEC     E1000_RLEC\n#define E1000_82542_XONRXC   E1000_XONRXC\n#define E1000_82542_XONTXC   E1000_XONTXC\n#define E1000_82542_XOFFRXC  E1000_XOFFRXC\n#define E1000_82542_XOFFTXC  E1000_XOFFTXC\n#define E1000_82542_FCRUC    E1000_FCRUC\n#define E1000_82542_PRC64    E1000_PRC64\n#define E1000_82542_PRC127   E1000_PRC127\n#define E1000_82542_PRC255   E1000_PRC255\n#define E1000_82542_PRC511   E1000_PRC511\n#define E1000_82542_PRC1023  E1000_PRC1023\n#define E1000_82542_PRC1522  E1000_PRC1522\n#define E1000_82542_GPRC     E1000_GPRC\n#define E1000_82542_BPRC     E1000_BPRC\n#define E1000_82542_MPRC     E1000_MPRC\n#define E1000_82542_GPTC     E1000_GPTC\n#define E1000_82542_GORCL    E1000_GORCL\n#define E1000_82542_GORCH    E1000_GORCH\n#define E1000_82542_GOTCL    E1000_GOTCL\n#define E1000_82542_GOTCH    E1000_GOTCH\n#define E1000_82542_RNBC     E1000_RNBC\n#define E1000_82542_RUC      E1000_RUC\n#define E1000_82542_RFC      E1000_RFC\n#define E1000_82542_ROC      E1000_ROC\n#define E1000_82542_RJC      E1000_RJC\n#define E1000_82542_MGTPRC   E1000_MGTPRC\n#define E1000_82542_MGTPDC   E1000_MGTPDC\n#define E1000_82542_MGTPTC   E1000_MGTPTC\n#define E1000_82542_TORL     E1000_TORL\n#define E1000_82542_TORH     E1000_TORH\n#define E1000_82542_TOTL     E1000_TOTL\n#define E1000_82542_TOTH     E1000_TOTH\n#define E1000_82542_TPR      E1000_TPR\n#define E1000_82542_TPT      E1000_TPT\n#define E1000_82542_PTC64    E1000_PTC64\n#define E1000_82542_PTC127   E1000_PTC127\n#define E1000_82542_PTC255   E1000_PTC255\n#define E1000_82542_PTC511   E1000_PTC511\n#define E1000_82542_PTC1023  E1000_PTC1023\n#define E1000_82542_PTC1522  E1000_PTC1522\n#define E1000_82542_MPTC     E1000_MPTC\n#define E1000_82542_BPTC     E1000_BPTC\n#define E1000_82542_TSCTC    E1000_TSCTC\n#define E1000_82542_TSCTFC   E1000_TSCTFC\n#define E1000_82542_RXCSUM   E1000_RXCSUM\n#define E1000_82542_WUC      E1000_WUC\n#define E1000_82542_WUFC     E1000_WUFC\n#define E1000_82542_WUS      E1000_WUS\n#define E1000_82542_MANC     E1000_MANC\n#define E1000_82542_IPAV     E1000_IPAV\n#define E1000_82542_IP4AT    E1000_IP4AT\n#define E1000_82542_IP6AT    E1000_IP6AT\n#define E1000_82542_WUPL     E1000_WUPL\n#define E1000_82542_WUPM     E1000_WUPM\n#define E1000_82542_FFLT     E1000_FFLT\n#define E1000_82542_TDFH     0x08010\n#define E1000_82542_TDFT     0x08018\n#define E1000_82542_FFMT     E1000_FFMT\n#define E1000_82542_FFVT     E1000_FFVT\n#define E1000_82542_HOST_IF  E1000_HOST_IF\n#define E1000_82542_IAM         E1000_IAM\n#define E1000_82542_EEMNGCTL    E1000_EEMNGCTL\n#define E1000_82542_PSRCTL      E1000_PSRCTL\n#define E1000_82542_RAID        E1000_RAID\n#define E1000_82542_TARC0       E1000_TARC0\n#define E1000_82542_TDBAL1      E1000_TDBAL1\n#define E1000_82542_TDBAH1      E1000_TDBAH1\n#define E1000_82542_TDLEN1      E1000_TDLEN1\n#define E1000_82542_TDH1        E1000_TDH1\n#define E1000_82542_TDT1        E1000_TDT1\n#define E1000_82542_TXDCTL1     E1000_TXDCTL1\n#define E1000_82542_TARC1       E1000_TARC1\n#define E1000_82542_RFCTL       E1000_RFCTL\n#define E1000_82542_GCR         E1000_GCR\n#define E1000_82542_GSCL_1      E1000_GSCL_1\n#define E1000_82542_GSCL_2      E1000_GSCL_2\n#define E1000_82542_GSCL_3      E1000_GSCL_3\n#define E1000_82542_GSCL_4      E1000_GSCL_4\n#define E1000_82542_FACTPS      E1000_FACTPS\n#define E1000_82542_SWSM        E1000_SWSM\n#define E1000_82542_FWSM        E1000_FWSM\n#define E1000_82542_FFLT_DBG    E1000_FFLT_DBG\n#define E1000_82542_IAC         E1000_IAC\n#define E1000_82542_ICRXPTC     E1000_ICRXPTC\n#define E1000_82542_ICRXATC     E1000_ICRXATC\n#define E1000_82542_ICTXPTC     E1000_ICTXPTC\n#define E1000_82542_ICTXATC     E1000_ICTXATC\n#define E1000_82542_ICTXQEC     E1000_ICTXQEC\n#define E1000_82542_ICTXQMTC    E1000_ICTXQMTC\n#define E1000_82542_ICRXDMTC    E1000_ICRXDMTC\n#define E1000_82542_ICRXOC      E1000_ICRXOC\n#define E1000_82542_HICR        E1000_HICR\n\n#define E1000_82542_CPUVEC      E1000_CPUVEC\n#define E1000_82542_MRQC        E1000_MRQC\n#define E1000_82542_RETA        E1000_RETA\n#define E1000_82542_RSSRK       E1000_RSSRK\n#define E1000_82542_RSSIM       E1000_RSSIM\n#define E1000_82542_RSSIR       E1000_RSSIR\n#define E1000_82542_KUMCTRLSTA E1000_KUMCTRLSTA\n#define E1000_82542_SW_FW_SYNC E1000_SW_FW_SYNC\n\n \nstruct e1000_hw_stats {\n\tu64 crcerrs;\n\tu64 algnerrc;\n\tu64 symerrs;\n\tu64 rxerrc;\n\tu64 txerrc;\n\tu64 mpc;\n\tu64 scc;\n\tu64 ecol;\n\tu64 mcc;\n\tu64 latecol;\n\tu64 colc;\n\tu64 dc;\n\tu64 tncrs;\n\tu64 sec;\n\tu64 cexterr;\n\tu64 rlec;\n\tu64 xonrxc;\n\tu64 xontxc;\n\tu64 xoffrxc;\n\tu64 xofftxc;\n\tu64 fcruc;\n\tu64 prc64;\n\tu64 prc127;\n\tu64 prc255;\n\tu64 prc511;\n\tu64 prc1023;\n\tu64 prc1522;\n\tu64 gprc;\n\tu64 bprc;\n\tu64 mprc;\n\tu64 gptc;\n\tu64 gorcl;\n\tu64 gorch;\n\tu64 gotcl;\n\tu64 gotch;\n\tu64 rnbc;\n\tu64 ruc;\n\tu64 rfc;\n\tu64 roc;\n\tu64 rlerrc;\n\tu64 rjc;\n\tu64 mgprc;\n\tu64 mgpdc;\n\tu64 mgptc;\n\tu64 torl;\n\tu64 torh;\n\tu64 totl;\n\tu64 toth;\n\tu64 tpr;\n\tu64 tpt;\n\tu64 ptc64;\n\tu64 ptc127;\n\tu64 ptc255;\n\tu64 ptc511;\n\tu64 ptc1023;\n\tu64 ptc1522;\n\tu64 mptc;\n\tu64 bptc;\n\tu64 tsctc;\n\tu64 tsctfc;\n\tu64 iac;\n\tu64 icrxptc;\n\tu64 icrxatc;\n\tu64 ictxptc;\n\tu64 ictxatc;\n\tu64 ictxqec;\n\tu64 ictxqmtc;\n\tu64 icrxdmtc;\n\tu64 icrxoc;\n};\n\n \nstruct e1000_hw {\n\tu8 __iomem *hw_addr;\n\tu8 __iomem *flash_address;\n\tvoid __iomem *ce4100_gbe_mdio_base_virt;\n\te1000_mac_type mac_type;\n\te1000_phy_type phy_type;\n\tu32 phy_init_script;\n\te1000_media_type media_type;\n\tvoid *back;\n\tstruct e1000_shadow_ram *eeprom_shadow_ram;\n\tu32 flash_bank_size;\n\tu32 flash_base_addr;\n\te1000_fc_type fc;\n\te1000_bus_speed bus_speed;\n\te1000_bus_width bus_width;\n\te1000_bus_type bus_type;\n\tstruct e1000_eeprom_info eeprom;\n\te1000_ms_type master_slave;\n\te1000_ms_type original_master_slave;\n\te1000_ffe_config ffe_config_state;\n\tu32 asf_firmware_present;\n\tu32 eeprom_semaphore_present;\n\tunsigned long io_base;\n\tu32 phy_id;\n\tu32 phy_revision;\n\tu32 phy_addr;\n\tu32 original_fc;\n\tu32 txcw;\n\tu32 autoneg_failed;\n\tu32 max_frame_size;\n\tu32 min_frame_size;\n\tu32 mc_filter_type;\n\tu32 num_mc_addrs;\n\tu32 collision_delta;\n\tu32 tx_packet_delta;\n\tu32 ledctl_default;\n\tu32 ledctl_mode1;\n\tu32 ledctl_mode2;\n\tbool tx_pkt_filtering;\n\tstruct e1000_host_mng_dhcp_cookie mng_cookie;\n\tu16 phy_spd_default;\n\tu16 autoneg_advertised;\n\tu16 pci_cmd_word;\n\tu16 fc_high_water;\n\tu16 fc_low_water;\n\tu16 fc_pause_time;\n\tu16 current_ifs_val;\n\tu16 ifs_min_val;\n\tu16 ifs_max_val;\n\tu16 ifs_step_size;\n\tu16 ifs_ratio;\n\tu16 device_id;\n\tu16 vendor_id;\n\tu16 subsystem_id;\n\tu16 subsystem_vendor_id;\n\tu8 revision_id;\n\tu8 autoneg;\n\tu8 mdix;\n\tu8 forced_speed_duplex;\n\tu8 wait_autoneg_complete;\n\tu8 dma_fairness;\n\tu8 mac_addr[NODE_ADDRESS_SIZE];\n\tu8 perm_mac_addr[NODE_ADDRESS_SIZE];\n\tbool disable_polarity_correction;\n\tbool speed_downgraded;\n\te1000_smart_speed smart_speed;\n\te1000_dsp_config dsp_config_state;\n\tbool get_link_status;\n\tbool serdes_has_link;\n\tbool tbi_compatibility_en;\n\tbool tbi_compatibility_on;\n\tbool laa_is_present;\n\tbool phy_reset_disable;\n\tbool initialize_hw_bits_disable;\n\tbool fc_send_xon;\n\tbool fc_strict_ieee;\n\tbool report_tx_early;\n\tbool adaptive_ifs;\n\tbool ifs_params_forced;\n\tbool in_ifs_mode;\n\tbool mng_reg_access_disabled;\n\tbool leave_av_bit_off;\n\tbool bad_tx_carr_stats_fd;\n\tbool has_smbus;\n};\n\n#define E1000_EEPROM_SWDPIN0   0x0001\t \n#define E1000_EEPROM_LED_LOGIC 0x0020\t \n#define E1000_EEPROM_RW_REG_DATA   16\t \n#define E1000_EEPROM_RW_REG_DONE   2\t \n#define E1000_EEPROM_RW_REG_START  1\t \n#define E1000_EEPROM_RW_ADDR_SHIFT 2\t \n#define E1000_EEPROM_POLL_WRITE    1\t \n#define E1000_EEPROM_POLL_READ     0\t \n \n \n#define E1000_CTRL_FD       0x00000001\t \n#define E1000_CTRL_BEM      0x00000002\t \n#define E1000_CTRL_PRIOR    0x00000004\t \n#define E1000_CTRL_GIO_MASTER_DISABLE 0x00000004\t \n#define E1000_CTRL_LRST     0x00000008\t \n#define E1000_CTRL_TME      0x00000010\t \n#define E1000_CTRL_SLE      0x00000020\t \n#define E1000_CTRL_ASDE     0x00000020\t \n#define E1000_CTRL_SLU      0x00000040\t \n#define E1000_CTRL_ILOS     0x00000080\t \n#define E1000_CTRL_SPD_SEL  0x00000300\t \n#define E1000_CTRL_SPD_10   0x00000000\t \n#define E1000_CTRL_SPD_100  0x00000100\t \n#define E1000_CTRL_SPD_1000 0x00000200\t \n#define E1000_CTRL_BEM32    0x00000400\t \n#define E1000_CTRL_FRCSPD   0x00000800\t \n#define E1000_CTRL_FRCDPX   0x00001000\t \n#define E1000_CTRL_D_UD_EN  0x00002000\t \n#define E1000_CTRL_D_UD_POLARITY 0x00004000\t \n#define E1000_CTRL_FORCE_PHY_RESET 0x00008000\t \n#define E1000_CTRL_EXT_LINK_EN 0x00010000\t \n#define E1000_CTRL_SWDPIN0  0x00040000\t \n#define E1000_CTRL_SWDPIN1  0x00080000\t \n#define E1000_CTRL_SWDPIN2  0x00100000\t \n#define E1000_CTRL_SWDPIN3  0x00200000\t \n#define E1000_CTRL_SWDPIO0  0x00400000\t \n#define E1000_CTRL_SWDPIO1  0x00800000\t \n#define E1000_CTRL_SWDPIO2  0x01000000\t \n#define E1000_CTRL_SWDPIO3  0x02000000\t \n#define E1000_CTRL_RST      0x04000000\t \n#define E1000_CTRL_RFCE     0x08000000\t \n#define E1000_CTRL_TFCE     0x10000000\t \n#define E1000_CTRL_RTE      0x20000000\t \n#define E1000_CTRL_VME      0x40000000\t \n#define E1000_CTRL_PHY_RST  0x80000000\t \n#define E1000_CTRL_SW2FW_INT 0x02000000\t \n\n \n#define E1000_STATUS_FD         0x00000001\t \n#define E1000_STATUS_LU         0x00000002\t \n#define E1000_STATUS_FUNC_MASK  0x0000000C\t \n#define E1000_STATUS_FUNC_SHIFT 2\n#define E1000_STATUS_FUNC_0     0x00000000\t \n#define E1000_STATUS_FUNC_1     0x00000004\t \n#define E1000_STATUS_TXOFF      0x00000010\t \n#define E1000_STATUS_TBIMODE    0x00000020\t \n#define E1000_STATUS_SPEED_MASK 0x000000C0\n#define E1000_STATUS_SPEED_10   0x00000000\t \n#define E1000_STATUS_SPEED_100  0x00000040\t \n#define E1000_STATUS_SPEED_1000 0x00000080\t \n#define E1000_STATUS_LAN_INIT_DONE 0x00000200\t \n#define E1000_STATUS_ASDV       0x00000300\t \n#define E1000_STATUS_DOCK_CI    0x00000800\t \n#define E1000_STATUS_GIO_MASTER_ENABLE 0x00080000\t \n#define E1000_STATUS_MTXCKOK    0x00000400\t \n#define E1000_STATUS_PCI66      0x00000800\t \n#define E1000_STATUS_BUS64      0x00001000\t \n#define E1000_STATUS_PCIX_MODE  0x00002000\t \n#define E1000_STATUS_PCIX_SPEED 0x0000C000\t \n#define E1000_STATUS_BMC_SKU_0  0x00100000\t \n#define E1000_STATUS_BMC_SKU_1  0x00200000\t \n#define E1000_STATUS_BMC_SKU_2  0x00400000\t \n#define E1000_STATUS_BMC_CRYPTO 0x00800000\t \n#define E1000_STATUS_BMC_LITE   0x01000000\t \n#define E1000_STATUS_RGMII_ENABLE 0x02000000\t \n#define E1000_STATUS_FUSE_8       0x04000000\n#define E1000_STATUS_FUSE_9       0x08000000\n#define E1000_STATUS_SERDES0_DIS  0x10000000\t \n#define E1000_STATUS_SERDES1_DIS  0x20000000\t \n\n \n#define E1000_STATUS_PCIX_SPEED_66  0x00000000\t \n#define E1000_STATUS_PCIX_SPEED_100 0x00004000\t \n#define E1000_STATUS_PCIX_SPEED_133 0x00008000\t \n\n \n#define E1000_EECD_SK        0x00000001\t \n#define E1000_EECD_CS        0x00000002\t \n#define E1000_EECD_DI        0x00000004\t \n#define E1000_EECD_DO        0x00000008\t \n#define E1000_EECD_FWE_MASK  0x00000030\n#define E1000_EECD_FWE_DIS   0x00000010\t \n#define E1000_EECD_FWE_EN    0x00000020\t \n#define E1000_EECD_FWE_SHIFT 4\n#define E1000_EECD_REQ       0x00000040\t \n#define E1000_EECD_GNT       0x00000080\t \n#define E1000_EECD_PRES      0x00000100\t \n#define E1000_EECD_SIZE      0x00000200\t \n#define E1000_EECD_ADDR_BITS 0x00000400\t \n#define E1000_EECD_TYPE      0x00002000\t \n#ifndef E1000_EEPROM_GRANT_ATTEMPTS\n#define E1000_EEPROM_GRANT_ATTEMPTS 1000\t \n#endif\n#define E1000_EECD_AUTO_RD          0x00000200\t \n#define E1000_EECD_SIZE_EX_MASK     0x00007800\t \n#define E1000_EECD_SIZE_EX_SHIFT    11\n#define E1000_EECD_NVADDS    0x00018000\t \n#define E1000_EECD_SELSHAD   0x00020000\t \n#define E1000_EECD_INITSRAM  0x00040000\t \n#define E1000_EECD_FLUPD     0x00080000\t \n#define E1000_EECD_AUPDEN    0x00100000\t \n#define E1000_EECD_SHADV     0x00200000\t \n#define E1000_EECD_SEC1VAL   0x00400000\t \n#define E1000_EECD_SECVAL_SHIFT      22\n#define E1000_STM_OPCODE     0xDB00\n#define E1000_HICR_FW_RESET  0xC0\n\n#define E1000_SHADOW_RAM_WORDS     2048\n#define E1000_ICH_NVM_SIG_WORD     0x13\n#define E1000_ICH_NVM_SIG_MASK     0xC0\n\n \n#define E1000_EERD_START      0x00000001\t \n#define E1000_EERD_DONE       0x00000010\t \n#define E1000_EERD_ADDR_SHIFT 8\n#define E1000_EERD_ADDR_MASK  0x0000FF00\t \n#define E1000_EERD_DATA_SHIFT 16\n#define E1000_EERD_DATA_MASK  0xFFFF0000\t \n\n \n#define EEPROM_STATUS_RDY_SPI  0x01\n#define EEPROM_STATUS_WEN_SPI  0x02\n#define EEPROM_STATUS_BP0_SPI  0x04\n#define EEPROM_STATUS_BP1_SPI  0x08\n#define EEPROM_STATUS_WPEN_SPI 0x80\n\n \n#define E1000_CTRL_EXT_GPI0_EN   0x00000001\t \n#define E1000_CTRL_EXT_GPI1_EN   0x00000002\t \n#define E1000_CTRL_EXT_PHYINT_EN E1000_CTRL_EXT_GPI1_EN\n#define E1000_CTRL_EXT_GPI2_EN   0x00000004\t \n#define E1000_CTRL_EXT_GPI3_EN   0x00000008\t \n#define E1000_CTRL_EXT_SDP4_DATA 0x00000010\t \n#define E1000_CTRL_EXT_SDP5_DATA 0x00000020\t \n#define E1000_CTRL_EXT_PHY_INT   E1000_CTRL_EXT_SDP5_DATA\n#define E1000_CTRL_EXT_SDP6_DATA 0x00000040\t \n#define E1000_CTRL_EXT_SDP7_DATA 0x00000080\t \n#define E1000_CTRL_EXT_SDP4_DIR  0x00000100\t \n#define E1000_CTRL_EXT_SDP5_DIR  0x00000200\t \n#define E1000_CTRL_EXT_SDP6_DIR  0x00000400\t \n#define E1000_CTRL_EXT_SDP7_DIR  0x00000800\t \n#define E1000_CTRL_EXT_ASDCHK    0x00001000\t \n#define E1000_CTRL_EXT_EE_RST    0x00002000\t \n#define E1000_CTRL_EXT_IPS       0x00004000\t \n#define E1000_CTRL_EXT_SPD_BYPS  0x00008000\t \n#define E1000_CTRL_EXT_RO_DIS    0x00020000\t \n#define E1000_CTRL_EXT_LINK_MODE_MASK 0x00C00000\n#define E1000_CTRL_EXT_LINK_MODE_GMII 0x00000000\n#define E1000_CTRL_EXT_LINK_MODE_TBI  0x00C00000\n#define E1000_CTRL_EXT_LINK_MODE_KMRN 0x00000000\n#define E1000_CTRL_EXT_LINK_MODE_SERDES  0x00C00000\n#define E1000_CTRL_EXT_LINK_MODE_SGMII   0x00800000\n#define E1000_CTRL_EXT_WR_WMARK_MASK  0x03000000\n#define E1000_CTRL_EXT_WR_WMARK_256   0x00000000\n#define E1000_CTRL_EXT_WR_WMARK_320   0x01000000\n#define E1000_CTRL_EXT_WR_WMARK_384   0x02000000\n#define E1000_CTRL_EXT_WR_WMARK_448   0x03000000\n#define E1000_CTRL_EXT_DRV_LOAD       0x10000000\t \n#define E1000_CTRL_EXT_IAME           0x08000000\t \n#define E1000_CTRL_EXT_INT_TIMER_CLR  0x20000000\t \n#define E1000_CRTL_EXT_PB_PAREN       0x01000000\t \n#define E1000_CTRL_EXT_DF_PAREN       0x02000000\t \n#define E1000_CTRL_EXT_GHOST_PAREN    0x40000000\n\n \n#define E1000_MDIC_DATA_MASK 0x0000FFFF\n#define E1000_MDIC_REG_MASK  0x001F0000\n#define E1000_MDIC_REG_SHIFT 16\n#define E1000_MDIC_PHY_MASK  0x03E00000\n#define E1000_MDIC_PHY_SHIFT 21\n#define E1000_MDIC_OP_WRITE  0x04000000\n#define E1000_MDIC_OP_READ   0x08000000\n#define E1000_MDIC_READY     0x10000000\n#define E1000_MDIC_INT_EN    0x20000000\n#define E1000_MDIC_ERROR     0x40000000\n\n#define INTEL_CE_GBE_MDIC_OP_WRITE      0x04000000\n#define INTEL_CE_GBE_MDIC_OP_READ       0x00000000\n#define INTEL_CE_GBE_MDIC_GO            0x80000000\n#define INTEL_CE_GBE_MDIC_READ_ERROR    0x80000000\n\n#define E1000_KUMCTRLSTA_MASK           0x0000FFFF\n#define E1000_KUMCTRLSTA_OFFSET         0x001F0000\n#define E1000_KUMCTRLSTA_OFFSET_SHIFT   16\n#define E1000_KUMCTRLSTA_REN            0x00200000\n\n#define E1000_KUMCTRLSTA_OFFSET_FIFO_CTRL      0x00000000\n#define E1000_KUMCTRLSTA_OFFSET_CTRL           0x00000001\n#define E1000_KUMCTRLSTA_OFFSET_INB_CTRL       0x00000002\n#define E1000_KUMCTRLSTA_OFFSET_DIAG           0x00000003\n#define E1000_KUMCTRLSTA_OFFSET_TIMEOUTS       0x00000004\n#define E1000_KUMCTRLSTA_OFFSET_INB_PARAM      0x00000009\n#define E1000_KUMCTRLSTA_OFFSET_HD_CTRL        0x00000010\n#define E1000_KUMCTRLSTA_OFFSET_M2P_SERDES     0x0000001E\n#define E1000_KUMCTRLSTA_OFFSET_M2P_MODES      0x0000001F\n\n \n#define E1000_KUMCTRLSTA_FIFO_CTRL_RX_BYPASS   0x00000008\n#define E1000_KUMCTRLSTA_FIFO_CTRL_TX_BYPASS   0x00000800\n\n \n#define E1000_KUMCTRLSTA_INB_CTRL_LINK_STATUS_TX_TIMEOUT_DEFAULT    0x00000500\n#define E1000_KUMCTRLSTA_INB_CTRL_DIS_PADDING  0x00000010\n\n \n#define E1000_KUMCTRLSTA_HD_CTRL_10_100_DEFAULT 0x00000004\n#define E1000_KUMCTRLSTA_HD_CTRL_1000_DEFAULT  0x00000000\n\n#define E1000_KUMCTRLSTA_OFFSET_K0S_CTRL       0x0000001E\n\n#define E1000_KUMCTRLSTA_DIAG_FELPBK           0x2000\n#define E1000_KUMCTRLSTA_DIAG_NELPBK           0x1000\n\n#define E1000_KUMCTRLSTA_K0S_100_EN            0x2000\n#define E1000_KUMCTRLSTA_K0S_GBE_EN            0x1000\n#define E1000_KUMCTRLSTA_K0S_ENTRY_LATENCY_MASK   0x0003\n\n#define E1000_KABGTXD_BGSQLBIAS                0x00050000\n\n#define E1000_PHY_CTRL_SPD_EN                  0x00000001\n#define E1000_PHY_CTRL_D0A_LPLU                0x00000002\n#define E1000_PHY_CTRL_NOND0A_LPLU             0x00000004\n#define E1000_PHY_CTRL_NOND0A_GBE_DISABLE      0x00000008\n#define E1000_PHY_CTRL_GBE_DISABLE             0x00000040\n#define E1000_PHY_CTRL_B2B_EN                  0x00000080\n\n \n#define E1000_LEDCTL_LED0_MODE_MASK       0x0000000F\n#define E1000_LEDCTL_LED0_MODE_SHIFT      0\n#define E1000_LEDCTL_LED0_BLINK_RATE      0x0000020\n#define E1000_LEDCTL_LED0_IVRT            0x00000040\n#define E1000_LEDCTL_LED0_BLINK           0x00000080\n#define E1000_LEDCTL_LED1_MODE_MASK       0x00000F00\n#define E1000_LEDCTL_LED1_MODE_SHIFT      8\n#define E1000_LEDCTL_LED1_BLINK_RATE      0x0002000\n#define E1000_LEDCTL_LED1_IVRT            0x00004000\n#define E1000_LEDCTL_LED1_BLINK           0x00008000\n#define E1000_LEDCTL_LED2_MODE_MASK       0x000F0000\n#define E1000_LEDCTL_LED2_MODE_SHIFT      16\n#define E1000_LEDCTL_LED2_BLINK_RATE      0x00200000\n#define E1000_LEDCTL_LED2_IVRT            0x00400000\n#define E1000_LEDCTL_LED2_BLINK           0x00800000\n#define E1000_LEDCTL_LED3_MODE_MASK       0x0F000000\n#define E1000_LEDCTL_LED3_MODE_SHIFT      24\n#define E1000_LEDCTL_LED3_BLINK_RATE      0x20000000\n#define E1000_LEDCTL_LED3_IVRT            0x40000000\n#define E1000_LEDCTL_LED3_BLINK           0x80000000\n\n#define E1000_LEDCTL_MODE_LINK_10_1000  0x0\n#define E1000_LEDCTL_MODE_LINK_100_1000 0x1\n#define E1000_LEDCTL_MODE_LINK_UP       0x2\n#define E1000_LEDCTL_MODE_ACTIVITY      0x3\n#define E1000_LEDCTL_MODE_LINK_ACTIVITY 0x4\n#define E1000_LEDCTL_MODE_LINK_10       0x5\n#define E1000_LEDCTL_MODE_LINK_100      0x6\n#define E1000_LEDCTL_MODE_LINK_1000     0x7\n#define E1000_LEDCTL_MODE_PCIX_MODE     0x8\n#define E1000_LEDCTL_MODE_FULL_DUPLEX   0x9\n#define E1000_LEDCTL_MODE_COLLISION     0xA\n#define E1000_LEDCTL_MODE_BUS_SPEED     0xB\n#define E1000_LEDCTL_MODE_BUS_SIZE      0xC\n#define E1000_LEDCTL_MODE_PAUSED        0xD\n#define E1000_LEDCTL_MODE_LED_ON        0xE\n#define E1000_LEDCTL_MODE_LED_OFF       0xF\n\n \n#define E1000_RAH_AV  0x80000000\t \n\n \n#define E1000_ICR_TXDW          0x00000001\t \n#define E1000_ICR_TXQE          0x00000002\t \n#define E1000_ICR_LSC           0x00000004\t \n#define E1000_ICR_RXSEQ         0x00000008\t \n#define E1000_ICR_RXDMT0        0x00000010\t \n#define E1000_ICR_RXO           0x00000040\t \n#define E1000_ICR_RXT0          0x00000080\t \n#define E1000_ICR_MDAC          0x00000200\t \n#define E1000_ICR_RXCFG         0x00000400\t \n#define E1000_ICR_GPI_EN0       0x00000800\t \n#define E1000_ICR_GPI_EN1       0x00001000\t \n#define E1000_ICR_GPI_EN2       0x00002000\t \n#define E1000_ICR_GPI_EN3       0x00004000\t \n#define E1000_ICR_TXD_LOW       0x00008000\n#define E1000_ICR_SRPD          0x00010000\n#define E1000_ICR_ACK           0x00020000\t \n#define E1000_ICR_MNG           0x00040000\t \n#define E1000_ICR_DOCK          0x00080000\t \n#define E1000_ICR_INT_ASSERTED  0x80000000\t \n#define E1000_ICR_RXD_FIFO_PAR0 0x00100000\t \n#define E1000_ICR_TXD_FIFO_PAR0 0x00200000\t \n#define E1000_ICR_HOST_ARB_PAR  0x00400000\t \n#define E1000_ICR_PB_PAR        0x00800000\t \n#define E1000_ICR_RXD_FIFO_PAR1 0x01000000\t \n#define E1000_ICR_TXD_FIFO_PAR1 0x02000000\t \n#define E1000_ICR_ALL_PARITY    0x03F00000\t \n#define E1000_ICR_DSW           0x00000020\t \n#define E1000_ICR_PHYINT        0x00001000\t \n#define E1000_ICR_EPRST         0x00100000\t \n\n \n#define E1000_ICS_TXDW      E1000_ICR_TXDW\t \n#define E1000_ICS_TXQE      E1000_ICR_TXQE\t \n#define E1000_ICS_LSC       E1000_ICR_LSC\t \n#define E1000_ICS_RXSEQ     E1000_ICR_RXSEQ\t \n#define E1000_ICS_RXDMT0    E1000_ICR_RXDMT0\t \n#define E1000_ICS_RXO       E1000_ICR_RXO\t \n#define E1000_ICS_RXT0      E1000_ICR_RXT0\t \n#define E1000_ICS_MDAC      E1000_ICR_MDAC\t \n#define E1000_ICS_RXCFG     E1000_ICR_RXCFG\t \n#define E1000_ICS_GPI_EN0   E1000_ICR_GPI_EN0\t \n#define E1000_ICS_GPI_EN1   E1000_ICR_GPI_EN1\t \n#define E1000_ICS_GPI_EN2   E1000_ICR_GPI_EN2\t \n#define E1000_ICS_GPI_EN3   E1000_ICR_GPI_EN3\t \n#define E1000_ICS_TXD_LOW   E1000_ICR_TXD_LOW\n#define E1000_ICS_SRPD      E1000_ICR_SRPD\n#define E1000_ICS_ACK       E1000_ICR_ACK\t \n#define E1000_ICS_MNG       E1000_ICR_MNG\t \n#define E1000_ICS_DOCK      E1000_ICR_DOCK\t \n#define E1000_ICS_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0\t \n#define E1000_ICS_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0\t \n#define E1000_ICS_HOST_ARB_PAR  E1000_ICR_HOST_ARB_PAR\t \n#define E1000_ICS_PB_PAR        E1000_ICR_PB_PAR\t \n#define E1000_ICS_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1\t \n#define E1000_ICS_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1\t \n#define E1000_ICS_DSW       E1000_ICR_DSW\n#define E1000_ICS_PHYINT    E1000_ICR_PHYINT\n#define E1000_ICS_EPRST     E1000_ICR_EPRST\n\n \n#define E1000_IMS_TXDW      E1000_ICR_TXDW\t \n#define E1000_IMS_TXQE      E1000_ICR_TXQE\t \n#define E1000_IMS_LSC       E1000_ICR_LSC\t \n#define E1000_IMS_RXSEQ     E1000_ICR_RXSEQ\t \n#define E1000_IMS_RXDMT0    E1000_ICR_RXDMT0\t \n#define E1000_IMS_RXO       E1000_ICR_RXO\t \n#define E1000_IMS_RXT0      E1000_ICR_RXT0\t \n#define E1000_IMS_MDAC      E1000_ICR_MDAC\t \n#define E1000_IMS_RXCFG     E1000_ICR_RXCFG\t \n#define E1000_IMS_GPI_EN0   E1000_ICR_GPI_EN0\t \n#define E1000_IMS_GPI_EN1   E1000_ICR_GPI_EN1\t \n#define E1000_IMS_GPI_EN2   E1000_ICR_GPI_EN2\t \n#define E1000_IMS_GPI_EN3   E1000_ICR_GPI_EN3\t \n#define E1000_IMS_TXD_LOW   E1000_ICR_TXD_LOW\n#define E1000_IMS_SRPD      E1000_ICR_SRPD\n#define E1000_IMS_ACK       E1000_ICR_ACK\t \n#define E1000_IMS_MNG       E1000_ICR_MNG\t \n#define E1000_IMS_DOCK      E1000_ICR_DOCK\t \n#define E1000_IMS_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0\t \n#define E1000_IMS_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0\t \n#define E1000_IMS_HOST_ARB_PAR  E1000_ICR_HOST_ARB_PAR\t \n#define E1000_IMS_PB_PAR        E1000_ICR_PB_PAR\t \n#define E1000_IMS_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1\t \n#define E1000_IMS_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1\t \n#define E1000_IMS_DSW       E1000_ICR_DSW\n#define E1000_IMS_PHYINT    E1000_ICR_PHYINT\n#define E1000_IMS_EPRST     E1000_ICR_EPRST\n\n \n#define E1000_IMC_TXDW      E1000_ICR_TXDW\t \n#define E1000_IMC_TXQE      E1000_ICR_TXQE\t \n#define E1000_IMC_LSC       E1000_ICR_LSC\t \n#define E1000_IMC_RXSEQ     E1000_ICR_RXSEQ\t \n#define E1000_IMC_RXDMT0    E1000_ICR_RXDMT0\t \n#define E1000_IMC_RXO       E1000_ICR_RXO\t \n#define E1000_IMC_RXT0      E1000_ICR_RXT0\t \n#define E1000_IMC_MDAC      E1000_ICR_MDAC\t \n#define E1000_IMC_RXCFG     E1000_ICR_RXCFG\t \n#define E1000_IMC_GPI_EN0   E1000_ICR_GPI_EN0\t \n#define E1000_IMC_GPI_EN1   E1000_ICR_GPI_EN1\t \n#define E1000_IMC_GPI_EN2   E1000_ICR_GPI_EN2\t \n#define E1000_IMC_GPI_EN3   E1000_ICR_GPI_EN3\t \n#define E1000_IMC_TXD_LOW   E1000_ICR_TXD_LOW\n#define E1000_IMC_SRPD      E1000_ICR_SRPD\n#define E1000_IMC_ACK       E1000_ICR_ACK\t \n#define E1000_IMC_MNG       E1000_ICR_MNG\t \n#define E1000_IMC_DOCK      E1000_ICR_DOCK\t \n#define E1000_IMC_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0\t \n#define E1000_IMC_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0\t \n#define E1000_IMC_HOST_ARB_PAR  E1000_ICR_HOST_ARB_PAR\t \n#define E1000_IMC_PB_PAR        E1000_ICR_PB_PAR\t \n#define E1000_IMC_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1\t \n#define E1000_IMC_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1\t \n#define E1000_IMC_DSW       E1000_ICR_DSW\n#define E1000_IMC_PHYINT    E1000_ICR_PHYINT\n#define E1000_IMC_EPRST     E1000_ICR_EPRST\n\n \n#define E1000_RCTL_RST            0x00000001\t \n#define E1000_RCTL_EN             0x00000002\t \n#define E1000_RCTL_SBP            0x00000004\t \n#define E1000_RCTL_UPE            0x00000008\t \n#define E1000_RCTL_MPE            0x00000010\t \n#define E1000_RCTL_LPE            0x00000020\t \n#define E1000_RCTL_LBM_NO         0x00000000\t \n#define E1000_RCTL_LBM_MAC        0x00000040\t \n#define E1000_RCTL_LBM_SLP        0x00000080\t \n#define E1000_RCTL_LBM_TCVR       0x000000C0\t \n#define E1000_RCTL_DTYP_MASK      0x00000C00\t \n#define E1000_RCTL_DTYP_PS        0x00000400\t \n#define E1000_RCTL_RDMTS_HALF     0x00000000\t \n#define E1000_RCTL_RDMTS_QUAT     0x00000100\t \n#define E1000_RCTL_RDMTS_EIGTH    0x00000200\t \n#define E1000_RCTL_MO_SHIFT       12\t \n#define E1000_RCTL_MO_0           0x00000000\t \n#define E1000_RCTL_MO_1           0x00001000\t \n#define E1000_RCTL_MO_2           0x00002000\t \n#define E1000_RCTL_MO_3           0x00003000\t \n#define E1000_RCTL_MDR            0x00004000\t \n#define E1000_RCTL_BAM            0x00008000\t \n \n#define E1000_RCTL_SZ_2048        0x00000000\t \n#define E1000_RCTL_SZ_1024        0x00010000\t \n#define E1000_RCTL_SZ_512         0x00020000\t \n#define E1000_RCTL_SZ_256         0x00030000\t \n \n#define E1000_RCTL_SZ_16384       0x00010000\t \n#define E1000_RCTL_SZ_8192        0x00020000\t \n#define E1000_RCTL_SZ_4096        0x00030000\t \n#define E1000_RCTL_VFE            0x00040000\t \n#define E1000_RCTL_CFIEN          0x00080000\t \n#define E1000_RCTL_CFI            0x00100000\t \n#define E1000_RCTL_DPF            0x00400000\t \n#define E1000_RCTL_PMCF           0x00800000\t \n#define E1000_RCTL_BSEX           0x02000000\t \n#define E1000_RCTL_SECRC          0x04000000\t \n#define E1000_RCTL_FLXBUF_MASK    0x78000000\t \n#define E1000_RCTL_FLXBUF_SHIFT   27\t \n\n \n\n#define E1000_PSRCTL_BSIZE0_MASK   0x0000007F\n#define E1000_PSRCTL_BSIZE1_MASK   0x00003F00\n#define E1000_PSRCTL_BSIZE2_MASK   0x003F0000\n#define E1000_PSRCTL_BSIZE3_MASK   0x3F000000\n\n#define E1000_PSRCTL_BSIZE0_SHIFT  7\t \n#define E1000_PSRCTL_BSIZE1_SHIFT  2\t \n#define E1000_PSRCTL_BSIZE2_SHIFT  6\t \n#define E1000_PSRCTL_BSIZE3_SHIFT 14\t \n\n \n#define E1000_SWFW_EEP_SM     0x0001\n#define E1000_SWFW_PHY0_SM    0x0002\n#define E1000_SWFW_PHY1_SM    0x0004\n#define E1000_SWFW_MAC_CSR_SM 0x0008\n\n \n#define E1000_RDT_DELAY 0x0000ffff\t \n#define E1000_RDT_FPDB  0x80000000\t \n#define E1000_RDLEN_LEN 0x0007ff80\t \n#define E1000_RDH_RDH   0x0000ffff\t \n#define E1000_RDT_RDT   0x0000ffff\t \n\n \n#define E1000_FCRTH_RTH  0x0000FFF8\t \n#define E1000_FCRTH_XFCE 0x80000000\t \n#define E1000_FCRTL_RTL  0x0000FFF8\t \n#define E1000_FCRTL_XONE 0x80000000\t \n\n \n#define E1000_RFCTL_ISCSI_DIS           0x00000001\n#define E1000_RFCTL_ISCSI_DWC_MASK      0x0000003E\n#define E1000_RFCTL_ISCSI_DWC_SHIFT     1\n#define E1000_RFCTL_NFSW_DIS            0x00000040\n#define E1000_RFCTL_NFSR_DIS            0x00000080\n#define E1000_RFCTL_NFS_VER_MASK        0x00000300\n#define E1000_RFCTL_NFS_VER_SHIFT       8\n#define E1000_RFCTL_IPV6_DIS            0x00000400\n#define E1000_RFCTL_IPV6_XSUM_DIS       0x00000800\n#define E1000_RFCTL_ACK_DIS             0x00001000\n#define E1000_RFCTL_ACKD_DIS            0x00002000\n#define E1000_RFCTL_IPFRSP_DIS          0x00004000\n#define E1000_RFCTL_EXTEN               0x00008000\n#define E1000_RFCTL_IPV6_EX_DIS         0x00010000\n#define E1000_RFCTL_NEW_IPV6_EXT_DIS    0x00020000\n\n \n#define E1000_RXDCTL_PTHRESH 0x0000003F\t \n#define E1000_RXDCTL_HTHRESH 0x00003F00\t \n#define E1000_RXDCTL_WTHRESH 0x003F0000\t \n#define E1000_RXDCTL_GRAN    0x01000000\t \n\n \n#define E1000_TXDCTL_PTHRESH 0x0000003F\t \n#define E1000_TXDCTL_HTHRESH 0x00003F00\t \n#define E1000_TXDCTL_WTHRESH 0x003F0000\t \n#define E1000_TXDCTL_GRAN    0x01000000\t \n#define E1000_TXDCTL_LWTHRESH 0xFE000000\t \n#define E1000_TXDCTL_FULL_TX_DESC_WB 0x01010000\t \n#define E1000_TXDCTL_COUNT_DESC 0x00400000\t \n \n#define E1000_TXCW_FD         0x00000020\t \n#define E1000_TXCW_HD         0x00000040\t \n#define E1000_TXCW_PAUSE      0x00000080\t \n#define E1000_TXCW_ASM_DIR    0x00000100\t \n#define E1000_TXCW_PAUSE_MASK 0x00000180\t \n#define E1000_TXCW_RF         0x00003000\t \n#define E1000_TXCW_NP         0x00008000\t \n#define E1000_TXCW_CW         0x0000ffff\t \n#define E1000_TXCW_TXC        0x40000000\t \n#define E1000_TXCW_ANE        0x80000000\t \n\n \n#define E1000_RXCW_CW    0x0000ffff\t \n#define E1000_RXCW_NC    0x04000000\t \n#define E1000_RXCW_IV    0x08000000\t \n#define E1000_RXCW_CC    0x10000000\t \n#define E1000_RXCW_C     0x20000000\t \n#define E1000_RXCW_SYNCH 0x40000000\t \n#define E1000_RXCW_ANC   0x80000000\t \n\n \n#define E1000_TCTL_RST    0x00000001\t \n#define E1000_TCTL_EN     0x00000002\t \n#define E1000_TCTL_BCE    0x00000004\t \n#define E1000_TCTL_PSP    0x00000008\t \n#define E1000_TCTL_CT     0x00000ff0\t \n#define E1000_TCTL_COLD   0x003ff000\t \n#define E1000_TCTL_SWXOFF 0x00400000\t \n#define E1000_TCTL_PBE    0x00800000\t \n#define E1000_TCTL_RTLC   0x01000000\t \n#define E1000_TCTL_NRTU   0x02000000\t \n#define E1000_TCTL_MULR   0x10000000\t \n \n#define E1000_TCTL_EXT_BST_MASK  0x000003FF\t \n#define E1000_TCTL_EXT_GCEX_MASK 0x000FFC00\t \n\n \n#define E1000_RXCSUM_PCSS_MASK 0x000000FF\t \n#define E1000_RXCSUM_IPOFL     0x00000100\t \n#define E1000_RXCSUM_TUOFL     0x00000200\t \n#define E1000_RXCSUM_IPV6OFL   0x00000400\t \n#define E1000_RXCSUM_IPPCSE    0x00001000\t \n#define E1000_RXCSUM_PCSD      0x00002000\t \n\n \n#define E1000_MRQC_ENABLE_MASK              0x00000003\n#define E1000_MRQC_ENABLE_RSS_2Q            0x00000001\n#define E1000_MRQC_ENABLE_RSS_INT           0x00000004\n#define E1000_MRQC_RSS_FIELD_MASK           0xFFFF0000\n#define E1000_MRQC_RSS_FIELD_IPV4_TCP       0x00010000\n#define E1000_MRQC_RSS_FIELD_IPV4           0x00020000\n#define E1000_MRQC_RSS_FIELD_IPV6_TCP_EX    0x00040000\n#define E1000_MRQC_RSS_FIELD_IPV6_EX        0x00080000\n#define E1000_MRQC_RSS_FIELD_IPV6           0x00100000\n#define E1000_MRQC_RSS_FIELD_IPV6_TCP       0x00200000\n\n \n \n#define E1000_WUC_APME       0x00000001\t \n#define E1000_WUC_PME_EN     0x00000002\t \n#define E1000_WUC_PME_STATUS 0x00000004\t \n#define E1000_WUC_APMPME     0x00000008\t \n#define E1000_WUC_SPM        0x80000000\t \n\n \n#define E1000_WUFC_LNKC 0x00000001\t \n#define E1000_WUFC_MAG  0x00000002\t \n#define E1000_WUFC_EX   0x00000004\t \n#define E1000_WUFC_MC   0x00000008\t \n#define E1000_WUFC_BC   0x00000010\t \n#define E1000_WUFC_ARP  0x00000020\t \n#define E1000_WUFC_IPV4 0x00000040\t \n#define E1000_WUFC_IPV6 0x00000080\t \n#define E1000_WUFC_IGNORE_TCO      0x00008000\t \n#define E1000_WUFC_FLX0 0x00010000\t \n#define E1000_WUFC_FLX1 0x00020000\t \n#define E1000_WUFC_FLX2 0x00040000\t \n#define E1000_WUFC_FLX3 0x00080000\t \n#define E1000_WUFC_ALL_FILTERS 0x000F00FF\t \n#define E1000_WUFC_FLX_OFFSET 16\t \n#define E1000_WUFC_FLX_FILTERS 0x000F0000\t \n\n \n#define E1000_WUS_LNKC 0x00000001\t \n#define E1000_WUS_MAG  0x00000002\t \n#define E1000_WUS_EX   0x00000004\t \n#define E1000_WUS_MC   0x00000008\t \n#define E1000_WUS_BC   0x00000010\t \n#define E1000_WUS_ARP  0x00000020\t \n#define E1000_WUS_IPV4 0x00000040\t \n#define E1000_WUS_IPV6 0x00000080\t \n#define E1000_WUS_FLX0 0x00010000\t \n#define E1000_WUS_FLX1 0x00020000\t \n#define E1000_WUS_FLX2 0x00040000\t \n#define E1000_WUS_FLX3 0x00080000\t \n#define E1000_WUS_FLX_FILTERS 0x000F0000\t \n\n \n#define E1000_MANC_SMBUS_EN      0x00000001\t \n#define E1000_MANC_ASF_EN        0x00000002\t \n#define E1000_MANC_R_ON_FORCE    0x00000004\t \n#define E1000_MANC_RMCP_EN       0x00000100\t \n#define E1000_MANC_0298_EN       0x00000200\t \n#define E1000_MANC_IPV4_EN       0x00000400\t \n#define E1000_MANC_IPV6_EN       0x00000800\t \n#define E1000_MANC_SNAP_EN       0x00001000\t \n#define E1000_MANC_ARP_EN        0x00002000\t \n#define E1000_MANC_NEIGHBOR_EN   0x00004000\t \n#define E1000_MANC_ARP_RES_EN    0x00008000\t \n#define E1000_MANC_TCO_RESET     0x00010000\t \n#define E1000_MANC_RCV_TCO_EN    0x00020000\t \n#define E1000_MANC_REPORT_STATUS 0x00040000\t \n#define E1000_MANC_RCV_ALL       0x00080000\t \n#define E1000_MANC_BLK_PHY_RST_ON_IDE   0x00040000\t \n#define E1000_MANC_EN_MAC_ADDR_FILTER   0x00100000\t \n#define E1000_MANC_EN_MNG2HOST   0x00200000\t \n#define E1000_MANC_EN_IP_ADDR_FILTER    0x00400000\t \n#define E1000_MANC_EN_XSUM_FILTER   0x00800000\t \n#define E1000_MANC_BR_EN         0x01000000\t \n#define E1000_MANC_SMB_REQ       0x01000000\t \n#define E1000_MANC_SMB_GNT       0x02000000\t \n#define E1000_MANC_SMB_CLK_IN    0x04000000\t \n#define E1000_MANC_SMB_DATA_IN   0x08000000\t \n#define E1000_MANC_SMB_DATA_OUT  0x10000000\t \n#define E1000_MANC_SMB_CLK_OUT   0x20000000\t \n\n#define E1000_MANC_SMB_DATA_OUT_SHIFT  28\t \n#define E1000_MANC_SMB_CLK_OUT_SHIFT   29\t \n\n \n#define E1000_SWSM_SMBI         0x00000001\t \n#define E1000_SWSM_SWESMBI      0x00000002\t \n#define E1000_SWSM_WMNG         0x00000004\t \n#define E1000_SWSM_DRV_LOAD     0x00000008\t \n\n \n#define E1000_FWSM_MODE_MASK    0x0000000E\t \n#define E1000_FWSM_MODE_SHIFT            1\n#define E1000_FWSM_FW_VALID     0x00008000\t \n\n#define E1000_FWSM_RSPCIPHY        0x00000040\t \n#define E1000_FWSM_DISSW           0x10000000\t \n#define E1000_FWSM_SKUSEL_MASK     0x60000000\t \n#define E1000_FWSM_SKUEL_SHIFT     29\n#define E1000_FWSM_SKUSEL_EMB      0x0\t \n#define E1000_FWSM_SKUSEL_CONS     0x1\t \n#define E1000_FWSM_SKUSEL_PERF_100 0x2\t \n#define E1000_FWSM_SKUSEL_PERF_GBE 0x3\t \n\n \n#define E1000_FFLT_DBG_INVC     0x00100000\t \n\ntypedef enum {\n\te1000_mng_mode_none = 0,\n\te1000_mng_mode_asf,\n\te1000_mng_mode_pt,\n\te1000_mng_mode_ipmi,\n\te1000_mng_mode_host_interface_only\n} e1000_mng_mode;\n\n \n#define E1000_HICR_EN           0x00000001\t \n#define E1000_HICR_C            0x00000002\t \n#define E1000_HICR_SV           0x00000004\t \n#define E1000_HICR_FWR          0x00000080\t \n\n \n#define E1000_HI_MAX_DATA_LENGTH         252\t \n#define E1000_HI_MAX_BLOCK_BYTE_LENGTH  1792\t \n#define E1000_HI_MAX_BLOCK_DWORD_LENGTH  448\t \n#define E1000_HI_COMMAND_TIMEOUT         500\t \n\nstruct e1000_host_command_header {\n\tu8 command_id;\n\tu8 command_length;\n\tu8 command_options;\t \n\tu8 checksum;\n};\nstruct e1000_host_command_info {\n\tstruct e1000_host_command_header command_header;\t \n\tu8 command_data[E1000_HI_MAX_DATA_LENGTH];\t \n};\n\n \n#define E1000_HSMC0R_CLKIN      0x00000001\t \n#define E1000_HSMC0R_DATAIN     0x00000002\t \n#define E1000_HSMC0R_DATAOUT    0x00000004\t \n#define E1000_HSMC0R_CLKOUT     0x00000008\t \n\n \n#define E1000_HSMC1R_CLKIN      E1000_HSMC0R_CLKIN\n#define E1000_HSMC1R_DATAIN     E1000_HSMC0R_DATAIN\n#define E1000_HSMC1R_DATAOUT    E1000_HSMC0R_DATAOUT\n#define E1000_HSMC1R_CLKOUT     E1000_HSMC0R_CLKOUT\n\n \n#define E1000_FWSTS_FWS_MASK    0x000000FF\t \n\n \n#define E1000_WUPL_LENGTH_MASK 0x0FFF\t \n\n#define E1000_MDALIGN          4096\n\n \n\n \n#define E1000_GCR_RXD_NO_SNOOP          0x00000001\n#define E1000_GCR_RXDSCW_NO_SNOOP       0x00000002\n#define E1000_GCR_RXDSCR_NO_SNOOP       0x00000004\n#define E1000_GCR_TXD_NO_SNOOP          0x00000008\n#define E1000_GCR_TXDSCW_NO_SNOOP       0x00000010\n#define E1000_GCR_TXDSCR_NO_SNOOP       0x00000020\n\n#define PCI_EX_NO_SNOOP_ALL (E1000_GCR_RXD_NO_SNOOP         | \\\n                             E1000_GCR_RXDSCW_NO_SNOOP      | \\\n                             E1000_GCR_RXDSCR_NO_SNOOP      | \\\n                             E1000_GCR_TXD_NO_SNOOP         | \\\n                             E1000_GCR_TXDSCW_NO_SNOOP      | \\\n                             E1000_GCR_TXDSCR_NO_SNOOP)\n\n#define PCI_EX_82566_SNOOP_ALL PCI_EX_NO_SNOOP_ALL\n\n#define E1000_GCR_L1_ACT_WITHOUT_L0S_RX 0x08000000\n \n#define E1000_FACTPS_FUNC0_POWER_STATE_MASK         0x00000003\n#define E1000_FACTPS_LAN0_VALID                     0x00000004\n#define E1000_FACTPS_FUNC0_AUX_EN                   0x00000008\n#define E1000_FACTPS_FUNC1_POWER_STATE_MASK         0x000000C0\n#define E1000_FACTPS_FUNC1_POWER_STATE_SHIFT        6\n#define E1000_FACTPS_LAN1_VALID                     0x00000100\n#define E1000_FACTPS_FUNC1_AUX_EN                   0x00000200\n#define E1000_FACTPS_FUNC2_POWER_STATE_MASK         0x00003000\n#define E1000_FACTPS_FUNC2_POWER_STATE_SHIFT        12\n#define E1000_FACTPS_IDE_ENABLE                     0x00004000\n#define E1000_FACTPS_FUNC2_AUX_EN                   0x00008000\n#define E1000_FACTPS_FUNC3_POWER_STATE_MASK         0x000C0000\n#define E1000_FACTPS_FUNC3_POWER_STATE_SHIFT        18\n#define E1000_FACTPS_SP_ENABLE                      0x00100000\n#define E1000_FACTPS_FUNC3_AUX_EN                   0x00200000\n#define E1000_FACTPS_FUNC4_POWER_STATE_MASK         0x03000000\n#define E1000_FACTPS_FUNC4_POWER_STATE_SHIFT        24\n#define E1000_FACTPS_IPMI_ENABLE                    0x04000000\n#define E1000_FACTPS_FUNC4_AUX_EN                   0x08000000\n#define E1000_FACTPS_MNGCG                          0x20000000\n#define E1000_FACTPS_LAN_FUNC_SEL                   0x40000000\n#define E1000_FACTPS_PM_STATE_CHANGED               0x80000000\n\n \n#define PCI_EX_LINK_STATUS           0x12\n#define PCI_EX_LINK_WIDTH_MASK       0x3F0\n#define PCI_EX_LINK_WIDTH_SHIFT      4\n\n \n#define EEPROM_READ_OPCODE_MICROWIRE  0x6\t \n#define EEPROM_WRITE_OPCODE_MICROWIRE 0x5\t \n#define EEPROM_ERASE_OPCODE_MICROWIRE 0x7\t \n#define EEPROM_EWEN_OPCODE_MICROWIRE  0x13\t \n#define EEPROM_EWDS_OPCODE_MICROWIRE  0x10\t \n\n \n#define EEPROM_MAX_RETRY_SPI        5000\t \n#define EEPROM_READ_OPCODE_SPI      0x03\t \n#define EEPROM_WRITE_OPCODE_SPI     0x02\t \n#define EEPROM_A8_OPCODE_SPI        0x08\t \n#define EEPROM_WREN_OPCODE_SPI      0x06\t \n#define EEPROM_WRDI_OPCODE_SPI      0x04\t \n#define EEPROM_RDSR_OPCODE_SPI      0x05\t \n#define EEPROM_WRSR_OPCODE_SPI      0x01\t \n#define EEPROM_ERASE4K_OPCODE_SPI   0x20\t \n#define EEPROM_ERASE64K_OPCODE_SPI  0xD8\t \n#define EEPROM_ERASE256_OPCODE_SPI  0xDB\t \n\n \n#define EEPROM_WORD_SIZE_SHIFT  6\n#define EEPROM_SIZE_SHIFT       10\n#define EEPROM_SIZE_MASK        0x1C00\n\n \n#define EEPROM_COMPAT                 0x0003\n#define EEPROM_ID_LED_SETTINGS        0x0004\n#define EEPROM_VERSION                0x0005\n#define EEPROM_SERDES_AMPLITUDE       0x0006\t \n#define EEPROM_PHY_CLASS_WORD         0x0007\n#define EEPROM_INIT_CONTROL1_REG      0x000A\n#define EEPROM_INIT_CONTROL2_REG      0x000F\n#define EEPROM_SWDEF_PINS_CTRL_PORT_1 0x0010\n#define EEPROM_INIT_CONTROL3_PORT_B   0x0014\n#define EEPROM_INIT_3GIO_3            0x001A\n#define EEPROM_SWDEF_PINS_CTRL_PORT_0 0x0020\n#define EEPROM_INIT_CONTROL3_PORT_A   0x0024\n#define EEPROM_CFG                    0x0012\n#define EEPROM_FLASH_VERSION          0x0032\n#define EEPROM_CHECKSUM_REG           0x003F\n\n#define E1000_EEPROM_CFG_DONE         0x00040000\t \n#define E1000_EEPROM_CFG_DONE_PORT_1  0x00080000\t \n\n \n#define ID_LED_RESERVED_0000 0x0000\n#define ID_LED_RESERVED_FFFF 0xFFFF\n#define ID_LED_DEFAULT       ((ID_LED_OFF1_ON2 << 12) | \\\n                              (ID_LED_OFF1_OFF2 << 8) | \\\n                              (ID_LED_DEF1_DEF2 << 4) | \\\n                              (ID_LED_DEF1_DEF2))\n#define ID_LED_DEF1_DEF2     0x1\n#define ID_LED_DEF1_ON2      0x2\n#define ID_LED_DEF1_OFF2     0x3\n#define ID_LED_ON1_DEF2      0x4\n#define ID_LED_ON1_ON2       0x5\n#define ID_LED_ON1_OFF2      0x6\n#define ID_LED_OFF1_DEF2     0x7\n#define ID_LED_OFF1_ON2      0x8\n#define ID_LED_OFF1_OFF2     0x9\n\n#define IGP_ACTIVITY_LED_MASK   0xFFFFF0FF\n#define IGP_ACTIVITY_LED_ENABLE 0x0300\n#define IGP_LED3_MODE           0x07000000\n\n \n#define EEPROM_SERDES_AMPLITUDE_MASK  0x000F\n\n \n#define EEPROM_PHY_CLASS_A   0x8000\n\n \n#define EEPROM_WORD0A_ILOS   0x0010\n#define EEPROM_WORD0A_SWDPIO 0x01E0\n#define EEPROM_WORD0A_LRST   0x0200\n#define EEPROM_WORD0A_FD     0x0400\n#define EEPROM_WORD0A_66MHZ  0x0800\n\n \n#define EEPROM_WORD0F_PAUSE_MASK 0x3000\n#define EEPROM_WORD0F_PAUSE      0x1000\n#define EEPROM_WORD0F_ASM_DIR    0x2000\n#define EEPROM_WORD0F_ANE        0x0800\n#define EEPROM_WORD0F_SWPDIO_EXT 0x00F0\n#define EEPROM_WORD0F_LPLU       0x0001\n\n \n#define EEPROM_WORD1020_GIGA_DISABLE         0x0010\n#define EEPROM_WORD1020_GIGA_DISABLE_NON_D0A 0x0008\n\n \n#define EEPROM_WORD1A_ASPM_MASK  0x000C\n\n \n#define EEPROM_SUM 0xBABA\n\n \n#define EEPROM_NODE_ADDRESS_BYTE_0 0\n#define EEPROM_PBA_BYTE_1          8\n\n#define EEPROM_RESERVED_WORD          0xFFFF\n\n \n#define PBA_SIZE 4\n\n \n#define E1000_COLLISION_THRESHOLD       15\n#define E1000_CT_SHIFT                  4\n \n#define E1000_COLLISION_DISTANCE        63\n#define E1000_COLLISION_DISTANCE_82542  64\n#define E1000_FDX_COLLISION_DISTANCE    E1000_COLLISION_DISTANCE\n#define E1000_HDX_COLLISION_DISTANCE    E1000_COLLISION_DISTANCE\n#define E1000_COLD_SHIFT                12\n\n \n#define REQ_TX_DESCRIPTOR_MULTIPLE  8\n#define REQ_RX_DESCRIPTOR_MULTIPLE  8\n\n \n#define DEFAULT_82542_TIPG_IPGT        10\n#define DEFAULT_82543_TIPG_IPGT_FIBER  9\n#define DEFAULT_82543_TIPG_IPGT_COPPER 8\n\n#define E1000_TIPG_IPGT_MASK  0x000003FF\n#define E1000_TIPG_IPGR1_MASK 0x000FFC00\n#define E1000_TIPG_IPGR2_MASK 0x3FF00000\n\n#define DEFAULT_82542_TIPG_IPGR1 2\n#define DEFAULT_82543_TIPG_IPGR1 8\n#define E1000_TIPG_IPGR1_SHIFT  10\n\n#define DEFAULT_82542_TIPG_IPGR2 10\n#define DEFAULT_82543_TIPG_IPGR2 6\n#define E1000_TIPG_IPGR2_SHIFT  20\n\n#define E1000_TXDMAC_DPP 0x00000001\n\n \n#define TX_THRESHOLD_START     8\n#define TX_THRESHOLD_INCREMENT 10\n#define TX_THRESHOLD_DECREMENT 1\n#define TX_THRESHOLD_STOP      190\n#define TX_THRESHOLD_DISABLE   0\n#define TX_THRESHOLD_TIMER_MS  10000\n#define MIN_NUM_XMITS          1000\n#define IFS_MAX                80\n#define IFS_STEP               10\n#define IFS_MIN                40\n#define IFS_RATIO              4\n\n \n#define E1000_EXTCNF_CTRL_PCIE_WRITE_ENABLE 0x00000001\n#define E1000_EXTCNF_CTRL_PHY_WRITE_ENABLE  0x00000002\n#define E1000_EXTCNF_CTRL_D_UD_ENABLE       0x00000004\n#define E1000_EXTCNF_CTRL_D_UD_LATENCY      0x00000008\n#define E1000_EXTCNF_CTRL_D_UD_OWNER        0x00000010\n#define E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP 0x00000020\n#define E1000_EXTCNF_CTRL_MDIO_HW_OWNERSHIP 0x00000040\n#define E1000_EXTCNF_CTRL_EXT_CNF_POINTER   0x0FFF0000\n\n#define E1000_EXTCNF_SIZE_EXT_PHY_LENGTH    0x000000FF\n#define E1000_EXTCNF_SIZE_EXT_DOCK_LENGTH   0x0000FF00\n#define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH   0x00FF0000\n#define E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE  0x00000001\n#define E1000_EXTCNF_CTRL_SWFLAG            0x00000020\n\n \n#define E1000_PBA_8K 0x0008\t \n#define E1000_PBA_12K 0x000C\t \n#define E1000_PBA_16K 0x0010\t \n#define E1000_PBA_20K 0x0014\n#define E1000_PBA_22K 0x0016\n#define E1000_PBA_24K 0x0018\n#define E1000_PBA_30K 0x001E\n#define E1000_PBA_32K 0x0020\n#define E1000_PBA_34K 0x0022\n#define E1000_PBA_38K 0x0026\n#define E1000_PBA_40K 0x0028\n#define E1000_PBA_48K 0x0030\t \n\n#define E1000_PBS_16K E1000_PBA_16K\n\n \n#define FLOW_CONTROL_ADDRESS_LOW  0x00C28001\n#define FLOW_CONTROL_ADDRESS_HIGH 0x00000100\n#define FLOW_CONTROL_TYPE         0x8808\n\n \n#define FC_DEFAULT_HI_THRESH        (0x8000)\t \n#define FC_DEFAULT_LO_THRESH        (0x4000)\t \n#define FC_DEFAULT_TX_TIMER         (0x100)\t \n\n \n#define PCIX_COMMAND_REGISTER    0xE6\n#define PCIX_STATUS_REGISTER_LO  0xE8\n#define PCIX_STATUS_REGISTER_HI  0xEA\n\n#define PCIX_COMMAND_MMRBC_MASK      0x000C\n#define PCIX_COMMAND_MMRBC_SHIFT     0x2\n#define PCIX_STATUS_HI_MMRBC_MASK    0x0060\n#define PCIX_STATUS_HI_MMRBC_SHIFT   0x5\n#define PCIX_STATUS_HI_MMRBC_4K      0x3\n#define PCIX_STATUS_HI_MMRBC_2K      0x2\n\n \n#define PAUSE_SHIFT 5\n\n \n#define SWDPIO_SHIFT 17\n\n \n#define SWDPIO__EXT_SHIFT 4\n\n \n#define ILOS_SHIFT  3\n\n#define RECEIVE_BUFFER_ALIGN_SIZE  (256)\n\n \n#define LINK_UP_TIMEOUT             500\n\n \n#define AUTO_READ_DONE_TIMEOUT      10\n \n#define PHY_CFG_TIMEOUT             100\n\n#define E1000_TX_BUFFER_SIZE ((u32)1514)\n\n \n#define CARRIER_EXTENSION   0x0F\n\n \n\n#define TBI_ACCEPT(adapter, status, errors, length, last_byte) \\\n    ((adapter)->tbi_compatibility_on && \\\n     (((errors) & E1000_RXD_ERR_FRAME_ERR_MASK) == E1000_RXD_ERR_CE) && \\\n     ((last_byte) == CARRIER_EXTENSION) && \\\n     (((status) & E1000_RXD_STAT_VP) ? \\\n          (((length) > ((adapter)->min_frame_size - VLAN_TAG_SIZE)) && \\\n           ((length) <= ((adapter)->max_frame_size + 1))) : \\\n          (((length) > (adapter)->min_frame_size) && \\\n           ((length) <= ((adapter)->max_frame_size + VLAN_TAG_SIZE + 1)))))\n\n \n\n \n#define E1000_CTRL_PHY_RESET_DIR  E1000_CTRL_SWDPIO0\n#define E1000_CTRL_PHY_RESET      E1000_CTRL_SWDPIN0\n#define E1000_CTRL_MDIO_DIR       E1000_CTRL_SWDPIO2\n#define E1000_CTRL_MDIO           E1000_CTRL_SWDPIN2\n#define E1000_CTRL_MDC_DIR        E1000_CTRL_SWDPIO3\n#define E1000_CTRL_MDC            E1000_CTRL_SWDPIN3\n#define E1000_CTRL_PHY_RESET_DIR4 E1000_CTRL_EXT_SDP4_DIR\n#define E1000_CTRL_PHY_RESET4     E1000_CTRL_EXT_SDP4_DATA\n\n \n \n#define PHY_CTRL         0x00\t \n#define PHY_STATUS       0x01\t \n#define PHY_ID1          0x02\t \n#define PHY_ID2          0x03\t \n#define PHY_AUTONEG_ADV  0x04\t \n#define PHY_LP_ABILITY   0x05\t \n#define PHY_AUTONEG_EXP  0x06\t \n#define PHY_NEXT_PAGE_TX 0x07\t \n#define PHY_LP_NEXT_PAGE 0x08\t \n#define PHY_1000T_CTRL   0x09\t \n#define PHY_1000T_STATUS 0x0A\t \n#define PHY_EXT_STATUS   0x0F\t \n\n#define MAX_PHY_REG_ADDRESS        0x1F\t \n#define MAX_PHY_MULTI_PAGE_REG     0xF\t \n\n \n#define M88E1000_PHY_SPEC_CTRL     0x10\t \n#define M88E1000_PHY_SPEC_STATUS   0x11\t \n#define M88E1000_INT_ENABLE        0x12\t \n#define M88E1000_INT_STATUS        0x13\t \n#define M88E1000_EXT_PHY_SPEC_CTRL 0x14\t \n#define M88E1000_RX_ERR_CNTR       0x15\t \n\n#define M88E1000_PHY_EXT_CTRL      0x1A\t \n#define M88E1000_PHY_PAGE_SELECT   0x1D\t \n#define M88E1000_PHY_GEN_CONTROL   0x1E\t \n#define M88E1000_PHY_VCO_REG_BIT8  0x100\t \n#define M88E1000_PHY_VCO_REG_BIT11 0x800\t \n\n#define IGP01E1000_IEEE_REGS_PAGE  0x0000\n#define IGP01E1000_IEEE_RESTART_AUTONEG 0x3300\n#define IGP01E1000_IEEE_FORCE_GIGA      0x0140\n\n \n#define IGP01E1000_PHY_PORT_CONFIG 0x10\t \n#define IGP01E1000_PHY_PORT_STATUS 0x11\t \n#define IGP01E1000_PHY_PORT_CTRL   0x12\t \n#define IGP01E1000_PHY_LINK_HEALTH 0x13\t \n#define IGP01E1000_GMII_FIFO       0x14\t \n#define IGP01E1000_PHY_CHANNEL_QUALITY 0x15\t \n#define IGP02E1000_PHY_POWER_MGMT      0x19\n#define IGP01E1000_PHY_PAGE_SELECT     0x1F\t \n\n \n#define IGP01E1000_PHY_AGC_A        0x1172\n#define IGP01E1000_PHY_AGC_B        0x1272\n#define IGP01E1000_PHY_AGC_C        0x1472\n#define IGP01E1000_PHY_AGC_D        0x1872\n\n \n#define IGP02E1000_PHY_AGC_A        0x11B1\n#define IGP02E1000_PHY_AGC_B        0x12B1\n#define IGP02E1000_PHY_AGC_C        0x14B1\n#define IGP02E1000_PHY_AGC_D        0x18B1\n\n \n#define IGP01E1000_PHY_DSP_RESET   0x1F33\n#define IGP01E1000_PHY_DSP_SET     0x1F71\n#define IGP01E1000_PHY_DSP_FFE     0x1F35\n\n#define IGP01E1000_PHY_CHANNEL_NUM    4\n#define IGP02E1000_PHY_CHANNEL_NUM    4\n\n#define IGP01E1000_PHY_AGC_PARAM_A    0x1171\n#define IGP01E1000_PHY_AGC_PARAM_B    0x1271\n#define IGP01E1000_PHY_AGC_PARAM_C    0x1471\n#define IGP01E1000_PHY_AGC_PARAM_D    0x1871\n\n#define IGP01E1000_PHY_EDAC_MU_INDEX        0xC000\n#define IGP01E1000_PHY_EDAC_SIGN_EXT_9_BITS 0x8000\n\n#define IGP01E1000_PHY_ANALOG_TX_STATE      0x2890\n#define IGP01E1000_PHY_ANALOG_CLASS_A       0x2000\n#define IGP01E1000_PHY_FORCE_ANALOG_ENABLE  0x0004\n#define IGP01E1000_PHY_DSP_FFE_CM_CP        0x0069\n\n#define IGP01E1000_PHY_DSP_FFE_DEFAULT      0x002A\n \n#define IGP01E1000_PHY_PCS_INIT_REG  0x00B4\n#define IGP01E1000_PHY_PCS_CTRL_REG  0x00B5\n\n#define IGP01E1000_ANALOG_REGS_PAGE  0x20C0\n\n \n#define MII_CR_SPEED_SELECT_MSB 0x0040\t \n#define MII_CR_COLL_TEST_ENABLE 0x0080\t \n#define MII_CR_FULL_DUPLEX      0x0100\t \n#define MII_CR_RESTART_AUTO_NEG 0x0200\t \n#define MII_CR_ISOLATE          0x0400\t \n#define MII_CR_POWER_DOWN       0x0800\t \n#define MII_CR_AUTO_NEG_EN      0x1000\t \n#define MII_CR_SPEED_SELECT_LSB 0x2000\t \n#define MII_CR_LOOPBACK         0x4000\t \n#define MII_CR_RESET            0x8000\t \n\n \n#define MII_SR_EXTENDED_CAPS     0x0001\t \n#define MII_SR_JABBER_DETECT     0x0002\t \n#define MII_SR_LINK_STATUS       0x0004\t \n#define MII_SR_AUTONEG_CAPS      0x0008\t \n#define MII_SR_REMOTE_FAULT      0x0010\t \n#define MII_SR_AUTONEG_COMPLETE  0x0020\t \n#define MII_SR_PREAMBLE_SUPPRESS 0x0040\t \n#define MII_SR_EXTENDED_STATUS   0x0100\t \n#define MII_SR_100T2_HD_CAPS     0x0200\t \n#define MII_SR_100T2_FD_CAPS     0x0400\t \n#define MII_SR_10T_HD_CAPS       0x0800\t \n#define MII_SR_10T_FD_CAPS       0x1000\t \n#define MII_SR_100X_HD_CAPS      0x2000\t \n#define MII_SR_100X_FD_CAPS      0x4000\t \n#define MII_SR_100T4_CAPS        0x8000\t \n\n \n#define NWAY_AR_SELECTOR_FIELD 0x0001\t \n#define NWAY_AR_10T_HD_CAPS    0x0020\t \n#define NWAY_AR_10T_FD_CAPS    0x0040\t \n#define NWAY_AR_100TX_HD_CAPS  0x0080\t \n#define NWAY_AR_100TX_FD_CAPS  0x0100\t \n#define NWAY_AR_100T4_CAPS     0x0200\t \n#define NWAY_AR_PAUSE          0x0400\t \n#define NWAY_AR_ASM_DIR        0x0800\t \n#define NWAY_AR_REMOTE_FAULT   0x2000\t \n#define NWAY_AR_NEXT_PAGE      0x8000\t \n\n \n#define NWAY_LPAR_SELECTOR_FIELD 0x0000\t \n#define NWAY_LPAR_10T_HD_CAPS    0x0020\t \n#define NWAY_LPAR_10T_FD_CAPS    0x0040\t \n#define NWAY_LPAR_100TX_HD_CAPS  0x0080\t \n#define NWAY_LPAR_100TX_FD_CAPS  0x0100\t \n#define NWAY_LPAR_100T4_CAPS     0x0200\t \n#define NWAY_LPAR_PAUSE          0x0400\t \n#define NWAY_LPAR_ASM_DIR        0x0800\t \n#define NWAY_LPAR_REMOTE_FAULT   0x2000\t \n#define NWAY_LPAR_ACKNOWLEDGE    0x4000\t \n#define NWAY_LPAR_NEXT_PAGE      0x8000\t \n\n \n#define NWAY_ER_LP_NWAY_CAPS      0x0001\t \n#define NWAY_ER_PAGE_RXD          0x0002\t \n#define NWAY_ER_NEXT_PAGE_CAPS    0x0004\t \n#define NWAY_ER_LP_NEXT_PAGE_CAPS 0x0008\t \n#define NWAY_ER_PAR_DETECT_FAULT  0x0010\t \n\n \n#define NPTX_MSG_CODE_FIELD 0x0001\t \n#define NPTX_TOGGLE         0x0800\t \n#define NPTX_ACKNOWLDGE2    0x1000\t \n#define NPTX_MSG_PAGE       0x2000\t \n#define NPTX_NEXT_PAGE      0x8000\t \n\n \n#define LP_RNPR_MSG_CODE_FIELD 0x0001\t \n#define LP_RNPR_TOGGLE         0x0800\t \n#define LP_RNPR_ACKNOWLDGE2    0x1000\t \n#define LP_RNPR_MSG_PAGE       0x2000\t \n#define LP_RNPR_ACKNOWLDGE     0x4000\t \n#define LP_RNPR_NEXT_PAGE      0x8000\t \n\n \n#define CR_1000T_ASYM_PAUSE      0x0080\t \n#define CR_1000T_HD_CAPS         0x0100\t \n#define CR_1000T_FD_CAPS         0x0200\t \n#define CR_1000T_REPEATER_DTE    0x0400\t \n\t\t\t\t\t \n#define CR_1000T_MS_VALUE        0x0800\t \n\t\t\t\t\t \n#define CR_1000T_MS_ENABLE       0x1000\t \n\t\t\t\t\t \n#define CR_1000T_TEST_MODE_NORMAL 0x0000\t \n#define CR_1000T_TEST_MODE_1     0x2000\t \n#define CR_1000T_TEST_MODE_2     0x4000\t \n#define CR_1000T_TEST_MODE_3     0x6000\t \n#define CR_1000T_TEST_MODE_4     0x8000\t \n\n \n#define SR_1000T_IDLE_ERROR_CNT   0x00FF\t \n#define SR_1000T_ASYM_PAUSE_DIR   0x0100\t \n#define SR_1000T_LP_HD_CAPS       0x0400\t \n#define SR_1000T_LP_FD_CAPS       0x0800\t \n#define SR_1000T_REMOTE_RX_STATUS 0x1000\t \n#define SR_1000T_LOCAL_RX_STATUS  0x2000\t \n#define SR_1000T_MS_CONFIG_RES    0x4000\t \n#define SR_1000T_MS_CONFIG_FAULT  0x8000\t \n#define SR_1000T_REMOTE_RX_STATUS_SHIFT          12\n#define SR_1000T_LOCAL_RX_STATUS_SHIFT           13\n#define SR_1000T_PHY_EXCESSIVE_IDLE_ERR_COUNT    5\n#define FFE_IDLE_ERR_COUNT_TIMEOUT_20            20\n#define FFE_IDLE_ERR_COUNT_TIMEOUT_100           100\n\n \n#define IEEE_ESR_1000T_HD_CAPS 0x1000\t \n#define IEEE_ESR_1000T_FD_CAPS 0x2000\t \n#define IEEE_ESR_1000X_HD_CAPS 0x4000\t \n#define IEEE_ESR_1000X_FD_CAPS 0x8000\t \n\n#define PHY_TX_POLARITY_MASK   0x0100\t \n#define PHY_TX_NORMAL_POLARITY 0\t \n\n#define AUTO_POLARITY_DISABLE  0x0010\t \n\t\t\t\t       \n\n \n#define M88E1000_PSCR_JABBER_DISABLE    0x0001\t \n#define M88E1000_PSCR_POLARITY_REVERSAL 0x0002\t \n#define M88E1000_PSCR_SQE_TEST          0x0004\t \n#define M88E1000_PSCR_CLK125_DISABLE    0x0010\t \n#define M88E1000_PSCR_MDI_MANUAL_MODE  0x0000\t \n\t\t\t\t\t        \n#define M88E1000_PSCR_MDIX_MANUAL_MODE 0x0020\t \n#define M88E1000_PSCR_AUTO_X_1000T     0x0040\t \n#define M88E1000_PSCR_AUTO_X_MODE      0x0060\t \n#define M88E1000_PSCR_10BT_EXT_DIST_ENABLE 0x0080\n\t\t\t\t\t \n#define M88E1000_PSCR_MII_5BIT_ENABLE      0x0100\n\t\t\t\t\t \n#define M88E1000_PSCR_SCRAMBLER_DISABLE    0x0200\t \n#define M88E1000_PSCR_FORCE_LINK_GOOD      0x0400\t \n#define M88E1000_PSCR_ASSERT_CRS_ON_TX     0x0800\t \n\n#define M88E1000_PSCR_POLARITY_REVERSAL_SHIFT    1\n#define M88E1000_PSCR_AUTO_X_MODE_SHIFT          5\n#define M88E1000_PSCR_10BT_EXT_DIST_ENABLE_SHIFT 7\n\n \n#define M88E1000_PSSR_JABBER             0x0001\t \n#define M88E1000_PSSR_REV_POLARITY       0x0002\t \n#define M88E1000_PSSR_DOWNSHIFT          0x0020\t \n#define M88E1000_PSSR_MDIX               0x0040\t \n#define M88E1000_PSSR_CABLE_LENGTH       0x0380\t \n#define M88E1000_PSSR_LINK               0x0400\t \n#define M88E1000_PSSR_SPD_DPLX_RESOLVED  0x0800\t \n#define M88E1000_PSSR_PAGE_RCVD          0x1000\t \n#define M88E1000_PSSR_DPLX               0x2000\t \n#define M88E1000_PSSR_SPEED              0xC000\t \n#define M88E1000_PSSR_10MBS              0x0000\t \n#define M88E1000_PSSR_100MBS             0x4000\t \n#define M88E1000_PSSR_1000MBS            0x8000\t \n\n#define M88E1000_PSSR_REV_POLARITY_SHIFT 1\n#define M88E1000_PSSR_DOWNSHIFT_SHIFT    5\n#define M88E1000_PSSR_MDIX_SHIFT         6\n#define M88E1000_PSSR_CABLE_LENGTH_SHIFT 7\n\n \n#define M88E1000_EPSCR_FIBER_LOOPBACK 0x4000\t \n#define M88E1000_EPSCR_DOWN_NO_IDLE   0x8000\t \n \n#define M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK 0x0C00\n#define M88E1000_EPSCR_MASTER_DOWNSHIFT_1X   0x0000\n#define M88E1000_EPSCR_MASTER_DOWNSHIFT_2X   0x0400\n#define M88E1000_EPSCR_MASTER_DOWNSHIFT_3X   0x0800\n#define M88E1000_EPSCR_MASTER_DOWNSHIFT_4X   0x0C00\n \n#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK  0x0300\n#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_DIS   0x0000\n#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X    0x0100\n#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_2X    0x0200\n#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_3X    0x0300\n#define M88E1000_EPSCR_TX_CLK_2_5     0x0060\t \n#define M88E1000_EPSCR_TX_CLK_25      0x0070\t \n#define M88E1000_EPSCR_TX_CLK_0       0x0000\t \n\n \n#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK  0x0E00\n#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_1X    0x0000\n#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_2X    0x0200\n#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_3X    0x0400\n#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_4X    0x0600\n#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X    0x0800\n#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_6X    0x0A00\n#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_7X    0x0C00\n#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_8X    0x0E00\n\n \n#define IGP01E1000_PSCFR_AUTO_MDIX_PAR_DETECT  0x0010\n#define IGP01E1000_PSCFR_PRE_EN                0x0020\n#define IGP01E1000_PSCFR_SMART_SPEED           0x0080\n#define IGP01E1000_PSCFR_DISABLE_TPLOOPBACK    0x0100\n#define IGP01E1000_PSCFR_DISABLE_JABBER        0x0400\n#define IGP01E1000_PSCFR_DISABLE_TRANSMIT      0x2000\n\n \n#define IGP01E1000_PSSR_AUTONEG_FAILED         0x0001\t \n#define IGP01E1000_PSSR_POLARITY_REVERSED      0x0002\n#define IGP01E1000_PSSR_CABLE_LENGTH           0x007C\n#define IGP01E1000_PSSR_FULL_DUPLEX            0x0200\n#define IGP01E1000_PSSR_LINK_UP                0x0400\n#define IGP01E1000_PSSR_MDIX                   0x0800\n#define IGP01E1000_PSSR_SPEED_MASK             0xC000\t \n#define IGP01E1000_PSSR_SPEED_10MBPS           0x4000\n#define IGP01E1000_PSSR_SPEED_100MBPS          0x8000\n#define IGP01E1000_PSSR_SPEED_1000MBPS         0xC000\n#define IGP01E1000_PSSR_CABLE_LENGTH_SHIFT     0x0002\t \n#define IGP01E1000_PSSR_MDIX_SHIFT             0x000B\t \n\n \n#define IGP01E1000_PSCR_TP_LOOPBACK            0x0010\n#define IGP01E1000_PSCR_CORRECT_NC_SCMBLR      0x0200\n#define IGP01E1000_PSCR_TEN_CRS_SELECT         0x0400\n#define IGP01E1000_PSCR_FLIP_CHIP              0x0800\n#define IGP01E1000_PSCR_AUTO_MDIX              0x1000\n#define IGP01E1000_PSCR_FORCE_MDI_MDIX         0x2000\t \n\n \n#define IGP01E1000_PLHR_SS_DOWNGRADE           0x8000\n#define IGP01E1000_PLHR_GIG_SCRAMBLER_ERROR    0x4000\n#define IGP01E1000_PLHR_MASTER_FAULT           0x2000\n#define IGP01E1000_PLHR_MASTER_RESOLUTION      0x1000\n#define IGP01E1000_PLHR_GIG_REM_RCVR_NOK       0x0800\t \n#define IGP01E1000_PLHR_IDLE_ERROR_CNT_OFLOW   0x0400\t \n#define IGP01E1000_PLHR_DATA_ERR_1             0x0200\t \n#define IGP01E1000_PLHR_DATA_ERR_0             0x0100\n#define IGP01E1000_PLHR_AUTONEG_FAULT          0x0040\n#define IGP01E1000_PLHR_AUTONEG_ACTIVE         0x0010\n#define IGP01E1000_PLHR_VALID_CHANNEL_D        0x0008\n#define IGP01E1000_PLHR_VALID_CHANNEL_C        0x0004\n#define IGP01E1000_PLHR_VALID_CHANNEL_B        0x0002\n#define IGP01E1000_PLHR_VALID_CHANNEL_A        0x0001\n\n \n#define IGP01E1000_MSE_CHANNEL_D        0x000F\n#define IGP01E1000_MSE_CHANNEL_C        0x00F0\n#define IGP01E1000_MSE_CHANNEL_B        0x0F00\n#define IGP01E1000_MSE_CHANNEL_A        0xF000\n\n#define IGP02E1000_PM_SPD                         0x0001\t \n#define IGP02E1000_PM_D3_LPLU                     0x0004\t \n#define IGP02E1000_PM_D0_LPLU                     0x0002\t \n\n \n#define DSP_RESET_ENABLE     0x0\n#define DSP_RESET_DISABLE    0x2\n#define E1000_MAX_DSP_RESETS 10\n\n \n\n#define IGP01E1000_AGC_LENGTH_SHIFT 7\t \n#define IGP02E1000_AGC_LENGTH_SHIFT 9\t \n\n \n#define IGP02E1000_AGC_LENGTH_MASK  0x7F\n\n \n#define IGP01E1000_AGC_LENGTH_TABLE_SIZE 128\n#define IGP02E1000_AGC_LENGTH_TABLE_SIZE 113\n\n \n#define IGP01E1000_AGC_RANGE    10\n#define IGP02E1000_AGC_RANGE    15\n\n \n \n#define IGP01E1000_PHY_POLARITY_MASK    0x0078\n\n \n#define IGP01E1000_GMII_FLEX_SPD               0x10\t \n#define IGP01E1000_GMII_SPD                    0x20\t \n\n \n#define IGP01E1000_ANALOG_SPARE_FUSE_STATUS       0x20D1\n#define IGP01E1000_ANALOG_FUSE_STATUS             0x20D0\n#define IGP01E1000_ANALOG_FUSE_CONTROL            0x20DC\n#define IGP01E1000_ANALOG_FUSE_BYPASS             0x20DE\n\n#define IGP01E1000_ANALOG_FUSE_POLY_MASK            0xF000\n#define IGP01E1000_ANALOG_FUSE_FINE_MASK            0x0F80\n#define IGP01E1000_ANALOG_FUSE_COARSE_MASK          0x0070\n#define IGP01E1000_ANALOG_SPARE_FUSE_ENABLED        0x0100\n#define IGP01E1000_ANALOG_FUSE_ENABLE_SW_CONTROL    0x0002\n\n#define IGP01E1000_ANALOG_FUSE_COARSE_THRESH        0x0040\n#define IGP01E1000_ANALOG_FUSE_COARSE_10            0x0010\n#define IGP01E1000_ANALOG_FUSE_FINE_1               0x0080\n#define IGP01E1000_ANALOG_FUSE_FINE_10              0x0500\n\n \n \n#define M88_VENDOR         0x0141\n#define M88E1000_E_PHY_ID  0x01410C50\n#define M88E1000_I_PHY_ID  0x01410C30\n#define M88E1011_I_PHY_ID  0x01410C20\n#define IGP01E1000_I_PHY_ID  0x02A80380\n#define M88E1000_12_PHY_ID M88E1000_E_PHY_ID\n#define M88E1000_14_PHY_ID M88E1000_E_PHY_ID\n#define M88E1011_I_REV_4   0x04\n#define M88E1111_I_PHY_ID  0x01410CC0\n#define M88E1118_E_PHY_ID  0x01410E40\n#define L1LXT971A_PHY_ID   0x001378E0\n\n#define RTL8211B_PHY_ID    0x001CC910\n#define RTL8201N_PHY_ID    0x8200\n#define RTL_PHY_CTRL_FD    0x0100  \n#define RTL_PHY_CTRL_SPD_100    0x200000  \n\n \n#define PHY_PAGE_SHIFT        5\n#define PHY_REG(page, reg)    \\\n        (((page) << PHY_PAGE_SHIFT) | ((reg) & MAX_PHY_REG_ADDRESS))\n\n#define IGP3_PHY_PORT_CTRL           \\\n        PHY_REG(769, 17)\t \n#define IGP3_PHY_RATE_ADAPT_CTRL \\\n        PHY_REG(769, 25)\t \n\n#define IGP3_KMRN_FIFO_CTRL_STATS \\\n        PHY_REG(770, 16)\t \n#define IGP3_KMRN_POWER_MNG_CTRL \\\n        PHY_REG(770, 17)\t \n#define IGP3_KMRN_INBAND_CTRL \\\n        PHY_REG(770, 18)\t \n#define IGP3_KMRN_DIAG \\\n        PHY_REG(770, 19)\t \n#define IGP3_KMRN_DIAG_PCS_LOCK_LOSS 0x0002\t \n#define IGP3_KMRN_ACK_TIMEOUT \\\n        PHY_REG(770, 20)\t \n\n#define IGP3_VR_CTRL \\\n        PHY_REG(776, 18)\t \n#define IGP3_VR_CTRL_MODE_SHUT       0x0200\t \n#define IGP3_VR_CTRL_MODE_MASK       0x0300\t \n\n#define IGP3_CAPABILITY \\\n        PHY_REG(776, 19)\t \n\n \n#define IGP3_CAP_INITIATE_TEAM       0x0001\t \n#define IGP3_CAP_WFM                 0x0002\t \n#define IGP3_CAP_ASF                 0x0004\t \n#define IGP3_CAP_LPLU                0x0008\t \n#define IGP3_CAP_DC_AUTO_SPEED       0x0010\t \n#define IGP3_CAP_SPD                 0x0020\t \n#define IGP3_CAP_MULT_QUEUE          0x0040\t \n#define IGP3_CAP_RSS                 0x0080\t \n#define IGP3_CAP_8021PQ              0x0100\t \n#define IGP3_CAP_AMT_CB              0x0200\t \n\n#define IGP3_PPC_JORDAN_EN           0x0001\n#define IGP3_PPC_JORDAN_GIGA_SPEED   0x0002\n\n#define IGP3_KMRN_PMC_EE_IDLE_LINK_DIS         0x0001\n#define IGP3_KMRN_PMC_K0S_ENTRY_LATENCY_MASK   0x001E\n#define IGP3_KMRN_PMC_K0S_MODE1_EN_GIGA        0x0020\n#define IGP3_KMRN_PMC_K0S_MODE1_EN_100         0x0040\n\n#define IGP3E1000_PHY_MISC_CTRL                0x1B\t \n#define IGP3_PHY_MISC_DUPLEX_MANUAL_SET        0x1000\t \n\n#define IGP3_KMRN_EXT_CTRL  PHY_REG(770, 18)\n#define IGP3_KMRN_EC_DIS_INBAND    0x0080\n\n#define IGP03E1000_E_PHY_ID  0x02A80390\n#define IFE_E_PHY_ID         0x02A80330\t \n#define IFE_PLUS_E_PHY_ID    0x02A80320\n#define IFE_C_E_PHY_ID       0x02A80310\n\n#define IFE_PHY_EXTENDED_STATUS_CONTROL   0x10\t \n#define IFE_PHY_SPECIAL_CONTROL           0x11\t \n#define IFE_PHY_RCV_FALSE_CARRIER         0x13\t \n#define IFE_PHY_RCV_DISCONNECT            0x14\t \n#define IFE_PHY_RCV_ERROT_FRAME           0x15\t \n#define IFE_PHY_RCV_SYMBOL_ERR            0x16\t \n#define IFE_PHY_PREM_EOF_ERR              0x17\t \n#define IFE_PHY_RCV_EOF_ERR               0x18\t \n#define IFE_PHY_TX_JABBER_DETECT          0x19\t \n#define IFE_PHY_EQUALIZER                 0x1A\t \n#define IFE_PHY_SPECIAL_CONTROL_LED       0x1B\t \n#define IFE_PHY_MDIX_CONTROL              0x1C\t \n#define IFE_PHY_HWI_CONTROL               0x1D\t \n\n#define IFE_PESC_REDUCED_POWER_DOWN_DISABLE  0x2000\t \n#define IFE_PESC_100BTX_POWER_DOWN           0x0400\t \n#define IFE_PESC_10BTX_POWER_DOWN            0x0200\t \n#define IFE_PESC_POLARITY_REVERSED           0x0100\t \n#define IFE_PESC_PHY_ADDR_MASK               0x007C\t \n#define IFE_PESC_SPEED                       0x0002\t \n#define IFE_PESC_DUPLEX                      0x0001\t \n#define IFE_PESC_POLARITY_REVERSED_SHIFT     8\n\n#define IFE_PSC_DISABLE_DYNAMIC_POWER_DOWN   0x0100\t \n#define IFE_PSC_FORCE_POLARITY               0x0020\t \n#define IFE_PSC_AUTO_POLARITY_DISABLE        0x0010\t \n#define IFE_PSC_JABBER_FUNC_DISABLE          0x0001\t \n#define IFE_PSC_FORCE_POLARITY_SHIFT         5\n#define IFE_PSC_AUTO_POLARITY_DISABLE_SHIFT  4\n\n#define IFE_PMC_AUTO_MDIX                    0x0080\t \n#define IFE_PMC_FORCE_MDIX                   0x0040\t \n#define IFE_PMC_MDIX_STATUS                  0x0020\t \n#define IFE_PMC_AUTO_MDIX_COMPLETE           0x0010\t \n#define IFE_PMC_MDIX_MODE_SHIFT              6\n#define IFE_PHC_MDIX_RESET_ALL_MASK          0x0000\t \n\n#define IFE_PHC_HWI_ENABLE                   0x8000\t \n#define IFE_PHC_ABILITY_CHECK                0x4000\t \n#define IFE_PHC_TEST_EXEC                    0x2000\t \n#define IFE_PHC_HIGHZ                        0x0200\t \n#define IFE_PHC_LOWZ                         0x0400\t \n#define IFE_PHC_LOW_HIGH_Z_MASK              0x0600\t \n#define IFE_PHC_DISTANCE_MASK                0x01FF\t \n#define IFE_PHC_RESET_ALL_MASK               0x0000\t \n#define IFE_PSCL_PROBE_MODE                  0x0020\t \n#define IFE_PSCL_PROBE_LEDS_OFF              0x0006\t \n#define IFE_PSCL_PROBE_LEDS_ON               0x0007\t \n\n#define ICH_FLASH_COMMAND_TIMEOUT            5000\t \n#define ICH_FLASH_ERASE_TIMEOUT              3000000\t \n#define ICH_FLASH_CYCLE_REPEAT_COUNT         10\t \n#define ICH_FLASH_SEG_SIZE_256               256\n#define ICH_FLASH_SEG_SIZE_4K                4096\n#define ICH_FLASH_SEG_SIZE_64K               65536\n\n#define ICH_CYCLE_READ                       0x0\n#define ICH_CYCLE_RESERVED                   0x1\n#define ICH_CYCLE_WRITE                      0x2\n#define ICH_CYCLE_ERASE                      0x3\n\n#define ICH_FLASH_GFPREG   0x0000\n#define ICH_FLASH_HSFSTS   0x0004\n#define ICH_FLASH_HSFCTL   0x0006\n#define ICH_FLASH_FADDR    0x0008\n#define ICH_FLASH_FDATA0   0x0010\n#define ICH_FLASH_FRACC    0x0050\n#define ICH_FLASH_FREG0    0x0054\n#define ICH_FLASH_FREG1    0x0058\n#define ICH_FLASH_FREG2    0x005C\n#define ICH_FLASH_FREG3    0x0060\n#define ICH_FLASH_FPR0     0x0074\n#define ICH_FLASH_FPR1     0x0078\n#define ICH_FLASH_SSFSTS   0x0090\n#define ICH_FLASH_SSFCTL   0x0092\n#define ICH_FLASH_PREOP    0x0094\n#define ICH_FLASH_OPTYPE   0x0096\n#define ICH_FLASH_OPMENU   0x0098\n\n#define ICH_FLASH_REG_MAPSIZE      0x00A0\n#define ICH_FLASH_SECTOR_SIZE      4096\n#define ICH_GFPREG_BASE_MASK       0x1FFF\n#define ICH_FLASH_LINEAR_ADDR_MASK 0x00FFFFFF\n\n \n#define PHY_PREAMBLE        0xFFFFFFFF\n#define PHY_SOF             0x01\n#define PHY_OP_READ         0x02\n#define PHY_OP_WRITE        0x01\n#define PHY_TURNAROUND      0x02\n#define PHY_PREAMBLE_SIZE   32\n#define MII_CR_SPEED_1000   0x0040\n#define MII_CR_SPEED_100    0x2000\n#define MII_CR_SPEED_10     0x0000\n#define E1000_PHY_ADDRESS   0x01\n#define PHY_AUTO_NEG_TIME   45\t \n#define PHY_FORCE_TIME      20\t \n#define PHY_REVISION_MASK   0xFFFFFFF0\n#define DEVICE_SPEED_MASK   0x00000300\t \n#define REG4_SPEED_MASK     0x01E0\n#define REG9_SPEED_MASK     0x0300\n#define ADVERTISE_10_HALF   0x0001\n#define ADVERTISE_10_FULL   0x0002\n#define ADVERTISE_100_HALF  0x0004\n#define ADVERTISE_100_FULL  0x0008\n#define ADVERTISE_1000_HALF 0x0010\n#define ADVERTISE_1000_FULL 0x0020\n#define AUTONEG_ADVERTISE_SPEED_DEFAULT 0x002F\t \n#define AUTONEG_ADVERTISE_10_100_ALL    0x000F\t \n#define AUTONEG_ADVERTISE_10_ALL        0x0003\t \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}