<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v</a>
defines: 
time_elapsed: 0.748s
ram usage: 31336 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmppv1_tpqr/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:23</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:23</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:23</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmppv1_tpqr/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmppv1_tpqr/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmppv1_tpqr/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v</a>, line:23, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:25
       |vpiFullName:work@test
       |vpiStmt:
       \_assignment: , line:26
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (c), line:26
           |vpiName:c
           |vpiFullName:work@test.c
         |vpiRhs:
         \_constant: , line:26
           |vpiConstType:7
           |vpiDecompile:13
           |vpiSize:32
           |INT:13
       |vpiStmt:
       \_if_stmt: , line:27
         |vpiCondition:
         \_operation: , line:27
           |vpiOpType:28
           |vpiOperand:
           \_ref_obj: (c), line:27
             |vpiName:c
             |vpiFullName:work@test.c
           |vpiOperand:
           \_constant: , line:27
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiStmt:
         \_begin: , line:28
           |vpiFullName:work@test
           |vpiStmt:
           \_sys_func_call: ($display), line:29
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:29
               |vpiConstType:6
               |vpiDecompile:&#34;PASSED&#34;
               |vpiSize:8
               |STRING:&#34;PASSED&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:30
             |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:32
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:32
           |vpiConstType:6
           |vpiDecompile:&#34;FAILED&#34;
           |vpiSize:8
           |STRING:&#34;FAILED&#34;
   |vpiNet:
   \_logic_net: (c), line:24
     |vpiName:c
     |vpiFullName:work@test.c
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v</a>, line:23
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (c), line:24, parent:work@test
     |vpiName:c
     |vpiFullName:work@test.c
     |vpiNetType:48
     |vpiRange:
     \_range: , line:24
       |vpiLeftRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \c of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_test of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \c of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \c of type 608
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object: \$display of type 56
Object:  of type 7
Object: \c of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x386e4f0] str=&#39;\work_test&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:24</a>.0-24.0&gt; [0x387bdf0] str=&#39;\c&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:24</a>.0-24.0&gt; [0x38862c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:24</a>.0-24.0&gt; [0x3886800] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:24</a>.0-24.0&gt; [0x38869f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3886be0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:25</a>.0-25.0&gt; [0x3886d00]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:26</a>.0-26.0&gt; [0x3886e80]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:26</a>.0-26.0&gt; [0x3887220] str=&#39;\c&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:26</a>.0-26.0&gt; [0x3882050] bits=&#39;00000000000000000000000000001101&#39;(32) range=[31:0] int=13
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:27</a>.0-27.0&gt; [0x3881f10]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3882210]
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:27</a>.0-27.0&gt; [0x3882330]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:27</a>.0-27.0&gt; [0x3882620] str=&#39;\c&#39;
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:27</a>.0-27.0&gt; [0x3882ab0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3882970]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3882c70] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3883770]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:28</a>.0-28.0&gt; [0x3882d90]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:29</a>.0-29.0&gt; [0x3882ed0] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:29</a>.0-29.0&gt; [0x3883420] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:30</a>.0-30.0&gt; [0x38835f0] str=&#39;\$finish&#39;
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:32</a>.0-32.0&gt; [0x3883890] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:32</a>.0-32.0&gt; [0x3883b30] str=&#39;&#34;FAILED&#34;&#39; bits=&#39;0010001001000110010000010100100101001100010001010100010000100010&#39;(64) range=[63:0] int=1279607842
<a href="../../../../third_party/tests/ivtest/ivltests/cond_band.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/cond_band.v:30</a>: ERROR: Can&#39;t resolve function name `\$finish&#39;.

</pre>
</body>