# **Instruction Cycle** 

---

## **1\. Introduction**

The **Instruction Cycle** (also called **Fetch-Decode-Execute Cycle**) is the **fundamental operational process of a CPU**. It is the **sequence of steps that the CPU performs to execute a single instruction** from a program stored in memory.

* Every instruction in a program undergoes this cycle.

* Controlled by the **Control Unit**.

* Synchronized with the **system clock**.

---

## **2\. Definition**

**Instruction Cycle is the sequence of micro-operations performed by the CPU to fetch an instruction from memory, decode it, execute it, and store the result.**

---

## **3\. Phases of the Instruction Cycle**

The instruction cycle consists of **four main phases**:

1. **Fetch Phase**

2. **Decode Phase**

3. **Execute Phase**

4. **Interrupt Phase (Optional)**

Some architectures include **Indirect Addressing Cycle** as a sub-phase if needed.

---

## **4\. Registers Used in Instruction Cycle**

| Register | Function |
| ----- | ----- |
| **PC (Program Counter)** | Holds the address of the next instruction |
| **IR (Instruction Register)** | Holds the current instruction |
| **AR (Address Register / MAR)** | Holds the memory address for read/write |
| **DR (Data Register / MDR)** | Holds data read from memory or to be written to memory |
| **AC (Accumulator)** | Stores results of arithmetic/logic operations |
| **INPR / OUTR** | Input/output registers for I/O instructions |
| **E (Link / Carry bit)** | Holds carry or overflow in arithmetic operations |

---

## **5\. Step 1 â€“ Fetch Phase**

The **fetch phase** retrieves the instruction from memory.

### **Micro-Operations**

| Time Step | Operation |
| ----- | ----- |
| **T0** | AR â† PC â†’ Send address of next instruction to memory |
| **T1** | IR â† M\[AR\], PC â† PC \+ 1 â†’ Fetch instruction and increment PC |
| **T2** | Decode IR â†’ Identify opcode and instruction type |

ğŸ“Œ After this phase, the instruction is ready to be executed.

---

## **6\. Step 2 â€“ Decode Phase**

During the **decode phase**:

* The **Control Unit** examines the **opcode**.

* Determines the **type of instruction**:

  * Memory-Reference Instruction (e.g., LDA, ADD)

  * Register-Reference Instruction (e.g., CLA, CMA)

  * Input-Output Instruction (e.g., INP, OUT)

* Determines the **addressing mode**:

  * Direct or Indirect (I-bit in Basic Computer)

---

## **7\. Step 3 â€“ Execute Phase**

The **execute phase** carries out the operation specified by the instruction.

### **A. Memory-Reference Instructions**

**Examples:** ADD, AND, LDA, STA, BUN, ISZ

#### **Example: ADD Instruction**

| Time | Micro-Operation |
| ----- | ----- |
| T3 | AR â† IR(0â€“11) â†’ Load address field of instruction |
| T4 | DR â† M\[AR\] â†’ Fetch data from memory |
| T5 | AC â† AC \+ DR â†’ Add data to accumulator |

#### **Example: LDA Instruction**

| Time | Micro-Operation |
| ----- | ----- |
| T3 | AR â† IR(0â€“11) |
| T4 | DR â† M\[AR\] |
| T5 | AC â† DR |

---

### **B. Register-Reference Instructions**

**Examples:** CLA, CMA, INC, HLT

* Execute directly inside CPU using registers

* Usually complete in **1 micro-operation**

#### **Example: CLA (Clear Accumulator)**

| Time | Micro-Operation |
| ----- | ----- |
| T3 | AC â† 0 |

---

### **C. Input/Output Instructions**

**Examples:** INP, OUT, SKI, SKO

* Interact with input/output devices

* Example: INP (Input to AC)  
   | Time | Micro-Operation |  
   |------|----------------|  
   | T3 | AC(0â€“7) â† INPR |

---

### **D. Indirect Addressing Cycle**

If **I = 1** (indirect addressing):

| Time | Micro-Operation |
| ----- | ----- |
| T3 | AR â† M\[AR\] â†’ Fetch the actual address from memory |

ğŸ“Œ Only for instructions that use **indirect memory addressing**.

---

## **8\. Step 4 â€“ Interrupt Phase (Optional)**

If an **interrupt** occurs:

1. CPU **saves the current PC** and relevant registers.

2. **Transfers control** to the Interrupt Service Routine (ISR).

3. Executes ISR.

4. Returns to the next instruction.

---

## **9\. Timing of the Instruction Cycle**

* Each phase occurs during **one or more clock cycles**.

* **Timing signals** (T0, T1, T2, â€¦) control micro-operations.

* Ensures proper **sequencing and synchronization**.

**Example Timing Sequence:**

`T0 â†’ Send PC to MAR`  
`T1 â†’ Fetch instruction to IR, increment PC`  
`T2 â†’ Decode instruction`  
`T3 â†’ Execute (or indirect addressing)`  
`T4 â†’ Execute (complete operation)`

---

## **10\. Instruction Cycle Diagram (Conceptual)**

     `â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”`  
      `â”‚ Fetch     â”‚`  
      `â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜`  
            `â”‚`  
            `â–¼`  
      `â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”`  
      `â”‚ Decode    â”‚`  
      `â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜`  
            `â”‚`  
            `â–¼`  
      `â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”`  
      `â”‚ Execute   â”‚`  
      `â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜`  
            `â”‚`  
            `â–¼`  
      `â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”`  
      `â”‚ Interrupt â”‚`  
      `â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜`

---

## **11\. Importance of Instruction Cycle**

* Ensures **proper execution of programs**.

* Synchronizes **CPU operations**.

* Enables **efficient use of registers, memory, and ALU**.

* Forms the basis for **pipelining** in advanced CPUs.

---

## **12\. Advantages**

* Structured and systematic execution

* Enables CPU to execute any instruction type

* Ensures sequential processing

* Supports interrupts and multitasking

---

## **13\. Summary**

* The **Instruction Cycle** is the **basic operational cycle of the CPU**.

* Phases: **Fetch â†’ Decode â†’ Execute â†’ Interrupt (optional)**.

* Uses **registers, timing signals, and control signals**.

* Includes **indirect addressing** if required.

* Fundamental to **all computer operations**.

