Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 18 21:58:37 2023
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OLED_interface_synth_timing_summary_routed.rpt -pb OLED_interface_synth_timing_summary_routed.pb -rpx OLED_interface_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : OLED_interface_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    150         
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (150)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (425)
5. checking no_input_delay (13)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (150)
--------------------------
 There are 150 register/latch pins with no clock driven by root clock pin: g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (425)
--------------------------------------------------
 There are 425 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.695        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.695        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 2.178ns (40.664%)  route 3.178ns (59.336%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/Q
                         net (fo=2, routed)           1.095     6.697    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.821 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9/O
                         net (fo=1, routed)           0.635     7.455    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5/O
                         net (fo=34, routed)          1.449     9.028    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.152 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     9.152    g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.532 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.000 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.117 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.440 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.440    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_6
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 2.170ns (40.575%)  route 3.178ns (59.425%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/Q
                         net (fo=2, routed)           1.095     6.697    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.821 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9/O
                         net (fo=1, routed)           0.635     7.455    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5/O
                         net (fo=34, routed)          1.449     9.028    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.152 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     9.152    g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.532 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.000 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.117 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.432 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.432    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_4
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 2.094ns (39.718%)  route 3.178ns (60.282%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/Q
                         net (fo=2, routed)           1.095     6.697    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.821 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9/O
                         net (fo=1, routed)           0.635     7.455    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5/O
                         net (fo=34, routed)          1.449     9.028    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.152 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     9.152    g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.532 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.000 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.117 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.356 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.356    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_5
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 2.074ns (39.489%)  route 3.178ns (60.511%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/Q
                         net (fo=2, routed)           1.095     6.697    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.821 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9/O
                         net (fo=1, routed)           0.635     7.455    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5/O
                         net (fo=34, routed)          1.449     9.028    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.152 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     9.152    g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.532 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.000 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.117 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.117    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.336 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.336    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_7
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 2.061ns (39.339%)  route 3.178ns (60.661%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/Q
                         net (fo=2, routed)           1.095     6.697    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.821 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9/O
                         net (fo=1, routed)           0.635     7.455    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5/O
                         net (fo=34, routed)          1.449     9.028    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.152 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     9.152    g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.532 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.000 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.323 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.323    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_6
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 2.053ns (39.246%)  route 3.178ns (60.754%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/Q
                         net (fo=2, routed)           1.095     6.697    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.821 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9/O
                         net (fo=1, routed)           0.635     7.455    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5/O
                         net (fo=34, routed)          1.449     9.028    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.152 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     9.152    g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.532 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.000 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.315 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.315    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_4
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.977ns (38.350%)  route 3.178ns (61.650%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/Q
                         net (fo=2, routed)           1.095     6.697    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.821 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9/O
                         net (fo=1, routed)           0.635     7.455    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5/O
                         net (fo=34, routed)          1.449     9.028    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.152 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     9.152    g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.532 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.000 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.239 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.239    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_5
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.957ns (38.110%)  route 3.178ns (61.890%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/Q
                         net (fo=2, routed)           1.095     6.697    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.821 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9/O
                         net (fo=1, routed)           0.635     7.455    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5/O
                         net (fo=34, routed)          1.449     9.028    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.152 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     9.152    g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.532 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.000 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.219 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.219    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_7
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 1.944ns (37.953%)  route 3.178ns (62.047%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/Q
                         net (fo=2, routed)           1.095     6.697    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.821 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9/O
                         net (fo=1, routed)           0.635     7.455    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5/O
                         net (fo=34, routed)          1.449     9.028    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.152 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     9.152    g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.532 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.206 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.206    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_6
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.936ns (37.856%)  route 3.178ns (62.144%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.563     5.084    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/Q
                         net (fo=2, routed)           1.095     6.697    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.821 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9/O
                         net (fo=1, routed)           0.635     7.455    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_9_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.579 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5/O
                         net (fo=34, routed)          1.449     9.028    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.152 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     9.152    g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_3_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.532 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.766 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.766    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.883 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.198 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.198    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_4
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.109    15.135    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  4.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.168     1.754    g_OLED_interface/SCLK_clock_divider/JC_OBUF[3]
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_1/O
                         net (fo=1, routed)           0.000     1.799    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_1_n_0
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.091     1.536    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.148     1.757    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.802    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.866 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_4
    SLICE_X34Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.134     1.579    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/Q
                         net (fo=2, routed)           0.148     1.758    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]
    SLICE_X34Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[28]_i_2/O
                         net (fo=1, routed)           0.000     1.803    g_OLED_interface/SCLK_clock_divider/s_ms_reg[28]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.867 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_4
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y49         FDCE (Hold_fdce_C_D)         0.134     1.580    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.149     1.758    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.803    g_OLED_interface/SCLK_clock_divider/s_ms_reg[8]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.867 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_4
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDCE (Hold_fdce_C_D)         0.134     1.579    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/Q
                         net (fo=2, routed)           0.149     1.759    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]
    SLICE_X34Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.804 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[24]_i_2/O
                         net (fo=1, routed)           0.000     1.804    g_OLED_interface/SCLK_clock_divider/s_ms_reg[24]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.868 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_4
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDCE (Hold_fdce_C_D)         0.134     1.580    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/Q
                         net (fo=2, routed)           0.149     1.758    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     1.803    g_OLED_interface/SCLK_clock_divider/s_ms_reg[12]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.867 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_4
    SLICE_X34Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDCE (Hold_fdce_C_D)         0.134     1.579    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.149     1.759    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.804 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     1.804    g_OLED_interface/SCLK_clock_divider/s_ms_reg[20]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.868 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_4
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.134     1.580    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.149     1.757    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]
    SLICE_X34Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.802    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_3_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.866 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_4
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDCE (Hold_fdce_C_D)         0.134     1.578    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.273ns (64.315%)  route 0.151ns (35.685%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/Q
                         net (fo=2, routed)           0.151     1.761    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.806 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.806    g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.870 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_4
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.134     1.579    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]/Q
                         net (fo=2, routed)           0.174     1.783    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.828 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5/O
                         net (fo=1, routed)           0.000     1.828    g_OLED_interface/SCLK_clock_divider/s_ms_reg[16]_i_5_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.898 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_7
    SLICE_X34Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.134     1.579    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           440 Endpoints
Min Delay           440 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.374ns  (logic 4.991ns (59.601%)  route 3.383ns (40.399%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=6, routed)           3.383     4.844    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.374 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.374    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/o_VCCEN_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.615ns  (logic 4.026ns (52.874%)  route 3.589ns (47.126%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE                         0.000     0.000 r  g_OLED_interface/o_VCCEN_reg/C
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  g_OLED_interface/o_VCCEN_reg/Q
                         net (fo=1, routed)           3.589     4.107    JC_OBUF[6]
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.615 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.615    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 4.958ns (69.740%)  route 2.151ns (30.260%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           2.151     3.604    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.109 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.109    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.938ns  (logic 3.965ns (57.149%)  route 2.973ns (42.851%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/C
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/Q
                         net (fo=1, routed)           2.973     3.432    JC_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.938 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.938    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_DC_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.919ns  (logic 1.595ns (23.057%)  route 5.324ns (76.943%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         4.659     6.101    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/btnC_IBUF
    SLICE_X1Y44          LUT5 (Prop_lut5_I1_O)        0.154     6.255 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg[2]_i_1/O
                         net (fo=4, routed)           0.664     6.919    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_DC_reg_0
    SLICE_X0Y44          FDRE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_DC_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.919ns  (logic 1.595ns (23.057%)  route 5.324ns (76.943%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         4.659     6.101    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/btnC_IBUF
    SLICE_X1Y44          LUT5 (Prop_lut5_I1_O)        0.154     6.255 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg[2]_i_1/O
                         net (fo=4, routed)           0.664     6.919    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_DC_reg_0
    SLICE_X0Y44          FDRE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.919ns  (logic 1.595ns (23.057%)  route 5.324ns (76.943%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         4.659     6.101    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/btnC_IBUF
    SLICE_X1Y44          LUT5 (Prop_lut5_I1_O)        0.154     6.255 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg[2]_i_1/O
                         net (fo=4, routed)           0.664     6.919    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_DC_reg_0
    SLICE_X0Y44          FDRE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.919ns  (logic 1.595ns (23.057%)  route 5.324ns (76.943%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         4.659     6.101    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/btnC_IBUF
    SLICE_X1Y44          LUT5 (Prop_lut5_I1_O)        0.154     6.255 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg[2]_i_1/O
                         net (fo=4, routed)           0.664     6.919    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_DC_reg_0
    SLICE_X0Y44          FDRE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/o_RES_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.739ns  (logic 3.957ns (58.711%)  route 2.783ns (41.289%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE                         0.000     0.000 r  g_OLED_interface/o_RES_reg/C
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  g_OLED_interface/o_RES_reg/Q
                         net (fo=1, routed)           2.783     3.239    JC_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.739 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.739    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/o_VCCEN_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.679ns  (logic 3.960ns (59.292%)  route 2.719ns (40.708%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE                         0.000     0.000 r  g_OLED_interface/o_VCCEN_reg_lopt_replica_3/C
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  g_OLED_interface/o_VCCEN_reg_lopt_replica_3/Q
                         net (fo=1, routed)           2.719     3.175    lopt_10
    V13                  OBUF (Prop_obuf_I_O)         3.504     6.679 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.679    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.186ns (68.936%)  route 0.084ns (31.065%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[0]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[0]/Q
                         net (fo=3, routed)           0.084     0.225    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/Q[0]
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.045     0.270 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.270    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[1]_i_1_n_0
    SLICE_X0Y41          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_N_transmit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.164ns (56.669%)  route 0.125ns (43.331%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE                         0.000     0.000 r  g_OLED_interface/s_N_transmit_reg[0]/C
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  g_OLED_interface/s_N_transmit_reg[0]/Q
                         net (fo=6, routed)           0.125     0.289    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg_reg[2]_0[0]
    SLICE_X0Y44          FDRE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_button_tick_latch/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/o_READY_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.191ns (63.904%)  route 0.108ns (36.096%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE                         0.000     0.000 r  g_button_tick_latch/FSM_sequential_state_reg_reg[0]/C
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  g_button_tick_latch/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.108     0.254    g_button_tick_latch/state_reg[0]
    SLICE_X1Y35          LUT5 (Prop_lut5_I3_O)        0.045     0.299 r  g_button_tick_latch/o_READY_i_2/O
                         net (fo=1, routed)           0.000     0.299    g_OLED_interface/o_READY0_out
    SLICE_X1Y35          FDCE                                         r  g_OLED_interface/o_READY_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_button_tick_latch/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_button_tick_latch/FSM_sequential_state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.232ns (75.341%)  route 0.076ns (24.659%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE                         0.000     0.000 r  g_button_tick_latch/FSM_sequential_state_reg_reg[1]/C
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.133     0.133 r  g_button_tick_latch/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           0.076     0.209    g_button_tick_latch/state_reg[1]
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.099     0.308 r  g_button_tick_latch/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    g_button_tick_latch/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X0Y35          FDCE                                         r  g_button_tick_latch/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.109%)  route 0.123ns (39.891%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[3]/C
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[3]/Q
                         net (fo=2, routed)           0.123     0.264    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/Q[3]
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.045     0.309 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.309    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[4]_i_1_n_0
    SLICE_X0Y41          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.146%)  route 0.186ns (56.854%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/C
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/Q
                         net (fo=2, routed)           0.186     0.327    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg_0
    SLICE_X0Y39          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_BACKGROUND_COLOR_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/s_DATA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.505%)  route 0.143ns (43.495%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE                         0.000     0.000 r  g_OLED_interface/s_BACKGROUND_COLOR_reg_reg[2]/C
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/s_BACKGROUND_COLOR_reg_reg[2]/Q
                         net (fo=1, routed)           0.143     0.284    g_OLED_interface/in12[2]
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.045     0.329 r  g_OLED_interface/s_DATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.329    g_OLED_interface/s_DATA[2]_i_1_n_0
    SLICE_X2Y42          FDCE                                         r  g_OLED_interface/s_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.247ns (74.675%)  route 0.084ns (25.325%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[30]/C
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[30]/Q
                         net (fo=1, routed)           0.084     0.232    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg_n_0_[30]
    SLICE_X2Y43          LUT3 (Prop_lut3_I0_O)        0.099     0.331 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     0.331    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg[22]_i_1_n_0
    SLICE_X2Y43          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_bit_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_FINAL_TX_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.191ns (57.481%)  route 0.141ns (42.519%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_bit_reg_reg[0]/C
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_bit_reg_reg[0]/Q
                         net (fo=9, routed)           0.141     0.287    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_bit_reg_reg_n_0_[0]
    SLICE_X0Y40          LUT5 (Prop_lut5_I3_O)        0.045     0.332 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_FINAL_TX_i_1/O
                         net (fo=1, routed)           0.000     0.332    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_FINAL_TX_i_1_n_0
    SLICE_X0Y40          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_MOSI_FINAL_TX_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.680%)  route 0.148ns (44.320%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[5]/C
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA_reg[5]/Q
                         net (fo=2, routed)           0.148     0.289    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/Q[5]
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.045     0.334 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.334    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[6]_i_1_n_0
    SLICE_X0Y42          FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.717ns  (logic 4.066ns (52.698%)  route 3.650ns (47.302%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.709     6.250    JC_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.346 r  JC_OBUF_BUFG[3]_inst/O
                         net (fo=152, routed)         2.941     9.287    JC_OBUF_BUFG[3]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.802 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.802    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.699ns  (logic 4.066ns (52.811%)  route 3.633ns (47.189%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.564     5.085    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.709     6.250    JC_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.346 r  JC_OBUF_BUFG[3]_inst/O
                         net (fo=152, routed)         2.924     9.270    JC_OBUF_BUFG[3]
    P18                  OBUF (Prop_obuf_I_O)         3.514    12.784 r  JC_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.784    JC[3]
    P18                                                               r  JC[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.382ns (57.793%)  route 1.009ns (42.207%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.270     1.856    JC_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.882 r  JC_OBUF_BUFG[3]_inst/O
                         net (fo=152, routed)         0.739     2.621    JC_OBUF_BUFG[3]
    P18                  OBUF (Prop_obuf_I_O)         1.215     3.837 r  JC_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.837    JC[3]
    P18                                                               r  JC[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.383ns (57.561%)  route 1.019ns (42.439%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.270     1.856    JC_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.882 r  JC_OBUF_BUFG[3]_inst/O
                         net (fo=152, routed)         0.749     2.631    JC_OBUF_BUFG[3]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.847 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.847    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.848ns  (logic 3.140ns (35.492%)  route 5.708ns (64.508%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         5.518     6.960    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     7.273    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.823 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.823    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.940 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.940    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.057 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.174 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.291    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.408 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.408    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.525 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.525    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.848 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.848    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_6
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[29]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.840ns  (logic 3.132ns (35.434%)  route 5.708ns (64.566%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         5.518     6.960    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     7.273    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.823 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.823    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.940 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.940    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.057 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.174 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.291    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.408 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.408    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.525 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.525    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.840 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.840    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_4
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.764ns  (logic 3.056ns (34.874%)  route 5.708ns (65.126%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         5.518     6.960    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     7.273    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.823 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.823    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.940 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.940    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.057 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.174 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.291    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.408 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.408    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.525 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.525    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.764 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.764    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_5
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.744ns  (logic 3.036ns (34.725%)  route 5.708ns (65.275%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         5.518     6.960    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     7.273    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.823 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.823    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.940 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.940    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.057 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.174 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.291    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.408 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.408    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.525 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.525    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.744 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.744    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]_i_1_n_7
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.731ns  (logic 3.023ns (34.628%)  route 5.708ns (65.372%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         5.518     6.960    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     7.273    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.823 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.823    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.940 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.940    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.057 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.174 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.291    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.408 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.408    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.731 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.731    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_6
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.723ns  (logic 3.015ns (34.568%)  route 5.708ns (65.432%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         5.518     6.960    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     7.273    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.823 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.823    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.940 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.940    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.057 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.174 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.291    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.408 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.408    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.723 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.723    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_4
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[27]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.647ns  (logic 2.939ns (33.993%)  route 5.708ns (66.007%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         5.518     6.960    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     7.273    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.823 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.823    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.940 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.940    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.057 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.174 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.291    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.408 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.408    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.647 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.647    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_5
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.627ns  (logic 2.919ns (33.840%)  route 5.708ns (66.160%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         5.518     6.960    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     7.273    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.823 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.823    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.940 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.940    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.057 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.174 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.291    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.408 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.408    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.627 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.627    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]_i_1_n_7
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.614ns  (logic 2.906ns (33.740%)  route 5.708ns (66.260%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         5.518     6.960    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     7.273    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.823 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.823    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.940 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.940    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.057 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.174 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.291    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.614 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.614    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_6
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.606ns  (logic 2.898ns (33.678%)  route 5.708ns (66.322%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         5.518     6.960    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.084 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     7.273    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.823 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.823    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.940 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.940    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.057 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.174 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.291 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.291    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[16]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.606 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.606    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[20]_i_1_n_4
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445     4.786    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.483ns  (logic 0.210ns (8.439%)  route 2.273ns (91.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.273     2.483    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y43         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.483ns  (logic 0.210ns (8.439%)  route 2.273ns (91.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.273     2.483    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y43         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.483ns  (logic 0.210ns (8.439%)  route 2.273ns (91.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.273     2.483    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y43         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.483ns  (logic 0.210ns (8.439%)  route 2.273ns (91.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.273     2.483    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y43         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.537ns  (logic 0.210ns (8.260%)  route 2.327ns (91.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.327     2.537    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y42         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.537ns  (logic 0.210ns (8.260%)  route 2.327ns (91.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.327     2.537    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y42         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.537ns  (logic 0.210ns (8.260%)  route 2.327ns (91.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.327     2.537    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y42         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.537ns  (logic 0.210ns (8.260%)  route 2.327ns (91.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.327     2.537    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y42         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.550ns  (logic 0.210ns (8.218%)  route 2.340ns (91.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.340     2.550    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y44         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.550ns  (logic 0.210ns (8.218%)  route 2.340ns (91.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=213, routed)         2.340     2.550    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X34Y44         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[11]/C





