---
title: semiconductor articles (May'20)
date: 2024-02-26 17:00
layout: default-foundation-20210515
tags: semiconductors
---

<!-- ADD THIS:
	SER-mechanisms-GPU-regfiles
-->

<div class="callout">
	<h2>Selected Semiconductor Articles - May'20</h2>
</div>

<div style="column-count: 2;">

<div class="card">
	<div class="card-section">
		<a href="/pdfs/chips/SER-mechanisms-GPU-regfiles.pdf">
		Soft error resilience mechanisms - GPU register files (ArXiV)</a>
	</div>
</div>

<div class="card">
	<div class="card-section">
		<a href="/pdfs/chips/clock-tree-design.pdf">
		Clock tree design (Freescale)</a>
	</div>
</div>

<div class="card">
	<div class="card-image">
		<a href="/pdfs/chips/SEMICON_Taiwan_2016_collaert.pdf">
			<img src="/px/chips/collaert-5nm-below.png"></a>
	</div>
	<div class="card-section">
		<strong>Device Architectures, 5nm and beyond (Nadine Collaert, Semicon Taiwan 2016)</strong><br>
		Intro<br>
		Beyond FinFETs<br>
		High Mobility Materials<br>
		New Switching Mechanisms<br>
		Summary<br>
	</div>
</div>

<div class="card"><div class="card-image">
	<a href="/pdfs/chips/cmos-power-mgmt-reinf-learning-dac11.pdf">
		<img src="/px/chips/power-curve-wlan-system.png"></a>
	</div>

	<div class="card-section">
		<strong>Power Management via Reinforcement Learning (DAC 2011)</strong><br>
		Intro<br>
		Theory (semi-Markov decision process = SMDP)<br>
		System Model<br>
		Results<br>
		Conclusion<br>
	</div>
</div>

<div class="card"><div class="card-image">
	<a href="/pdfs/chips/cmos-flipflop-pipeline-vlsi13.pdf">
		<img src="/px/chips/soft-edge-flipflops.png"></a>
	</div>
	<div class="card-section">
		<strong>Power Management via Reinforcement Learning (DAC 2011)</strong><br>
		Intro<br>
		Soft-Edge Flip Flop (SEFF) Pipelines<br>
		Near-Threshold Regime<br>
		Optimization<br>
		Experimental Results<br>
		Conclusion<br>
	</div>
</div>

<div class="card"><div class="card-section">
	<a href="/pdfs/chips/cmos-7nm-vs-finfet-edited.pdf">
		<img src="/px/chips/7nm-finfet-cross-section.png"></a>
	</div>
	<div class="card-section">
		<strong>Performance: 7nm FinFETs vs Conventional Bulk CMOS</strong><br>
		Intro<br>
		7nm FinFET Technology Description<br>
		Standard Cell Library Characterization<br>
		Power Consumption<br>
		Synthesis Results<br>
		Conclusion<br>
	</div>
</div>

</div>
