arch                        	circuit  	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time
k4_n4_v7_bidir.xml          	styr.blif	common       	0.74                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	64     	10    	-1          	-1      	07f0177     	success   	52712      	10                	10                 	253                	263                  	1                 	171                 	84                    	10          	10           	100              	clb                      	auto       	0.10     	1234                 	0.17      	5.39639       	-69.4125            	-5.39639            	14            	1894             	36                                    	1.92e+06              	1.92e+06             	-1                               	-1                                  	0.19                     	1854                       	20                               	7.81204            	-99.2917 	-7.81204 	0       	0       	-1                          	-1                             	0.08                
k4_n4_v7_longline_bidir.xml 	styr.blif	common       	0.74                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	64     	10    	-1          	-1      	07f0177     	success   	52524      	10                	10                 	253                	263                  	1                 	171                 	84                    	10          	10           	100              	clb                      	auto       	0.10     	1242                 	0.16      	6.09982       	-79.2122            	-6.09982            	17            	2311             	42                                    	1.92e+06              	1.92e+06             	-1                               	-1                                  	0.18                     	2531                       	30                               	11.6163            	-129.534 	-11.6163 	0       	0       	-1                          	-1                             	0.11                
k4_n4_v7_l1_bidir.xml       	styr.blif	common       	1.02                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	64     	10    	-1          	-1      	07f0177     	success   	53636      	10                	10                 	253                	263                  	1                 	171                 	84                    	10          	10           	100              	clb                      	auto       	0.10     	1234                 	0.17      	6.29544       	-77.5705            	-6.29544            	11            	1370             	36                                    	1.92e+06              	1.92e+06             	-1                               	-1                                  	0.48                     	1186                       	15                               	6.70788            	-87.1092 	-6.70788 	0       	0       	-1                          	-1                             	0.07                
k4_n4_v7_bidir_pass_gate.xml	styr.blif	common       	1.00                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	64     	10    	-1          	-1      	07f0177     	success   	53588      	10                	10                 	253                	263                  	1                 	172                 	84                    	10          	10           	100              	clb                      	auto       	0.11     	1232                 	0.35      	4.64462       	-57.3073            	-4.64462            	16            	1933             	30                                    	1.92e+06              	1.92e+06             	-1                               	-1                                  	0.21                     	1979                       	25                               	9.7578             	-120.009 	-9.7578  	0       	0       	-1                          	-1                             	0.13                
