{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603961430835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603961430835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 10:50:30 2020 " "Processing started: Thu Oct 29 10:50:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603961430835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603961430835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_3 -c lab_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_3 -c lab_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603961430835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603961431139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603961431139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/prog_div/prog_div.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/prog_div/prog_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 prog_div " "Found entity 1: prog_div" {  } { { "hw/prog_div/prog_div.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab3/hw/prog_div/prog_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603961436331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603961436331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/one_hot_div/one_hot_div.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/one_hot_div/one_hot_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hot_div " "Found entity 1: one_hot_div" {  } { { "hw/one_hot_div/one_hot_div.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab3/hw/one_hot_div/one_hot_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603961436333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603961436333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/const_div2/const_div.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/const_div2/const_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 const_div " "Found entity 1: const_div" {  } { { "hw/const_div2/const_div.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab3/hw/const_div2/const_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603961436334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603961436334 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "const_div const_div.v(1) " "Verilog HDL error at const_div.v(1): module \"const_div\" cannot be declared more than once" {  } { { "hw/const_div1/const_div.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab3/hw/const_div1/const_div.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1603961436335 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "const_div const_div.v(1) " "HDL info at const_div.v(1): see declaration for object \"const_div\"" {  } { { "hw/const_div2/const_div.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab3/hw/const_div2/const_div.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603961436335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/const_div1/const_div.v 0 0 " "Found 0 design units, including 0 entities, in source file hw/const_div1/const_div.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603961436335 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603961436416 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 29 10:50:36 2020 " "Processing ended: Thu Oct 29 10:50:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603961436416 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603961436416 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603961436416 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603961436416 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603961437008 ""}
