	component vChip8 is
		port (
			clk_clk                                      : in  std_logic                     := 'X';             -- clk
			periphery_control_external_connection_export : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			reset_reset_n                                : in  std_logic                     := 'X';             -- reset_n
			switch_control_external_connection_export    : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			video_buffer_external_connection_export      : out std_logic_vector(15 downto 0)                     -- export
		);
	end component vChip8;

