// Seed: 4014123632
module module_0 (
    input  tri  id_0,
    input  tri0 id_1,
    input  wor  id_2,
    input  tri0 id_3,
    input  tri0 id_4,
    output tri0 id_5
);
  assign id_5 = id_0 ? {id_3 + id_0, (id_4) == 1} : 1;
  assign id_5 = 1;
  logic [-1 : -1] id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wand id_5,
    input uwire id_6,
    input wand id_7,
    input tri0 id_8,
    input supply0 id_9
);
  logic id_11;
  always id_11 = @(1'b0) 1 < 1;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_9,
      id_7,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
