<profile>

<section name = "Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_91_3'" level="0">
<item name = "Date">Mon May 13 18:48:16 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">receiver</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 5.593 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">53, 53, 0.424 us, 0.424 us, 53, 53, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_91_3">51, 51, 7, 4, 1, 12, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 79, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 16, 0, 96, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 220, -</column>
<column name="Register">-, -, 422, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 7, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_16s_18s_34_1_1_U8">mul_16s_18s_34_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16s_18s_34_1_1_U10">mul_16s_18s_34_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16s_18s_34_1_1_U12">mul_16s_18s_34_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16s_18s_34_1_1_U14">mul_16s_18s_34_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16s_18s_34_1_1_U16">mul_16s_18s_34_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16s_18s_34_1_1_U18">mul_16s_18s_34_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16s_18s_34_1_1_U20">mul_16s_18s_34_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16s_18s_34_1_1_U22">mul_16s_18s_34_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_18s_16s_34_1_1_U9">mul_18s_16s_34_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_18s_16s_34_1_1_U11">mul_18s_16s_34_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_18s_16s_34_1_1_U13">mul_18s_16s_34_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_18s_16s_34_1_1_U15">mul_18s_16s_34_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_18s_16s_34_1_1_U17">mul_18s_16s_34_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_18s_16s_34_1_1_U19">mul_18s_16s_34_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_18s_16s_34_1_1_U21">mul_18s_16s_34_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_18s_16s_34_1_1_U23">mul_18s_16s_34_1_1, 0, 1, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="h_U">receiver_Pipeline_VITIS_LOOP_91_3_h_ROM_AUTO_1R, 1, 0, 0, 0, 97, 16, 1, 1552</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln91_fu_844_p2">+, 0, 0, 14, 7, 4</column>
<column name="icmp_ln91_fu_576_p2">icmp, 0, 0, 14, 7, 6</column>
<column name="or_ln91_1_fu_589_p2">or, 0, 0, 7, 7, 2</column>
<column name="or_ln91_2_fu_601_p2">or, 0, 0, 7, 7, 2</column>
<column name="or_ln91_3_fu_701_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln91_4_fu_713_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln91_5_fu_820_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln91_6_fu_832_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln91_fu_570_p2">or, 0, 0, 7, 7, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 7, 14</column>
<column name="delay_line_I_address0">25, 5, 7, 35</column>
<column name="delay_line_I_address1">25, 5, 7, 35</column>
<column name="delay_line_Q_address0">25, 5, 7, 35</column>
<column name="delay_line_Q_address1">25, 5, 7, 35</column>
<column name="h_address0">25, 5, 7, 35</column>
<column name="h_address1">25, 5, 7, 35</column>
<column name="i_fu_90">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_1_reg_1037">7, 0, 7, 0</column>
<column name="i_fu_90">7, 0, 7, 0</column>
<column name="icmp_ln91_reg_1068">1, 0, 1, 0</column>
<column name="lshr_ln1_reg_1048">4, 0, 4, 0</column>
<column name="reg_521">18, 0, 18, 0</column>
<column name="reg_525">16, 0, 16, 0</column>
<column name="reg_529">18, 0, 18, 0</column>
<column name="reg_533">18, 0, 18, 0</column>
<column name="reg_537">16, 0, 16, 0</column>
<column name="reg_541">18, 0, 18, 0</column>
<column name="trunc_ln1_reg_1117">18, 0, 18, 0</column>
<column name="trunc_ln2_reg_1122">18, 0, 18, 0</column>
<column name="trunc_ln93_1_reg_1127">18, 0, 18, 0</column>
<column name="trunc_ln93_2_reg_1183">18, 0, 18, 0</column>
<column name="trunc_ln93_3_reg_1193">18, 0, 18, 0</column>
<column name="trunc_ln93_4_reg_1233">18, 0, 18, 0</column>
<column name="trunc_ln93_5_reg_1243">18, 0, 18, 0</column>
<column name="trunc_ln93_6_reg_1253">18, 0, 18, 0</column>
<column name="trunc_ln93_7_reg_1263">18, 0, 18, 0</column>
<column name="trunc_ln94_1_reg_1132">18, 0, 18, 0</column>
<column name="trunc_ln94_2_reg_1188">18, 0, 18, 0</column>
<column name="trunc_ln94_3_reg_1198">18, 0, 18, 0</column>
<column name="trunc_ln94_4_reg_1238">18, 0, 18, 0</column>
<column name="trunc_ln94_5_reg_1248">18, 0, 18, 0</column>
<column name="trunc_ln94_6_reg_1258">18, 0, 18, 0</column>
<column name="trunc_ln94_7_reg_1268">18, 0, 18, 0</column>
<column name="zext_ln91_reg_1167">4, 0, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_91_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_91_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_91_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_91_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_91_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_91_3, return value</column>
<column name="filt_I_address0">out, 4, ap_memory, filt_I, array</column>
<column name="filt_I_ce0">out, 1, ap_memory, filt_I, array</column>
<column name="filt_I_we0">out, 1, ap_memory, filt_I, array</column>
<column name="filt_I_d0">out, 18, ap_memory, filt_I, array</column>
<column name="filt_Q_address0">out, 4, ap_memory, filt_Q, array</column>
<column name="filt_Q_ce0">out, 1, ap_memory, filt_Q, array</column>
<column name="filt_Q_we0">out, 1, ap_memory, filt_Q, array</column>
<column name="filt_Q_d0">out, 18, ap_memory, filt_Q, array</column>
<column name="filt_I_1_address0">out, 4, ap_memory, filt_I_1, array</column>
<column name="filt_I_1_ce0">out, 1, ap_memory, filt_I_1, array</column>
<column name="filt_I_1_we0">out, 1, ap_memory, filt_I_1, array</column>
<column name="filt_I_1_d0">out, 18, ap_memory, filt_I_1, array</column>
<column name="filt_Q_1_address0">out, 4, ap_memory, filt_Q_1, array</column>
<column name="filt_Q_1_ce0">out, 1, ap_memory, filt_Q_1, array</column>
<column name="filt_Q_1_we0">out, 1, ap_memory, filt_Q_1, array</column>
<column name="filt_Q_1_d0">out, 18, ap_memory, filt_Q_1, array</column>
<column name="filt_I_2_address0">out, 4, ap_memory, filt_I_2, array</column>
<column name="filt_I_2_ce0">out, 1, ap_memory, filt_I_2, array</column>
<column name="filt_I_2_we0">out, 1, ap_memory, filt_I_2, array</column>
<column name="filt_I_2_d0">out, 18, ap_memory, filt_I_2, array</column>
<column name="filt_Q_2_address0">out, 4, ap_memory, filt_Q_2, array</column>
<column name="filt_Q_2_ce0">out, 1, ap_memory, filt_Q_2, array</column>
<column name="filt_Q_2_we0">out, 1, ap_memory, filt_Q_2, array</column>
<column name="filt_Q_2_d0">out, 18, ap_memory, filt_Q_2, array</column>
<column name="filt_I_3_address0">out, 4, ap_memory, filt_I_3, array</column>
<column name="filt_I_3_ce0">out, 1, ap_memory, filt_I_3, array</column>
<column name="filt_I_3_we0">out, 1, ap_memory, filt_I_3, array</column>
<column name="filt_I_3_d0">out, 18, ap_memory, filt_I_3, array</column>
<column name="filt_Q_3_address0">out, 4, ap_memory, filt_Q_3, array</column>
<column name="filt_Q_3_ce0">out, 1, ap_memory, filt_Q_3, array</column>
<column name="filt_Q_3_we0">out, 1, ap_memory, filt_Q_3, array</column>
<column name="filt_Q_3_d0">out, 18, ap_memory, filt_Q_3, array</column>
<column name="filt_I_4_address0">out, 4, ap_memory, filt_I_4, array</column>
<column name="filt_I_4_ce0">out, 1, ap_memory, filt_I_4, array</column>
<column name="filt_I_4_we0">out, 1, ap_memory, filt_I_4, array</column>
<column name="filt_I_4_d0">out, 18, ap_memory, filt_I_4, array</column>
<column name="filt_Q_4_address0">out, 4, ap_memory, filt_Q_4, array</column>
<column name="filt_Q_4_ce0">out, 1, ap_memory, filt_Q_4, array</column>
<column name="filt_Q_4_we0">out, 1, ap_memory, filt_Q_4, array</column>
<column name="filt_Q_4_d0">out, 18, ap_memory, filt_Q_4, array</column>
<column name="filt_I_5_address0">out, 4, ap_memory, filt_I_5, array</column>
<column name="filt_I_5_ce0">out, 1, ap_memory, filt_I_5, array</column>
<column name="filt_I_5_we0">out, 1, ap_memory, filt_I_5, array</column>
<column name="filt_I_5_d0">out, 18, ap_memory, filt_I_5, array</column>
<column name="filt_Q_5_address0">out, 4, ap_memory, filt_Q_5, array</column>
<column name="filt_Q_5_ce0">out, 1, ap_memory, filt_Q_5, array</column>
<column name="filt_Q_5_we0">out, 1, ap_memory, filt_Q_5, array</column>
<column name="filt_Q_5_d0">out, 18, ap_memory, filt_Q_5, array</column>
<column name="filt_I_6_address0">out, 4, ap_memory, filt_I_6, array</column>
<column name="filt_I_6_ce0">out, 1, ap_memory, filt_I_6, array</column>
<column name="filt_I_6_we0">out, 1, ap_memory, filt_I_6, array</column>
<column name="filt_I_6_d0">out, 18, ap_memory, filt_I_6, array</column>
<column name="filt_Q_6_address0">out, 4, ap_memory, filt_Q_6, array</column>
<column name="filt_Q_6_ce0">out, 1, ap_memory, filt_Q_6, array</column>
<column name="filt_Q_6_we0">out, 1, ap_memory, filt_Q_6, array</column>
<column name="filt_Q_6_d0">out, 18, ap_memory, filt_Q_6, array</column>
<column name="filt_I_7_address0">out, 4, ap_memory, filt_I_7, array</column>
<column name="filt_I_7_ce0">out, 1, ap_memory, filt_I_7, array</column>
<column name="filt_I_7_we0">out, 1, ap_memory, filt_I_7, array</column>
<column name="filt_I_7_d0">out, 18, ap_memory, filt_I_7, array</column>
<column name="filt_Q_7_address0">out, 4, ap_memory, filt_Q_7, array</column>
<column name="filt_Q_7_ce0">out, 1, ap_memory, filt_Q_7, array</column>
<column name="filt_Q_7_we0">out, 1, ap_memory, filt_Q_7, array</column>
<column name="filt_Q_7_d0">out, 18, ap_memory, filt_Q_7, array</column>
<column name="delay_line_I_address0">out, 7, ap_memory, delay_line_I, array</column>
<column name="delay_line_I_ce0">out, 1, ap_memory, delay_line_I, array</column>
<column name="delay_line_I_q0">in, 18, ap_memory, delay_line_I, array</column>
<column name="delay_line_I_address1">out, 7, ap_memory, delay_line_I, array</column>
<column name="delay_line_I_ce1">out, 1, ap_memory, delay_line_I, array</column>
<column name="delay_line_I_q1">in, 18, ap_memory, delay_line_I, array</column>
<column name="delay_line_Q_address0">out, 7, ap_memory, delay_line_Q, array</column>
<column name="delay_line_Q_ce0">out, 1, ap_memory, delay_line_Q, array</column>
<column name="delay_line_Q_q0">in, 18, ap_memory, delay_line_Q, array</column>
<column name="delay_line_Q_address1">out, 7, ap_memory, delay_line_Q, array</column>
<column name="delay_line_Q_ce1">out, 1, ap_memory, delay_line_Q, array</column>
<column name="delay_line_Q_q1">in, 18, ap_memory, delay_line_Q, array</column>
</table>
</item>
</section>
</profile>
