{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736870890626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736870890632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 14 17:08:10 2025 " "Processing started: Tue Jan 14 17:08:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736870890632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736870890632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC4 -c RISC4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC4 -c RISC4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736870890632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736870891700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736870891700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc4.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC4 " "Found entity 1: RISC4" {  } { { "RISC4.sv" "" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/RISC4.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736870907256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736870907256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.sv 1 1 " "Found 1 design units, including 1 entities, in source file core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CORE " "Found entity 1: CORE" {  } { { "CORE.sv" "" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/CORE.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736870907256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736870907256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/ALU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736870907272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736870907272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_CONTROL " "Found entity 1: ALU_CONTROL" {  } { { "ALU_CONTROL.sv" "" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/ALU_CONTROL.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736870907272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736870907272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.sv" "" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/Control.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736870907288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736870907288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.sv" "" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/ImmGen.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736870907288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736870907288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.sv" "" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/RAM.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736870907304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736870907304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.sv" "" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/ROM.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736870907319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736870907319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/Register.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736870907319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736870907319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "GPIO.sv" "" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/GPIO.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736870907335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736870907335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorycontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.sv" "" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/MemoryController.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736870907335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736870907335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/Decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736870907351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736870907351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC4 " "Elaborating entity \"RISC4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736870907431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM\"" {  } { { "RISC4.sv" "ROM" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/RISC4.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736870907463 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "31 0 1023 ROM.sv(26) " "Verilog HDL warning at ROM.sv(26): number of words (31) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "ROM.sv" "" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/ROM.sv" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1736870907479 "|RISC4|ROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ROM.sv(23) " "Net \"mem.data_a\" at ROM.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/ROM.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736870907495 "|RISC4|ROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ROM.sv(23) " "Net \"mem.waddr_a\" at ROM.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/ROM.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736870907495 "|RISC4|ROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ROM.sv(23) " "Net \"mem.we_a\" at ROM.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/ROM.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736870907495 "|RISC4|ROM:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM\"" {  } { { "RISC4.sv" "RAM" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/RISC4.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736870907511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORE CORE:CORE " "Elaborating entity \"CORE\" for hierarchy \"CORE:CORE\"" {  } { { "RISC4.sv" "CORE" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/RISC4.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736870907558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register CORE:CORE\|Register:Register_Bank " "Elaborating entity \"Register\" for hierarchy \"CORE:CORE\|Register:Register_Bank\"" {  } { { "CORE.sv" "Register_Bank" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/CORE.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736870907574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CORE:CORE\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"CORE:CORE\|ALU:ALU\"" {  } { { "CORE.sv" "ALU" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/CORE.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736870907717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control CORE:CORE\|Control:Control " "Elaborating entity \"Control\" for hierarchy \"CORE:CORE\|Control:Control\"" {  } { { "CORE.sv" "Control" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/CORE.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736870907733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CONTROL CORE:CORE\|ALU_CONTROL:ALU_CONTROL " "Elaborating entity \"ALU_CONTROL\" for hierarchy \"CORE:CORE\|ALU_CONTROL:ALU_CONTROL\"" {  } { { "CORE.sv" "ALU_CONTROL" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/CORE.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736870907749 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "ALU_CONTROL.sv(44) " "Verilog HDL Case Statement warning at ALU_CONTROL.sv(44): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "ALU_CONTROL.sv" "" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/ALU_CONTROL.sv" 44 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1736870907749 "|RISC4|CORE:CORE|ALU_CONTROL:ALU_CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "ALU_CONTROL.sv(45) " "Verilog HDL Case Statement warning at ALU_CONTROL.sv(45): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "ALU_CONTROL.sv" "" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/ALU_CONTROL.sv" 45 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1736870907749 "|RISC4|CORE:CORE|ALU_CONTROL:ALU_CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen CORE:CORE\|ImmGen:ImmGen " "Elaborating entity \"ImmGen\" for hierarchy \"CORE:CORE\|ImmGen:ImmGen\"" {  } { { "CORE.sv" "ImmGen" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/CORE.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736870907749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:MemoryController " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:MemoryController\"" {  } { { "RISC4.sv" "MemoryController" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/RISC4.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736870907764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:GPIO " "Elaborating entity \"GPIO\" for hierarchy \"GPIO:GPIO\"" {  } { { "RISC4.sv" "GPIO" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/RISC4.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736870907781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:Decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:Decoder\"" {  } { { "RISC4.sv" "Decoder" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/RISC4.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736870907812 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM:RAM\|mem " "RAM logic \"RAM:RAM\|mem\" is uninferred due to asynchronous read logic" {  } { { "RAM.sv" "mem" { Text "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/RAM.sv" 26 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1736870909051 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1736870909051 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/db/RISC4.ram0_ROM_2a57650d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alvar/Downloads/ISDIGI_Practicas/Proyecto3/Fase4/db/RISC4.ram0_ROM_2a57650d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1736870909089 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1736870909696 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736870910296 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "832 " "832 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736870911618 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736870911873 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736870911873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "668 " "Implemented 668 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736870911990 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736870911990 ""} { "Info" "ICUT_CUT_TM_LCELLS" "615 " "Implemented 615 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736870911990 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736870911990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736870912025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 14 17:08:32 2025 " "Processing ended: Tue Jan 14 17:08:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736870912025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736870912025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736870912025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736870912025 ""}
