Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Thu Dec 12 17:32:29 2019
| Host         : eecs-digital-17 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 208 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.798        0.000                      0                  475        0.050        0.000                      0                  475        3.000        0.000                       0                   214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_100mhz                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final    {0.000 25.000}     50.000          20.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final          6.798        0.000                      0                  475        0.182        0.000                      0                  475        7.192        0.000                       0                   210  
  clkfbout_clk_wiz_final                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final_1        6.800        0.000                      0                  475        0.182        0.000                      0                  475        7.192        0.000                       0                   210  
  clkfbout_clk_wiz_final_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_final_1  clk_out1_clk_wiz_final          6.798        0.000                      0                  475        0.050        0.000                      0                  475  
clk_out1_clk_wiz_final    clk_out1_clk_wiz_final_1        6.798        0.000                      0                  475        0.050        0.000                      0                  475  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        6.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 3.016ns (37.705%)  route 4.983ns (62.295%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.824 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.824    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.161 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.881     6.042    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X63Y82         LUT2 (Prop_lut2_I0_O)        0.306     6.348 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.739     7.087    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.537    13.901    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.132    14.328    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.885    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 3.016ns (40.392%)  route 4.451ns (59.608%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.824 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.824    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.161 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.604     5.765    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X63Y82         LUT2 (Prop_lut2_I1_O)        0.306     6.071 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.484     6.555    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.542    13.906    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.465    
                         clock uncertainty           -0.132    14.333    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.890    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.156ns  (logic 2.468ns (34.487%)  route 4.688ns (65.513%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     4.919 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.326     6.245    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.542    13.906    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.465    
                         clock uncertainty           -0.132    14.333    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.584    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.584    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.383ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 2.900ns (39.068%)  route 4.523ns (60.932%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.824 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.824    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.056 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           0.677     5.733    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.295     6.028 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.483     6.511    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X1Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.546    13.910    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.132    14.337    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.894    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.894    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                  7.383    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 2.404ns (34.864%)  route 4.491ns (65.136%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.855 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.129     5.984    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.537    13.901    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.132    14.328    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    13.585    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 2.287ns (33.440%)  route 4.552ns (66.560%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.738 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           1.190     5.927    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.542    13.906    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.465    
                         clock uncertainty           -0.132    14.333    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    13.585    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 2.468ns (36.126%)  route 4.364ns (63.874%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     4.919 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.001     5.920    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.537    13.901    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.132    14.328    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.579    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.579    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.681ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.818ns  (logic 2.468ns (36.197%)  route 4.350ns (63.803%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     4.919 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           0.988     5.907    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.546    13.910    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.132    14.337    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.588    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.588    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  7.681    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 3.281ns (46.277%)  route 3.809ns (53.723%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y90         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[3]/Q
                         net (fo=20, routed)          1.130     0.675    xvga1/Q[3]
    SLICE_X69Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.799 r  xvga1/image_addr__1_carry_i_9__0/O
                         net (fo=1, routed)           0.000     0.799    xvga1/image_addr__1_carry_i_9__0_n_0
    SLICE_X69Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.200 r  xvga1/image_addr__1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.200    xvga1/image_addr__1_carry_i_8_n_0
    SLICE_X69Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.422 r  xvga1/image_addr__1_carry__0_i_1/O[0]
                         net (fo=2, routed)           0.818     2.240    xvga1/move_player_1/p1_blob/A[4]
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.299     2.539 r  xvga1/image_addr__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.539    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.963 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.565     3.528    move_player_1/p1_blob/PCOUT[11]
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.303     3.831 r  move_player_1/p1_blob/i__carry__1_i_2__5/O
                         net (fo=1, routed)           0.000     3.831    move_player_1/p1_blob/i__carry__1_i_2__5_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.232 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.232    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.580 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.426     5.005    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X63Y95         LUT2 (Prop_lut2_I1_O)        0.303     5.308 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.870     6.178    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y18         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.548    13.912    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.471    
                         clock uncertainty           -0.132    14.339    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.896    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.896    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 3.281ns (47.173%)  route 3.674ns (52.827%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y90         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[3]/Q
                         net (fo=20, routed)          1.130     0.675    xvga1/Q[3]
    SLICE_X69Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.799 r  xvga1/image_addr__1_carry_i_9__0/O
                         net (fo=1, routed)           0.000     0.799    xvga1/image_addr__1_carry_i_9__0_n_0
    SLICE_X69Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.200 r  xvga1/image_addr__1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.200    xvga1/image_addr__1_carry_i_8_n_0
    SLICE_X69Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.422 r  xvga1/image_addr__1_carry__0_i_1/O[0]
                         net (fo=2, routed)           0.818     2.240    xvga1/move_player_1/p1_blob/A[4]
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.299     2.539 r  xvga1/image_addr__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.539    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.963 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.565     3.528    move_player_1/p1_blob/PCOUT[11]
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.303     3.831 r  move_player_1/p1_blob/i__carry__1_i_2__5/O
                         net (fo=1, routed)           0.000     3.831    move_player_1/p1_blob/i__carry__1_i_2__5_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.232 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.232    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.580 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.425     5.004    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X63Y95         LUT2 (Prop_lut2_I0_O)        0.303     5.307 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.736     6.043    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.531    13.895    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.132    14.243    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.800    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  7.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/pixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.594    -0.570    move_player_1/p1_blob/clk_out1
    SLICE_X73Y92         FDRE                                         r  move_player_1/p1_blob/pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  move_player_1/p1_blob/pixel_out_reg[8]/Q
                         net (fo=1, routed)           0.104    -0.325    move_player_2/p2_blob/rgb_reg[11][0]
    SLICE_X73Y91         LUT4 (Prop_lut4_I3_O)        0.045    -0.280 r  move_player_2/p2_blob/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    move_player_2_n_37
    SLICE_X73Y91         FDSE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.866    -0.807    clk_65mhz
    SLICE_X73Y91         FDSE                                         r  rgb_reg[8]/C
                         clock pessimism              0.253    -0.554    
    SLICE_X73Y91         FDSE (Hold_fdse_C_D)         0.092    -0.462    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.854%)  route 0.131ns (48.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.568    -0.596    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y94         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.131    -0.324    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X62Y95         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.839    -0.834    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y95         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.059    -0.521    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.854%)  route 0.131ns (48.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.568    -0.596    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y94         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.131    -0.324    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X62Y95         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.839    -0.834    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y95         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.052    -0.528    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/vsync_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.996%)  route 0.134ns (39.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.565    -0.599    xvga1/clk_out1
    SLICE_X60Y90         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  xvga1/vsync_out_reg/Q
                         net (fo=4, routed)           0.134    -0.302    move_player_1/vsync
    SLICE_X58Y90         LUT3 (Prop_lut3_I2_O)        0.045    -0.257 r  move_player_1/vsync_old_i_1/O
                         net (fo=1, routed)           0.000    -0.257    move_player_1/vsync_old_i_1_n_0
    SLICE_X58Y90         FDRE                                         r  move_player_1/vsync_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.836    -0.837    move_player_1/clk_out1
    SLICE_X58Y90         FDRE                                         r  move_player_1/vsync_old_reg/C
                         clock pessimism              0.254    -0.583    
    SLICE_X58Y90         FDRE (Hold_fdre_C_D)         0.120    -0.463    move_player_1/vsync_old_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 move_player_2/game/FSM_onehot_player_2_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/game/FSM_onehot_p2_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.518%)  route 0.105ns (33.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.562    -0.602    move_player_2/game/clk_out1
    SLICE_X58Y85         FDRE                                         r  move_player_2/game/FSM_onehot_player_2_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  move_player_2/game/FSM_onehot_player_2_state_reg[0]/Q
                         net (fo=4, routed)           0.105    -0.333    move_player_2/game/FSM_onehot_player_2_state_reg_n_0_[0]
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  move_player_2/game/FSM_onehot_p2_next_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.288    move_player_2/game/FSM_onehot_p2_next_state[1]_i_1__0_n_0
    SLICE_X59Y85         FDRE                                         r  move_player_2/game/FSM_onehot_p2_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.841    move_player_2/game/clk_out1
    SLICE_X59Y85         FDRE                                         r  move_player_2/game/FSM_onehot_p2_next_state_reg[1]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X59Y85         FDRE (Hold_fdre_C_D)         0.091    -0.498    move_player_2/game/FSM_onehot_p2_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.586%)  route 0.131ns (44.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.600    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y85         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.131    -0.305    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X63Y84         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.833    -0.840    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y84         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.070    -0.516    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.596%)  route 0.131ns (44.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.600    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y85         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.131    -0.305    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X63Y84         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.833    -0.840    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y84         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.066    -0.520    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/blank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.328%)  route 0.143ns (40.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.565    -0.599    xvga1/clk_out1
    SLICE_X58Y90         FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.143    -0.292    xvga1/vblank
    SLICE_X60Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  xvga1/blank_out_i_1/O
                         net (fo=1, routed)           0.000    -0.247    xvga1/blank_out_i_1_n_0
    SLICE_X60Y90         FDRE                                         r  xvga1/blank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.836    -0.837    xvga1/clk_out1
    SLICE_X60Y90         FDRE                                         r  xvga1/blank_out_reg/C
                         clock pessimism              0.254    -0.583    
    SLICE_X60Y90         FDRE (Hold_fdre_C_D)         0.120    -0.463    xvga1/blank_out_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 db1/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.861%)  route 0.152ns (42.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.559    -0.605    db1/clk_out1
    SLICE_X54Y83         FDRE                                         r  db1/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  db1/new_input_reg/Q
                         net (fo=2, routed)           0.152    -0.289    db1/new_input
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.045    -0.244 r  db1/clean_out_i_1/O
                         net (fo=1, routed)           0.000    -0.244    db1/clean_out_i_1_n_0
    SLICE_X54Y84         FDRE                                         r  db1/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.828    -0.845    db1/clk_out1
    SLICE_X54Y84         FDRE                                         r  db1/clean_out_reg/C
                         clock pessimism              0.255    -0.590    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.120    -0.470    db1/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.906%)  route 0.153ns (45.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.594    -0.570    move_player_2/p2_blob/clk_out1
    SLICE_X72Y90         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  move_player_2/p2_blob/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.153    -0.277    move_player_1/p1_blob/p2_pixel[1]
    SLICE_X72Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.232 r  move_player_1/p1_blob/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    move_player_1_n_36
    SLICE_X72Y91         FDSE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.866    -0.807    clk_65mhz
    SLICE_X72Y91         FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.253    -0.554    
    SLICE_X72Y91         FDSE (Hold_fdse_C_D)         0.091    -0.463    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y38     move_player_1/p1_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y38     move_player_1/p1_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y36     move_player_2/p2_blob/p2_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y36     move_player_2/p2_blob/p2_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y18     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y18     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y20     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y20     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y39     move_player_1/p1_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y39     move_player_1/p1_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y94     move_player_1/p1_blob/offset_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y94     move_player_1/p1_blob/offset_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y90     b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y84     db1/clean_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y84     db1/clean_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y92     move_player_1/p1_blob/pixel_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y92     move_player_1/p1_blob/pixel_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y92     move_player_1/p1_blob/pixel_out_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y92     move_player_1/p1_blob/pixel_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y92     move_player_1/p1_blob/pixel_out_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y93     db1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y93     db1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y93     db1/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y93     db1/count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y82     move_player_2/x_in_p1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y94     db1/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y94     db1/count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y94     db1/count_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y94     db1/count_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y82     move_player_2/x_in_p1_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final
  To Clock:  clkfbout_clk_wiz_final

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final_1
  To Clock:  clk_out1_clk_wiz_final_1

Setup :            0  Failing Endpoints,  Worst Slack        6.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 3.016ns (37.705%)  route 4.983ns (62.295%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.824 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.824    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.161 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.881     6.042    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X63Y82         LUT2 (Prop_lut2_I0_O)        0.306     6.348 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.739     7.087    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.537    13.901    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.130    14.330    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.887    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.887    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 3.016ns (40.392%)  route 4.451ns (59.608%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.824 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.824    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.161 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.604     5.765    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X63Y82         LUT2 (Prop_lut2_I1_O)        0.306     6.071 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.484     6.555    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.542    13.906    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.465    
                         clock uncertainty           -0.130    14.335    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.892    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                  7.337    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.156ns  (logic 2.468ns (34.487%)  route 4.688ns (65.513%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     4.919 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.326     6.245    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.542    13.906    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.465    
                         clock uncertainty           -0.130    14.335    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.586    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.586    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 2.900ns (39.068%)  route 4.523ns (60.932%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.824 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.824    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.056 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           0.677     5.733    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.295     6.028 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.483     6.511    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X1Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.546    13.910    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.130    14.339    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.896    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.896    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             7.603ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 2.404ns (34.864%)  route 4.491ns (65.136%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.855 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.129     5.984    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.537    13.901    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.130    14.330    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    13.587    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.587    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  7.603    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 2.287ns (33.440%)  route 4.552ns (66.560%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.738 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           1.190     5.927    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.542    13.906    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.465    
                         clock uncertainty           -0.130    14.335    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    13.587    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.587    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 2.468ns (36.126%)  route 4.364ns (63.874%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     4.919 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.001     5.920    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.537    13.901    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.130    14.330    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.581    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.581    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.818ns  (logic 2.468ns (36.197%)  route 4.350ns (63.803%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     4.919 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           0.988     5.907    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.546    13.910    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.130    14.339    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.590    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.590    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  7.683    

Slack (MET) :             7.720ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 3.281ns (46.277%)  route 3.809ns (53.723%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y90         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[3]/Q
                         net (fo=20, routed)          1.130     0.675    xvga1/Q[3]
    SLICE_X69Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.799 r  xvga1/image_addr__1_carry_i_9__0/O
                         net (fo=1, routed)           0.000     0.799    xvga1/image_addr__1_carry_i_9__0_n_0
    SLICE_X69Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.200 r  xvga1/image_addr__1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.200    xvga1/image_addr__1_carry_i_8_n_0
    SLICE_X69Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.422 r  xvga1/image_addr__1_carry__0_i_1/O[0]
                         net (fo=2, routed)           0.818     2.240    xvga1/move_player_1/p1_blob/A[4]
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.299     2.539 r  xvga1/image_addr__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.539    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.963 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.565     3.528    move_player_1/p1_blob/PCOUT[11]
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.303     3.831 r  move_player_1/p1_blob/i__carry__1_i_2__5/O
                         net (fo=1, routed)           0.000     3.831    move_player_1/p1_blob/i__carry__1_i_2__5_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.232 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.232    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.580 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.426     5.005    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X63Y95         LUT2 (Prop_lut2_I1_O)        0.303     5.308 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.870     6.178    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y18         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.548    13.912    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.471    
                         clock uncertainty           -0.130    14.341    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.898    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  7.720    

Slack (MET) :             7.759ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 3.281ns (47.173%)  route 3.674ns (52.827%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y90         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[3]/Q
                         net (fo=20, routed)          1.130     0.675    xvga1/Q[3]
    SLICE_X69Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.799 r  xvga1/image_addr__1_carry_i_9__0/O
                         net (fo=1, routed)           0.000     0.799    xvga1/image_addr__1_carry_i_9__0_n_0
    SLICE_X69Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.200 r  xvga1/image_addr__1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.200    xvga1/image_addr__1_carry_i_8_n_0
    SLICE_X69Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.422 r  xvga1/image_addr__1_carry__0_i_1/O[0]
                         net (fo=2, routed)           0.818     2.240    xvga1/move_player_1/p1_blob/A[4]
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.299     2.539 r  xvga1/image_addr__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.539    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.963 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.565     3.528    move_player_1/p1_blob/PCOUT[11]
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.303     3.831 r  move_player_1/p1_blob/i__carry__1_i_2__5/O
                         net (fo=1, routed)           0.000     3.831    move_player_1/p1_blob/i__carry__1_i_2__5_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.232 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.232    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.580 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.425     5.004    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X63Y95         LUT2 (Prop_lut2_I0_O)        0.303     5.307 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.736     6.043    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.531    13.895    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.130    14.245    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.802    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  7.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/pixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.594    -0.570    move_player_1/p1_blob/clk_out1
    SLICE_X73Y92         FDRE                                         r  move_player_1/p1_blob/pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  move_player_1/p1_blob/pixel_out_reg[8]/Q
                         net (fo=1, routed)           0.104    -0.325    move_player_2/p2_blob/rgb_reg[11][0]
    SLICE_X73Y91         LUT4 (Prop_lut4_I3_O)        0.045    -0.280 r  move_player_2/p2_blob/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    move_player_2_n_37
    SLICE_X73Y91         FDSE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.866    -0.807    clk_65mhz
    SLICE_X73Y91         FDSE                                         r  rgb_reg[8]/C
                         clock pessimism              0.253    -0.554    
    SLICE_X73Y91         FDSE (Hold_fdse_C_D)         0.092    -0.462    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.854%)  route 0.131ns (48.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.568    -0.596    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y94         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.131    -0.324    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X62Y95         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.839    -0.834    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y95         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.059    -0.521    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.854%)  route 0.131ns (48.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.568    -0.596    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y94         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.131    -0.324    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X62Y95         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.839    -0.834    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y95         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.052    -0.528    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/vsync_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.996%)  route 0.134ns (39.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.565    -0.599    xvga1/clk_out1
    SLICE_X60Y90         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  xvga1/vsync_out_reg/Q
                         net (fo=4, routed)           0.134    -0.302    move_player_1/vsync
    SLICE_X58Y90         LUT3 (Prop_lut3_I2_O)        0.045    -0.257 r  move_player_1/vsync_old_i_1/O
                         net (fo=1, routed)           0.000    -0.257    move_player_1/vsync_old_i_1_n_0
    SLICE_X58Y90         FDRE                                         r  move_player_1/vsync_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.836    -0.837    move_player_1/clk_out1
    SLICE_X58Y90         FDRE                                         r  move_player_1/vsync_old_reg/C
                         clock pessimism              0.254    -0.583    
    SLICE_X58Y90         FDRE (Hold_fdre_C_D)         0.120    -0.463    move_player_1/vsync_old_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 move_player_2/game/FSM_onehot_player_2_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/game/FSM_onehot_p2_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.518%)  route 0.105ns (33.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.562    -0.602    move_player_2/game/clk_out1
    SLICE_X58Y85         FDRE                                         r  move_player_2/game/FSM_onehot_player_2_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  move_player_2/game/FSM_onehot_player_2_state_reg[0]/Q
                         net (fo=4, routed)           0.105    -0.333    move_player_2/game/FSM_onehot_player_2_state_reg_n_0_[0]
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  move_player_2/game/FSM_onehot_p2_next_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.288    move_player_2/game/FSM_onehot_p2_next_state[1]_i_1__0_n_0
    SLICE_X59Y85         FDRE                                         r  move_player_2/game/FSM_onehot_p2_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.841    move_player_2/game/clk_out1
    SLICE_X59Y85         FDRE                                         r  move_player_2/game/FSM_onehot_p2_next_state_reg[1]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X59Y85         FDRE (Hold_fdre_C_D)         0.091    -0.498    move_player_2/game/FSM_onehot_p2_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.586%)  route 0.131ns (44.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.600    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y85         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.131    -0.305    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X63Y84         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.833    -0.840    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y84         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.070    -0.516    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.596%)  route 0.131ns (44.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.600    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y85         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.131    -0.305    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X63Y84         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.833    -0.840    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y84         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.066    -0.520    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/blank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.328%)  route 0.143ns (40.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.565    -0.599    xvga1/clk_out1
    SLICE_X58Y90         FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.143    -0.292    xvga1/vblank
    SLICE_X60Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  xvga1/blank_out_i_1/O
                         net (fo=1, routed)           0.000    -0.247    xvga1/blank_out_i_1_n_0
    SLICE_X60Y90         FDRE                                         r  xvga1/blank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.836    -0.837    xvga1/clk_out1
    SLICE_X60Y90         FDRE                                         r  xvga1/blank_out_reg/C
                         clock pessimism              0.254    -0.583    
    SLICE_X60Y90         FDRE (Hold_fdre_C_D)         0.120    -0.463    xvga1/blank_out_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 db1/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.861%)  route 0.152ns (42.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.559    -0.605    db1/clk_out1
    SLICE_X54Y83         FDRE                                         r  db1/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  db1/new_input_reg/Q
                         net (fo=2, routed)           0.152    -0.289    db1/new_input
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.045    -0.244 r  db1/clean_out_i_1/O
                         net (fo=1, routed)           0.000    -0.244    db1/clean_out_i_1_n_0
    SLICE_X54Y84         FDRE                                         r  db1/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.828    -0.845    db1/clk_out1
    SLICE_X54Y84         FDRE                                         r  db1/clean_out_reg/C
                         clock pessimism              0.255    -0.590    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.120    -0.470    db1/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.906%)  route 0.153ns (45.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.594    -0.570    move_player_2/p2_blob/clk_out1
    SLICE_X72Y90         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  move_player_2/p2_blob/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.153    -0.277    move_player_1/p1_blob/p2_pixel[1]
    SLICE_X72Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.232 r  move_player_1/p1_blob/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    move_player_1_n_36
    SLICE_X72Y91         FDSE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.866    -0.807    clk_65mhz
    SLICE_X72Y91         FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.253    -0.554    
    SLICE_X72Y91         FDSE (Hold_fdse_C_D)         0.091    -0.463    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y38     move_player_1/p1_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y38     move_player_1/p1_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y36     move_player_2/p2_blob/p2_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y36     move_player_2/p2_blob/p2_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y18     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y18     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y20     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y20     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y39     move_player_1/p1_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y39     move_player_1/p1_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y94     move_player_1/p1_blob/offset_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y94     move_player_1/p1_blob/offset_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y90     b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y84     db1/clean_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y84     db1/clean_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y92     move_player_1/p1_blob/pixel_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y92     move_player_1/p1_blob/pixel_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y92     move_player_1/p1_blob/pixel_out_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y92     move_player_1/p1_blob/pixel_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y92     move_player_1/p1_blob/pixel_out_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y93     db1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y93     db1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y93     db1/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y93     db1/count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y82     move_player_2/x_in_p1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y94     db1/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y94     db1/count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y94     db1/count_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y94     db1/count_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y82     move_player_2/x_in_p1_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final_1
  To Clock:  clkfbout_clk_wiz_final_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final_1
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        6.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 3.016ns (37.705%)  route 4.983ns (62.295%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.824 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.824    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.161 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.881     6.042    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X63Y82         LUT2 (Prop_lut2_I0_O)        0.306     6.348 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.739     7.087    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.537    13.901    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.132    14.328    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.885    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 3.016ns (40.392%)  route 4.451ns (59.608%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.824 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.824    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.161 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.604     5.765    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X63Y82         LUT2 (Prop_lut2_I1_O)        0.306     6.071 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.484     6.555    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.542    13.906    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.465    
                         clock uncertainty           -0.132    14.333    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.890    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.156ns  (logic 2.468ns (34.487%)  route 4.688ns (65.513%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     4.919 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.326     6.245    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.542    13.906    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.465    
                         clock uncertainty           -0.132    14.333    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.584    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.584    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.383ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 2.900ns (39.068%)  route 4.523ns (60.932%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.824 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.824    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.056 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           0.677     5.733    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.295     6.028 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.483     6.511    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X1Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.546    13.910    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.132    14.337    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.894    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.894    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                  7.383    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 2.404ns (34.864%)  route 4.491ns (65.136%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.855 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.129     5.984    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.537    13.901    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.132    14.328    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    13.585    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 2.287ns (33.440%)  route 4.552ns (66.560%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.738 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           1.190     5.927    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.542    13.906    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.465    
                         clock uncertainty           -0.132    14.333    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    13.585    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 2.468ns (36.126%)  route 4.364ns (63.874%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     4.919 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.001     5.920    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.537    13.901    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.132    14.328    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.579    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.579    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.681ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.818ns  (logic 2.468ns (36.197%)  route 4.350ns (63.803%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     4.919 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           0.988     5.907    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.546    13.910    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.132    14.337    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.588    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.588    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  7.681    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 3.281ns (46.277%)  route 3.809ns (53.723%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y90         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[3]/Q
                         net (fo=20, routed)          1.130     0.675    xvga1/Q[3]
    SLICE_X69Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.799 r  xvga1/image_addr__1_carry_i_9__0/O
                         net (fo=1, routed)           0.000     0.799    xvga1/image_addr__1_carry_i_9__0_n_0
    SLICE_X69Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.200 r  xvga1/image_addr__1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.200    xvga1/image_addr__1_carry_i_8_n_0
    SLICE_X69Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.422 r  xvga1/image_addr__1_carry__0_i_1/O[0]
                         net (fo=2, routed)           0.818     2.240    xvga1/move_player_1/p1_blob/A[4]
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.299     2.539 r  xvga1/image_addr__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.539    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.963 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.565     3.528    move_player_1/p1_blob/PCOUT[11]
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.303     3.831 r  move_player_1/p1_blob/i__carry__1_i_2__5/O
                         net (fo=1, routed)           0.000     3.831    move_player_1/p1_blob/i__carry__1_i_2__5_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.232 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.232    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.580 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.426     5.005    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X63Y95         LUT2 (Prop_lut2_I1_O)        0.303     5.308 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.870     6.178    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y18         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.548    13.912    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.471    
                         clock uncertainty           -0.132    14.339    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.896    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.896    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 3.281ns (47.173%)  route 3.674ns (52.827%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y90         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[3]/Q
                         net (fo=20, routed)          1.130     0.675    xvga1/Q[3]
    SLICE_X69Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.799 r  xvga1/image_addr__1_carry_i_9__0/O
                         net (fo=1, routed)           0.000     0.799    xvga1/image_addr__1_carry_i_9__0_n_0
    SLICE_X69Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.200 r  xvga1/image_addr__1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.200    xvga1/image_addr__1_carry_i_8_n_0
    SLICE_X69Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.422 r  xvga1/image_addr__1_carry__0_i_1/O[0]
                         net (fo=2, routed)           0.818     2.240    xvga1/move_player_1/p1_blob/A[4]
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.299     2.539 r  xvga1/image_addr__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.539    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.963 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.565     3.528    move_player_1/p1_blob/PCOUT[11]
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.303     3.831 r  move_player_1/p1_blob/i__carry__1_i_2__5/O
                         net (fo=1, routed)           0.000     3.831    move_player_1/p1_blob/i__carry__1_i_2__5_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.232 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.232    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.580 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.425     5.004    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X63Y95         LUT2 (Prop_lut2_I0_O)        0.303     5.307 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.736     6.043    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.531    13.895    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.132    14.243    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.800    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  7.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/pixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.594    -0.570    move_player_1/p1_blob/clk_out1
    SLICE_X73Y92         FDRE                                         r  move_player_1/p1_blob/pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  move_player_1/p1_blob/pixel_out_reg[8]/Q
                         net (fo=1, routed)           0.104    -0.325    move_player_2/p2_blob/rgb_reg[11][0]
    SLICE_X73Y91         LUT4 (Prop_lut4_I3_O)        0.045    -0.280 r  move_player_2/p2_blob/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    move_player_2_n_37
    SLICE_X73Y91         FDSE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.866    -0.807    clk_65mhz
    SLICE_X73Y91         FDSE                                         r  rgb_reg[8]/C
                         clock pessimism              0.253    -0.554    
                         clock uncertainty            0.132    -0.422    
    SLICE_X73Y91         FDSE (Hold_fdse_C_D)         0.092    -0.330    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.854%)  route 0.131ns (48.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.568    -0.596    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y94         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.131    -0.324    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X62Y95         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.839    -0.834    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y95         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.132    -0.448    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.059    -0.389    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.854%)  route 0.131ns (48.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.568    -0.596    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y94         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.131    -0.324    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X62Y95         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.839    -0.834    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y95         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.132    -0.448    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.052    -0.396    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/vsync_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.996%)  route 0.134ns (39.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.565    -0.599    xvga1/clk_out1
    SLICE_X60Y90         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  xvga1/vsync_out_reg/Q
                         net (fo=4, routed)           0.134    -0.302    move_player_1/vsync
    SLICE_X58Y90         LUT3 (Prop_lut3_I2_O)        0.045    -0.257 r  move_player_1/vsync_old_i_1/O
                         net (fo=1, routed)           0.000    -0.257    move_player_1/vsync_old_i_1_n_0
    SLICE_X58Y90         FDRE                                         r  move_player_1/vsync_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.836    -0.837    move_player_1/clk_out1
    SLICE_X58Y90         FDRE                                         r  move_player_1/vsync_old_reg/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.132    -0.451    
    SLICE_X58Y90         FDRE (Hold_fdre_C_D)         0.120    -0.331    move_player_1/vsync_old_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 move_player_2/game/FSM_onehot_player_2_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/game/FSM_onehot_p2_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.518%)  route 0.105ns (33.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.562    -0.602    move_player_2/game/clk_out1
    SLICE_X58Y85         FDRE                                         r  move_player_2/game/FSM_onehot_player_2_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  move_player_2/game/FSM_onehot_player_2_state_reg[0]/Q
                         net (fo=4, routed)           0.105    -0.333    move_player_2/game/FSM_onehot_player_2_state_reg_n_0_[0]
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  move_player_2/game/FSM_onehot_p2_next_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.288    move_player_2/game/FSM_onehot_p2_next_state[1]_i_1__0_n_0
    SLICE_X59Y85         FDRE                                         r  move_player_2/game/FSM_onehot_p2_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.841    move_player_2/game/clk_out1
    SLICE_X59Y85         FDRE                                         r  move_player_2/game/FSM_onehot_p2_next_state_reg[1]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.132    -0.457    
    SLICE_X59Y85         FDRE (Hold_fdre_C_D)         0.091    -0.366    move_player_2/game/FSM_onehot_p2_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.586%)  route 0.131ns (44.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.600    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y85         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.131    -0.305    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X63Y84         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.833    -0.840    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y84         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.132    -0.454    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.070    -0.384    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.596%)  route 0.131ns (44.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.600    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y85         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.131    -0.305    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X63Y84         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.833    -0.840    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y84         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.132    -0.454    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.066    -0.388    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/blank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.328%)  route 0.143ns (40.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.565    -0.599    xvga1/clk_out1
    SLICE_X58Y90         FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.143    -0.292    xvga1/vblank
    SLICE_X60Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  xvga1/blank_out_i_1/O
                         net (fo=1, routed)           0.000    -0.247    xvga1/blank_out_i_1_n_0
    SLICE_X60Y90         FDRE                                         r  xvga1/blank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.836    -0.837    xvga1/clk_out1
    SLICE_X60Y90         FDRE                                         r  xvga1/blank_out_reg/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.132    -0.451    
    SLICE_X60Y90         FDRE (Hold_fdre_C_D)         0.120    -0.331    xvga1/blank_out_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 db1/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.861%)  route 0.152ns (42.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.559    -0.605    db1/clk_out1
    SLICE_X54Y83         FDRE                                         r  db1/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  db1/new_input_reg/Q
                         net (fo=2, routed)           0.152    -0.289    db1/new_input
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.045    -0.244 r  db1/clean_out_i_1/O
                         net (fo=1, routed)           0.000    -0.244    db1/clean_out_i_1_n_0
    SLICE_X54Y84         FDRE                                         r  db1/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.828    -0.845    db1/clk_out1
    SLICE_X54Y84         FDRE                                         r  db1/clean_out_reg/C
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.132    -0.458    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.120    -0.338    db1/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.906%)  route 0.153ns (45.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.594    -0.570    move_player_2/p2_blob/clk_out1
    SLICE_X72Y90         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  move_player_2/p2_blob/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.153    -0.277    move_player_1/p1_blob/p2_pixel[1]
    SLICE_X72Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.232 r  move_player_1/p1_blob/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    move_player_1_n_36
    SLICE_X72Y91         FDSE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.866    -0.807    clk_65mhz
    SLICE_X72Y91         FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.253    -0.554    
                         clock uncertainty            0.132    -0.422    
    SLICE_X72Y91         FDSE (Hold_fdse_C_D)         0.091    -0.331    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final_1

Setup :            0  Failing Endpoints,  Worst Slack        6.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 3.016ns (37.705%)  route 4.983ns (62.295%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.824 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.824    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.161 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.881     6.042    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X63Y82         LUT2 (Prop_lut2_I0_O)        0.306     6.348 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.739     7.087    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.537    13.901    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.132    14.328    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.885    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 3.016ns (40.392%)  route 4.451ns (59.608%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.824 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.824    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.161 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.604     5.765    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X63Y82         LUT2 (Prop_lut2_I1_O)        0.306     6.071 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.484     6.555    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.542    13.906    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.465    
                         clock uncertainty           -0.132    14.333    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.890    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.156ns  (logic 2.468ns (34.487%)  route 4.688ns (65.513%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     4.919 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.326     6.245    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.542    13.906    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.465    
                         clock uncertainty           -0.132    14.333    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.584    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.584    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.383ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 2.900ns (39.068%)  route 4.523ns (60.932%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.824 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.824    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.056 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           0.677     5.733    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.295     6.028 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.483     6.511    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X1Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.546    13.910    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.132    14.337    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.894    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.894    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                  7.383    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 2.404ns (34.864%)  route 4.491ns (65.136%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.855 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.129     5.984    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.537    13.901    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.132    14.328    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    13.585    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 2.287ns (33.440%)  route 4.552ns (66.560%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 13.906 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.738 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           1.190     5.927    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.542    13.906    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.465    
                         clock uncertainty           -0.132    14.333    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    13.585    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 2.468ns (36.126%)  route 4.364ns (63.874%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     4.919 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.001     5.920    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.537    13.901    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.132    14.328    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.579    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.579    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.681ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.818ns  (logic 2.468ns (36.197%)  route 4.350ns (63.803%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 13.910 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y89         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.888     1.432    xvga1/Q[0]
    SLICE_X67Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.556 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.556    move_player_1/p1_blob/S[0]
    SLICE_X67Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.803 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.645     2.448    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X67Y85         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.731     3.179 r  move_player_2/p2_blob/image_addr__1_carry/O[2]
                         net (fo=2, routed)           0.830     4.009    move_player_2/p2_blob/PCOUT[8]
    SLICE_X62Y84         LUT5 (Prop_lut5_I4_O)        0.302     4.311 r  move_player_2/p2_blob/i__carry__1_i_5__4/O
                         net (fo=1, routed)           0.000     4.311    move_player_2/p2_blob/i__carry__1_i_5__4_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     4.919 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           0.988     5.907    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.546    13.910    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.469    
                         clock uncertainty           -0.132    14.337    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.588    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.588    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  7.681    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 3.281ns (46.277%)  route 3.809ns (53.723%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 13.912 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y90         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[3]/Q
                         net (fo=20, routed)          1.130     0.675    xvga1/Q[3]
    SLICE_X69Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.799 r  xvga1/image_addr__1_carry_i_9__0/O
                         net (fo=1, routed)           0.000     0.799    xvga1/image_addr__1_carry_i_9__0_n_0
    SLICE_X69Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.200 r  xvga1/image_addr__1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.200    xvga1/image_addr__1_carry_i_8_n_0
    SLICE_X69Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.422 r  xvga1/image_addr__1_carry__0_i_1/O[0]
                         net (fo=2, routed)           0.818     2.240    xvga1/move_player_1/p1_blob/A[4]
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.299     2.539 r  xvga1/image_addr__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.539    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.963 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.565     3.528    move_player_1/p1_blob/PCOUT[11]
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.303     3.831 r  move_player_1/p1_blob/i__carry__1_i_2__5/O
                         net (fo=1, routed)           0.000     3.831    move_player_1/p1_blob/i__carry__1_i_2__5_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.232 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.232    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.580 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.426     5.005    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X63Y95         LUT2 (Prop_lut2_I1_O)        0.303     5.308 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.870     6.178    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y18         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.548    13.912    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.471    
                         clock uncertainty           -0.132    14.339    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.896    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.896    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 3.281ns (47.173%)  route 3.674ns (52.827%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.628    -0.912    xvga1/clk_out1
    SLICE_X61Y90         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.456 f  xvga1/vcount_out_reg[3]/Q
                         net (fo=20, routed)          1.130     0.675    xvga1/Q[3]
    SLICE_X69Y93         LUT1 (Prop_lut1_I0_O)        0.124     0.799 r  xvga1/image_addr__1_carry_i_9__0/O
                         net (fo=1, routed)           0.000     0.799    xvga1/image_addr__1_carry_i_9__0_n_0
    SLICE_X69Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.200 r  xvga1/image_addr__1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.200    xvga1/image_addr__1_carry_i_8_n_0
    SLICE_X69Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.422 r  xvga1/image_addr__1_carry__0_i_1/O[0]
                         net (fo=2, routed)           0.818     2.240    xvga1/move_player_1/p1_blob/A[4]
    SLICE_X67Y94         LUT4 (Prop_lut4_I2_O)        0.299     2.539 r  xvga1/image_addr__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.539    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.963 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.565     3.528    move_player_1/p1_blob/PCOUT[11]
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.303     3.831 r  move_player_1/p1_blob/i__carry__1_i_2__5/O
                         net (fo=1, routed)           0.000     3.831    move_player_1/p1_blob/i__carry__1_i_2__5_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.232 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.232    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.580 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.425     5.004    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X63Y95         LUT2 (Prop_lut2_I0_O)        0.303     5.307 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.736     6.043    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         1.531    13.895    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.132    14.243    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.800    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  7.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/pixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.594    -0.570    move_player_1/p1_blob/clk_out1
    SLICE_X73Y92         FDRE                                         r  move_player_1/p1_blob/pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  move_player_1/p1_blob/pixel_out_reg[8]/Q
                         net (fo=1, routed)           0.104    -0.325    move_player_2/p2_blob/rgb_reg[11][0]
    SLICE_X73Y91         LUT4 (Prop_lut4_I3_O)        0.045    -0.280 r  move_player_2/p2_blob/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    move_player_2_n_37
    SLICE_X73Y91         FDSE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.866    -0.807    clk_65mhz
    SLICE_X73Y91         FDSE                                         r  rgb_reg[8]/C
                         clock pessimism              0.253    -0.554    
                         clock uncertainty            0.132    -0.422    
    SLICE_X73Y91         FDSE (Hold_fdse_C_D)         0.092    -0.330    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.854%)  route 0.131ns (48.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.568    -0.596    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y94         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.131    -0.324    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X62Y95         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.839    -0.834    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y95         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.132    -0.448    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.059    -0.389    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.854%)  route 0.131ns (48.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.568    -0.596    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y94         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.131    -0.324    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X62Y95         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.839    -0.834    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y95         FDRE                                         r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.132    -0.448    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.052    -0.396    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/vsync_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.996%)  route 0.134ns (39.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.565    -0.599    xvga1/clk_out1
    SLICE_X60Y90         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  xvga1/vsync_out_reg/Q
                         net (fo=4, routed)           0.134    -0.302    move_player_1/vsync
    SLICE_X58Y90         LUT3 (Prop_lut3_I2_O)        0.045    -0.257 r  move_player_1/vsync_old_i_1/O
                         net (fo=1, routed)           0.000    -0.257    move_player_1/vsync_old_i_1_n_0
    SLICE_X58Y90         FDRE                                         r  move_player_1/vsync_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.836    -0.837    move_player_1/clk_out1
    SLICE_X58Y90         FDRE                                         r  move_player_1/vsync_old_reg/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.132    -0.451    
    SLICE_X58Y90         FDRE (Hold_fdre_C_D)         0.120    -0.331    move_player_1/vsync_old_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 move_player_2/game/FSM_onehot_player_2_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/game/FSM_onehot_p2_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.518%)  route 0.105ns (33.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.562    -0.602    move_player_2/game/clk_out1
    SLICE_X58Y85         FDRE                                         r  move_player_2/game/FSM_onehot_player_2_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  move_player_2/game/FSM_onehot_player_2_state_reg[0]/Q
                         net (fo=4, routed)           0.105    -0.333    move_player_2/game/FSM_onehot_player_2_state_reg_n_0_[0]
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.288 r  move_player_2/game/FSM_onehot_p2_next_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.288    move_player_2/game/FSM_onehot_p2_next_state[1]_i_1__0_n_0
    SLICE_X59Y85         FDRE                                         r  move_player_2/game/FSM_onehot_p2_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.841    move_player_2/game/clk_out1
    SLICE_X59Y85         FDRE                                         r  move_player_2/game/FSM_onehot_p2_next_state_reg[1]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.132    -0.457    
    SLICE_X59Y85         FDRE (Hold_fdre_C_D)         0.091    -0.366    move_player_2/game/FSM_onehot_p2_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.586%)  route 0.131ns (44.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.600    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y85         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.131    -0.305    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X63Y84         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.833    -0.840    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y84         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.132    -0.454    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.070    -0.384    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.596%)  route 0.131ns (44.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.600    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y85         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.131    -0.305    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X63Y84         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.833    -0.840    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y84         FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.132    -0.454    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.066    -0.388    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/blank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.328%)  route 0.143ns (40.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.565    -0.599    xvga1/clk_out1
    SLICE_X58Y90         FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.143    -0.292    xvga1/vblank
    SLICE_X60Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  xvga1/blank_out_i_1/O
                         net (fo=1, routed)           0.000    -0.247    xvga1/blank_out_i_1_n_0
    SLICE_X60Y90         FDRE                                         r  xvga1/blank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.836    -0.837    xvga1/clk_out1
    SLICE_X60Y90         FDRE                                         r  xvga1/blank_out_reg/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.132    -0.451    
    SLICE_X60Y90         FDRE (Hold_fdre_C_D)         0.120    -0.331    xvga1/blank_out_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 db1/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.861%)  route 0.152ns (42.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.559    -0.605    db1/clk_out1
    SLICE_X54Y83         FDRE                                         r  db1/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  db1/new_input_reg/Q
                         net (fo=2, routed)           0.152    -0.289    db1/new_input
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.045    -0.244 r  db1/clean_out_i_1/O
                         net (fo=1, routed)           0.000    -0.244    db1/clean_out_i_1_n_0
    SLICE_X54Y84         FDRE                                         r  db1/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.828    -0.845    db1/clk_out1
    SLICE_X54Y84         FDRE                                         r  db1/clean_out_reg/C
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.132    -0.458    
    SLICE_X54Y84         FDRE (Hold_fdre_C_D)         0.120    -0.338    db1/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.906%)  route 0.153ns (45.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.594    -0.570    move_player_2/p2_blob/clk_out1
    SLICE_X72Y90         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  move_player_2/p2_blob/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.153    -0.277    move_player_1/p1_blob/p2_pixel[1]
    SLICE_X72Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.232 r  move_player_1/p1_blob/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    move_player_1_n_36
    SLICE_X72Y91         FDSE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=208, routed)         0.866    -0.807    clk_65mhz
    SLICE_X72Y91         FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.253    -0.554    
                         clock uncertainty            0.132    -0.422    
    SLICE_X72Y91         FDSE (Hold_fdse_C_D)         0.091    -0.331    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.100    





