#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec 31 08:12:47 2019
# Process ID: 15376
# Current directory: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/v_log
# Command line: vivado.exe -source ../scripts/script_main.tcl -mode batch -notrace -tclargs --gui 1
# Log file: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/v_log/vivado.log
# Journal file: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/v_log\vivado.jou
#-----------------------------------------------------------
source ../scripts/script_main.tcl -notrace
-----------------------------------------------------------------------
INFO:(TE) Load Settings Script finished
INFO:(TE) Load environment script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Utilities script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Designs script finished
INFO:(TE) Load User Command scripts finished
INFO:(TE) Load SDSoC script finished
-----------------------------------------------------------------------
-----------------------------------------------------------------------
INFO: [TE_INIT-3] Initial project names and paths:
  TE::VPROJ_NAME:           StarterKit 
  TE::VPROJ_PATH:           D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado 
  TE::VLABPROJ_PATH:        D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado_lab 
  TE::BOARDDEF_PATH:        D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/board_files 
  TE::FIRMWARE_PATH:        D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/firmware 
  TE::IP_PATH:              D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib 
  TE::BD_PATH:              D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/block_design 
  TE::XDC_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints 
  TE::HDL_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/hdl 
  TE::SET_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/settings 
  TE::WORKSPACE_HSI_PATH:   D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/hsi 
  TE::WORKSPACE_SDK_PATH:   D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk 
  TE::LIB_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib 
  TE::SCRIPT_PATH:          D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/scripts 
  TE::DOC_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/doc 
  TE::PREBUILT_BI_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/boot_images 
  TE::PREBUILT_HW_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware 
  TE::PREBUILT_SW_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/software 
  TE::PREBUILT_OS_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/os 
  TE::PREBUILT_EXPORT_PATH: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/../export 
  TE::LOG_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/v_log 
  TE::BACKUP_PATH:          D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/backup 
  TE::ZIP_PATH:             C:/Program Files/7-Zip/7z.exe 
  TE::SDSOC_PATH:           D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/../SDSoC_PFM 
  TE::TMP_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/tmp 
  TE::XILINXGIT_DEVICETREE: B:/xilinx_git/device-tree-xlnx 
  TE::XILINXGIT_UBOOT:       
  TE::XILINXGIT_LINUX:       
  ------
-----------------------------------------------------------------------
INFO:(TE) Parameter Index: 0
INFO:(TE) Parameter Option: --gui
INFO:(TE) Parameter Option Value: 1
-----------------------------------------------------------------------
INFO: [TE_INIT-129] Run TE::INIT::run_project NA 0 1 0
INFO: [TE_INIT-0] Script Info:
  Vivado Version:                             Vivado v2018.2 (64-bit)
  TE Script Version:                          2018.2.02
  Board Part (Definition Files) CSV Version:  1.3
  Software IP CSV Version:                    2.1
  Board Design Modify CSV Version:            1.1
  ZIP ignore CSV Version:                     1.0
  ---
  Start project with:                         vivado_open_existing_project_guimode
  ------
INFO: [TE_INIT-1] Script Environment:
  Vivado Setting:     1 
  LabTools Setting:   0 
  SDK Setting:        1 
  SDSOC Setting:      0 
  ------
INFO: [TE_INIT-3] Initial project names and paths:
  TE::VPROJ_NAME:           StarterKit 
  TE::VPROJ_PATH:           D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado 
  TE::VLABPROJ_PATH:        D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado_lab 
  TE::BOARDDEF_PATH:        D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/board_files 
  TE::FIRMWARE_PATH:        D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/firmware 
  TE::IP_PATH:              D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib 
  TE::BD_PATH:              D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/block_design 
  TE::XDC_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints 
  TE::HDL_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/hdl 
  TE::SET_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/settings 
  TE::WORKSPACE_HSI_PATH:   D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/hsi 
  TE::WORKSPACE_SDK_PATH:   D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/workspace/sdk 
  TE::LIB_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib 
  TE::SCRIPT_PATH:          D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/scripts 
  TE::DOC_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/doc 
  TE::PREBUILT_BI_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/boot_images 
  TE::PREBUILT_HW_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware 
  TE::PREBUILT_SW_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/software 
  TE::PREBUILT_OS_PATH:     D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/os 
  TE::PREBUILT_EXPORT_PATH: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/../export 
  TE::LOG_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/v_log 
  TE::BACKUP_PATH:          D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/backup 
  TE::ZIP_PATH:             C:/Program Files/7-Zip/7z.exe 
  TE::SDSOC_PATH:           D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/../SDSoC_PFM 
  TE::TMP_PATH:             D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/tmp 
  TE::XILINXGIT_DEVICETREE: B:/xilinx_git/device-tree-xlnx 
  TE::XILINXGIT_UBOOT:       
  TE::XILINXGIT_LINUX:       
  ------
INFO: [TE_INIT-16] Read board part definition list (File D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/board_files/TE0808_board_files.csv).
INFO: [TE_INIT-18] Read Software list (File: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib/apps_list.csv).
INFO: [TE_INIT-22] Read ZIP ignore list (File: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/sw_lib/apps_list.csv).
Open existing project (File: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.xpr).
INFO: [TE_INIT-69] Set Board Definition path: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/board_files
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 946.500 ; gain = 713.379
Board part csv name check:  Only some names (trenz.biz:te0808_15eg_1e_tebf0808:part0:4.0) are equal on position 3.
INFO: [TE_INIT-4] Board Part definition:
  TE::ID:             16 
  TE::PRODID:         TE0808-04-15EG-1EB 
  TE::PARTNAME:       xczu15eg-ffvc900-1-e 
  TE::BOARDPART:      trenz.biz:te0808_15eg_1e_tebf0808:part0:4.0 
  TE::SHORTDIR:       15eg_1eb_sk 
  TE::ZYNQFLASHTYP:   qspi_dual_parallel 
  TE::FPGAFLASHTYP:   mt25qu256-qspi-x8-dual_parallel 
  ------
INFO: [TE_UTIL-2] Following block designs were found: 
   D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/block_design/zusys_bd.tcl 
  ------
INFO: [TE_INIT-8] Found BD-Design:
  TE::BD_TCLNAME:       zusys_bd 
  TE::PR_TOPLEVELNAME: zusys_wrapper 
  ------
  TE::IS_ZUSYS:        true
INFO: [TE_HW-24] Restore project parameters:
  TE::SIM_NAME:         sim_1  
  TE::SYNTH_NAME:       synth_1  
  TE::IMPL_NAME:        impl_1  
  TE::CONST_NAME:       constrs_1  
  ------
INFO: [TE_INIT-139] Run project finished without Error. 
  ------
-----------------------------------------------------------------------
update_compile_order -fileset sources_1
open_bd_design {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd}
Adding cell -- trenz.biz:user:SC0808BF:1.0 - SC0808BF_0
Adding cell -- trenz.biz:user:axis_live_audio:1.0 - axis_live_audio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:vio:3.0 - vio_general
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:ip:aurora_8b10b:11.1 - aurora_8b10b_0
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /aurora_8b10b_0 Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:module_ref:GT_RESET:1.0 - GT_RESET_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:ip:gig_ethernet_pcs_pma:16.1 - gig_ethernet_pcs_pma_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /zynq_ultra_ps_e_0/dp_audio_ref_clk(clk) and /axis_live_audio_0/ref_clk_in(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /aurora_8b10b_0/s_axi_tx_tready(undef) and /c_counter_binary_0/CE(ce)
Adding cell -- trenz.local:user:RGPIO:1.0 - RGPIO_Master_CPLD
Adding cell -- trenz.local:user:RGPIO:1.0 - RGPIO_Slave_CPLD
Adding cell -- xilinx.com:ip:vio:3.0 - vio_rgpio
Successfully read diagram <zusys> from BD file <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1177.727 ; gain = 109.789
copy_bd_objs /  [get_bd_cells {xlconstant_2}]
set_property -dict [list CONFIG.CONST_WIDTH {1}] [get_bd_cells xlconstant_4]
set_property name RST_CONS [get_bd_cells xlconstant_4]
connect_bd_net [get_bd_pins RST_CONS/dout] [get_bd_pins gig_ethernet_pcs_pma_0/reset]
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {xlconstant_2}]
set_property -dict [list CONFIG.CONST_WIDTH {5} CONFIG.CONST_VAL {9}] [get_bd_cells xlconstant_4]
set_property name phyaddr [get_bd_cells xlconstant_4]
connect_bd_net [get_bd_pins phyaddr/dout] [get_bd_pins gig_ethernet_pcs_pma_0/phyaddr]
copy_bd_objs /  [get_bd_cells {xlconstant_2}]
set_property -dict [list CONFIG.CONST_WIDTH {1} CONFIG.CONST_VAL {1}] [get_bd_cells xlconstant_4]
set_property name signaldetect [get_bd_cells xlconstant_4]
set_property name signal_detect [get_bd_cells signaldetect]
connect_bd_net [get_bd_pins signal_detect/dout] [get_bd_pins gig_ethernet_pcs_pma_0/signal_detect]
copy_bd_objs /  [get_bd_cells {signal_detect}]
set_property name config_valid [get_bd_cells signal_detect1]
connect_bd_net [get_bd_pins config_valid/dout] [get_bd_pins gig_ethernet_pcs_pma_0/an_restart_config]
connect_bd_net [get_bd_pins gig_ethernet_pcs_pma_0/configuration_valid] [get_bd_pins config_valid/dout]
connect_bd_net [get_bd_pins gig_ethernet_pcs_pma_0/an_adv_config_val] [get_bd_pins config_valid/dout]
copy_bd_objs /  [get_bd_cells {signal_detect}]
set_property name config_vector [get_bd_cells signal_detect1]
set_property -dict [list CONFIG.CONST_WIDTH {15} CONFIG.CONST_VAL {b100001}] [get_bd_cells config_vector]
set_property -dict [list CONFIG.CONST_WIDTH {16}] [get_bd_cells config_vector]
connect_bd_net [get_bd_pins config_vector/dout] [get_bd_pins gig_ethernet_pcs_pma_0/an_adv_config_vector]
startgroup
set_property -dict [list CONFIG.CONST_VAL {00100001}] [get_bd_cells config_vector]
endgroup
startgroup
set_property -dict [list CONFIG.CONST_VAL {b100001}] [get_bd_cells config_vector]
endgroup
startgroup
set_property -dict [list CONFIG.CONST_VAL {b100001}] [get_bd_cells config_vector]
endgroup
set_property name an_config_vector [get_bd_cells config_vector]
copy_bd_objs /  [get_bd_cells {an_config_vector}]
set_property name config_vector [get_bd_cells an_config_vector1]
set_property -dict [list CONFIG.CONST_WIDTH {5} CONFIG.CONST_VAL {0}] [get_bd_cells config_vector]
connect_bd_net [get_bd_pins config_vector/dout] [get_bd_pins gig_ethernet_pcs_pma_0/configuration_vector]
regenerate_bd_layout
startgroup
connect_bd_net -net status_vector [get_bd_pins gig_ethernet_pcs_pma_0/status_vector]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {status_vector }]
true
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets status_vector] {PROBE_TYPE "Data and Trigger" CLK_SRC "/gig_ethernet_pcs_pma_0/gtrefclk_out" SYSTEM_ILA "Auto" } \
                                                         ]
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
Debug Automation : Instantiating new System ILA block '/system_ila_1' with mode NATIVE, 0 slot interface pins and 1 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting source clock pin /gig_ethernet_pcs_pma_0/gtrefclk_out to the following sink clock pins :
/system_ila_1/clk
Debug Automation : Connecting net /status_vector, to System ILA probe pin /system_ila_1/probe0 for debug.
apply_bd_automation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2343.797 ; gain = 1117.590
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {clk_wiz_0}]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
copy_bd_objs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2573.156 ; gain = 229.359
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property -dict [list CONFIG.PRIMITIVE {Auto} CONFIG.CLKOUT2_USED {false} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8} CONFIG.MMCM_COMPENSATION {AUTO} CONFIG.MMCM_CLKOUT0_DIVIDE_F {4} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1} CONFIG.CLKOUT1_JITTER {126.455} CONFIG.CLKOUT1_PHASE_ERROR {114.212} CONFIG.AUTO_PRIMITIVE {PLL}] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_nets gig_ethernet_pcs_pma_0_gtrefclk_out]
connect_bd_net [get_bd_pins clk_wiz_1/clk_in1] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out1] [get_bd_pins system_ila_1/clk]
regenerate_bd_layout
reset_target all [get_files  D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd]
export_ip_user_files -of_objects  [get_files  D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd]
generate_target all [get_files  D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /aurora_8b10b_0 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /aurora_8b10b_0 NOTE : INIT CLK of /aurora_8b10b_0 (Aurora IP) has input port frequency configured as 156250000 Hz.
WARNING: [BD 41-927] Following properties on pin /GT_RESET_0/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd> 
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ui/bd_ec7575b2.ui> 
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/sim/zusys.v
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SC0808BF_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_live_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_general .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] zusys_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGPIO/RGPIO_Master_CPLD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGPIO/RGPIO_Slave_CPLD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGPIO/vio_rgpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GT_RESET_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aurora_8b10b_0 .
Exporting to file d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/hw_handoff/zusys_system_ila_0_0.hwh
Generated Block Design Tcl file d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/hw_handoff/zusys_system_ila_0_0_bd.tcl
Generated Hardware Definition File d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/synth/zusys_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gig_ethernet_pcs_pma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RST_CONS .
INFO: [BD 41-1029] Generation completed for the IP Integrator block phyaddr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_detect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block config_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block an_config_vector .
INFO: [BD 41-1029] Generation completed for the IP Integrator block config_vector .
Exporting to file d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_1_0/bd_0/hw_handoff/zusys_system_ila_1_0.hwh
Generated Block Design Tcl file d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_1_0/bd_0/hw_handoff/zusys_system_ila_1_0_bd.tcl
Generated Hardware Definition File d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_1_0/bd_0/synth/zusys_system_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
Exporting to file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hw_handoff/zusys.hwh
Generated Block Design Tcl file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hw_handoff/zusys_bd.tcl
Generated Hardware Definition File D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.hwdef
generate_target: Time (s): cpu = 00:01:06 ; elapsed = 00:01:53 . Memory (MB): peak = 3000.527 ; gain = 370.484
catch { config_ip_cache -export [get_ips -all zusys_SC0808BF_0_0] }
catch { config_ip_cache -export [get_ips -all zusys_axis_live_audio_0_0] }
catch { config_ip_cache -export [get_ips -all zusys_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all zusys_proc_sys_reset_1_0] }
catch { config_ip_cache -export [get_ips -all zusys_vio_general_0] }
catch { config_ip_cache -export [get_ips -all zusys_zynq_ultra_ps_e_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_zynq_ultra_ps_e_0_0, cache-ID = b3dacf69ea070014; cache size = 6.967 MB.
catch { config_ip_cache -export [get_ips -all zusys_RGPIO_Master_CPLD_0] }
catch { config_ip_cache -export [get_ips -all zusys_RGPIO_Slave_CPLD_0] }
catch { config_ip_cache -export [get_ips -all zusys_vio_rgpio_0] }
catch { config_ip_cache -export [get_ips -all zusys_clk_wiz_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_clk_wiz_0_0, cache-ID = f45bcbd31aec9f79; cache size = 6.967 MB.
catch { config_ip_cache -export [get_ips -all zusys_proc_sys_reset_2_0] }
catch { config_ip_cache -export [get_ips -all zusys_xlconstant_0_2] }
catch { config_ip_cache -export [get_ips -all zusys_xlconstant_2_0] }
catch { config_ip_cache -export [get_ips -all zusys_aurora_8b10b_0_0] }
catch { config_ip_cache -export [get_ips -all zusys_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all zusys_xlconstant_3_0] }
catch { config_ip_cache -export [get_ips -all zusys_c_counter_binary_0_0] }
catch { config_ip_cache -export [get_ips -all zusys_gig_ethernet_pcs_pma_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_gig_ethernet_pcs_pma_0_0, cache-ID = bf30a2fbd2945e9e; cache size = 6.967 MB.
catch { config_ip_cache -export [get_ips -all zusys_util_ds_buf_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_util_ds_buf_0_0, cache-ID = 4413fd7907f7bf13; cache size = 6.967 MB.
catch { config_ip_cache -export [get_ips -all zusys_xlconstant_2_1] }
catch { config_ip_cache -export [get_ips -all zusys_xlconstant_2_2] }
catch { config_ip_cache -export [get_ips -all zusys_xlconstant_2_3] }
catch { config_ip_cache -export [get_ips -all zusys_signal_detect_0] }
catch { config_ip_cache -export [get_ips -all zusys_signal_detect_1] }
catch { config_ip_cache -export [get_ips -all zusys_an_config_vector_0] }
catch { config_ip_cache -export [get_ips -all zusys_system_ila_1_0] }
catch { config_ip_cache -export [get_ips -all zusys_clk_wiz_0_1] }
export_ip_user_files -of_objects [get_files D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd]
launch_runs -jobs 10 {zusys_SC0808BF_0_0_synth_1 zusys_axis_live_audio_0_0_synth_1 zusys_proc_sys_reset_0_0_synth_1 zusys_proc_sys_reset_1_0_synth_1 zusys_vio_general_0_synth_1 zusys_RGPIO_Master_CPLD_0_synth_1 zusys_RGPIO_Slave_CPLD_0_synth_1 zusys_vio_rgpio_0_synth_1 zusys_proc_sys_reset_2_0_synth_1 zusys_GT_RESET_0_0_synth_1 zusys_xlconstant_0_2_synth_1 zusys_xlconstant_2_0_synth_1 zusys_aurora_8b10b_0_0_synth_1 zusys_system_ila_0_0_synth_1 zusys_xlconstant_3_0_synth_1 zusys_c_counter_binary_0_0_synth_1 zusys_xlconstant_2_1_synth_1 zusys_xlconstant_2_2_synth_1 zusys_xlconstant_2_3_synth_1 zusys_signal_detect_0_synth_1 zusys_signal_detect_1_synth_1 zusys_an_config_vector_0_synth_1 zusys_system_ila_1_0_synth_1 zusys_clk_wiz_0_1_synth_1}
[Tue Dec 31 08:32:33 2019] Launched zusys_SC0808BF_0_0_synth_1, zusys_axis_live_audio_0_0_synth_1, zusys_proc_sys_reset_0_0_synth_1, zusys_proc_sys_reset_1_0_synth_1, zusys_vio_general_0_synth_1, zusys_RGPIO_Master_CPLD_0_synth_1, zusys_RGPIO_Slave_CPLD_0_synth_1, zusys_vio_rgpio_0_synth_1, zusys_proc_sys_reset_2_0_synth_1, zusys_GT_RESET_0_0_synth_1, zusys_xlconstant_0_2_synth_1, zusys_xlconstant_2_0_synth_1, zusys_aurora_8b10b_0_0_synth_1, zusys_system_ila_0_0_synth_1, zusys_xlconstant_3_0_synth_1, zusys_c_counter_binary_0_0_synth_1, zusys_xlconstant_2_1_synth_1, zusys_xlconstant_2_2_synth_1, zusys_xlconstant_2_3_synth_1, zusys_signal_detect_0_synth_1, zusys_signal_detect_1_synth_1, zusys_an_config_vector_0_synth_1, zusys_system_ila_1_0_synth_1, zusys_clk_wiz_0_1_synth_1...
Run output will be captured here:
zusys_SC0808BF_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_SC0808BF_0_0_synth_1/runme.log
zusys_axis_live_audio_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_axis_live_audio_0_0_synth_1/runme.log
zusys_proc_sys_reset_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_proc_sys_reset_0_0_synth_1/runme.log
zusys_proc_sys_reset_1_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_proc_sys_reset_1_0_synth_1/runme.log
zusys_vio_general_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_vio_general_0_synth_1/runme.log
zusys_RGPIO_Master_CPLD_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_RGPIO_Master_CPLD_0_synth_1/runme.log
zusys_RGPIO_Slave_CPLD_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_RGPIO_Slave_CPLD_0_synth_1/runme.log
zusys_vio_rgpio_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_vio_rgpio_0_synth_1/runme.log
zusys_proc_sys_reset_2_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_proc_sys_reset_2_0_synth_1/runme.log
zusys_GT_RESET_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_GT_RESET_0_0_synth_1/runme.log
zusys_xlconstant_0_2_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_xlconstant_0_2_synth_1/runme.log
zusys_xlconstant_2_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_xlconstant_2_0_synth_1/runme.log
zusys_aurora_8b10b_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_aurora_8b10b_0_0_synth_1/runme.log
zusys_system_ila_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_system_ila_0_0_synth_1/runme.log
zusys_xlconstant_3_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_xlconstant_3_0_synth_1/runme.log
zusys_c_counter_binary_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_c_counter_binary_0_0_synth_1/runme.log
zusys_xlconstant_2_1_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_xlconstant_2_1_synth_1/runme.log
zusys_xlconstant_2_2_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_xlconstant_2_2_synth_1/runme.log
zusys_xlconstant_2_3_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_xlconstant_2_3_synth_1/runme.log
zusys_signal_detect_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_signal_detect_0_synth_1/runme.log
zusys_signal_detect_1_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_signal_detect_1_synth_1/runme.log
zusys_an_config_vector_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_an_config_vector_0_synth_1/runme.log
zusys_system_ila_1_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_system_ila_1_0_synth_1/runme.log
zusys_clk_wiz_0_1_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_clk_wiz_0_1_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3005.031 ; gain = 4.504
export_simulation -of_objects [get_files D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd] -directory D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.ip_user_files/sim_scripts -ip_user_files_dir D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.ip_user_files -ipstatic_source_dir D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.cache/compile_simlib/modelsim} {questa=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.cache/compile_simlib/questa} {riviera=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.cache/compile_simlib/riviera} {activehdl=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1

reset_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 3005.031 ; gain = 0.000
launch_runs impl_1 -jobs 10
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_RGPIO_Slave_CPLD_0, cache-ID = a52f42c4e6917fb5; cache size = 10.394 MB.
config_ip_cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 3005.031 ; gain = 0.000
[Tue Dec 31 08:46:58 2019] Launched zusys_SC0808BF_0_0_synth_1, zusys_axis_live_audio_0_0_synth_1, zusys_proc_sys_reset_0_0_synth_1, zusys_proc_sys_reset_1_0_synth_1, zusys_vio_general_0_synth_1, zusys_RGPIO_Master_CPLD_0_synth_1, zusys_vio_rgpio_0_synth_1, zusys_proc_sys_reset_2_0_synth_1, zusys_GT_RESET_0_0_synth_1, zusys_xlconstant_0_2_synth_1, zusys_xlconstant_2_0_synth_1, zusys_aurora_8b10b_0_0_synth_1, zusys_system_ila_0_0_synth_1, zusys_xlconstant_3_0_synth_1, zusys_c_counter_binary_0_0_synth_1, zusys_xlconstant_2_1_synth_1, zusys_xlconstant_2_2_synth_1, zusys_xlconstant_2_3_synth_1, zusys_signal_detect_0_synth_1, zusys_signal_detect_1_synth_1, zusys_an_config_vector_0_synth_1, zusys_system_ila_1_0_synth_1, zusys_clk_wiz_0_1_synth_1, synth_1...
Run output will be captured here:
zusys_SC0808BF_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_SC0808BF_0_0_synth_1/runme.log
zusys_axis_live_audio_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_axis_live_audio_0_0_synth_1/runme.log
zusys_proc_sys_reset_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_proc_sys_reset_0_0_synth_1/runme.log
zusys_proc_sys_reset_1_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_proc_sys_reset_1_0_synth_1/runme.log
zusys_vio_general_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_vio_general_0_synth_1/runme.log
zusys_RGPIO_Master_CPLD_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_RGPIO_Master_CPLD_0_synth_1/runme.log
zusys_vio_rgpio_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_vio_rgpio_0_synth_1/runme.log
zusys_proc_sys_reset_2_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_proc_sys_reset_2_0_synth_1/runme.log
zusys_GT_RESET_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_GT_RESET_0_0_synth_1/runme.log
zusys_xlconstant_0_2_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_xlconstant_0_2_synth_1/runme.log
zusys_xlconstant_2_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_xlconstant_2_0_synth_1/runme.log
zusys_aurora_8b10b_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_aurora_8b10b_0_0_synth_1/runme.log
zusys_system_ila_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_system_ila_0_0_synth_1/runme.log
zusys_xlconstant_3_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_xlconstant_3_0_synth_1/runme.log
zusys_c_counter_binary_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_c_counter_binary_0_0_synth_1/runme.log
zusys_xlconstant_2_1_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_xlconstant_2_1_synth_1/runme.log
zusys_xlconstant_2_2_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_xlconstant_2_2_synth_1/runme.log
zusys_xlconstant_2_3_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_xlconstant_2_3_synth_1/runme.log
zusys_signal_detect_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_signal_detect_0_synth_1/runme.log
zusys_signal_detect_1_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_signal_detect_1_synth_1/runme.log
zusys_an_config_vector_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_an_config_vector_0_synth_1/runme.log
zusys_system_ila_1_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_system_ila_1_0_synth_1/runme.log
zusys_clk_wiz_0_1_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_clk_wiz_0_1_synth_1/runme.log
synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/runme.log
[Tue Dec 31 08:47:25 2019] Launched impl_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:04:17 . Memory (MB): peak = 3005.031 ; gain = 0.000
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
can't use empty string as operand of "-"
startgroup
set_property -dict [list CONFIG.SINGLEEND_GTREFCLK {true}] [get_bd_cells aurora_8b10b_0]
xit::create_sub_core: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3159.273 ; gain = 0.000
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /aurora_8b10b_0 Executing the post_config_ip from bd
delete_bd_objs [get_bd_intf_nets GT_DIFF_REFCLK1_0_1]
endgroup
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1

reset_run zusys_SC0808BF_0_0_synth_1
reset_run zusys_proc_sys_reset_2_0_synth_1
delete_bd_objs [get_bd_intf_ports GT_DIFF_REFCLK1]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
delete_bd_objs [get_bd_nets util_ds_buf_0_OBUF_DS_P]
delete_bd_objs [get_bd_nets util_ds_buf_0_OBUF_DS_N]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG_GT}] [get_bd_cells util_ds_buf_0]
WARNING: [BD 41-1684] Pin /util_ds_buf_0/OBUF_IN is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out2]
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG}] [get_bd_cells util_ds_buf_0]
regenerate_bd_layout
set_property location {5 2118 898} [get_bd_cells util_ds_buf_0]
connect_bd_net [get_bd_pins aurora_8b10b_0/gt_refclk1] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_I] [get_bd_pins clk_wiz_0/clk_out2]
regenerate_bd_layout
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins gig_ethernet_pcs_pma_0/gtrefclk_in]
endgroup
set_property name gtrefclk_in [get_bd_intf_ports gtrefclk_in_0]
regenerate_bd_layout
regenerate_bd_layout
group_bd_cells Ethernet_CONS [get_bd_cells config_valid] [get_bd_cells RST_CONS] [get_bd_cells signal_detect] [get_bd_cells config_vector] [get_bd_cells an_config_vector] [get_bd_cells phyaddr]
regenerate_bd_layout
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins zynq_ultra_ps_e_0/GMII_ENET0] [get_bd_intf_pins gig_ethernet_pcs_pma_0/gmii_gem_pcs_pma]
regenerate_bd_layout
group_bd_cells Aurora_hier [get_bd_cells util_ds_buf_0] [get_bd_cells xlconstant_2] [get_bd_cells xlconstant_3] [get_bd_cells c_counter_binary_0] [get_bd_cells xlconstant_5] [get_bd_cells GT_RESET_0] [get_bd_cells aurora_8b10b_0]
WARNING: [BD 41-1306] The connection to interface pin /Aurora_hier/GT_RESET_0/CLK is being overridden by the user. This pin will not be connected as a part of interface connection user_RGPIO_EXT
WARNING: [BD 41-1306] The connection to interface pin /Aurora_hier/aurora_8b10b_0/m_axi_rx_tdata is being overridden by the user. This pin will not be connected as a part of interface connection USER_DATA_M_AXI_RX
WARNING: [BD 41-1306] The connection to interface pin /Aurora_hier/aurora_8b10b_0/m_axi_rx_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection USER_DATA_M_AXI_RX
WARNING: [BD 41-1306] The connection to interface pin /Aurora_hier/aurora_8b10b_0/hard_err is being overridden by the user. This pin will not be connected as a part of interface connection CORE_STATUS
WARNING: [BD 41-1306] The connection to interface pin /Aurora_hier/aurora_8b10b_0/soft_err is being overridden by the user. This pin will not be connected as a part of interface connection CORE_STATUS
WARNING: [BD 41-1306] The connection to interface pin /Aurora_hier/aurora_8b10b_0/channel_up is being overridden by the user. This pin will not be connected as a part of interface connection CORE_STATUS
WARNING: [BD 41-1306] The connection to interface pin /Aurora_hier/aurora_8b10b_0/lane_up is being overridden by the user. This pin will not be connected as a part of interface connection CORE_STATUS
regenerate_bd_layout
reset_target all [get_files  D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd]
reset_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3169.621 ; gain = 3.516
export_ip_user_files -of_objects  [get_files  D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd]
delete_ip_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3169.621 ; gain = 0.000
generate_target all [get_files  D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5911] /Aurora_hier/aurora_8b10b_0 Executing the propagate from bd
INFO: [xilinx.com:ip:aurora_8b10b:11.1-5910] /Aurora_hier/aurora_8b10b_0 NOTE : INIT CLK of /Aurora_hier/aurora_8b10b_0 (Aurora IP) has input port frequency configured as 156250000 Hz.
WARNING: [BD 41-927] Following properties on pin /Aurora_hier/GT_RESET_0/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd> 
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ui/bd_ec7575b2.ui> 
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/sim/zusys.v
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SC0808BF_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_live_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_general .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] zusys_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGPIO/RGPIO_Master_CPLD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGPIO/RGPIO_Slave_CPLD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGPIO/vio_rgpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora_hier/GT_RESET_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora_hier/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora_hier/xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora_hier/aurora_8b10b_0 .
Exporting to file d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/hw_handoff/zusys_system_ila_0_0.hwh
Generated Block Design Tcl file d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/hw_handoff/zusys_system_ila_0_0_bd.tcl
Generated Hardware Definition File d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/synth/zusys_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora_hier/xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora_hier/c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gig_ethernet_pcs_pma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Aurora_hier/util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/RST_CONS .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/phyaddr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/signal_detect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/config_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/an_config_vector .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/config_vector .
Exporting to file d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_1_0/bd_0/hw_handoff/zusys_system_ila_1_0.hwh
Generated Block Design Tcl file d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_1_0/bd_0/hw_handoff/zusys_system_ila_1_0_bd.tcl
Generated Hardware Definition File d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_1_0/bd_0/synth/zusys_system_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
Exporting to file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hw_handoff/zusys.hwh
Generated Block Design Tcl file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hw_handoff/zusys_bd.tcl
Generated Hardware Definition File D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.hwdef
generate_target: Time (s): cpu = 00:01:04 ; elapsed = 00:01:39 . Memory (MB): peak = 3446.262 ; gain = 276.641
catch { config_ip_cache -export [get_ips -all zusys_SC0808BF_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_SC0808BF_0_0, cache-ID = 2f58de28abe030e0; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_axis_live_audio_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_axis_live_audio_0_0, cache-ID = 8bcde75eeff5bf43; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_proc_sys_reset_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_proc_sys_reset_0_0, cache-ID = faf808b71a9dd924; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_proc_sys_reset_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_proc_sys_reset_1_0, cache-ID = 6f3e5a68c5b2488f; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_vio_general_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_vio_general_0, cache-ID = 66c7aa92a69c605b; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_zynq_ultra_ps_e_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_zynq_ultra_ps_e_0_0, cache-ID = b3dacf69ea070014; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_RGPIO_Master_CPLD_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_RGPIO_Master_CPLD_0, cache-ID = a52f42c4e6917fb5; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_RGPIO_Slave_CPLD_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_RGPIO_Slave_CPLD_0, cache-ID = a52f42c4e6917fb5; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_vio_rgpio_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_vio_rgpio_0, cache-ID = b48aa085827ac352; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_clk_wiz_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_clk_wiz_0_0, cache-ID = f45bcbd31aec9f79; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_proc_sys_reset_2_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_proc_sys_reset_2_0, cache-ID = 26881c9f9f664e6f; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_xlconstant_0_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_xlconstant_0_2, cache-ID = 4872e470a7cc63ca; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_xlconstant_2_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_xlconstant_2_0, cache-ID = 497911c52f415912; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_aurora_8b10b_0_0] }
catch { config_ip_cache -export [get_ips -all zusys_system_ila_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_system_ila_0_0, cache-ID = 7d55a881ef2e7341; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_xlconstant_3_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_xlconstant_3_0, cache-ID = 355878429408bf0f; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_c_counter_binary_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_c_counter_binary_0_0, cache-ID = e11efb45b2f661f4; cache size = 26.562 MB.
config_ip_cache: Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 3448.488 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all zusys_gig_ethernet_pcs_pma_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_gig_ethernet_pcs_pma_0_0, cache-ID = bf30a2fbd2945e9e; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_util_ds_buf_0_0] }
catch { config_ip_cache -export [get_ips -all zusys_xlconstant_2_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_xlconstant_2_1, cache-ID = 497911c52f415912; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_xlconstant_2_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_xlconstant_2_2, cache-ID = 1155fd28a563a1e2; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_xlconstant_2_3] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_xlconstant_2_3, cache-ID = 355878429408bf0f; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_signal_detect_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_signal_detect_0, cache-ID = 355878429408bf0f; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_signal_detect_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_signal_detect_1, cache-ID = b3120b3a94610696; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_an_config_vector_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_an_config_vector_0, cache-ID = 4b6efaae3e5b2ca2; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_system_ila_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_system_ila_1_0, cache-ID = f2e1602b9fb167f9; cache size = 26.562 MB.
catch { config_ip_cache -export [get_ips -all zusys_clk_wiz_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_clk_wiz_0_1, cache-ID = 7daa833312dd24ff; cache size = 26.562 MB.
export_ip_user_files -of_objects [get_files D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd]
launch_runs -jobs 10 {zusys_GT_RESET_0_0_synth_1 zusys_aurora_8b10b_0_0_synth_1 zusys_util_ds_buf_0_0_synth_1}
[Tue Dec 31 09:23:19 2019] Launched zusys_GT_RESET_0_0_synth_1, zusys_aurora_8b10b_0_0_synth_1, zusys_util_ds_buf_0_0_synth_1...
Run output will be captured here:
zusys_GT_RESET_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_GT_RESET_0_0_synth_1/runme.log
zusys_aurora_8b10b_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_aurora_8b10b_0_0_synth_1/runme.log
zusys_util_ds_buf_0_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_util_ds_buf_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd] -directory D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.ip_user_files/sim_scripts -ip_user_files_dir D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.ip_user_files -ipstatic_source_dir D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.cache/compile_simlib/modelsim} {questa=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.cache/compile_simlib/questa} {riviera=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.cache/compile_simlib/riviera} {activehdl=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 10
[Tue Dec 31 09:26:37 2019] Launched synth_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/runme.log
[Tue Dec 31 09:26:37 2019] Launched impl_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/runme.log
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out2] [get_bd_nets aurora_8b10b_0_m_axi_rx_tvalid] [get_bd_nets aurora_8b10b_0_hard_err] [get_bd_nets aurora_8b10b_0_soft_err] [get_bd_nets aurora_8b10b_0_lane_up] [get_bd_intf_nets aurora_8b10b_0_GT_SERIAL_TX] [get_bd_intf_nets GT_SERIAL_RX_0_1] [get_bd_nets util_vector_logic_1_Res] [get_bd_nets m_axi_rx_tdata] [get_bd_nets aurora_8b10b_0_channel_up] [get_bd_cells Aurora_hier]
delete_bd_objs [get_bd_intf_ports GT_SERIAL_TX]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_ports GT_SERIAL_RX]
regenerate_bd_layout
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_nets clk_wiz_0_locked] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets clk_wiz_1_clk_out1] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_nets proc_sys_reset_2_peripheral_reset] [get_bd_cells proc_sys_reset_2]
delete_bd_objs [get_bd_cells system_ila_0]
regenerate_bd_layout
group_bd_cells TRENZ_Baseboard [get_bd_cells SC0808BF_0] [get_bd_cells axis_live_audio_0] [get_bd_cells proc_sys_reset_1] [get_bd_cells vio_general] [get_bd_cells proc_sys_reset_0] [get_bd_cells RGPIO]
regenerate_bd_layout
connect_bd_net [get_bd_pins gig_ethernet_pcs_pma_0/gtrefclk_out] [get_bd_pins system_ila_1/clk]
regenerate_bd_layout
reset_target all [get_files  D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd]
export_ip_user_files -of_objects  [get_files  D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd] -sync -no_script -force -quiet
generate_target all [get_files  D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd> 
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ui/bd_ec7575b2.ui> 
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/sim/zusys.v
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/SC0808BF_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/axis_live_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/vio_general .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] zusys_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/vio_rgpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gig_ethernet_pcs_pma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/RST_CONS .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/phyaddr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/signal_detect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/config_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/an_config_vector .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/config_vector .
Exporting to file d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_1_0/bd_0/hw_handoff/zusys_system_ila_1_0.hwh
Generated Block Design Tcl file d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_1_0/bd_0/hw_handoff/zusys_system_ila_1_0_bd.tcl
Generated Hardware Definition File d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_1_0/bd_0/synth/zusys_system_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
Exporting to file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hw_handoff/zusys.hwh
Generated Block Design Tcl file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hw_handoff/zusys_bd.tcl
Generated Hardware Definition File D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.hwdef
generate_target: Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 3560.348 ; gain = 110.758
catch { config_ip_cache -export [get_ips -all zusys_SC0808BF_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_SC0808BF_0_0, cache-ID = 2f58de28abe030e0; cache size = 31.522 MB.
catch { config_ip_cache -export [get_ips -all zusys_axis_live_audio_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_axis_live_audio_0_0, cache-ID = 8bcde75eeff5bf43; cache size = 31.522 MB.
catch { config_ip_cache -export [get_ips -all zusys_proc_sys_reset_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_proc_sys_reset_0_0, cache-ID = faf808b71a9dd924; cache size = 31.522 MB.
catch { config_ip_cache -export [get_ips -all zusys_proc_sys_reset_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_proc_sys_reset_1_0, cache-ID = 6f3e5a68c5b2488f; cache size = 31.522 MB.
catch { config_ip_cache -export [get_ips -all zusys_vio_general_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_vio_general_0, cache-ID = 66c7aa92a69c605b; cache size = 31.522 MB.
catch { config_ip_cache -export [get_ips -all zusys_zynq_ultra_ps_e_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_zynq_ultra_ps_e_0_0, cache-ID = b3dacf69ea070014; cache size = 31.522 MB.
catch { config_ip_cache -export [get_ips -all zusys_RGPIO_Master_CPLD_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_RGPIO_Master_CPLD_0, cache-ID = a52f42c4e6917fb5; cache size = 31.522 MB.
catch { config_ip_cache -export [get_ips -all zusys_RGPIO_Slave_CPLD_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_RGPIO_Slave_CPLD_0, cache-ID = a52f42c4e6917fb5; cache size = 31.522 MB.
catch { config_ip_cache -export [get_ips -all zusys_vio_rgpio_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_vio_rgpio_0, cache-ID = b48aa085827ac352; cache size = 31.522 MB.
catch { config_ip_cache -export [get_ips -all zusys_gig_ethernet_pcs_pma_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_gig_ethernet_pcs_pma_0_0, cache-ID = bf30a2fbd2945e9e; cache size = 31.522 MB.
catch { config_ip_cache -export [get_ips -all zusys_xlconstant_2_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_xlconstant_2_1, cache-ID = 497911c52f415912; cache size = 31.522 MB.
catch { config_ip_cache -export [get_ips -all zusys_xlconstant_2_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_xlconstant_2_2, cache-ID = 1155fd28a563a1e2; cache size = 31.522 MB.
catch { config_ip_cache -export [get_ips -all zusys_xlconstant_2_3] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_xlconstant_2_3, cache-ID = 355878429408bf0f; cache size = 31.522 MB.
catch { config_ip_cache -export [get_ips -all zusys_signal_detect_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_signal_detect_0, cache-ID = 355878429408bf0f; cache size = 31.522 MB.
catch { config_ip_cache -export [get_ips -all zusys_signal_detect_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_signal_detect_1, cache-ID = b3120b3a94610696; cache size = 31.522 MB.
catch { config_ip_cache -export [get_ips -all zusys_an_config_vector_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_an_config_vector_0, cache-ID = 4b6efaae3e5b2ca2; cache size = 31.522 MB.
catch { config_ip_cache -export [get_ips -all zusys_system_ila_1_0] }
export_ip_user_files -of_objects [get_files D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd]
launch_runs -jobs 10 zusys_system_ila_1_0_synth_1
[Tue Dec 31 09:38:26 2019] Launched zusys_system_ila_1_0_synth_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_system_ila_1_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd] -directory D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.ip_user_files/sim_scripts -ip_user_files_dir D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.ip_user_files -ipstatic_source_dir D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.cache/compile_simlib/modelsim} {questa=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.cache/compile_simlib/questa} {riviera=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.cache/compile_simlib/riviera} {activehdl=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1

launch_runs impl_1 -jobs 10
[Tue Dec 31 09:38:50 2019] Launched zusys_system_ila_1_0_synth_1, synth_1...
Run output will be captured here:
zusys_system_ila_1_0_synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_system_ila_1_0_synth_1/runme.log
synth_1: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/runme.log
[Tue Dec 31 09:38:50 2019] Launched impl_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Dec 31 09:49:55 2019] Launched impl_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3894.559 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3894.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 4509.578 ; gain = 944.980
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd}
delete_bd_objs [get_bd_nets gig_ethernet_pcs_pma_0_gtrefclk_out] [get_bd_nets status_vector] [get_bd_cells system_ila_1]
startgroup
connect_bd_net -net status_vector [get_bd_pins gig_ethernet_pcs_pma_0/status_vector]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {status_vector }]
true
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets status_vector] {PROBE_TYPE "Data and Trigger" CLK_SRC "/gig_ethernet_pcs_pma_0/gtrefclk_out" SYSTEM_ILA "Auto" } \
                                                         ]
Debug Automation : Instantiating new System ILA block '/system_ila_0' with mode NATIVE, 0 slot interface pins and 1 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting source clock pin /gig_ethernet_pcs_pma_0/gtrefclk_out to the following sink clock pins :
/system_ila_0/clk
Debug Automation : Connecting net /status_vector, to System ILA probe pin /system_ila_0/probe0 for debug.
regenerate_bd_layout
reset_target all [get_files  D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd]
export_ip_user_files -of_objects  [get_files  D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd] -sync -no_script -force -quiet
generate_target all [get_files  D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd> 
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ui/bd_ec7575b2.ui> 
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/sim/zusys.v
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/SC0808BF_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/axis_live_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/vio_general .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] zusys_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/vio_rgpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gig_ethernet_pcs_pma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/RST_CONS .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/phyaddr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/signal_detect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/config_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/an_config_vector .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/config_vector .
Exporting to file d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/hw_handoff/zusys_system_ila_0_0.hwh
Generated Block Design Tcl file d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/hw_handoff/zusys_system_ila_0_0_bd.tcl
Generated Hardware Definition File d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/synth/zusys_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hw_handoff/zusys.hwh
Generated Block Design Tcl file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hw_handoff/zusys_bd.tcl
Generated Hardware Definition File D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.hwdef
generate_target: Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 5699.758 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all zusys_SC0808BF_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_SC0808BF_0_0, cache-ID = 2f58de28abe030e0; cache size = 37.139 MB.
catch { config_ip_cache -export [get_ips -all zusys_axis_live_audio_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_axis_live_audio_0_0, cache-ID = 8bcde75eeff5bf43; cache size = 37.139 MB.
catch { config_ip_cache -export [get_ips -all zusys_proc_sys_reset_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_proc_sys_reset_0_0, cache-ID = faf808b71a9dd924; cache size = 37.139 MB.
catch { config_ip_cache -export [get_ips -all zusys_proc_sys_reset_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_proc_sys_reset_1_0, cache-ID = 6f3e5a68c5b2488f; cache size = 37.139 MB.
catch { config_ip_cache -export [get_ips -all zusys_vio_general_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_vio_general_0, cache-ID = 66c7aa92a69c605b; cache size = 37.139 MB.
catch { config_ip_cache -export [get_ips -all zusys_zynq_ultra_ps_e_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_zynq_ultra_ps_e_0_0, cache-ID = b3dacf69ea070014; cache size = 37.139 MB.
catch { config_ip_cache -export [get_ips -all zusys_RGPIO_Master_CPLD_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_RGPIO_Master_CPLD_0, cache-ID = a52f42c4e6917fb5; cache size = 37.139 MB.
catch { config_ip_cache -export [get_ips -all zusys_RGPIO_Slave_CPLD_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_RGPIO_Slave_CPLD_0, cache-ID = a52f42c4e6917fb5; cache size = 37.139 MB.
catch { config_ip_cache -export [get_ips -all zusys_vio_rgpio_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_vio_rgpio_0, cache-ID = b48aa085827ac352; cache size = 37.139 MB.
catch { config_ip_cache -export [get_ips -all zusys_gig_ethernet_pcs_pma_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_gig_ethernet_pcs_pma_0_0, cache-ID = bf30a2fbd2945e9e; cache size = 37.139 MB.
catch { config_ip_cache -export [get_ips -all zusys_xlconstant_2_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_xlconstant_2_1, cache-ID = 497911c52f415912; cache size = 37.139 MB.
catch { config_ip_cache -export [get_ips -all zusys_xlconstant_2_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_xlconstant_2_2, cache-ID = 1155fd28a563a1e2; cache size = 37.139 MB.
catch { config_ip_cache -export [get_ips -all zusys_xlconstant_2_3] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_xlconstant_2_3, cache-ID = 355878429408bf0f; cache size = 37.139 MB.
catch { config_ip_cache -export [get_ips -all zusys_signal_detect_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_signal_detect_0, cache-ID = 355878429408bf0f; cache size = 37.139 MB.
catch { config_ip_cache -export [get_ips -all zusys_signal_detect_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_signal_detect_1, cache-ID = b3120b3a94610696; cache size = 37.139 MB.
catch { config_ip_cache -export [get_ips -all zusys_an_config_vector_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zusys_an_config_vector_0, cache-ID = 4b6efaae3e5b2ca2; cache size = 37.139 MB.
catch { config_ip_cache -export [get_ips -all zusys_system_ila_0_0] }
export_ip_user_files -of_objects [get_files D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd]
launch_runs -jobs 10 zusys_system_ila_0_0_synth_1
[Tue Dec 31 10:44:51 2019] Launched zusys_system_ila_0_0_synth_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_system_ila_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd] -directory D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.ip_user_files/sim_scripts -ip_user_files_dir D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.ip_user_files -ipstatic_source_dir D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.cache/compile_simlib/modelsim} {questa=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.cache/compile_simlib/questa} {riviera=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.cache/compile_simlib/riviera} {activehdl=D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
TE::hw_build_design -export_prebuilt
Start Build Design.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1

[Tue Dec 31 10:45:35 2019] Launched zusys_system_ila_0_0_synth_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/zusys_system_ila_0_0_synth_1/runme.log
[Tue Dec 31 10:45:35 2019] Launched synth_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/runme.log
[Tue Dec 31 10:45:35 2019] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 10:45:40 2019] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 10:45:45 2019] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 10:45:50 2019] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 10:46:00 2019] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 10:46:10 2019] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Tue Dec 31 10:46:20 2019] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Tue Dec 31 10:46:30 2019] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Tue Dec 31 10:46:50 2019] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Tue Dec 31 10:47:10 2019] Waiting for synth_1 to finish (timeout in 118 minutes)...
[Tue Dec 31 10:47:30 2019] Waiting for synth_1 to finish (timeout in 118 minutes)...
[Tue Dec 31 10:47:50 2019] Waiting for synth_1 to finish (timeout in 118 minutes)...
[Tue Dec 31 10:48:30 2019] Waiting for synth_1 to finish (timeout in 117 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zusys_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 928.941 ; gain = 581.090
Command: synth_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 928.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zusys_wrapper' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'zusys' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:372]
INFO: [Synth 8-6157] synthesizing module 'Ethernet_CONS_imp_10HC8ZU' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:12]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_1' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_1' (2#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_signal_detect_1' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_signal_detect_1' (3#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_signal_detect_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_signal_detect_0' (4#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_an_config_vector_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_an_config_vector_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_an_config_vector_0' (5#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_an_config_vector_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_2' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_2' (6#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_3' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_3' (7#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_CONS_imp_10HC8ZU' (8#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:12]
INFO: [Synth 8-6157] synthesizing module 'TRENZ_Baseboard_imp_18ZHX24' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:126]
INFO: [Synth 8-6157] synthesizing module 'RGPIO_imp_1SWX08A' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:53]
INFO: [Synth 8-6157] synthesizing module 'zusys_RGPIO_Master_CPLD_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Master_CPLD_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_RGPIO_Master_CPLD_0' (9#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Master_CPLD_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_RGPIO_Slave_CPLD_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Slave_CPLD_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_RGPIO_Slave_CPLD_0' (10#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Slave_CPLD_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_vio_rgpio_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_vio_rgpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_vio_rgpio_0' (11#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_vio_rgpio_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_rgpio'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:116]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RGPIO_Master_CPLD'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:98]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RGPIO_Slave_CPLD'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:107]
INFO: [Synth 8-6155] done synthesizing module 'RGPIO_imp_1SWX08A' (12#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:53]
INFO: [Synth 8-6157] synthesizing module 'zusys_SC0808BF_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_SC0808BF_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_SC0808BF_0_0' (13#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_SC0808BF_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_axis_live_audio_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_axis_live_audio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_axis_live_audio_0_0' (14#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_axis_live_audio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_proc_sys_reset_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_proc_sys_reset_0_0' (15#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'zusys_proc_sys_reset_0_0' requires 10 connections, but only 6 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:350]
INFO: [Synth 8-6157] synthesizing module 'zusys_proc_sys_reset_1_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_proc_sys_reset_1_0' (16#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'zusys_proc_sys_reset_1_0' requires 10 connections, but only 6 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:357]
INFO: [Synth 8-6157] synthesizing module 'zusys_vio_general_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_vio_general_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_vio_general_0' (17#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_vio_general_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_general'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:364]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SC0808BF_0'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:302]
INFO: [Synth 8-6155] done synthesizing module 'TRENZ_Baseboard_imp_18ZHX24' (18#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:126]
INFO: [Synth 8-6157] synthesizing module 'zusys_gig_ethernet_pcs_pma_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_gig_ethernet_pcs_pma_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'zusys_gig_ethernet_pcs_pma_0_0' (19#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_gig_ethernet_pcs_pma_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'gig_ethernet_pcs_pma_0' of module 'zusys_gig_ethernet_pcs_pma_0_0' requires 39 connections, but only 28 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:562]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:591]
INFO: [Synth 8-6157] synthesizing module 'zusys_system_ila_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_system_ila_0_0' (20#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_zynq_ultra_ps_e_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_zynq_ultra_ps_e_0_0' (21#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-6100-DESKTOP-CDN1SDU/realtime/zusys_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'zusys_zynq_ultra_ps_e_0_0' requires 79 connections, but only 46 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:594]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gig_ethernet_pcs_pma_0'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:562]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:591]
INFO: [Synth 8-6155] done synthesizing module 'zusys' (22#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:372]
INFO: [Synth 8-6155] done synthesizing module 'zusys_wrapper' (23#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 928.941 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 928.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 928.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0/zusys_vio_general_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0/zusys_vio_general_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0/zusys_vio_rgpio_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0/zusys_vio_rgpio_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/RST_CONS'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/RST_CONS'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2/zusys_xlconstant_2_2_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/phyaddr'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2/zusys_xlconstant_2_2_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/phyaddr'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/signal_detect'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/signal_detect'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_valid'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_valid'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1/zusys_signal_detect_1_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/an_config_vector'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1/zusys_signal_detect_1_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/an_config_vector'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0/zusys_an_config_vector_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_vector'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0/zusys_an_config_vector_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_vector'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/zusys_system_ila_0_0/zusys_system_ila_0_0_in_context.xdc] for cell 'zusys_i/system_ila_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/zusys_system_ila_0_0/zusys_system_ila_0_0_in_context.xdc] for cell 'zusys_i/system_ila_0'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_n'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/zusys_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zusys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zusys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1681.914 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'zusys_i/gig_ethernet_pcs_pma_0' at clock pin 'independent_clock_bufg' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1681.914 ; gain = 752.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu15eg-ffvc900-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1681.914 ; gain = 752.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gtrefclk_in_clk_n. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gtrefclk_in_clk_n. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for gtrefclk_in_clk_p. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gtrefclk_in_clk_p. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_rxn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_rxn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_rxp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_rxp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_txn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_txn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_txp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_txp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 19).
Applied set_property DONT_TOUCH = true for zusys_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/SC0808BF_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/axis_live_audio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/vio_general. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/gig_ethernet_pcs_pma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/RST_CONS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/phyaddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/signal_detect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/config_valid. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/an_config_vector. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/config_vector. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/system_ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1681.914 ; gain = 752.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1681.914 ; gain = 752.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3528 (col length:168)
BRAMs: 1488 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1681.914 ; gain = 752.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'zusys_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/zynq_ultra_ps_e_0/pl_clk1' to pin 'zusys_i/zynq_ultra_ps_e_0/bbstub_pl_clk1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gtrefclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gtrefclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/userclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_userclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gmii_rxclk' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gmii_rxclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gmii_txclk' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gmii_txclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/rxuserclk2_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_rxuserclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/rxuserclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_rxuserclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/userclk2_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_userclk2_out/O'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2109.418 ; gain = 1180.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2109.621 ; gain = 1180.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2109.918 ; gain = 1180.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.047 ; gain = 1182.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.047 ; gain = 1182.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.047 ; gain = 1182.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.047 ; gain = 1182.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.047 ; gain = 1182.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.047 ; gain = 1182.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |zusys_gig_ethernet_pcs_pma_0_0 |         1|
|2     |zusys_system_ila_0_0           |         1|
|3     |zusys_zynq_ultra_ps_e_0_0      |         1|
|4     |zusys_xlconstant_2_1           |         1|
|5     |zusys_signal_detect_1          |         1|
|6     |zusys_signal_detect_0          |         1|
|7     |zusys_an_config_vector_0       |         1|
|8     |zusys_xlconstant_2_2           |         1|
|9     |zusys_xlconstant_2_3           |         1|
|10    |zusys_SC0808BF_0_0             |         1|
|11    |zusys_axis_live_audio_0_0      |         1|
|12    |zusys_proc_sys_reset_0_0       |         1|
|13    |zusys_proc_sys_reset_1_0       |         1|
|14    |zusys_vio_general_0            |         1|
|15    |zusys_RGPIO_Master_CPLD_0      |         1|
|16    |zusys_RGPIO_Slave_CPLD_0       |         1|
|17    |zusys_vio_rgpio_0              |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |zusys_RGPIO_Master_CPLD_0      |     1|
|2     |zusys_RGPIO_Slave_CPLD_0       |     1|
|3     |zusys_SC0808BF_0_0             |     1|
|4     |zusys_an_config_vector_0       |     1|
|5     |zusys_axis_live_audio_0_0      |     1|
|6     |zusys_gig_ethernet_pcs_pma_0_0 |     1|
|7     |zusys_proc_sys_reset_0_0       |     1|
|8     |zusys_proc_sys_reset_1_0       |     1|
|9     |zusys_signal_detect_0          |     1|
|10    |zusys_signal_detect_1          |     1|
|11    |zusys_system_ila_0_0           |     1|
|12    |zusys_vio_general_0            |     1|
|13    |zusys_vio_rgpio_0              |     1|
|14    |zusys_xlconstant_2_1           |     1|
|15    |zusys_xlconstant_2_2           |     1|
|16    |zusys_xlconstant_2_3           |     1|
|17    |zusys_zynq_ultra_ps_e_0_0      |     1|
|18    |IBUF                           |     7|
|19    |IOBUF                          |     1|
|20    |OBUF                           |    10|
+------+-------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------------------+------+
|      |Instance            |Module                      |Cells |
+------+--------------------+----------------------------+------+
|1     |top                 |                            |   648|
|2     |  zusys_i           |zusys                       |   630|
|3     |    Ethernet_CONS   |Ethernet_CONS_imp_10HC8ZU   |    29|
|4     |    TRENZ_Baseboard |TRENZ_Baseboard_imp_18ZHX24 |   167|
|5     |      RGPIO         |RGPIO_imp_1SWX08A           |   102|
+------+--------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.047 ; gain = 1182.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2111.047 ; gain = 429.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.051 ; gain = 1182.105
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2162.152 ; gain = 1233.211
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/zusys_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_synth.rpt -pb zusys_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 2162.523 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 31 10:48:25 2019...
[Tue Dec 31 10:48:30 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:55 . Memory (MB): peak = 5699.758 ; gain = 0.000
[Tue Dec 31 10:48:31 2019] Launched impl_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/runme.log
[Tue Dec 31 10:48:31 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 10:48:36 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 10:48:41 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 10:48:46 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 10:48:56 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 10:49:06 2019] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Tue Dec 31 10:49:16 2019] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Tue Dec 31 10:49:26 2019] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Tue Dec 31 10:49:46 2019] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Tue Dec 31 10:50:06 2019] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Tue Dec 31 10:50:26 2019] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Tue Dec 31 10:50:46 2019] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Tue Dec 31 10:51:26 2019] Waiting for impl_1 to finish (timeout in 117 minutes)...
[Tue Dec 31 10:52:06 2019] Waiting for impl_1 to finish (timeout in 116 minutes)...
[Tue Dec 31 10:52:46 2019] Waiting for impl_1 to finish (timeout in 116 minutes)...
[Tue Dec 31 10:53:26 2019] Waiting for impl_1 to finish (timeout in 115 minutes)...
[Tue Dec 31 10:54:46 2019] Waiting for impl_1 to finish (timeout in 114 minutes)...
[Tue Dec 31 10:56:07 2019] Waiting for impl_1 to finish (timeout in 112 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 932.191 ; gain = 574.219
Command: link_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0.dcp' for cell 'zusys_i/gig_ethernet_pcs_pma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/zusys_system_ila_0_0.dcp' for cell 'zusys_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.dcp' for cell 'zusys_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1.dcp' for cell 'zusys_i/Ethernet_CONS/RST_CONS'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1.dcp' for cell 'zusys_i/Ethernet_CONS/an_config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_valid'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2.dcp' for cell 'zusys_i/Ethernet_CONS/phyaddr'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3.dcp' for cell 'zusys_i/Ethernet_CONS/signal_detect'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/vio_general'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio UUID: 7799b944-eb5a-5987-891a-1b1076d2ec79 
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/vio_general UUID: cbd60a0f-35e9-520f-b087-ff25c381481d 
INFO: [Chipscope 16-324] Core: zusys_i/system_ila_0/inst/ila_lib UUID: 8f3de5c0-d830-5873-8227-618a322576e1 
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports gtrefclk_in_p]'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_n'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

31 Infos, 15 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1793.383 ; gain = 861.191
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1793.383 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15b549a9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.309 . Memory (MB): peak = 1809.418 ; gain = 16.035

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "20ea6ca913394b8c".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1822.141 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 25835c18d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1822.141 ; gain = 12.723

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 61 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 24a32efcb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1822.141 ; gain = 12.723
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 27f81ade2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1822.141 ; gain = 12.723
INFO: [Opt 31-389] Phase Constant propagation created 27 cells and removed 98 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1b1befcbf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1822.141 ; gain = 12.723
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 255 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1b1befcbf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1822.141 ; gain = 12.723
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1b7887475

Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1822.141 ; gain = 12.723
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1b7887475

Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1822.141 ; gain = 12.723
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1822.141 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b7887475

Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1822.141 ; gain = 12.723

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.199 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 20aa2b76c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 3888.641 ; gain = 0.000
Ending Power Optimization Task | Checksum: 20aa2b76c

Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 3888.641 ; gain = 2066.500

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 20aa2b76c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3888.641 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 15 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:40 ; elapsed = 00:02:02 . Memory (MB): peak = 3888.641 ; gain = 2095.258
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.133 . Memory (MB): peak = 3888.641 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
Command: report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3888.641 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3902.406 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19a820fde

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 3902.406 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 136605a95

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c37c5414

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c37c5414

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3902.406 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c37c5414

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1baddca02

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3902.406 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 101df72d0

Time (s): cpu = 00:01:04 ; elapsed = 00:00:56 . Memory (MB): peak = 3902.406 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14c6c4ac8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:57 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14c6c4ac8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:57 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e6c6204a

Time (s): cpu = 00:01:08 ; elapsed = 00:01:00 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 240e10e07

Time (s): cpu = 00:01:08 ; elapsed = 00:01:00 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19984eea3

Time (s): cpu = 00:01:08 ; elapsed = 00:01:00 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 24543e856

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 28630bb18

Time (s): cpu = 00:01:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1ece29279

Time (s): cpu = 00:01:30 ; elapsed = 00:01:18 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 22474b349

Time (s): cpu = 00:01:31 ; elapsed = 00:01:18 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1d338819a

Time (s): cpu = 00:01:33 ; elapsed = 00:01:20 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 17650bf11

Time (s): cpu = 00:01:33 ; elapsed = 00:01:20 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 111efa0b0

Time (s): cpu = 00:01:33 ; elapsed = 00:01:20 . Memory (MB): peak = 3902.406 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 111efa0b0

Time (s): cpu = 00:01:33 ; elapsed = 00:01:20 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f5618e07

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: f5618e07

Time (s): cpu = 00:01:36 ; elapsed = 00:01:22 . Memory (MB): peak = 3902.406 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.114. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e173b8e5

Time (s): cpu = 00:01:36 ; elapsed = 00:01:22 . Memory (MB): peak = 3902.406 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: e173b8e5

Time (s): cpu = 00:01:36 ; elapsed = 00:01:22 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e173b8e5

Time (s): cpu = 00:01:37 ; elapsed = 00:01:23 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 116a702bb

Time (s): cpu = 00:01:44 ; elapsed = 00:01:30 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 172ce21ae

Time (s): cpu = 00:01:44 ; elapsed = 00:01:30 . Memory (MB): peak = 3902.406 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 172ce21ae

Time (s): cpu = 00:01:44 ; elapsed = 00:01:30 . Memory (MB): peak = 3902.406 ; gain = 0.000
Ending Placer Task | Checksum: cb7bb45b

Time (s): cpu = 00:01:44 ; elapsed = 00:01:30 . Memory (MB): peak = 3902.406 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 15 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:54 ; elapsed = 00:01:37 . Memory (MB): peak = 3902.406 ; gain = 13.766
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.486 . Memory (MB): peak = 3902.406 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zusys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 3902.406 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3902.406 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3902.406 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9225eec ConstDB: 0 ShapeSum: 8d260b99 RouteDB: 353349d6

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1bd356bf8

Time (s): cpu = 00:01:10 ; elapsed = 00:00:56 . Memory (MB): peak = 4039.895 ; gain = 0.000
Post Restoration Checksum: NetGraph: 52ea7d7a NumContArr: e27f35c Constraints: 640d3d0c Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c51fade2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:59 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c51fade2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:59 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c51fade2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:59 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 19eba69d1

Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 121d85807

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 4039.895 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.216  | TNS=0.000  | WHS=-0.610 | THS=-30.042|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1c4fb5f67

Time (s): cpu = 00:01:22 ; elapsed = 00:01:06 . Memory (MB): peak = 4039.895 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.216  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 19e52b951

Time (s): cpu = 00:01:22 ; elapsed = 00:01:06 . Memory (MB): peak = 4039.895 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 197858322

Time (s): cpu = 00:01:22 ; elapsed = 00:01:06 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Initial Routing Verification

Post Initial-Routing Verification
---------------------------------
CRITICAL WARNING: [Route 35-54] Net: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out is not completely routed.
Resolution: Run report_route_status for more information.

Unroutable connection Types: 
----------------------------
Checking all reachable nodes within 5 hops of driver and load 

Unroute Type 1 : Site pin does not reach interconnect fabric

	Type 1 GTHE4_COMMON.MGTREFCLK0->SLICEL.CLK1
	-----Num Open nets: 15
	-----Representative Net: Net[105] zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
	-----GTHE4_COMMON_X1Y3/MGTREFCLK0 -> SLICE_X115Y218/CLK1
	-----Driver Term: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O Load Term [1488]: zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[4]/C
	Driver Pin does not reach Interconnect fabric within 5 hops.
	Pins Reached within 5 hops from Driver
	GTHE4_CHANNEL_X1Y14/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y15/MGTREFCLK0 Net on Pin: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out  Net Driver: GTHE4_COMMON_X1Y3/MGTREFCLK0
	GTHE4_CHANNEL_X1Y13/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y12/MGTREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM0_REFCLKOUT0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM2_REFCLKOUT0 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT5 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT5 Net on Pin: 
	Type 2 GTHE4_COMMON.MGTREFCLK0->SLICEL.CLK2
	-----Num Open nets: 13
	-----Representative Net: Net[105] zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
	-----GTHE4_COMMON_X1Y3/MGTREFCLK0 -> SLICE_X112Y231/CLK2
	-----Driver Term: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O Load Term [1477]: zusys_i/system_ila_0/inst/ila_lib/inst/ack_reg1_reg[0]/C
	Driver Pin does not reach Interconnect fabric within 5 hops.
	Pins Reached within 5 hops from Driver
	GTHE4_CHANNEL_X1Y14/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y15/MGTREFCLK0 Net on Pin: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out  Net Driver: GTHE4_COMMON_X1Y3/MGTREFCLK0
	GTHE4_CHANNEL_X1Y13/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y12/MGTREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM0_REFCLKOUT0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM2_REFCLKOUT0 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT5 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT5 Net on Pin: 
	Type 3 GTHE4_COMMON.MGTREFCLK0->SLICEM.CLK1
	-----Num Open nets: 11
	-----Representative Net: Net[105] zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
	-----GTHE4_COMMON_X1Y3/MGTREFCLK0 -> SLICE_X113Y231/CLK1
	-----Driver Term: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O Load Term [1479]: zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/basic_trigger_reg/C
	Driver Pin does not reach Interconnect fabric within 5 hops.
	Pins Reached within 5 hops from Driver
	GTHE4_CHANNEL_X1Y14/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y15/MGTREFCLK0 Net on Pin: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out  Net Driver: GTHE4_COMMON_X1Y3/MGTREFCLK0
	GTHE4_CHANNEL_X1Y13/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y12/MGTREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM0_REFCLKOUT0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM2_REFCLKOUT0 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT5 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT5 Net on Pin: 
	Type 4 GTHE4_COMMON.MGTREFCLK0->SLICEM.CLK2
	-----Num Open nets: 18
	-----Representative Net: Net[105] zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
	-----GTHE4_COMMON_X1Y3/MGTREFCLK0 -> SLICE_X111Y259/CLK2
	-----Driver Term: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O Load Term [1478]: zusys_i/system_ila_0/inst/ila_lib/inst/sync_reg1_reg[0]/C
	Driver Pin does not reach Interconnect fabric within 5 hops.
	Pins Reached within 5 hops from Driver
	GTHE4_CHANNEL_X1Y14/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y15/MGTREFCLK0 Net on Pin: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out  Net Driver: GTHE4_COMMON_X1Y3/MGTREFCLK0
	GTHE4_CHANNEL_X1Y13/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y12/MGTREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM0_REFCLKOUT0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM2_REFCLKOUT0 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT5 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT5 Net on Pin: 
	Type 5 GTHE4_COMMON.MGTREFCLK0->SLICEM.LCLK
	-----Num Open nets: 1
	-----Representative Net: Net[105] zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
	-----GTHE4_COMMON_X1Y3/MGTREFCLK0 -> SLICE_X116Y216/LCLK
	-----Driver Term: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O Load Term [1493]: zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
	Driver Pin does not reach Interconnect fabric within 5 hops.
	Pins Reached within 5 hops from Driver
	GTHE4_CHANNEL_X1Y14/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y15/MGTREFCLK0 Net on Pin: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out  Net Driver: GTHE4_COMMON_X1Y3/MGTREFCLK0
	GTHE4_CHANNEL_X1Y13/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y12/MGTREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM0_REFCLKOUT0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM2_REFCLKOUT0 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT5 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT5 Net on Pin: 
	Type 6 GTHE4_COMMON.MGTREFCLK0->RAMBFIFO18.CLKAL
	-----Num Open nets: 1
	-----Representative Net: Net[105] zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
	-----GTHE4_COMMON_X1Y3/MGTREFCLK0 -> RAMB18_X10Y86/CLKAL
	-----Driver Term: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O Load Term [1494]: zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
	Driver Pin does not reach Interconnect fabric within 5 hops.
	Pins Reached within 5 hops from Driver
	GTHE4_CHANNEL_X1Y14/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y15/MGTREFCLK0 Net on Pin: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out  Net Driver: GTHE4_COMMON_X1Y3/MGTREFCLK0
	GTHE4_CHANNEL_X1Y13/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y12/MGTREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM0_REFCLKOUT0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM2_REFCLKOUT0 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT5 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT5 Net on Pin: 
Phase 3.1 Initial Routing Verification | Checksum: 1f77f020f

Time (s): cpu = 00:01:24 ; elapsed = 00:01:08 . Memory (MB): peak = 4039.895 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 22b7425b6

Time (s): cpu = 00:01:24 ; elapsed = 00:01:08 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 727
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.742  | TNS=0.000  | WHS=-0.023 | THS=-0.047 |

Phase 4.1 Global Iteration 0 | Checksum: 24bdf23db

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 25311736d

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 4039.895 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 25311736d

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2074218fe

Time (s): cpu = 00:01:31 ; elapsed = 00:01:11 . Memory (MB): peak = 4039.895 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.742  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1cf2de44f

Time (s): cpu = 00:01:31 ; elapsed = 00:01:11 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cf2de44f

Time (s): cpu = 00:01:31 ; elapsed = 00:01:11 . Memory (MB): peak = 4039.895 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1cf2de44f

Time (s): cpu = 00:01:31 ; elapsed = 00:01:11 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d154d78b

Time (s): cpu = 00:01:31 ; elapsed = 00:01:12 . Memory (MB): peak = 4039.895 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.742  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2110a49d0

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 4039.895 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 2110a49d0

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.244814 %
  Global Horizontal Routing Utilization  = 0.197868 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ef3737ed

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 8 Verifying routed nets
CRITICAL WARNING: [Route 35-54] Net: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out is not completely routed.
Resolution: Run report_route_status for more information.
CRITICAL WARNING: [Route 35-7] Design has 59 unroutable pins, potentially caused by placement issues.

 Verification failed
Phase 8 Verifying routed nets | Checksum: 1ef3737ed

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 4039.895 ; gain = 0.000
CRITICAL WARNING: [Route 35-1] Design is not completely routed. There is  1  net that is not completely routed.

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ef3737ed

Time (s): cpu = 00:01:33 ; elapsed = 00:01:13 . Memory (MB): peak = 4039.895 ; gain = 0.000
INFO: [Route 35-77] Router completed with failures. Please check the log file for Critical Warnings and run report_route_status for a summary of routing status.

Time (s): cpu = 00:01:33 ; elapsed = 00:01:13 . Memory (MB): peak = 4039.895 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 15 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:20 . Memory (MB): peak = 4039.895 ; gain = 137.488
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.586 . Memory (MB): peak = 4039.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
Command: report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4406.898 ; gain = 367.004
INFO: [runtcl-4] Executing : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
Command: report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
114 Infos, 15 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:03 ; elapsed = 00:01:00 . Memory (MB): peak = 4406.898 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file zusys_wrapper_route_status.rpt -pb zusys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zusys_wrapper_timing_summary_routed.rpt -pb zusys_wrapper_timing_summary_routed.pb -rpx zusys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zusys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zusys_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 4406.898 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zusys_wrapper_bus_skew_routed.rpt -pb zusys_wrapper_bus_skew_routed.pb -rpx zusys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Dec 31 10:57:09 2019...
[Tue Dec 31 10:57:12 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:06 ; elapsed = 00:08:41 . Memory (MB): peak = 5699.758 ; gain = 0.000
[Tue Dec 31 10:57:12 2019] Launched impl_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/runme.log
[Tue Dec 31 10:57:12 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 10:57:17 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 10:57:22 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 10:57:27 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 10:57:37 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 10:57:47 2019] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Tue Dec 31 10:57:57 2019] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Tue Dec 31 10:58:07 2019] Waiting for impl_1 to finish (timeout in 119 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 932.191 ; gain = 574.219
Command: link_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0.dcp' for cell 'zusys_i/gig_ethernet_pcs_pma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/zusys_system_ila_0_0.dcp' for cell 'zusys_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.dcp' for cell 'zusys_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1.dcp' for cell 'zusys_i/Ethernet_CONS/RST_CONS'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1.dcp' for cell 'zusys_i/Ethernet_CONS/an_config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_valid'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2.dcp' for cell 'zusys_i/Ethernet_CONS/phyaddr'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3.dcp' for cell 'zusys_i/Ethernet_CONS/signal_detect'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/vio_general'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio UUID: 7799b944-eb5a-5987-891a-1b1076d2ec79 
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/vio_general UUID: cbd60a0f-35e9-520f-b087-ff25c381481d 
INFO: [Chipscope 16-324] Core: zusys_i/system_ila_0/inst/ila_lib UUID: 8f3de5c0-d830-5873-8227-618a322576e1 
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zusys_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports gtrefclk_in_p]'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_n'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

31 Infos, 15 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1793.383 ; gain = 861.191
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1793.383 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15b549a9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.309 . Memory (MB): peak = 1809.418 ; gain = 16.035

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "20ea6ca913394b8c".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1822.141 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 25835c18d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1822.141 ; gain = 12.723

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 61 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 24a32efcb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1822.141 ; gain = 12.723
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 27f81ade2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1822.141 ; gain = 12.723
INFO: [Opt 31-389] Phase Constant propagation created 27 cells and removed 98 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1b1befcbf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1822.141 ; gain = 12.723
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 255 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1b1befcbf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1822.141 ; gain = 12.723
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1b7887475

Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1822.141 ; gain = 12.723
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1b7887475

Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1822.141 ; gain = 12.723
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1822.141 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b7887475

Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1822.141 ; gain = 12.723

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.199 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 20aa2b76c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 3888.641 ; gain = 0.000
Ending Power Optimization Task | Checksum: 20aa2b76c

Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 3888.641 ; gain = 2066.500

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 20aa2b76c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3888.641 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 15 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:40 ; elapsed = 00:02:02 . Memory (MB): peak = 3888.641 ; gain = 2095.258
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.133 . Memory (MB): peak = 3888.641 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
Command: report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3888.641 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3902.406 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19a820fde

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 3902.406 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 136605a95

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c37c5414

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c37c5414

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3902.406 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c37c5414

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1baddca02

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3902.406 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 101df72d0

Time (s): cpu = 00:01:04 ; elapsed = 00:00:56 . Memory (MB): peak = 3902.406 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14c6c4ac8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:57 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14c6c4ac8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:57 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e6c6204a

Time (s): cpu = 00:01:08 ; elapsed = 00:01:00 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 240e10e07

Time (s): cpu = 00:01:08 ; elapsed = 00:01:00 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19984eea3

Time (s): cpu = 00:01:08 ; elapsed = 00:01:00 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 24543e856

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 28630bb18

Time (s): cpu = 00:01:28 ; elapsed = 00:01:15 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1ece29279

Time (s): cpu = 00:01:30 ; elapsed = 00:01:18 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 22474b349

Time (s): cpu = 00:01:31 ; elapsed = 00:01:18 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1d338819a

Time (s): cpu = 00:01:33 ; elapsed = 00:01:20 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 17650bf11

Time (s): cpu = 00:01:33 ; elapsed = 00:01:20 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 111efa0b0

Time (s): cpu = 00:01:33 ; elapsed = 00:01:20 . Memory (MB): peak = 3902.406 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 111efa0b0

Time (s): cpu = 00:01:33 ; elapsed = 00:01:20 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f5618e07

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: f5618e07

Time (s): cpu = 00:01:36 ; elapsed = 00:01:22 . Memory (MB): peak = 3902.406 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.114. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e173b8e5

Time (s): cpu = 00:01:36 ; elapsed = 00:01:22 . Memory (MB): peak = 3902.406 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: e173b8e5

Time (s): cpu = 00:01:36 ; elapsed = 00:01:22 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e173b8e5

Time (s): cpu = 00:01:37 ; elapsed = 00:01:23 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 116a702bb

Time (s): cpu = 00:01:44 ; elapsed = 00:01:30 . Memory (MB): peak = 3902.406 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 172ce21ae

Time (s): cpu = 00:01:44 ; elapsed = 00:01:30 . Memory (MB): peak = 3902.406 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 172ce21ae

Time (s): cpu = 00:01:44 ; elapsed = 00:01:30 . Memory (MB): peak = 3902.406 ; gain = 0.000
Ending Placer Task | Checksum: cb7bb45b

Time (s): cpu = 00:01:44 ; elapsed = 00:01:30 . Memory (MB): peak = 3902.406 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 15 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:54 ; elapsed = 00:01:37 . Memory (MB): peak = 3902.406 ; gain = 13.766
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.486 . Memory (MB): peak = 3902.406 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zusys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 3902.406 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3902.406 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3902.406 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9225eec ConstDB: 0 ShapeSum: 8d260b99 RouteDB: 353349d6

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1bd356bf8

Time (s): cpu = 00:01:10 ; elapsed = 00:00:56 . Memory (MB): peak = 4039.895 ; gain = 0.000
Post Restoration Checksum: NetGraph: 52ea7d7a NumContArr: e27f35c Constraints: 640d3d0c Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c51fade2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:59 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c51fade2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:59 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c51fade2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:59 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 19eba69d1

Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 121d85807

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 4039.895 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.216  | TNS=0.000  | WHS=-0.610 | THS=-30.042|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1c4fb5f67

Time (s): cpu = 00:01:22 ; elapsed = 00:01:06 . Memory (MB): peak = 4039.895 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.216  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 19e52b951

Time (s): cpu = 00:01:22 ; elapsed = 00:01:06 . Memory (MB): peak = 4039.895 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 197858322

Time (s): cpu = 00:01:22 ; elapsed = 00:01:06 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Initial Routing Verification

Post Initial-Routing Verification
---------------------------------
CRITICAL WARNING: [Route 35-54] Net: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out is not completely routed.
Resolution: Run report_route_status for more information.

Unroutable connection Types: 
----------------------------
Checking all reachable nodes within 5 hops of driver and load 

Unroute Type 1 : Site pin does not reach interconnect fabric

	Type 1 GTHE4_COMMON.MGTREFCLK0->SLICEL.CLK1
	-----Num Open nets: 15
	-----Representative Net: Net[105] zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
	-----GTHE4_COMMON_X1Y3/MGTREFCLK0 -> SLICE_X115Y218/CLK1
	-----Driver Term: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O Load Term [1488]: zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[4]/C
	Driver Pin does not reach Interconnect fabric within 5 hops.
	Pins Reached within 5 hops from Driver
	GTHE4_CHANNEL_X1Y14/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y15/MGTREFCLK0 Net on Pin: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out  Net Driver: GTHE4_COMMON_X1Y3/MGTREFCLK0
	GTHE4_CHANNEL_X1Y13/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y12/MGTREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM0_REFCLKOUT0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM2_REFCLKOUT0 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT5 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT5 Net on Pin: 
	Type 2 GTHE4_COMMON.MGTREFCLK0->SLICEL.CLK2
	-----Num Open nets: 13
	-----Representative Net: Net[105] zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
	-----GTHE4_COMMON_X1Y3/MGTREFCLK0 -> SLICE_X112Y231/CLK2
	-----Driver Term: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O Load Term [1477]: zusys_i/system_ila_0/inst/ila_lib/inst/ack_reg1_reg[0]/C
	Driver Pin does not reach Interconnect fabric within 5 hops.
	Pins Reached within 5 hops from Driver
	GTHE4_CHANNEL_X1Y14/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y15/MGTREFCLK0 Net on Pin: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out  Net Driver: GTHE4_COMMON_X1Y3/MGTREFCLK0
	GTHE4_CHANNEL_X1Y13/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y12/MGTREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM0_REFCLKOUT0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM2_REFCLKOUT0 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT5 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT5 Net on Pin: 
	Type 3 GTHE4_COMMON.MGTREFCLK0->SLICEM.CLK1
	-----Num Open nets: 11
	-----Representative Net: Net[105] zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
	-----GTHE4_COMMON_X1Y3/MGTREFCLK0 -> SLICE_X113Y231/CLK1
	-----Driver Term: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O Load Term [1479]: zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/basic_trigger_reg/C
	Driver Pin does not reach Interconnect fabric within 5 hops.
	Pins Reached within 5 hops from Driver
	GTHE4_CHANNEL_X1Y14/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y15/MGTREFCLK0 Net on Pin: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out  Net Driver: GTHE4_COMMON_X1Y3/MGTREFCLK0
	GTHE4_CHANNEL_X1Y13/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y12/MGTREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM0_REFCLKOUT0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM2_REFCLKOUT0 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT5 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT5 Net on Pin: 
	Type 4 GTHE4_COMMON.MGTREFCLK0->SLICEM.CLK2
	-----Num Open nets: 18
	-----Representative Net: Net[105] zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
	-----GTHE4_COMMON_X1Y3/MGTREFCLK0 -> SLICE_X111Y259/CLK2
	-----Driver Term: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O Load Term [1478]: zusys_i/system_ila_0/inst/ila_lib/inst/sync_reg1_reg[0]/C
	Driver Pin does not reach Interconnect fabric within 5 hops.
	Pins Reached within 5 hops from Driver
	GTHE4_CHANNEL_X1Y14/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y15/MGTREFCLK0 Net on Pin: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out  Net Driver: GTHE4_COMMON_X1Y3/MGTREFCLK0
	GTHE4_CHANNEL_X1Y13/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y12/MGTREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM0_REFCLKOUT0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM2_REFCLKOUT0 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT5 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT5 Net on Pin: 
	Type 5 GTHE4_COMMON.MGTREFCLK0->SLICEM.LCLK
	-----Num Open nets: 1
	-----Representative Net: Net[105] zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
	-----GTHE4_COMMON_X1Y3/MGTREFCLK0 -> SLICE_X116Y216/LCLK
	-----Driver Term: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O Load Term [1493]: zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
	Driver Pin does not reach Interconnect fabric within 5 hops.
	Pins Reached within 5 hops from Driver
	GTHE4_CHANNEL_X1Y14/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y15/MGTREFCLK0 Net on Pin: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out  Net Driver: GTHE4_COMMON_X1Y3/MGTREFCLK0
	GTHE4_CHANNEL_X1Y13/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y12/MGTREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM0_REFCLKOUT0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM2_REFCLKOUT0 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT5 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT5 Net on Pin: 
	Type 6 GTHE4_COMMON.MGTREFCLK0->RAMBFIFO18.CLKAL
	-----Num Open nets: 1
	-----Representative Net: Net[105] zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
	-----GTHE4_COMMON_X1Y3/MGTREFCLK0 -> RAMB18_X10Y86/CLKAL
	-----Driver Term: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O Load Term [1494]: zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
	Driver Pin does not reach Interconnect fabric within 5 hops.
	Pins Reached within 5 hops from Driver
	GTHE4_CHANNEL_X1Y14/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y15/MGTREFCLK0 Net on Pin: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out  Net Driver: GTHE4_COMMON_X1Y3/MGTREFCLK0
	GTHE4_CHANNEL_X1Y13/MGTREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y12/MGTREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM0_REFCLKOUT0 Net on Pin: 
	GTHE4_COMMON_X1Y3/COM2_REFCLKOUT0 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y10/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y11/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y9/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y8/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y2/COM2_REFCLKOUT5 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK0 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK0 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT4 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT4 Net on Pin: 
	GTHE4_CHANNEL_X1Y6/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y7/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y5/SOUTHREFCLK1 Net on Pin: 
	GTHE4_CHANNEL_X1Y4/SOUTHREFCLK1 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM0_REFCLKOUT5 Net on Pin: 
	GTHE4_COMMON_X1Y1/COM2_REFCLKOUT5 Net on Pin: 
Phase 3.1 Initial Routing Verification | Checksum: 1f77f020f

Time (s): cpu = 00:01:24 ; elapsed = 00:01:08 . Memory (MB): peak = 4039.895 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 22b7425b6

Time (s): cpu = 00:01:24 ; elapsed = 00:01:08 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 727
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.742  | TNS=0.000  | WHS=-0.023 | THS=-0.047 |

Phase 4.1 Global Iteration 0 | Checksum: 24bdf23db

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 25311736d

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 4039.895 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 25311736d

Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2074218fe

Time (s): cpu = 00:01:31 ; elapsed = 00:01:11 . Memory (MB): peak = 4039.895 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.742  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1cf2de44f

Time (s): cpu = 00:01:31 ; elapsed = 00:01:11 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cf2de44f

Time (s): cpu = 00:01:31 ; elapsed = 00:01:11 . Memory (MB): peak = 4039.895 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1cf2de44f

Time (s): cpu = 00:01:31 ; elapsed = 00:01:11 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d154d78b

Time (s): cpu = 00:01:31 ; elapsed = 00:01:12 . Memory (MB): peak = 4039.895 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.742  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2110a49d0

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 4039.895 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 2110a49d0

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.244814 %
  Global Horizontal Routing Utilization  = 0.197868 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ef3737ed

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 4039.895 ; gain = 0.000

Phase 8 Verifying routed nets
CRITICAL WARNING: [Route 35-54] Net: zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out is not completely routed.
Resolution: Run report_route_status for more information.
CRITICAL WARNING: [Route 35-7] Design has 59 unroutable pins, potentially caused by placement issues.

 Verification failed
Phase 8 Verifying routed nets | Checksum: 1ef3737ed

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 4039.895 ; gain = 0.000
CRITICAL WARNING: [Route 35-1] Design is not completely routed. There is  1  net that is not completely routed.

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ef3737ed

Time (s): cpu = 00:01:33 ; elapsed = 00:01:13 . Memory (MB): peak = 4039.895 ; gain = 0.000
INFO: [Route 35-77] Router completed with failures. Please check the log file for Critical Warnings and run report_route_status for a summary of routing status.

Time (s): cpu = 00:01:33 ; elapsed = 00:01:13 . Memory (MB): peak = 4039.895 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 15 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:20 . Memory (MB): peak = 4039.895 ; gain = 137.488
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.586 . Memory (MB): peak = 4039.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
Command: report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4406.898 ; gain = 367.004
INFO: [runtcl-4] Executing : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
Command: report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
114 Infos, 15 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:03 ; elapsed = 00:01:00 . Memory (MB): peak = 4406.898 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file zusys_wrapper_route_status.rpt -pb zusys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zusys_wrapper_timing_summary_routed.rpt -pb zusys_wrapper_timing_summary_routed.pb -rpx zusys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zusys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zusys_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 4406.898 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zusys_wrapper_bus_skew_routed.rpt -pb zusys_wrapper_bus_skew_routed.pb -rpx zusys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Dec 31 10:57:09 2019...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
Command: open_checkpoint zusys_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 241.984 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1666.953 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1666.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1666.953 ; gain = 1434.266
Command: write_bitstream -force zusys_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC REQP-1929] IBUFDS_GTE4_O_may_only_drive_GTxE4: The IBUFDS_GTE4 zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk O pin may only be connected to the GTREFCLK pin of a GTHE4_COMMON, GTHE4_CHANNEL, GTYE4_COMMON, or GTYE4_CHANNEL component. The IBUFDS_GTE4 O pin cannot drive zusys_i/system_ila_0/inst/ila_lib/inst/ack_reg1_reg[0], zusys_i/system_ila_0/inst/ila_lib/inst/ack_reg2_reg[0], zusys_i/system_ila_0/inst/ila_lib/inst/sync_reg1_reg[0], zusys_i/system_ila_0/inst/ila_lib/inst/sync_reg2_reg[0], zusys_i/system_ila_0/inst/ila_lib/inst/sync_reg3_reg[0], zusys_i/system_ila_0/inst/ila_lib/inst/trig_out_ack_reg_reg, zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/basic_trigger_reg, zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/capture_qual_ctrl_2_reg[0], zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/capture_qual_ctrl_2_reg[1], zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/capture_qual_ctrl_reg[0], zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/capture_qual_ctrl_reg[1], zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[0], zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[10], zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[11], zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[12]... and (the first 15 of 51 listed). ...
ERROR: [DRC RTSTAT-2] Partially routed nets: 1 net(s) are partially routed. The problem bus(es) and/or net(s) are zusys_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out.
CRITICAL WARNING: [DRC UCIO-1] Unconstrained Logical Port: 2 out of 24 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: gtrefclk_in_clk_n, and gtrefclk_in_clk_p.
WARNING: [DRC CSCL-1] Clocked by a non-clock net.: Net zusys_i/system_ila_0/inst/clk is a non-clock net, connected to the clock port on HW Debug core zusys_i/system_ila_0/inst/ila_lib.  Please verify this is correct.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], zusys_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Critical Warnings, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 12 Warnings, 1 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2745.727 ; gain = 1078.773
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Tue Dec 31 10:58:06 2019...
[Tue Dec 31 10:58:07 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 5699.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 5699.758 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 5699.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 5699.758 ; gain = 0.000
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.131 . Memory (MB): peak = 5699.758 ; gain = 0.000
CRITICAL WARNING: [TE_UTIL-48] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit does not exist. Nothing was copied to prebuilt folder.
Create reports in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/reports
INFO: [TE_UTIL-67] Add HW report to: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/hardware_summary.csv
Build Design finished.
delete_bd_objs [get_bd_nets gig_ethernet_pcs_pma_0_gtrefclk_out] [get_bd_nets status_vector] [get_bd_cells system_ila_0]
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
TE::hw_build_design -export_prebuilt
Start Build Design.
INFO: [BD 41-1662] The design 'zusys.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/zusys.bd> 
Wrote  : <D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ui/bd_ec7575b2.ui> 
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/sim/zusys.v
VHDL Output written to : D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/SC0808BF_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/axis_live_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/vio_general .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TRENZ_Baseboard/RGPIO/vio_rgpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gig_ethernet_pcs_pma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/RST_CONS .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/phyaddr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/signal_detect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/config_valid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/an_config_vector .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_CONS/config_vector .
Exporting to file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hw_handoff/zusys.hwh
Generated Block Design Tcl file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hw_handoff/zusys_bd.tcl
Generated Hardware Definition File D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.hwdef
[Tue Dec 31 11:08:44 2019] Launched synth_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/runme.log
[Tue Dec 31 11:08:44 2019] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 11:08:49 2019] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 11:08:54 2019] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 11:08:59 2019] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 11:09:09 2019] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 11:09:19 2019] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Tue Dec 31 11:09:29 2019] Waiting for synth_1 to finish (timeout in 119 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zusys_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 930.484 ; gain = 582.949
Command: synth_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 930.484 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zusys_wrapper' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'zusys' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:372]
INFO: [Synth 8-6157] synthesizing module 'Ethernet_CONS_imp_10HC8ZU' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:12]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_1' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_1' (2#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_signal_detect_1' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_signal_detect_1' (3#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_signal_detect_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_signal_detect_0' (4#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_signal_detect_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_an_config_vector_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_an_config_vector_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_an_config_vector_0' (5#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_an_config_vector_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_2' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_2' (6#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_xlconstant_2_3' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_xlconstant_2_3' (7#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_xlconstant_2_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Ethernet_CONS_imp_10HC8ZU' (8#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:12]
INFO: [Synth 8-6157] synthesizing module 'TRENZ_Baseboard_imp_18ZHX24' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:126]
INFO: [Synth 8-6157] synthesizing module 'RGPIO_imp_1SWX08A' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:53]
INFO: [Synth 8-6157] synthesizing module 'zusys_RGPIO_Master_CPLD_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Master_CPLD_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_RGPIO_Master_CPLD_0' (9#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Master_CPLD_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_RGPIO_Slave_CPLD_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Slave_CPLD_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_RGPIO_Slave_CPLD_0' (10#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_RGPIO_Slave_CPLD_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_vio_rgpio_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_vio_rgpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_vio_rgpio_0' (11#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_vio_rgpio_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_rgpio'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:116]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RGPIO_Master_CPLD'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:98]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RGPIO_Slave_CPLD'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:107]
INFO: [Synth 8-6155] done synthesizing module 'RGPIO_imp_1SWX08A' (12#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:53]
INFO: [Synth 8-6157] synthesizing module 'zusys_SC0808BF_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_SC0808BF_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_SC0808BF_0_0' (13#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_SC0808BF_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_axis_live_audio_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_axis_live_audio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_axis_live_audio_0_0' (14#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_axis_live_audio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zusys_proc_sys_reset_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_proc_sys_reset_0_0' (15#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'zusys_proc_sys_reset_0_0' requires 10 connections, but only 6 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:350]
INFO: [Synth 8-6157] synthesizing module 'zusys_proc_sys_reset_1_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_proc_sys_reset_1_0' (16#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_proc_sys_reset_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'zusys_proc_sys_reset_1_0' requires 10 connections, but only 6 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:357]
INFO: [Synth 8-6157] synthesizing module 'zusys_vio_general_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_vio_general_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_vio_general_0' (17#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_vio_general_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_general'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:364]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SC0808BF_0'. This will prevent further optimization [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:302]
INFO: [Synth 8-6155] done synthesizing module 'TRENZ_Baseboard_imp_18ZHX24' (18#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:126]
INFO: [Synth 8-6157] synthesizing module 'zusys_gig_ethernet_pcs_pma_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_gig_ethernet_pcs_pma_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'zusys_gig_ethernet_pcs_pma_0_0' (19#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_gig_ethernet_pcs_pma_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'gig_ethernet_pcs_pma_0' of module 'zusys_gig_ethernet_pcs_pma_0_0' requires 39 connections, but only 26 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:560]
INFO: [Synth 8-6157] synthesizing module 'zusys_zynq_ultra_ps_e_0_0' [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zusys_zynq_ultra_ps_e_0_0' (20#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/.Xil/Vivado-17692-DESKTOP-CDN1SDU/realtime/zusys_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'zusys_zynq_ultra_ps_e_0_0' requires 79 connections, but only 46 given [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:587]
INFO: [Synth 8-6155] done synthesizing module 'zusys' (21#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/synth/zusys.v:372]
INFO: [Synth 8-6155] done synthesizing module 'zusys_wrapper' (22#1) [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/hdl/zusys_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 930.484 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 930.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 930.484 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0/zusys_vio_general_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0/zusys_vio_general_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Master_CPLD_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0/zusys_vio_rgpio_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0/zusys_vio_rgpio_0_in_context.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/RST_CONS'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1/zusys_xlconstant_2_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/RST_CONS'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2/zusys_xlconstant_2_2_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/phyaddr'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2/zusys_xlconstant_2_2_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/phyaddr'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/signal_detect'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/signal_detect'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_valid'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0/zusys_xlconstant_3_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_valid'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1/zusys_signal_detect_1_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/an_config_vector'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1/zusys_signal_detect_1_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/an_config_vector'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0/zusys_an_config_vector_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_vector'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0/zusys_an_config_vector_0_in_context.xdc] for cell 'zusys_i/Ethernet_CONS/config_vector'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_n'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/zusys_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zusys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zusys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1640.441 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'zusys_i/gig_ethernet_pcs_pma_0' at clock pin 'independent_clock_bufg' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1640.441 ; gain = 709.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu15eg-ffvc900-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1640.441 ; gain = 709.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gtrefclk_in_clk_n. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gtrefclk_in_clk_n. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for gtrefclk_in_clk_p. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gtrefclk_in_clk_p. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_rxn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_rxn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_rxp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_rxp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_txn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_txn. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for sfp_txp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sfp_txp. (constraint file  d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 19).
Applied set_property DONT_TOUCH = true for zusys_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/SC0808BF_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/axis_live_audio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/vio_general. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/gig_ethernet_pcs_pma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/RST_CONS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/phyaddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/signal_detect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/config_valid. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/an_config_vector. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zusys_i/Ethernet_CONS/config_vector. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1640.441 ; gain = 709.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1640.441 ; gain = 709.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3528 (col length:168)
BRAMs: 1488 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1640.441 ; gain = 709.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'zusys_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/zynq_ultra_ps_e_0/pl_clk1' to pin 'zusys_i/zynq_ultra_ps_e_0/bbstub_pl_clk1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gtrefclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gtrefclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/userclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_userclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gmii_rxclk' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gmii_rxclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/gmii_txclk' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_gmii_txclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/rxuserclk2_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_rxuserclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/rxuserclk_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_rxuserclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zusys_i/gig_ethernet_pcs_pma_0/userclk2_out' to pin 'zusys_i/gig_ethernet_pcs_pma_0/bbstub_userclk2_out/O'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2068.852 ; gain = 1138.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2069.055 ; gain = 1138.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2069.281 ; gain = 1138.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.594 ; gain = 1140.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.594 ; gain = 1140.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.594 ; gain = 1140.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.594 ; gain = 1140.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.594 ; gain = 1140.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.594 ; gain = 1140.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |zusys_gig_ethernet_pcs_pma_0_0 |         1|
|2     |zusys_zynq_ultra_ps_e_0_0      |         1|
|3     |zusys_xlconstant_2_1           |         1|
|4     |zusys_signal_detect_1          |         1|
|5     |zusys_signal_detect_0          |         1|
|6     |zusys_an_config_vector_0       |         1|
|7     |zusys_xlconstant_2_2           |         1|
|8     |zusys_xlconstant_2_3           |         1|
|9     |zusys_SC0808BF_0_0             |         1|
|10    |zusys_axis_live_audio_0_0      |         1|
|11    |zusys_proc_sys_reset_0_0       |         1|
|12    |zusys_proc_sys_reset_1_0       |         1|
|13    |zusys_vio_general_0            |         1|
|14    |zusys_RGPIO_Master_CPLD_0      |         1|
|15    |zusys_RGPIO_Slave_CPLD_0       |         1|
|16    |zusys_vio_rgpio_0              |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |zusys_RGPIO_Master_CPLD_0      |     1|
|2     |zusys_RGPIO_Slave_CPLD_0       |     1|
|3     |zusys_SC0808BF_0_0             |     1|
|4     |zusys_an_config_vector_0       |     1|
|5     |zusys_axis_live_audio_0_0      |     1|
|6     |zusys_gig_ethernet_pcs_pma_0_0 |     1|
|7     |zusys_proc_sys_reset_0_0       |     1|
|8     |zusys_proc_sys_reset_1_0       |     1|
|9     |zusys_signal_detect_0          |     1|
|10    |zusys_signal_detect_1          |     1|
|11    |zusys_vio_general_0            |     1|
|12    |zusys_vio_rgpio_0              |     1|
|13    |zusys_xlconstant_2_1           |     1|
|14    |zusys_xlconstant_2_2           |     1|
|15    |zusys_xlconstant_2_3           |     1|
|16    |zusys_zynq_ultra_ps_e_0_0      |     1|
|17    |IBUF                           |     7|
|18    |IOBUF                          |     1|
|19    |OBUF                           |    10|
+------+-------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------------------+------+
|      |Instance            |Module                      |Cells |
+------+--------------------+----------------------------+------+
|1     |top                 |                            |   648|
|2     |  zusys_i           |zusys                       |   630|
|3     |    Ethernet_CONS   |Ethernet_CONS_imp_10HC8ZU   |    29|
|4     |    TRENZ_Baseboard |TRENZ_Baseboard_imp_18ZHX24 |   167|
|5     |      RGPIO         |RGPIO_imp_1SWX08A           |   102|
+------+--------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.594 ; gain = 1140.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2070.598 ; gain = 430.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.602 ; gain = 1140.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2120.488 ; gain = 1190.004
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/synth_1/zusys_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_synth.rpt -pb zusys_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 2120.855 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 31 11:09:29 2019...
[Tue Dec 31 11:09:34 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 5699.758 ; gain = 0.000
[Tue Dec 31 11:09:35 2019] Launched impl_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/runme.log
[Tue Dec 31 11:09:35 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 11:09:40 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 11:09:45 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 11:09:50 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 11:10:00 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 11:10:10 2019] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Tue Dec 31 11:10:20 2019] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Tue Dec 31 11:10:30 2019] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Tue Dec 31 11:10:50 2019] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Tue Dec 31 11:11:10 2019] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Tue Dec 31 11:11:30 2019] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Tue Dec 31 11:11:50 2019] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Tue Dec 31 11:12:30 2019] Waiting for impl_1 to finish (timeout in 117 minutes)...
[Tue Dec 31 11:13:10 2019] Waiting for impl_1 to finish (timeout in 116 minutes)...
[Tue Dec 31 11:13:51 2019] Waiting for impl_1 to finish (timeout in 116 minutes)...
[Tue Dec 31 11:14:31 2019] Waiting for impl_1 to finish (timeout in 115 minutes)...
[Tue Dec 31 11:15:51 2019] Waiting for impl_1 to finish (timeout in 114 minutes)...
[Tue Dec 31 11:17:11 2019] Waiting for impl_1 to finish (timeout in 112 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 933.598 ; gain = 574.242
Command: link_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0.dcp' for cell 'zusys_i/gig_ethernet_pcs_pma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.dcp' for cell 'zusys_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1.dcp' for cell 'zusys_i/Ethernet_CONS/RST_CONS'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1.dcp' for cell 'zusys_i/Ethernet_CONS/an_config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_valid'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2.dcp' for cell 'zusys_i/Ethernet_CONS/phyaddr'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3.dcp' for cell 'zusys_i/Ethernet_CONS/signal_detect'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/vio_general'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio UUID: 7799b944-eb5a-5987-891a-1b1076d2ec79 
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/vio_general UUID: cbd60a0f-35e9-520f-b087-ff25c381481d 
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports gtrefclk_in_p]'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_n'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

28 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1602.922 ; gain = 669.324
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1602.922 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b4117d41

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1709.777 ; gain = 106.855

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1745.227 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1e047b93c

Time (s): cpu = 00:00:01 ; elapsed = 00:01:31 . Memory (MB): peak = 1745.227 ; gain = 35.449

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 61 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 14599e58c

Time (s): cpu = 00:00:02 ; elapsed = 00:01:31 . Memory (MB): peak = 1745.227 ; gain = 35.449
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1b7e0eb6d

Time (s): cpu = 00:00:02 ; elapsed = 00:01:31 . Memory (MB): peak = 1745.227 ; gain = 35.449
INFO: [Opt 31-389] Phase Constant propagation created 27 cells and removed 82 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 22cd29a39

Time (s): cpu = 00:00:02 ; elapsed = 00:01:32 . Memory (MB): peak = 1745.227 ; gain = 35.449
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 236 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 22cd29a39

Time (s): cpu = 00:00:03 ; elapsed = 00:01:32 . Memory (MB): peak = 1745.227 ; gain = 35.449
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1eff03bb6

Time (s): cpu = 00:00:03 ; elapsed = 00:01:32 . Memory (MB): peak = 1745.227 ; gain = 35.449
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1eff03bb6

Time (s): cpu = 00:00:03 ; elapsed = 00:01:32 . Memory (MB): peak = 1745.227 ; gain = 35.449
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1745.227 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1eff03bb6

Time (s): cpu = 00:00:03 ; elapsed = 00:01:32 . Memory (MB): peak = 1745.227 ; gain = 35.449

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1eff03bb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1745.227 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1eff03bb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1745.227 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:01:37 . Memory (MB): peak = 1745.227 ; gain = 142.305
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1745.227 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
Command: report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2768.031 ; gain = 1022.805
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2775.027 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b469f74e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2775.027 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2775.027 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 147ff1181

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 201362140

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 201362140

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 3636.191 ; gain = 861.164
Phase 1 Placer Initialization | Checksum: 201362140

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2437c608b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:53 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3636.191 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 15e26b113

Time (s): cpu = 00:01:24 ; elapsed = 00:01:19 . Memory (MB): peak = 3636.191 ; gain = 861.164
Phase 2 Global Placement | Checksum: 13bd1bfee

Time (s): cpu = 00:01:25 ; elapsed = 00:01:19 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13bd1bfee

Time (s): cpu = 00:01:25 ; elapsed = 00:01:19 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27d23f587

Time (s): cpu = 00:01:27 ; elapsed = 00:01:22 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f4dd0012

Time (s): cpu = 00:01:28 ; elapsed = 00:01:22 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d944160d

Time (s): cpu = 00:01:28 ; elapsed = 00:01:22 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1cc02e85e

Time (s): cpu = 00:01:31 ; elapsed = 00:01:25 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 1890753d6

Time (s): cpu = 00:01:48 ; elapsed = 00:01:37 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1b9222b73

Time (s): cpu = 00:01:50 ; elapsed = 00:01:39 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 237c2be91

Time (s): cpu = 00:01:51 ; elapsed = 00:01:40 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1741e3cd1

Time (s): cpu = 00:01:52 ; elapsed = 00:01:41 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 171656a2c

Time (s): cpu = 00:01:53 ; elapsed = 00:01:41 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1350b1588

Time (s): cpu = 00:01:53 ; elapsed = 00:01:41 . Memory (MB): peak = 3636.191 ; gain = 861.164
Phase 3 Detail Placement | Checksum: 1350b1588

Time (s): cpu = 00:01:53 ; elapsed = 00:01:41 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12b845d21

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12b845d21

Time (s): cpu = 00:01:55 ; elapsed = 00:01:43 . Memory (MB): peak = 3636.191 ; gain = 861.164
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.733. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: dd6f81c5

Time (s): cpu = 00:01:55 ; elapsed = 00:01:43 . Memory (MB): peak = 3636.191 ; gain = 861.164
Phase 4.1 Post Commit Optimization | Checksum: dd6f81c5

Time (s): cpu = 00:01:55 ; elapsed = 00:01:43 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: dd6f81c5

Time (s): cpu = 00:01:55 ; elapsed = 00:01:43 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 183112a89

Time (s): cpu = 00:02:03 ; elapsed = 00:01:51 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 11756a167

Time (s): cpu = 00:02:03 ; elapsed = 00:01:51 . Memory (MB): peak = 3636.191 ; gain = 861.164
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11756a167

Time (s): cpu = 00:02:03 ; elapsed = 00:01:51 . Memory (MB): peak = 3636.191 ; gain = 861.164
Ending Placer Task | Checksum: dd89798a

Time (s): cpu = 00:02:03 ; elapsed = 00:01:51 . Memory (MB): peak = 3636.191 ; gain = 861.164
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:13 ; elapsed = 00:01:58 . Memory (MB): peak = 3636.191 ; gain = 868.160
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.406 . Memory (MB): peak = 3636.191 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zusys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 3636.191 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3636.191 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3636.191 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2cc94ef0 ConstDB: 0 ShapeSum: b1e81d6 RouteDB: a5a1a8c4

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 118b04f62

Time (s): cpu = 00:01:11 ; elapsed = 00:00:57 . Memory (MB): peak = 3964.219 ; gain = 0.000
Post Restoration Checksum: NetGraph: c236921c NumContArr: e0343ece Constraints: c3b665fe Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2662136e8

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2662136e8

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2662136e8

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 187c8526a

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1462953dd

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 3964.219 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.118  | TNS=0.000  | WHS=-0.619 | THS=-30.809|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 18ca96561

Time (s): cpu = 00:01:22 ; elapsed = 00:01:06 . Memory (MB): peak = 3964.219 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.118  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1137585ce

Time (s): cpu = 00:01:22 ; elapsed = 00:01:07 . Memory (MB): peak = 3964.219 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 17d152258

Time (s): cpu = 00:01:22 ; elapsed = 00:01:07 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2190ee16c

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 675
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.862  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1c0fc0c96

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1a5195fb6

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 3964.219 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1a5195fb6

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15be80002

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15be80002

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 3964.219 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 15be80002

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15136b4f9

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 3964.219 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.862  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14df644a4

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 3964.219 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 14df644a4

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.193083 %
  Global Horizontal Routing Utilization  = 0.151143 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14df644a4

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14df644a4

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14df644a4

Time (s): cpu = 00:01:33 ; elapsed = 00:01:13 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.862  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14df644a4

Time (s): cpu = 00:01:33 ; elapsed = 00:01:13 . Memory (MB): peak = 3964.219 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:33 ; elapsed = 00:01:13 . Memory (MB): peak = 3964.219 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:20 . Memory (MB): peak = 3964.219 ; gain = 328.027
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.499 . Memory (MB): peak = 3964.219 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
Command: report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4323.770 ; gain = 359.551
INFO: [runtcl-4] Executing : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
Command: report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 4323.770 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file zusys_wrapper_route_status.rpt -pb zusys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zusys_wrapper_timing_summary_routed.rpt -pb zusys_wrapper_timing_summary_routed.pb -rpx zusys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zusys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zusys_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:18 ; elapsed = 00:01:18 . Memory (MB): peak = 4323.770 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zusys_wrapper_bus_skew_routed.rpt -pb zusys_wrapper_bus_skew_routed.pb -rpx zusys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Dec 31 11:17:45 2019...
[Tue Dec 31 11:17:51 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:08:16 . Memory (MB): peak = 5699.758 ; gain = 0.000
[Tue Dec 31 11:17:51 2019] Launched impl_1...
Run output will be captured here: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/runme.log
[Tue Dec 31 11:17:51 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 11:17:56 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 11:18:01 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 11:18:06 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 11:18:16 2019] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Tue Dec 31 11:18:26 2019] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Tue Dec 31 11:18:36 2019] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Tue Dec 31 11:18:46 2019] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Tue Dec 31 11:19:07 2019] Waiting for impl_1 to finish (timeout in 119 minutes)...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'trenz.local:user:RGPIO_EXT:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'trenz.local:user:RGPIO_EXT_rtl:1.0' found within IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
File in use: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/rgpio/RGPIO_EXT_rtl.xml
File ignored: d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib/SC0808BF/RGPIO_EXT_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 933.598 ; gain = 574.242
Command: link_design -top zusys_wrapper -part xczu15eg-ffvc900-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0.dcp' for cell 'zusys_i/gig_ethernet_pcs_pma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.dcp' for cell 'zusys_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_1/zusys_xlconstant_2_1.dcp' for cell 'zusys_i/Ethernet_CONS/RST_CONS'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_1/zusys_signal_detect_1.dcp' for cell 'zusys_i/Ethernet_CONS/an_config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_signal_detect_0/zusys_signal_detect_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_valid'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_an_config_vector_0/zusys_an_config_vector_0.dcp' for cell 'zusys_i/Ethernet_CONS/config_vector'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_2/zusys_xlconstant_2_2.dcp' for cell 'zusys_i/Ethernet_CONS/phyaddr'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_xlconstant_2_3/zusys_xlconstant_2_3.dcp' for cell 'zusys_i/Ethernet_CONS/signal_detect'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_SC0808BF_0_0/zusys_SC0808BF_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/SC0808BF_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_axis_live_audio_0_0/zusys_axis_live_audio_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/axis_live_audio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/vio_general'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Master_CPLD_0/zusys_RGPIO_Master_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Master_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_RGPIO_Slave_CPLD_0/zusys_RGPIO_Slave_CPLD_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/RGPIO_Slave_CPLD'
INFO: [Project 1-454] Reading design checkpoint 'd:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.dcp' for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio UUID: 7799b944-eb5a-5987-891a-1b1076d2ec79 
INFO: [Chipscope 16-324] Core: zusys_i/TRENZ_Baseboard/vio_general UUID: cbd60a0f-35e9-520f-b087-ff25c381481d 
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_0/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0_board.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_proc_sys_reset_1_0/zusys_proc_sys_reset_1_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/proc_sys_reset_1/U0'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_general_0/zusys_vio_general_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/vio_general'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_vio_rgpio_0/zusys_vio_rgpio_0.xdc] for cell 'zusys_i/TRENZ_Baseboard/RGPIO/vio_rgpio'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/ip_0/synth/zusys_gig_ethernet_pcs_pma_0_0_gt.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/zusys_gig_ethernet_pcs_pma_0_0_gt_i/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/zusys_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0_clocks.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports gtrefclk_in_p]'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_n'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gtrefclk_in_p'. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/vivado_target.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_bitgen.xdc]
Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Finished Parsing XDC File [D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/constraints/_i_io.xdc]
Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [d:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/bd/zusys/ip/zusys_gig_ethernet_pcs_pma_0_0/synth/zusys_gig_ethernet_pcs_pma_0_0.xdc] for cell 'zusys_i/gig_ethernet_pcs_pma_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

28 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1602.922 ; gain = 669.324
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1602.922 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b4117d41

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1709.777 ; gain = 106.855

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1745.227 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1e047b93c

Time (s): cpu = 00:00:01 ; elapsed = 00:01:31 . Memory (MB): peak = 1745.227 ; gain = 35.449

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 61 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 14599e58c

Time (s): cpu = 00:00:02 ; elapsed = 00:01:31 . Memory (MB): peak = 1745.227 ; gain = 35.449
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1b7e0eb6d

Time (s): cpu = 00:00:02 ; elapsed = 00:01:31 . Memory (MB): peak = 1745.227 ; gain = 35.449
INFO: [Opt 31-389] Phase Constant propagation created 27 cells and removed 82 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 22cd29a39

Time (s): cpu = 00:00:02 ; elapsed = 00:01:32 . Memory (MB): peak = 1745.227 ; gain = 35.449
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 236 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 22cd29a39

Time (s): cpu = 00:00:03 ; elapsed = 00:01:32 . Memory (MB): peak = 1745.227 ; gain = 35.449
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1eff03bb6

Time (s): cpu = 00:00:03 ; elapsed = 00:01:32 . Memory (MB): peak = 1745.227 ; gain = 35.449
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1eff03bb6

Time (s): cpu = 00:00:03 ; elapsed = 00:01:32 . Memory (MB): peak = 1745.227 ; gain = 35.449
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1745.227 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1eff03bb6

Time (s): cpu = 00:00:03 ; elapsed = 00:01:32 . Memory (MB): peak = 1745.227 ; gain = 35.449

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1eff03bb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1745.227 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1eff03bb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1745.227 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:01:37 . Memory (MB): peak = 1745.227 ; gain = 142.305
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1745.227 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
Command: report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2768.031 ; gain = 1022.805
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2775.027 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b469f74e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2775.027 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2775.027 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 147ff1181

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 201362140

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 201362140

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 3636.191 ; gain = 861.164
Phase 1 Placer Initialization | Checksum: 201362140

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2437c608b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:53 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3636.191 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 15e26b113

Time (s): cpu = 00:01:24 ; elapsed = 00:01:19 . Memory (MB): peak = 3636.191 ; gain = 861.164
Phase 2 Global Placement | Checksum: 13bd1bfee

Time (s): cpu = 00:01:25 ; elapsed = 00:01:19 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13bd1bfee

Time (s): cpu = 00:01:25 ; elapsed = 00:01:19 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27d23f587

Time (s): cpu = 00:01:27 ; elapsed = 00:01:22 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f4dd0012

Time (s): cpu = 00:01:28 ; elapsed = 00:01:22 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d944160d

Time (s): cpu = 00:01:28 ; elapsed = 00:01:22 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1cc02e85e

Time (s): cpu = 00:01:31 ; elapsed = 00:01:25 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 1890753d6

Time (s): cpu = 00:01:48 ; elapsed = 00:01:37 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1b9222b73

Time (s): cpu = 00:01:50 ; elapsed = 00:01:39 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 237c2be91

Time (s): cpu = 00:01:51 ; elapsed = 00:01:40 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1741e3cd1

Time (s): cpu = 00:01:52 ; elapsed = 00:01:41 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 171656a2c

Time (s): cpu = 00:01:53 ; elapsed = 00:01:41 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1350b1588

Time (s): cpu = 00:01:53 ; elapsed = 00:01:41 . Memory (MB): peak = 3636.191 ; gain = 861.164
Phase 3 Detail Placement | Checksum: 1350b1588

Time (s): cpu = 00:01:53 ; elapsed = 00:01:41 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12b845d21

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12b845d21

Time (s): cpu = 00:01:55 ; elapsed = 00:01:43 . Memory (MB): peak = 3636.191 ; gain = 861.164
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.733. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: dd6f81c5

Time (s): cpu = 00:01:55 ; elapsed = 00:01:43 . Memory (MB): peak = 3636.191 ; gain = 861.164
Phase 4.1 Post Commit Optimization | Checksum: dd6f81c5

Time (s): cpu = 00:01:55 ; elapsed = 00:01:43 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: dd6f81c5

Time (s): cpu = 00:01:55 ; elapsed = 00:01:43 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 183112a89

Time (s): cpu = 00:02:03 ; elapsed = 00:01:51 . Memory (MB): peak = 3636.191 ; gain = 861.164

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 11756a167

Time (s): cpu = 00:02:03 ; elapsed = 00:01:51 . Memory (MB): peak = 3636.191 ; gain = 861.164
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11756a167

Time (s): cpu = 00:02:03 ; elapsed = 00:01:51 . Memory (MB): peak = 3636.191 ; gain = 861.164
Ending Placer Task | Checksum: dd89798a

Time (s): cpu = 00:02:03 ; elapsed = 00:01:51 . Memory (MB): peak = 3636.191 ; gain = 861.164
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:13 ; elapsed = 00:01:58 . Memory (MB): peak = 3636.191 ; gain = 868.160
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.406 . Memory (MB): peak = 3636.191 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zusys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 3636.191 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3636.191 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3636.191 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2cc94ef0 ConstDB: 0 ShapeSum: b1e81d6 RouteDB: a5a1a8c4

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 118b04f62

Time (s): cpu = 00:01:11 ; elapsed = 00:00:57 . Memory (MB): peak = 3964.219 ; gain = 0.000
Post Restoration Checksum: NetGraph: c236921c NumContArr: e0343ece Constraints: c3b665fe Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2662136e8

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2662136e8

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2662136e8

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 187c8526a

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1462953dd

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 3964.219 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.118  | TNS=0.000  | WHS=-0.619 | THS=-30.809|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 18ca96561

Time (s): cpu = 00:01:22 ; elapsed = 00:01:06 . Memory (MB): peak = 3964.219 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.118  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1137585ce

Time (s): cpu = 00:01:22 ; elapsed = 00:01:07 . Memory (MB): peak = 3964.219 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 17d152258

Time (s): cpu = 00:01:22 ; elapsed = 00:01:07 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2190ee16c

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 675
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.862  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1c0fc0c96

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1a5195fb6

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 3964.219 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1a5195fb6

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15be80002

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15be80002

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 3964.219 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 15be80002

Time (s): cpu = 00:01:30 ; elapsed = 00:01:11 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15136b4f9

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 3964.219 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.862  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14df644a4

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 3964.219 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 14df644a4

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.193083 %
  Global Horizontal Routing Utilization  = 0.151143 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14df644a4

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14df644a4

Time (s): cpu = 00:01:32 ; elapsed = 00:01:12 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14df644a4

Time (s): cpu = 00:01:33 ; elapsed = 00:01:13 . Memory (MB): peak = 3964.219 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.862  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14df644a4

Time (s): cpu = 00:01:33 ; elapsed = 00:01:13 . Memory (MB): peak = 3964.219 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:33 ; elapsed = 00:01:13 . Memory (MB): peak = 3964.219 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:20 . Memory (MB): peak = 3964.219 ; gain = 328.027
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.499 . Memory (MB): peak = 3964.219 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
Command: report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4323.770 ; gain = 359.551
INFO: [runtcl-4] Executing : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
Command: report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 4323.770 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file zusys_wrapper_route_status.rpt -pb zusys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zusys_wrapper_timing_summary_routed.rpt -pb zusys_wrapper_timing_summary_routed.pb -rpx zusys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zusys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zusys_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:18 ; elapsed = 00:01:18 . Memory (MB): peak = 4323.770 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zusys_wrapper_bus_skew_routed.rpt -pb zusys_wrapper_bus_skew_routed.pb -rpx zusys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Dec 31 11:17:45 2019...

*** Running vivado
    with args -log zusys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zusys_wrapper.tcl -notrace
Command: open_checkpoint zusys_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 241.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu15eg-ffvc900-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1566.184 ; gain = 1.090
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1566.184 ; gain = 1.090
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1566.184 ; gain = 1333.855
Command: write_bitstream -force zusys_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu15eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC UCIO-1] Unconstrained Logical Port: 2 out of 24 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: gtrefclk_in_clk_n, and gtrefclk_in_clk_p.
WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow... and (the first 15 of 17 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Critical Warnings, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 180158400 bits.
Writing bitstream ./zusys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2696.324 ; gain = 1130.141
INFO: [Common 17-206] Exiting Vivado at Tue Dec 31 11:19:06 2019...
[Tue Dec 31 11:19:07 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:15 . Memory (MB): peak = 5699.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5699.758 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5699.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 5699.758 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 5699.758 ; gain = 0.000
INFO: [TE_UTIL-29] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.bit was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.bit
INFO: [TE_UTIL-31] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.lpr was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.hw/StarterKit.lpr
INFO: [TE_UTIL-33] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.ltx was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/debug_nets.ltx
INFO: [TE_UTIL-36] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/StarterKit.hdf was replaced with D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.sysdef
WARNING: [TE_UTIL-42] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mmi does not exist.
WARNING: [TE_UTIL-47] D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/vivado/StarterKit.runs/impl_1/zusys_wrapper.mcs does not exist.
Create prebuilt HW report
Create reports in D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/15eg_1eb_sk/reports
INFO: [TE_UTIL-67] Add HW report to: D:/TRENZ_TE0808/TE0808_Ethernet_2018.2/StarterKit/prebuilt/hardware/hardware_summary.csv
Build Design finished.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan  3 13:58:05 2020...
