

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Wed Oct  4 09:25:50 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        benchmark.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.873 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   11|   11|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1  |        8|        8|         2|          1|          1|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     64|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    0|      36|     60|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     52|    -|
|Register         |        -|    -|      42|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      78|    176|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+----+----+-----+
    |control_s_axi_U        |control_s_axi       |        0|   0|  36|  40|    0|
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   0|   0|  20|    0|
    +-----------------------+--------------------+---------+----+----+----+-----+
    |Total                  |                    |        0|   0|  36|  60|    0|
    +-----------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_139_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln9_fu_115_p2        |         +|   0|  0|  12|           4|           1|
    |icmp_ln9_fu_127_p2       |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  64|          43|          41|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |empty_reg_104            |   9|          2|   32|         64|
    |i_reg_93                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  52|         11|   38|         79|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_reg_104            |  32|   0|   32|          0|
    |i_reg_93                 |   4|   0|    4|          0|
    |icmp_ln9_reg_155         |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  42|   0|   42|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|A_address0             |  out|    3|   ap_memory|             A|         array|
|A_ce0                  |  out|    1|   ap_memory|             A|         array|
|A_q0                   |   in|   32|   ap_memory|             A|         array|
|B_address0             |  out|    3|   ap_memory|             B|         array|
|B_ce0                  |  out|    1|   ap_memory|             B|         array|
|B_q0                   |   in|   32|   ap_memory|             B|         array|
|v_i                    |   in|   32|     ap_ovld|             v|       pointer|
|v_o                    |  out|   32|     ap_ovld|             v|       pointer|
|v_o_ap_vld             |  out|    1|     ap_ovld|             v|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 5 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %v"   --->   Operation 13 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%br_ln9 = br void" [./kernel.cpp:9]   --->   Operation 14 'br' 'br_ln9' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i = phi i4 %add_ln9, void %.split, i4 0, void" [./kernel.cpp:9]   --->   Operation 15 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = phi i32 %add_ln691, void %.split, i32 %v_read, void"   --->   Operation 16 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.86ns)   --->   "%add_ln9 = add i4 %i, i4 1" [./kernel.cpp:9]   --->   Operation 17 'add' 'add_ln9' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast = zext i4 %i" [./kernel.cpp:9]   --->   Operation 18 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.88ns)   --->   "%icmp_ln9 = icmp_eq  i4 %i, i4 8" [./kernel.cpp:9]   --->   Operation 20 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_8 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 21 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %.split, void" [./kernel.cpp:9]   --->   Operation 22 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %i_cast"   --->   Operation 23 'getelementptr' 'A_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.79ns)   --->   "%A_load = load i3 %A_addr"   --->   Operation 24 'load' 'A_load' <Predicate = (!icmp_ln9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %i_cast"   --->   Operation 25 'getelementptr' 'B_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.79ns)   --->   "%B_load = load i3 %B_addr"   --->   Operation 26 'load' 'B_load' <Predicate = (!icmp_ln9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 5.87>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./kernel.cpp:9]   --->   Operation 27 'specloopname' 'specloopname_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (0.79ns)   --->   "%A_load = load i3 %A_addr"   --->   Operation 28 'load' 'A_load' <Predicate = (!icmp_ln9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 29 [1/2] (0.79ns)   --->   "%B_load = load i3 %B_addr"   --->   Operation 29 'load' 'B_load' <Predicate = (!icmp_ln9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 30 [1/1] (3.88ns)   --->   "%dot = mul i32 %B_load, i32 %A_load"   --->   Operation 30 'mul' 'dot' <Predicate = (!icmp_ln9)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.20ns)   --->   "%add_ln691 = add i32 %dot, i32 %empty"   --->   Operation 31 'add' 'add_ln691' <Predicate = (!icmp_ln9)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln691 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %v, i32 %empty"   --->   Operation 33 'write' 'write_ln691' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln16 = ret" [./kernel.cpp:16]   --->   Operation 34 'ret' 'ret_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
v_read            (read             ) [ 01110]
br_ln9            (br               ) [ 01110]
i                 (phi              ) [ 00100]
empty             (phi              ) [ 00111]
add_ln9           (add              ) [ 01110]
i_cast            (zext             ) [ 00000]
specpipeline_ln0  (specpipeline     ) [ 00000]
icmp_ln9          (icmp             ) [ 00110]
empty_8           (speclooptripcount) [ 00000]
br_ln9            (br               ) [ 00000]
A_addr            (getelementptr    ) [ 00110]
B_addr            (getelementptr    ) [ 00110]
specloopname_ln9  (specloopname     ) [ 00000]
A_load            (load             ) [ 00000]
B_load            (load             ) [ 00000]
dot               (mul              ) [ 00000]
add_ln691         (add              ) [ 01110]
br_ln0            (br               ) [ 01110]
write_ln691       (write            ) [ 00000]
ret_ln16          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="v_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln691_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="1"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln691/4 "/>
</bind>
</comp>

<comp id="67" class="1004" name="A_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="4" slack="0"/>
<pin id="71" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="B_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="3" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="i_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="1"/>
<pin id="95" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="1" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="empty_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="empty_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="32" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln9_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_cast_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln9_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="4" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="dot_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="dot/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln691_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="1"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="145" class="1005" name="v_read_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_read "/>
</bind>
</comp>

<comp id="150" class="1005" name="add_ln9_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="155" class="1005" name="icmp_ln9_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="159" class="1005" name="A_addr_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="1"/>
<pin id="161" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="164" class="1005" name="B_addr_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="1"/>
<pin id="166" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="169" class="1005" name="add_ln691_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="28" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="52" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="46" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="46" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="107"><net_src comp="104" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="114"><net_src comp="108" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="119"><net_src comp="97" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="97" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="126"><net_src comp="121" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="131"><net_src comp="97" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="87" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="74" pin="3"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="104" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="54" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="153"><net_src comp="115" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="158"><net_src comp="127" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="67" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="167"><net_src comp="80" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="172"><net_src comp="139" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="108" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v | {4 }
 - Input state : 
	Port: kernel : A | {2 3 }
	Port: kernel : B | {2 3 }
	Port: kernel : v | {1 }
  - Chain level:
	State 1
	State 2
		add_ln9 : 1
		i_cast : 1
		icmp_ln9 : 1
		br_ln9 : 2
		A_addr : 2
		A_load : 3
		B_addr : 2
		B_load : 3
	State 3
		dot : 1
		add_ln691 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |      add_ln9_fu_115     |    0    |    0    |    12   |
|          |     add_ln691_fu_139    |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        dot_fu_133       |    0    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln9_fu_127     |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|   read   |    v_read_read_fu_54    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln691_write_fu_60 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |      i_cast_fu_121      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |    0    |    80   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  A_addr_reg_159 |    3   |
|  B_addr_reg_164 |    3   |
|add_ln691_reg_169|   32   |
| add_ln9_reg_150 |    4   |
|  empty_reg_104  |   32   |
|     i_reg_93    |    4   |
| icmp_ln9_reg_155|    1   |
|  v_read_reg_145 |   32   |
+-----------------+--------+
|      Total      |   111  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_74 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_87 |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  0.978  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   80   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   111  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   111  |   98   |
+-----------+--------+--------+--------+--------+
