# Reading pref.tcl
# do Test_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/MemoryAddressControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:45 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MemoryAddressControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemoryAddressControl
# -- Compiling architecture arc of MemoryAddressControl
# End time: 21:56:45 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/full_add.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:45 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/full_add.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_add
# -- Compiling architecture arc_fa of full_add
# End time: 21:56:45 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:45 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyboardReader
# -- Compiling architecture kr of KeyboardReader
# End time: 21:56:45 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/clkDIV.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:45 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/clkDIV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CLKDIV
# -- Compiling architecture bhv of CLKDIV
# End time: 21:56:45 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/Terminal_Count.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:45 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Terminal_Count.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Terminal_Count
# -- Compiling architecture arc_tc of Terminal_Count
# End time: 21:56:45 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/Registry.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:45 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Registry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Registry
# -- Compiling architecture arc_reg of Registry
# End time: 21:56:45 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX2x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:45 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX2x1
# -- Compiling architecture arc_mux of MUX2x1
# End time: 21:56:45 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:45 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture logicFunction of FFD
# End time: 21:56:45 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:45 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture arc_adder of adder
# End time: 21:56:45 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX4x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:45 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX4x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX4x1
# -- Compiling architecture arc_mux of MUX4x1
# End time: 21:56:45 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:45 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter
# -- Compiling architecture arc_cc of Counter
# End time: 21:56:45 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/Decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:45 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Decoder
# -- Compiling architecture arc_dec of Decoder
# End time: 21:56:46 on May 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyScan.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:46 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyScan.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyScan
# -- Compiling architecture arc_Keyscan of KeyScan
# End time: 21:56:46 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:46 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyControl
# -- Compiling architecture arcKC of KeyControl
# End time: 21:56:46 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:46 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyDecode
# -- Compiling architecture arc_kd of KeyDecode
# End time: 21:56:46 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/RAM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:46 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity RAM
# -- Compiling architecture behavioral of RAM
# End time: 21:56:46 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBufferControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:46 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBufferControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBufferControl
# -- Compiling architecture arc of RingBufferControl
# End time: 21:56:46 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBuffer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:46 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBuffer
# -- Compiling architecture arc of RingBuffer
# End time: 21:56:46 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/BufferControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:46 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/BufferControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BufferControl
# -- Compiling architecture arc of BufferControl
# End time: 21:56:46 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/OutputBuffer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:46 on May 25,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/OutputBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputBuffer
# -- Compiling architecture arc of OutputBuffer
# End time: 21:56:46 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.keydecode
# vsim work.keydecode 
# Start time: 21:57:13 on May 25,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.keydecode(arc_kd)
# Loading ieee.numeric_std(body)
# Loading work.clkdiv(bhv)
# Loading work.keyscan(arc_keyscan)
# Loading work.counter(arc_cc)
# Loading work.adder(arc_adder)
# Loading work.full_add(arc_fa)
# Loading work.mux2x1(arc_mux)
# Loading work.registry(arc_reg)
# Loading work.ffd(logicfunction)
# Loading work.terminal_count(arc_tc)
# Loading work.decoder(arc_dec)
# Loading work.mux4x1(arc_mux)
# Loading work.keycontrol(arckc)
add wave -position insertpoint  \
sim:/keydecode/Kack \
sim:/keydecode/CLK \
sim:/keydecode/Reset \
sim:/keydecode/I \
sim:/keydecode/Kval \
sim:/keydecode/O \
sim:/keydecode/K \
sim:/keydecode/kp \
sim:/keydecode/ks \
sim:/keydecode/clockm
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlft9ja585".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9ja585
vsim work.keyboardreader
# End time: 21:57:37 on May 25,2023, Elapsed time: 0:00:24
# Errors: 0, Warnings: 2
# vsim work.keyboardreader 
# Start time: 21:57:37 on May 25,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.keyboardreader(kr)
# Loading work.keydecode(arc_kd)
# Loading ieee.numeric_std(body)
# Loading work.clkdiv(bhv)
# Loading work.keyscan(arc_keyscan)
# Loading work.counter(arc_cc)
# Loading work.adder(arc_adder)
# Loading work.full_add(arc_fa)
# Loading work.mux2x1(arc_mux)
# Loading work.registry(arc_reg)
# Loading work.ffd(logicfunction)
# Loading work.terminal_count(arc_tc)
# Loading work.decoder(arc_dec)
# Loading work.mux4x1(arc_mux)
# Loading work.keycontrol(arckc)
# Loading work.ringbuffer(arc)
# Loading work.ringbuffercontrol(arc)
# Loading work.memoryaddresscontrol(arc)
# Loading ieee.std_logic_arith(body)
# Loading work.ram(behavioral)
# Loading work.outputbuffer(arc)
# Loading work.buffercontrol(arc)
add wave -position insertpoint  \
sim:/keyboardreader/ACK \
sim:/keyboardreader/Reset \
sim:/keyboardreader/CLK \
sim:/keyboardreader/I \
sim:/keyboardreader/Dval \
sim:/keyboardreader/O \
sim:/keyboardreader/D \
sim:/keyboardreader/kv \
sim:/keyboardreader/free \
sim:/keyboardreader/l \
sim:/keyboardreader/ka \
sim:/keyboardreader/kdrb \
sim:/keyboardreader/rbob
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlft9v1amd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9v1amd
add wave -position insertpoint  \
sim:/keyboardreader/kd/control/CurrentState \
sim:/keyboardreader/kd/control/NextState
add wave -position insertpoint  \
sim:/keyboardreader/kd/control/CLK
force -freeze sim:/keyboardreader/ACK 0 0
force -freeze sim:/keyboardreader/Reset 1 0
force -freeze sim:/keyboardreader/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/keyboardreader/I 1111 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /keyboardreader/rbuff/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /keyboardreader/rbuff/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /keyboardreader/rbuff/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /keyboardreader/rbuff/memory
run
force -freeze sim:/keyboardreader/Reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/keyboardreader/I 1101 0
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/keyboardreader/ACK 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/keyboardreader/ACK 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/keyboardreader/ACK 1 0
force -freeze sim:/keyboardreader/Reset 1 0
force -freeze sim:/keyboardreader/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/keyboardreader/I 1111 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /keyboardreader/rbuff/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /keyboardreader/rbuff/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /keyboardreader/rbuff/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /keyboardreader/rbuff/memory
run
run
run
force -freeze sim:/keyboardreader/Reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/keyboardreader/I 1101 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/keyboardreader/ACK 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/keyboardreader/ACK 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/keyboardreader/I 1111 0
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/keyboardreader/ACK 1 0
force -freeze sim:/keyboardreader/Reset 1 0
force -freeze sim:/keyboardreader/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/keyboardreader/I 1111 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /keyboardreader/rbuff/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /keyboardreader/rbuff/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /keyboardreader/rbuff/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /keyboardreader/rbuff/memory
force -freeze sim:/keyboardreader/Reset 0 0
run
run
force -freeze sim:/keyboardreader/I 1101 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/keyboardreader/I 1111 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/keyboardreader/kd/control/Kpress \
sim:/keyboardreader/kd/control/Kack
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega2/KeyboardReader/KeyboardReader_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:13:50 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Projeto/Entrega2/KeyboardReader/KeyboardReader_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyboardReader_tb
# -- Compiling architecture arc of KeyboardReader_tb
# End time: 22:13:50 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /keyboardreader/rbuff/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /keyboardreader/rbuff/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /keyboardreader/rbuff/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /keyboardreader/rbuff/memory
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /keyboardreader/rbuff/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /keyboardreader/rbuff/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /keyboardreader/rbuff/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /keyboardreader/rbuff/memory
vsim work.keyboardreader_tb
# End time: 22:14:39 on May 25,2023, Elapsed time: 0:17:02
# Errors: 0, Warnings: 4
# vsim work.keyboardreader_tb 
# Start time: 22:14:39 on May 25,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.keyboardreader_tb(arc)
# Loading work.keyboardreader(kr)
# Loading work.keydecode(arc_kd)
# Loading ieee.numeric_std(body)
# Loading work.clkdiv(bhv)
# Loading work.keyscan(arc_keyscan)
# Loading work.counter(arc_cc)
# Loading work.adder(arc_adder)
# Loading work.full_add(arc_fa)
# Loading work.mux2x1(arc_mux)
# Loading work.registry(arc_reg)
# Loading work.ffd(logicfunction)
# Loading work.terminal_count(arc_tc)
# Loading work.decoder(arc_dec)
# Loading work.mux4x1(arc_mux)
# Loading work.keycontrol(arckc)
# Loading work.ringbuffer(arc)
# Loading work.ringbuffercontrol(arc)
# Loading work.memoryaddresscontrol(arc)
# Loading ieee.std_logic_arith(body)
# Loading work.ram(behavioral)
# Loading work.outputbuffer(arc)
# Loading work.buffercontrol(arc)
add wave -position insertpoint  \
sim:/keyboardreader_tb/uut/ACK \
sim:/keyboardreader_tb/uut/Reset \
sim:/keyboardreader_tb/uut/CLK \
sim:/keyboardreader_tb/uut/I \
sim:/keyboardreader_tb/uut/Dval \
sim:/keyboardreader_tb/uut/O \
sim:/keyboardreader_tb/uut/D \
sim:/keyboardreader_tb/uut/kv \
sim:/keyboardreader_tb/uut/free \
sim:/keyboardreader_tb/uut/l \
sim:/keyboardreader_tb/uut/ka \
sim:/keyboardreader_tb/uut/kdrb \
sim:/keyboardreader_tb/uut/rbob
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlfte8by3c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte8by3c
add wave -position insertpoint  \
sim:/keyboardreader_tb/uut/kd/Kack \
sim:/keyboardreader_tb/uut/kd/kp
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /keyboardreader_tb/uut/rbuff/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /keyboardreader_tb/uut/rbuff/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /keyboardreader_tb/uut/rbuff/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /keyboardreader_tb/uut/rbuff/memory
add wave -position insertpoint  \
sim:/keyboardreader_tb/uut/kd/control/CurrentState \
sim:/keyboardreader_tb/uut/kd/control/NextState
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /keyboardreader_tb/uut/rbuff/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /keyboardreader_tb/uut/rbuff/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /keyboardreader_tb/uut/rbuff/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /keyboardreader_tb/uut/rbuff/memory
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:35 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture arc_adder of adder
# End time: 22:17:35 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/BufferControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:35 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/BufferControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BufferControl
# -- Compiling architecture arc of BufferControl
# End time: 22:17:35 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/clkDIV.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:35 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/clkDIV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CLKDIV
# -- Compiling architecture bhv of CLKDIV
# End time: 22:17:35 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:35 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter
# -- Compiling architecture arc_cc of Counter
# End time: 22:17:35 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Decoder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:35 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Decoder
# -- Compiling architecture arc_dec of Decoder
# End time: 22:17:35 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorController.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:35 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/DoorController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DoorController
# -- Compiling architecture arc of DoorController
# End time: 22:17:35 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/FFD.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:35 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture logicFunction of FFD
# End time: 22:17:36 on May 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/full_add.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:36 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/full_add.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_add
# -- Compiling architecture arc_fa of full_add
# End time: 22:17:36 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:36 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyboardReader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyboardReader
# -- Compiling architecture kr of KeyboardReader
# End time: 22:17:36 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:36 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyControl
# -- Compiling architecture arcKC of KeyControl
# End time: 22:17:36 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:36 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyDecode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyDecode
# -- Compiling architecture arc_kd of KeyDecode
# End time: 22:17:36 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyScan.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:36 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/KeyScan.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyScan
# -- Compiling architecture arc_Keyscan of KeyScan
# End time: 22:17:36 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/LCDDispatcher.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:36 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/LCDDispatcher.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCDDispatcher
# -- Compiling architecture arc_lcdd of LCDDispatcher
# End time: 22:17:37 on May 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MemoryAddressControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:37 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MemoryAddressControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemoryAddressControl
# -- Compiling architecture arc of MemoryAddressControl
# End time: 22:17:37 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX2x1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:37 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX2x1
# -- Compiling architecture arc_mux of MUX2x1
# End time: 22:17:37 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX4x1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:37 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX4x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX4x1
# -- Compiling architecture arc_mux of MUX4x1
# End time: 22:17:37 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/OutputBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:37 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/OutputBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputBuffer
# -- Compiling architecture arc of OutputBuffer
# End time: 22:17:37 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:37 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity RAM
# -- Compiling architecture behavioral of RAM
# End time: 22:17:37 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Registry.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:37 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Registry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Registry
# -- Compiling architecture arc_reg of Registry
# End time: 22:17:37 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBuffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:37 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBuffer
# -- Compiling architecture arc of RingBuffer
# End time: 22:17:37 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBufferControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:37 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/RingBufferControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RingBufferControl
# -- Compiling architecture arc of RingBufferControl
# End time: 22:17:37 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:37 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SCA
# -- Compiling architecture arc_sca of SCA
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd(153): (vcom-1193) Formal "inputPort" length is 8; number of individual associations is 7.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd(161): (vcom-1193) Formal "outputPort" length is 8; number of individual associations is 5.
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Testes/SCA.vhd(184): VHDL Compiler exiting
# End time: 22:17:37 on May 25,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SDC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:37 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SDC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SDC
# -- Compiling architecture arc of SDC
# End time: 22:17:37 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialControl.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:37 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialControl
# -- Compiling architecture arc_sc of SerialControl
# End time: 22:17:37 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:37 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialReceiver
# -- Compiling architecture arc_sr of SerialReceiver
# End time: 22:17:37 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/ShiftRegister.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:37 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/ShiftRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftRegister
# -- Compiling architecture arc_sr of ShiftRegister
# End time: 22:17:37 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:37 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SLCDC
# -- Compiling architecture arc_slcdc of SLCDC
# End time: 22:17:37 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:37 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SLCDC_Wrapper
# -- Compiling architecture arc_slcdc of SLCDC_Wrapper
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd(58): (vcom-1193) Formal "outputPort" length is 8; number of individual associations is 3.
# ** Error: D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd(49): (vcom-1193) Formal "inputPort" length is 8; number of individual associations is 1.
# ** Note: D:/ISEL/2223/LEIC/s2/LIC/Testes/SLCDC_Wrapper.vhd(78): VHDL Compiler exiting
# End time: 22:17:38 on May 25,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Terminal_Count.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:38 on May 25,2023
# vcom -reportprogress 300 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Terminal_Count.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Terminal_Count
# -- Compiling architecture arc_tc of Terminal_Count
# End time: 22:17:38 on May 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.keyboardreader(kr)
# Loading work.keydecode(arc_kd)
# Loading work.clkdiv(bhv)
# Loading work.keyscan(arc_keyscan)
# Loading work.counter(arc_cc)
# Loading work.adder(arc_adder)
# Loading work.full_add(arc_fa)
# Loading work.mux2x1(arc_mux)
# Loading work.registry(arc_reg)
# Loading work.ffd(logicfunction)
# Loading work.terminal_count(arc_tc)
# Loading work.decoder(arc_dec)
# Loading work.mux4x1(arc_mux)
# Loading work.keycontrol(arckc)
# Loading work.ringbuffer(arc)
# Loading work.ringbuffercontrol(arc)
# Loading work.memoryaddresscontrol(arc)
# Loading work.ram(behavioral)
# Loading work.outputbuffer(arc)
# Loading work.buffercontrol(arc)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /keyboardreader_tb/uut/rbuff/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /keyboardreader_tb/uut/rbuff/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /keyboardreader_tb/uut/rbuff/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /keyboardreader_tb/uut/rbuff/memory
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /keyboardreader_tb/uut/rbuff/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /keyboardreader_tb/uut/rbuff/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /keyboardreader_tb/uut/rbuff/memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /keyboardreader_tb/uut/rbuff/memory
run
run
run
# WARNING: No extended dataflow license exists
# End time: 22:29:21 on May 25,2023, Elapsed time: 0:14:42
# Errors: 0, Warnings: 4
