[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BitsInGenBlock/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 130
LIB: work
FILE: ${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv
n<> u<129> t<Top_level_rule> c<1> l<1:1> el<32:1>
  n<> u<1> t<Null_rule> p<129> s<128> l<1:1>
  n<> u<128> t<Source_text> p<129> c<9> l<1:1> el<31:10>
    n<> u<9> t<Description> p<128> c<8> s<12> l<1:1> el<3:10>
      n<> u<8> t<Module_declaration> p<9> c<6> l<1:1> el<3:10>
        n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<GOOD> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:12>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:12> el<1:12>
          n<> u<5> t<Port_list> p<6> l<1:12> el<1:14>
        n<> u<7> t<ENDMODULE> p<8> l<3:1> el<3:10>
    n<> u<12> t<Description> p<128> c<11> s<13> l<3:10> el<3:11>
      n<> u<11> t<Package_item> p<12> c<10> l<3:10> el<3:11>
        n<> u<10> t<Package_or_generate_item_declaration> p<11> l<3:10> el<3:11>
    n<// GOOD> u<13> t<LINE_COMMENT> p<128> s<127> l<3:12> el<3:19>
    n<> u<127> t<Description> p<128> c<126> l<5:1> el<31:10>
      n<> u<126> t<Module_declaration> p<127> c<42> l<5:1> el<31:10>
        n<> u<42> t<Module_ansi_header> p<126> c<14> s<124> l<5:1> el<10:3>
          n<module> u<14> t<Module_keyword> p<42> s<15> l<5:1> el<5:7>
          n<ibex_top> u<15> t<STRING_CONST> p<42> s<16> l<5:8> el<5:16>
          n<> u<16> t<Package_import_declaration_list> p<42> s<41> l<5:18> el<5:18>
          n<> u<41> t<Port_declaration_list> p<42> c<24> l<5:18> el<10:2>
            n<> u<24> t<Ansi_port_declaration> p<41> c<22> s<32> l<7:3> el<7:51>
              n<> u<22> t<Net_port_header> p<24> c<17> s<23> l<7:3> el<7:15>
                n<> u<17> t<PortDir_Out> p<22> s<21> l<7:3> el<7:9>
                n<> u<21> t<Net_port_type> p<22> c<20> l<7:10> el<7:15>
                  n<> u<20> t<Data_type_or_implicit> p<21> c<19> l<7:10> el<7:15>
                    n<> u<19> t<Data_type> p<20> c<18> l<7:10> el<7:15>
                      n<> u<18> t<IntVec_TypeLogic> p<19> l<7:10> el<7:15>
              n<instr_req_o> u<23> t<STRING_CONST> p<24> l<7:40> el<7:51>
            n<> u<32> t<Ansi_port_declaration> p<41> c<30> s<40> l<8:3> el<8:51>
              n<> u<30> t<Net_port_header> p<32> c<25> s<31> l<8:3> el<8:15>
                n<> u<25> t<PortDir_Inp> p<30> s<29> l<8:3> el<8:8>
                n<> u<29> t<Net_port_type> p<30> c<28> l<8:10> el<8:15>
                  n<> u<28> t<Data_type_or_implicit> p<29> c<27> l<8:10> el<8:15>
                    n<> u<27> t<Data_type> p<28> c<26> l<8:10> el<8:15>
                      n<> u<26> t<IntVec_TypeLogic> p<27> l<8:10> el<8:15>
              n<instr_gnt_i> u<31> t<STRING_CONST> p<32> l<8:40> el<8:51>
            n<> u<40> t<Ansi_port_declaration> p<41> c<38> l<9:3> el<9:16>
              n<> u<38> t<Net_port_header> p<40> c<33> s<39> l<9:3> el<9:14>
                n<> u<33> t<PortDir_Out> p<38> s<37> l<9:3> el<9:9>
                n<> u<37> t<Net_port_type> p<38> c<36> l<9:10> el<9:14>
                  n<> u<36> t<Data_type_or_implicit> p<37> c<35> l<9:10> el<9:14>
                    n<> u<35> t<Data_type> p<36> c<34> l<9:10> el<9:14>
                      n<> u<34> t<IntegerAtomType_Byte> p<35> l<9:10> el<9:14>
              n<b> u<39> t<STRING_CONST> p<40> l<9:15> el<9:16>
        n<> u<124> t<Non_port_module_item> p<126> c<123> s<125> l<14:1> el<29:12>
          n<> u<123> t<Generate_region> p<124> c<121> l<14:1> el<29:12>
            n<> u<121> t<Generate_item> p<123> c<120> s<122> l<15:3> el<28:4>
              n<> u<120> t<Module_or_generate_item> p<121> c<119> l<15:3> el<28:4>
                n<> u<119> t<Module_common_item> p<120> c<118> l<15:3> el<28:4>
                  n<> u<118> t<Conditional_generate_construct> p<119> c<117> l<15:3> el<28:4>
                    n<> u<117> t<If_generate_construct> p<118> c<116> l<15:3> el<28:4>
                      n<> u<116> t<IF> p<117> s<46> l<15:3> el<15:5>
                      n<> u<46> t<Constant_expression> p<117> c<45> s<115> l<15:7> el<15:8>
                        n<> u<45> t<Constant_primary> p<46> c<44> l<15:7> el<15:8>
                          n<> u<44> t<Primary_literal> p<45> c<43> l<15:7> el<15:8>
                            n<1> u<43> t<INT_CONST> p<44> l<15:7> el<15:8>
                      n<> u<115> t<Generate_item> p<117> c<114> l<15:10> el<28:4>
                        n<> u<114> t<Generate_begin_end_block> p<115> c<84> l<15:10> el<28:4>
                          n<> u<84> t<Generate_item> p<114> c<83> s<112> l<17:5> el<22:8>
                            n<> u<83> t<Module_or_generate_item> p<84> c<82> l<17:5> el<22:8>
                              n<> u<82> t<Module_common_item> p<83> c<81> l<17:5> el<22:8>
                                n<> u<81> t<Module_or_generate_item_declaration> p<82> c<80> l<17:5> el<22:8>
                                  n<> u<80> t<Package_or_generate_item_declaration> p<81> c<79> l<17:5> el<22:8>
                                    n<> u<79> t<Local_parameter_declaration> p<80> c<49> l<17:5> el<22:7>
                                      n<> u<49> t<Data_type_or_implicit> p<79> c<48> s<78> l<17:16> el<17:19>
                                        n<> u<48> t<Data_type> p<49> c<47> l<17:16> el<17:19>
                                          n<> u<47> t<IntegerAtomType_Int> p<48> l<17:16> el<17:19>
                                      n<> u<78> t<Param_assignment_list> p<79> c<77> l<17:20> el<22:7>
                                        n<> u<77> t<Param_assignment> p<78> c<50> l<17:20> el<22:7>
                                          n<NumBufferBits> u<50> t<STRING_CONST> p<77> s<76> l<17:20> el<17:33>
                                          n<> u<76> t<Constant_param_expression> p<77> c<75> l<17:36> el<22:7>
                                            n<> u<75> t<Constant_mintypmax_expression> p<76> c<74> l<17:36> el<22:7>
                                              n<> u<74> t<Constant_expression> p<75> c<73> l<17:36> el<22:7>
                                                n<> u<73> t<Constant_primary> p<74> c<72> l<17:36> el<22:7>
                                                  n<> u<72> t<Subroutine_call> p<73> c<51> l<17:36> el<22:7>
                                                    n<> u<51> t<Dollar_keyword> p<72> s<52> l<17:36> el<17:37>
                                                    n<bits> u<52> t<STRING_CONST> p<72> s<71> l<17:37> el<17:41>
                                                    n<> u<71> t<Argument_list> p<72> c<70> l<17:42> el<22:6>
                                                      n<> u<70> t<Expression> p<71> c<69> l<17:42> el<22:6>
                                                        n<> u<69> t<Primary> p<70> c<68> l<17:42> el<22:6>
                                                          n<> u<68> t<Concatenation> p<69> c<56> l<17:42> el<22:6>
                                                            n<> u<56> t<Expression> p<68> c<55> s<57> l<19:7> el<19:18>
                                                              n<> u<55> t<Primary> p<56> c<54> l<19:7> el<19:18>
                                                                n<> u<54> t<Primary_literal> p<55> c<53> l<19:7> el<19:18>
                                                                  n<instr_req_o> u<53> t<STRING_CONST> p<54> l<19:7> el<19:18>
                                                            n<// 1 bit> u<57> t<LINE_COMMENT> p<68> s<61> l<19:20> el<19:28>
                                                            n<> u<61> t<Expression> p<68> c<60> s<62> l<20:7> el<20:18>
                                                              n<> u<60> t<Primary> p<61> c<59> l<20:7> el<20:18>
                                                                n<> u<59> t<Primary_literal> p<60> c<58> l<20:7> el<20:18>
                                                                  n<instr_gnt_i> u<58> t<STRING_CONST> p<59> l<20:7> el<20:18>
                                                            n<// 1 bit> u<62> t<LINE_COMMENT> p<68> s<66> l<20:20> el<20:28>
                                                            n<> u<66> t<Expression> p<68> c<65> s<67> l<21:7> el<21:8>
                                                              n<> u<65> t<Primary> p<66> c<64> l<21:7> el<21:8>
                                                                n<> u<64> t<Primary_literal> p<65> c<63> l<21:7> el<21:8>
                                                                  n<b> u<63> t<STRING_CONST> p<64> l<21:7> el<21:8>
                                                            n<// 8 bits> u<67> t<LINE_COMMENT> p<68> l<21:9> el<21:18>
                          n<> u<112> t<Generate_item> p<114> c<111> s<113> l<24:3> el<26:6>
                            n<> u<111> t<Module_or_generate_item> p<112> c<110> l<24:3> el<26:6>
                              n<> u<110> t<Module_common_item> p<111> c<109> l<24:3> el<26:6>
                                n<> u<109> t<Conditional_generate_construct> p<110> c<108> l<24:3> el<26:6>
                                  n<> u<108> t<If_generate_construct> p<109> c<107> l<24:3> el<26:6>
                                    n<> u<107> t<IF> p<108> s<94> l<24:3> el<24:5>
                                    n<> u<94> t<Constant_expression> p<108> c<88> s<106> l<24:7> el<24:26>
                                      n<> u<88> t<Constant_expression> p<94> c<87> s<93> l<24:7> el<24:20>
                                        n<> u<87> t<Constant_primary> p<88> c<86> l<24:7> el<24:20>
                                          n<> u<86> t<Primary_literal> p<87> c<85> l<24:7> el<24:20>
                                            n<NumBufferBits> u<85> t<STRING_CONST> p<86> l<24:7> el<24:20>
                                      n<> u<93> t<BinOp_Equiv> p<94> s<92> l<24:21> el<24:23>
                                      n<> u<92> t<Constant_expression> p<94> c<91> l<24:24> el<24:26>
                                        n<> u<91> t<Constant_primary> p<92> c<90> l<24:24> el<24:26>
                                          n<> u<90> t<Primary_literal> p<91> c<89> l<24:24> el<24:26>
                                            n<10> u<89> t<INT_CONST> p<90> l<24:24> el<24:26>
                                    n<> u<106> t<Generate_item> p<108> c<105> l<24:28> el<26:6>
                                      n<> u<105> t<Generate_begin_end_block> p<106> c<103> l<24:28> el<26:6>
                                        n<> u<103> t<Generate_item> p<105> c<102> s<104> l<25:6> el<25:18>
                                          n<> u<102> t<Module_or_generate_item> p<103> c<101> l<25:6> el<25:18>
                                            n<> u<101> t<Module_instantiation> p<102> c<95> l<25:6> el<25:18>
                                              n<GOOD> u<95> t<STRING_CONST> p<101> s<100> l<25:6> el<25:10>
                                              n<> u<100> t<Hierarchical_instance> p<101> c<97> l<25:11> el<25:17>
                                                n<> u<97> t<Name_of_instance> p<100> c<96> s<99> l<25:11> el<25:15>
                                                  n<good> u<96> t<STRING_CONST> p<97> l<25:11> el<25:15>
                                                n<> u<99> t<Port_connection_list> p<100> c<98> l<25:16> el<25:16>
                                                  n<> u<98> t<Ordered_port_connection> p<99> l<25:16> el<25:16>
                                        n<> u<104> t<END> p<105> l<26:3> el<26:6>
                          n<> u<113> t<END> p<114> l<28:1> el<28:4>
            n<> u<122> t<ENDGENERATE> p<123> l<29:1> el<29:12>
        n<> u<125> t<ENDMODULE> p<126> l<31:1> el<31:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv:1:1: No timescale set for "GOOD".
[WRN:PA0205] ${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv:5:1: No timescale set for "ibex_top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv:1:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv:5:1: Compile module "work@ibex_top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  3
ByteTypespec                                           2
Constant                                               2
Design                                                 1
GenIf                                                  2
GenRegion                                              1
Identifier                                             3
IntTypespec                                            3
LogicTypespec                                          4
Module                                                 2
ModuleTypespec                                         2
Net                                                    2
Operation                                              2
ParamAssign                                            1
Parameter                                              1
Port                                                   3
RefModule                                              1
RefObj                                                 4
RefTypespec                                            9
SourceFile                                             1
SysFuncCall                                            1
Variable                                               1
------------------------------------------------------------
Total:                                                51
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BitsInGenBlock/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@GOOD), line:1:8, endln:1:12
    |vpiParent:
    \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:1:1, endln:3:10
    |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@ibex_top), line:5:8, endln:5:16
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiName:work@ibex_top
  |vpiVariable:
  \_Variable: (work@ibex_top.b), line:9:15, endln:9:16
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@ibex_top.b), line:9:10, endln:9:14
      |vpiParent:
      \_Variable: (work@ibex_top.b), line:9:15, endln:9:16
      |vpiFullName:work@ibex_top.b
      |vpiActual:
      \_ByteTypespec: , line:9:10, endln:9:14
    |vpiName:b
    |vpiFullName:work@ibex_top.b
    |vpiRandType:1
    |vpiVisibility:1
  |vpiInternalScope:
  \_GenRegion: (work@ibex_top), line:14:1, endln:29:12
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiFullName:work@ibex_top
    |vpiInternalScope:
    \_Begin: (work@ibex_top), line:15:3, endln:28:4
      |vpiParent:
      \_GenRegion: (work@ibex_top), line:14:1, endln:29:12
      |vpiFullName:work@ibex_top
      |vpiInternalScope:
      \_Begin: (work@ibex_top), line:15:10, endln:28:4
        |vpiParent:
        \_Begin: (work@ibex_top), line:15:3, endln:28:4
        |vpiFullName:work@ibex_top
        |vpiParameter:
        \_Parameter: (work@ibex_top.NumBufferBits), line:17:20, endln:17:33
          |vpiParent:
          \_Begin: (work@ibex_top), line:15:10, endln:28:4
          |vpiTypespec:
          \_RefTypespec: (work@ibex_top.NumBufferBits), line:17:16, endln:17:19
            |vpiParent:
            \_Parameter: (work@ibex_top.NumBufferBits), line:17:20, endln:17:33
            |vpiFullName:work@ibex_top.NumBufferBits
            |vpiActual:
            \_IntTypespec: , line:17:16, endln:17:19
          |vpiName:NumBufferBits
          |vpiFullName:work@ibex_top.NumBufferBits
          |vpiLocalParam:1
        |vpiParamAssign:
        \_ParamAssign: , line:17:20, endln:22:7
          |vpiParent:
          \_Begin: (work@ibex_top), line:15:10, endln:28:4
          |vpiLhs:
          \_Parameter: (work@ibex_top.NumBufferBits), line:17:20, endln:17:33
          |vpiRhs:
          \_SysFuncCall: ($bits), line:17:36, endln:22:7
            |vpiParent:
            \_ParamAssign: , line:17:20, endln:22:7
            |vpiName:
            \_Identifier: ($bits), line:17:37, endln:17:41
              |vpiParent:
              \_SysFuncCall: ($bits), line:17:36, endln:22:7
              |vpiName:$bits
            |vpiArgument:
            \_Operation: , line:17:42, endln:22:6
              |vpiParent:
              \_SysFuncCall: ($bits), line:17:36, endln:22:7
              |vpiOpType:33
              |vpiOperand:
              \_RefObj: (work@ibex_top.instr_req_o), line:19:7, endln:19:18
                |vpiParent:
                \_Operation: , line:17:42, endln:22:6
                |vpiName:instr_req_o
                |vpiFullName:work@ibex_top.instr_req_o
                |vpiActual:
                \_Net: (work@ibex_top.instr_req_o), line:7:40, endln:7:51
              |vpiOperand:
              \_RefObj: (work@ibex_top.instr_gnt_i), line:20:7, endln:20:18
                |vpiParent:
                \_Operation: , line:17:42, endln:22:6
                |vpiName:instr_gnt_i
                |vpiFullName:work@ibex_top.instr_gnt_i
                |vpiActual:
                \_Net: (work@ibex_top.instr_gnt_i), line:8:40, endln:8:51
              |vpiOperand:
              \_RefObj: (work@ibex_top.b), line:21:7, endln:21:8
                |vpiParent:
                \_Operation: , line:17:42, endln:22:6
                |vpiName:b
                |vpiFullName:work@ibex_top.b
                |vpiActual:
                \_Variable: (work@ibex_top.b), line:9:15, endln:9:16
        |vpiInternalScope:
        \_Begin: (work@ibex_top), line:24:28, endln:26:6
          |vpiParent:
          \_Begin: (work@ibex_top), line:15:10, endln:28:4
          |vpiFullName:work@ibex_top
          |vpiTypespec:
          \_ModuleTypespec: (work@GOOD)
            |vpiParent:
            \_Design: (unnamed)
            |vpiName:work@GOOD
            |vpiModule:
            \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:1:1, endln:3:10
          |vpiStmt:
          \_RefModule: work@GOOD (good), line:25:6, endln:25:10
            |vpiParent:
            \_Begin: (work@ibex_top), line:24:28, endln:26:6
            |vpiName:good
            |vpiDefName:work@GOOD
            |vpiActual:
            \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:1:1, endln:3:10
        |vpiTypespec:
        \_IntTypespec: 
          |vpiParent:
          \_Begin: (work@ibex_top), line:15:10, endln:28:4
        |vpiImportTypespec:
        \_IntTypespec: 
        |vpiStmt:
        \_ParamAssign: , line:17:20, endln:22:7
        |vpiStmt:
        \_GenIf: , line:24:3, endln:26:6
          |vpiParent:
          \_Begin: (work@ibex_top), line:15:10, endln:28:4
          |vpiCondition:
          \_Operation: , line:24:7, endln:24:26
            |vpiParent:
            \_GenIf: , line:24:3, endln:26:6
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@ibex_top.NumBufferBits), line:24:7, endln:24:20
              |vpiParent:
              \_Operation: , line:24:7, endln:24:26
              |vpiName:NumBufferBits
              |vpiFullName:work@ibex_top.NumBufferBits
              |vpiActual:
              \_Parameter: (work@ibex_top.NumBufferBits), line:17:20, endln:17:33
            |vpiOperand:
            \_Constant: , line:24:24, endln:24:26
              |vpiParent:
              \_Operation: , line:24:7, endln:24:26
              |vpiTypespec:
              \_RefTypespec: (work@ibex_top), line:24:24, endln:24:26
                |vpiParent:
                \_Constant: , line:24:24, endln:24:26
                |vpiFullName:work@ibex_top
                |vpiActual:
                \_IntTypespec: 
              |vpiConstType:9
              |vpiSize:64
              |vpiDecompile:10
              |UINT:10
          |vpiStmt:
          \_Begin: (work@ibex_top), line:24:28, endln:26:6
      |vpiStmt:
      \_GenIf: , line:15:3, endln:28:4
        |vpiParent:
        \_Begin: (work@ibex_top), line:15:3, endln:28:4
        |vpiCondition:
        \_Constant: , line:15:7, endln:15:8
          |vpiParent:
          \_GenIf: , line:15:3, endln:28:4
          |vpiTypespec:
          \_RefTypespec: (work@ibex_top), line:15:7, endln:15:8
            |vpiParent:
            \_Constant: , line:15:7, endln:15:8
            |vpiFullName:work@ibex_top
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:1
          |UINT:1
        |vpiStmt:
        \_Begin: (work@ibex_top), line:15:10, endln:28:4
    |vpiStmt:
    \_Begin: (work@ibex_top), line:15:3, endln:28:4
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
  |vpiTypespec:
  \_IntTypespec: , line:17:16, endln:17:19
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiSigned:1
  |vpiTypespec:
  \_LogicTypespec: , line:7:10, endln:7:15
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
  |vpiTypespec:
  \_ByteTypespec: , line:9:10, endln:9:14
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntTypespec: , line:17:16, endln:17:19
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:10, endln:7:15
  |vpiImportTypespec:
  \_Net: (work@ibex_top.instr_req_o), line:7:40, endln:7:51
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@ibex_top.instr_req_o), line:7:10, endln:7:15
      |vpiParent:
      \_Net: (work@ibex_top.instr_req_o), line:7:40, endln:7:51
      |vpiFullName:work@ibex_top.instr_req_o
      |vpiActual:
      \_LogicTypespec: , line:7:10, endln:7:15
    |vpiName:instr_req_o
    |vpiFullName:work@ibex_top.instr_req_o
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@ibex_top.instr_gnt_i), line:8:40, endln:8:51
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@ibex_top.instr_gnt_i), line:8:10, endln:8:15
      |vpiParent:
      \_Net: (work@ibex_top.instr_gnt_i), line:8:40, endln:8:51
      |vpiFullName:work@ibex_top.instr_gnt_i
      |vpiActual:
      \_LogicTypespec: , line:7:10, endln:7:15
    |vpiName:instr_gnt_i
    |vpiFullName:work@ibex_top.instr_gnt_i
    |vpiNetType:36
  |vpiImportTypespec:
  \_ByteTypespec: , line:9:10, endln:9:14
  |vpiImportTypespec:
  \_Variable: (work@ibex_top.b), line:9:15, endln:9:16
  |vpiDefName:work@ibex_top
  |vpiNet:
  \_Net: (work@ibex_top.instr_req_o), line:7:40, endln:7:51
  |vpiNet:
  \_Net: (work@ibex_top.instr_gnt_i), line:8:40, endln:8:51
  |vpiPort:
  \_Port: (instr_req_o), line:7:40, endln:7:51
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiName:instr_req_o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@ibex_top.instr_req_o), line:7:10, endln:7:15
      |vpiParent:
      \_Port: (instr_req_o), line:7:40, endln:7:51
      |vpiFullName:work@ibex_top.instr_req_o
      |vpiActual:
      \_LogicTypespec: , line:7:10, endln:7:15
  |vpiPort:
  \_Port: (instr_gnt_i), line:8:40, endln:8:51
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiName:instr_gnt_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@ibex_top.instr_gnt_i), line:8:10, endln:8:15
      |vpiParent:
      \_Port: (instr_gnt_i), line:8:40, endln:8:51
      |vpiFullName:work@ibex_top.instr_gnt_i
      |vpiActual:
      \_LogicTypespec: , line:7:10, endln:7:15
  |vpiPort:
  \_Port: (b), line:9:15, endln:9:16
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiName:b
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@ibex_top.b), line:9:10, endln:9:14
      |vpiParent:
      \_Port: (b), line:9:15, endln:9:16
      |vpiFullName:work@ibex_top.b
      |vpiActual:
      \_ByteTypespec: , line:9:10, endln:9:14
|vpiTypespec:
\_ModuleTypespec: (work@GOOD)
|vpiTypespec:
\_ModuleTypespec: (work@ibex_top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@ibex_top
  |vpiModule:
  \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
