[
  {
    "constraint": "power_ports",
    "ports": [
      "VDD"
    ]
  },
  {
    "constraint": "ground_ports",
    "ports": [
      "VSS"
    ]
  },
  {
    "constraint": "clock_ports",
    "ports": [
      "PHI1",
      "PHI2"
    ]
  },
  {
    "constraint": "group_caps",
    "name": "c1_c3",
    "instances": [],
    "unit_cap": "Cap_12f",
    "num_units": [
      3,
      5
    ],
    "dummy": false
  },
  {
    "constraint": "group_caps",
    "name": "c7_c6",
    "instances": [],
    "unit_cap": "Cap_12f",
    "num_units": [
      3,
      5
    ],
    "dummy": false
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_M4_M8",
    "instances": [
      "M4",
      "M8"
    ],
    "template_name": "CMC_NMOS_B",
    "generator": {
      "name": "MOS",
      "parameters": null
    }
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_M0_M14",
    "instances": [
      "M0",
      "M14"
    ],
    "template_name": "CMC_S_NMOS_B",
    "generator": {
      "name": "MOS",
      "parameters": {
        "pattern": "ncc",
        "parallel_wires": {
          "DA": 1,
          "DB": 1
        }
      }
    }
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_M10_M7",
    "instances": [
      "M10",
      "M7"
    ],
    "template_name": "CMC_S_NMOS_B",
    "generator": {
      "name": "MOS",
      "parameters": {
        "pattern": "ncc",
        "parallel_wires": {
          "DA": 1,
          "DB": 1
        }
      }
    }
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_M12_M6",
    "instances": [
      "M12",
      "M6"
    ],
    "template_name": "CMC_S_NMOS_B",
    "generator": {
      "name": "MOS",
      "parameters": {
        "pattern": "ncc",
        "parallel_wires": {
          "DA": 1,
          "DB": 1
        }
      }
    }
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_C0",
    "instances": [
      "C0"
    ],
    "template_name": "CAP_2T",
    "generator": {
      "name": "cap",
      "parameters": null
    }
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_C2",
    "instances": [
      "C2"
    ],
    "template_name": "CAP_2T",
    "generator": {
      "name": "cap",
      "parameters": null
    }
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_C4",
    "instances": [
      "C4"
    ],
    "template_name": "CAP_2T",
    "generator": {
      "name": "cap",
      "parameters": null
    }
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_C5",
    "instances": [
      "C5"
    ],
    "template_name": "CAP_2T",
    "generator": {
      "name": "cap",
      "parameters": null
    }
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_C8",
    "instances": [
      "C8"
    ],
    "template_name": "CAP_2T",
    "generator": {
      "name": "cap",
      "parameters": null
    }
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_C9",
    "instances": [
      "C9"
    ],
    "template_name": "CAP_2T",
    "generator": {
      "name": "cap",
      "parameters": null
    }
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_M11",
    "instances": [
      "M11"
    ],
    "template_name": "NMOS_4T",
    "generator": {
      "name": "MOS",
      "parameters": null
    }
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_M3",
    "instances": [
      "M3"
    ],
    "template_name": "NMOS_4T",
    "generator": {
      "name": "MOS",
      "parameters": null
    }
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_M5",
    "instances": [
      "M5"
    ],
    "template_name": "NMOS_4T",
    "generator": {
      "name": "MOS",
      "parameters": null
    }
  },
  {
    "constraint": "group_blocks",
    "instance_name": "X_M9",
    "instances": [
      "M9"
    ],
    "template_name": "NMOS_4T",
    "generator": {
      "name": "MOS",
      "parameters": null
    }
  },
  {
    "constraint": "symmetric_blocks",
    "pairs": [
      [
        "C1_C3",
        "C7_C6"
      ],
      [
        "XI0"
      ],
      [
        "X_C0",
        "X_C4"
      ],
      [
        "X_C2",
        "X_C5"
      ],
      [
        "X_C8",
        "X_C9"
      ],
      [
        "X_M0_M14"
      ],
      [
        "X_M10_M7"
      ],
      [
        "X_M12_M6"
      ],
      [
        "X_M3",
        "X_M11"
      ],
      [
        "X_M4_M8"
      ],
      [
        "X_M5",
        "X_M9"
      ]
    ],
    "direction": "V"
  },
  {
    "constraint": "symmetric_nets",
    "net1": "NET63",
    "net2": "NET62",
    "pins1": [
      "C1_C3/PLUS0",
      "X_M10_M7/SB",
      "X_C0/MINUS",
      "X_M5/S"
    ],
    "pins2": [
      "C7_C6/PLUS0",
      "X_M10_M7/SA",
      "X_C4/MINUS",
      "X_M9/S"
    ],
    "direction": "V"
  },
  {
    "constraint": "symmetric_nets",
    "net1": "NET64",
    "net2": "NET66",
    "pins1": [
      "XI0/VINN",
      "C7_C6/PLUS1",
      "X_M10_M7/DA",
      "X_C5/MINUS"
    ],
    "pins2": [
      "XI0/VINP",
      "C1_C3/PLUS1",
      "X_M10_M7/DB",
      "X_C2/MINUS"
    ],
    "direction": "V"
  },
  {
    "constraint": "symmetric_nets",
    "net1": "NET67",
    "net2": "NET68",
    "pins1": [
      "C1_C3/MINUS0",
      "X_M0_M14/SA",
      "X_M3/S"
    ],
    "pins2": [
      "C7_C6/MINUS0",
      "X_M0_M14/SB",
      "X_M11/S"
    ],
    "direction": "V"
  },
  {
    "constraint": "symmetric_nets",
    "net1": "NET72",
    "net2": "NET60",
    "pins1": [
      "X_M4_M8/DA",
      "X_M12_M6/DB",
      "X_C0/PLUS"
    ],
    "pins2": [
      "X_M4_M8/DB",
      "X_M12_M6/DA",
      "X_C4/PLUS"
    ],
    "direction": "V"
  },
  {
    "constraint": "symmetric_nets",
    "net1": "VBIASN",
    "net2": "VBIASP1",
    "pins1": [
      "XI0/VBIASN",
      "VBIASN"
    ],
    "pins2": [
      "XI0/VBIASP1",
      "VBIASP1"
    ],
    "direction": "V"
  },
  {
    "constraint": "symmetric_nets",
    "net1": "VINN",
    "net2": "VINP",
    "pins1": [
      "X_M12_M6/SB",
      "X_C5/PLUS",
      "VINN"
    ],
    "pins2": [
      "X_M12_M6/SA",
      "X_C2/PLUS",
      "VINP"
    ],
    "direction": "V"
  },
  {
    "constraint": "symmetric_nets",
    "net1": "VOUTN",
    "net2": "VOUTP",
    "pins1": [
      "XI0/VOUTN",
      "C1_C3/MINUS1",
      "X_M0_M14/DA",
      "X_C8/PLUS",
      "VOUTN"
    ],
    "pins2": [
      "XI0/VOUTP",
      "C7_C6/MINUS1",
      "X_M0_M14/DB",
      "X_C9/PLUS",
      "VOUTP"
    ],
    "direction": "V"
  }
]