$date
	Mon Feb 12 20:26:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module basic_gates_tb $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var wire 1 # e $end
$var wire 1 $ d $end
$var wire 1 % c $end
$var wire 1 & b $end
$var wire 1 ' a $end
$var reg 1 ( x $end
$var reg 1 ) y $end
$scope module alg1 $end
$var wire 1 ' a $end
$var wire 1 & b $end
$var wire 1 % c $end
$var wire 1 $ d $end
$var wire 1 # e $end
$var wire 1 " f $end
$var wire 1 ( x $end
$var wire 1 ) y $end
$var wire 1 ! g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
1$
1#
1"
1!
$end
#10
0#
0"
1&
1%
1)
#20
0)
0!
1(
#30
0$
1"
1'
0%
1)
#40
