---
date: 2024-03-21
tags: VLSI
---

## 설명

- **Verilog를 GTECH Netlist로 변환**
	- GTECH Netlist는 Optimized Netlist를 만드는데 쓰임

> ([[Design Compiler User Guide.pdf#page=41&selection=41,0,42,81&color=yellow|Design Compiler User Guide, p.41]])
> The HDL Compiler tool translates Verilog or VHDL descriptions into a generic technology (GTECH) netlist, which is used by Design Compiler to create an optimized netlist.
