$comment
	File created using the following command:
		vcd file contador_sincrono.msim.vcd -direction
$end
$date
	Tue Sep 19 20:11:09 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module contador_sincrono_vlg_vec_tst $end
$var reg 1 ! clear $end
$var reg 1 " clock $end
$var wire 1 # h_a_o $end
$var wire 1 $ h_b_o $end
$var wire 1 % h_c_o $end
$var wire 1 & h_d_o $end
$var wire 1 ' h_e_o $end
$var wire 1 ( h_f_o $end
$var wire 1 ) h_g_o $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 h_a_o~output_o $end
$var wire 1 1 h_b_o~output_o $end
$var wire 1 2 h_c_o~output_o $end
$var wire 1 3 h_d_o~output_o $end
$var wire 1 4 h_e_o~output_o $end
$var wire 1 5 h_f_o~output_o $end
$var wire 1 6 h_g_o~output_o $end
$var wire 1 7 clock~input_o $end
$var wire 1 8 inst2|inst~0_combout $end
$var wire 1 9 inst2|inst~feeder_combout $end
$var wire 1 : clear~input_o $end
$var wire 1 ; inst2|inst~q $end
$var wire 1 < inst2|inst1~0_combout $end
$var wire 1 = inst2|inst1~feeder_combout $end
$var wire 1 > inst2|inst1~q $end
$var wire 1 ? inst2|inst2~0_combout $end
$var wire 1 @ inst2|inst2~q $end
$var wire 1 A inst|inst10|inst5~combout $end
$var wire 1 B inst|inst1|inst4~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
18
19
0:
0;
1<
1=
0>
1?
0@
0A
0B
$end
#5000
1"
17
1;
08
1B
14
1'
09
1>
0<
1A
10
11
12
13
15
16
1)
1(
1&
1%
1$
1#
0=
1@
0?
#10000
0"
07
#15000
1"
17
0;
18
19
#20000
0"
07
#25000
1"
17
1;
08
09
0>
1<
1=
#30000
0"
07
#35000
1"
17
0;
18
19
#40000
0"
07
#45000
1"
17
1;
08
09
1>
0<
0=
0@
1?
#50000
0"
07
#55000
1"
17
0;
18
19
#60000
0"
07
#65000
1"
17
1;
08
09
0>
1<
0A
00
01
02
03
05
06
0)
0(
0&
0%
0$
0#
1=
#70000
0"
07
#75000
1"
17
0;
18
0B
04
0'
19
#80000
