// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "01/11/2026 12:32:18"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module seq_multiplier (
	clk,
	rst,
	start,
	multiplicand,
	multiplier,
	product,
	busy,
	done);
input 	clk;
input 	rst;
input 	start;
input 	[31:0] multiplicand;
input 	[31:0] multiplier;
output 	[63:0] product;
output 	busy;
output 	done;

// Design Ports Information
// product[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[1]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[3]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[4]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[5]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[6]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[7]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[8]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[9]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[10]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[11]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[12]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[13]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[14]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[15]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[16]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[17]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[18]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[19]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[20]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[21]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[22]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[23]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[24]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[25]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[26]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[27]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[28]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[29]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[30]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[31]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[32]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[33]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[34]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[35]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[36]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[37]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[38]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[39]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[40]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[41]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[42]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[43]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[44]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[45]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[46]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[47]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[48]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[49]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[50]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[51]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[52]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[53]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[54]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[55]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[56]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[57]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[58]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[59]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[60]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[61]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[62]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// product[63]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busy	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// done	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[0]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[1]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[1]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[2]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[3]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[4]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[5]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[6]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[7]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[8]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[9]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[10]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[11]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[12]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[13]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[14]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[15]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[16]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[17]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[18]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[19]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[20]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[21]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[22]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[23]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[24]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[25]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[26]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[27]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[28]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[29]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[30]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplicand[31]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[2]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[3]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[4]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[5]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[7]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[8]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[9]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[10]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[11]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[12]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[13]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[14]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[15]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[16]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[17]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[18]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[19]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[20]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[21]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[22]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[23]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[24]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[25]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[26]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[27]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[28]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[29]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[30]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// multiplier[31]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rst~input_o ;
wire \multiplicand[0]~input_o ;
wire \start~input_o ;
wire \dp_inst|counter_inst|value~1_combout ;
wire \dp_inst|counter_inst|value[3]~0_combout ;
wire \ctrl_inst|state~9_combout ;
wire \ctrl_inst|state.DONE~q ;
wire \ctrl_inst|state~8_combout ;
wire \ctrl_inst|state.IDLE~q ;
wire \ctrl_inst|state~10_combout ;
wire \ctrl_inst|state.LOAD~q ;
wire \dp_inst|counter_inst|value~6_combout ;
wire \dp_inst|counter_inst|value~5_combout ;
wire \dp_inst|counter_inst|value~4_combout ;
wire \dp_inst|counter_inst|value~3_combout ;
wire \dp_inst|counter_inst|Equal0~1_combout ;
wire \dp_inst|counter_inst|value~2_combout ;
wire \dp_inst|counter_inst|Equal0~0_combout ;
wire \ctrl_inst|Selector1~0_combout ;
wire \ctrl_inst|state.RUN~q ;
wire \dp_inst|mcand_reg~0_combout ;
wire \dp_inst|adder_inst|Add0~1_sumout ;
wire \multiplier[31]~input_o ;
wire \dp_inst|mplier_reg~0_combout ;
wire \dp_inst|mplier_reg[30]~feeder_combout ;
wire \multiplier[30]~input_o ;
wire \dp_inst|mplier_reg[29]~feeder_combout ;
wire \multiplier[29]~input_o ;
wire \dp_inst|mplier_reg[28]~feeder_combout ;
wire \multiplier[28]~input_o ;
wire \dp_inst|mplier_reg[27]~feeder_combout ;
wire \multiplier[27]~input_o ;
wire \dp_inst|mplier_reg[26]~feeder_combout ;
wire \multiplier[26]~input_o ;
wire \dp_inst|mplier_reg[25]~feeder_combout ;
wire \multiplier[25]~input_o ;
wire \dp_inst|mplier_reg[24]~feeder_combout ;
wire \multiplier[24]~input_o ;
wire \dp_inst|mplier_reg[23]~feeder_combout ;
wire \multiplier[23]~input_o ;
wire \dp_inst|mplier_reg[22]~feeder_combout ;
wire \multiplier[22]~input_o ;
wire \dp_inst|mplier_reg[21]~feeder_combout ;
wire \multiplier[21]~input_o ;
wire \dp_inst|mplier_reg[20]~feeder_combout ;
wire \multiplier[20]~input_o ;
wire \dp_inst|mplier_reg[19]~feeder_combout ;
wire \multiplier[19]~input_o ;
wire \dp_inst|mplier_reg[18]~feeder_combout ;
wire \multiplier[18]~input_o ;
wire \dp_inst|mplier_reg[17]~feeder_combout ;
wire \multiplier[17]~input_o ;
wire \dp_inst|mplier_reg[16]~feeder_combout ;
wire \multiplier[16]~input_o ;
wire \dp_inst|mplier_reg[15]~feeder_combout ;
wire \multiplier[15]~input_o ;
wire \dp_inst|mplier_reg[14]~feeder_combout ;
wire \multiplier[14]~input_o ;
wire \dp_inst|mplier_reg[13]~feeder_combout ;
wire \multiplier[13]~input_o ;
wire \dp_inst|mplier_reg[12]~feeder_combout ;
wire \multiplier[12]~input_o ;
wire \dp_inst|mplier_reg[11]~feeder_combout ;
wire \multiplier[11]~input_o ;
wire \dp_inst|mplier_reg[10]~feeder_combout ;
wire \multiplier[10]~input_o ;
wire \dp_inst|mplier_reg[9]~feeder_combout ;
wire \multiplier[9]~input_o ;
wire \dp_inst|mplier_reg[8]~feeder_combout ;
wire \multiplier[8]~input_o ;
wire \dp_inst|mplier_reg[7]~feeder_combout ;
wire \multiplier[7]~input_o ;
wire \dp_inst|mplier_reg[6]~feeder_combout ;
wire \multiplier[6]~input_o ;
wire \dp_inst|mplier_reg[5]~feeder_combout ;
wire \multiplier[5]~input_o ;
wire \dp_inst|mplier_reg[4]~feeder_combout ;
wire \multiplier[4]~input_o ;
wire \dp_inst|mplier_reg[3]~feeder_combout ;
wire \multiplier[3]~input_o ;
wire \dp_inst|mplier_reg[2]~feeder_combout ;
wire \multiplier[2]~input_o ;
wire \dp_inst|mplier_reg[1]~feeder_combout ;
wire \multiplier[1]~input_o ;
wire \dp_inst|mplier_reg[0]~feeder_combout ;
wire \multiplier[0]~input_o ;
wire \dp_inst|prod_reg[17]~0_combout ;
wire \dp_inst|prod_reg[17]~1_combout ;
wire \dp_inst|mcand_reg[1]~feeder_combout ;
wire \multiplicand[1]~input_o ;
wire \dp_inst|adder_inst|Add0~2 ;
wire \dp_inst|adder_inst|Add0~5_sumout ;
wire \dp_inst|mcand_reg[2]~feeder_combout ;
wire \multiplicand[2]~input_o ;
wire \dp_inst|adder_inst|Add0~6 ;
wire \dp_inst|adder_inst|Add0~9_sumout ;
wire \dp_inst|mcand_reg[3]~feeder_combout ;
wire \multiplicand[3]~input_o ;
wire \dp_inst|adder_inst|Add0~10 ;
wire \dp_inst|adder_inst|Add0~13_sumout ;
wire \dp_inst|mcand_reg[4]~feeder_combout ;
wire \multiplicand[4]~input_o ;
wire \dp_inst|adder_inst|Add0~14 ;
wire \dp_inst|adder_inst|Add0~17_sumout ;
wire \dp_inst|mcand_reg[5]~feeder_combout ;
wire \multiplicand[5]~input_o ;
wire \dp_inst|adder_inst|Add0~18 ;
wire \dp_inst|adder_inst|Add0~21_sumout ;
wire \dp_inst|mcand_reg[6]~feeder_combout ;
wire \multiplicand[6]~input_o ;
wire \dp_inst|adder_inst|Add0~22 ;
wire \dp_inst|adder_inst|Add0~25_sumout ;
wire \dp_inst|mcand_reg[7]~feeder_combout ;
wire \multiplicand[7]~input_o ;
wire \dp_inst|adder_inst|Add0~26 ;
wire \dp_inst|adder_inst|Add0~29_sumout ;
wire \dp_inst|mcand_reg[8]~feeder_combout ;
wire \multiplicand[8]~input_o ;
wire \dp_inst|adder_inst|Add0~30 ;
wire \dp_inst|adder_inst|Add0~33_sumout ;
wire \dp_inst|mcand_reg[9]~feeder_combout ;
wire \multiplicand[9]~input_o ;
wire \dp_inst|adder_inst|Add0~34 ;
wire \dp_inst|adder_inst|Add0~37_sumout ;
wire \dp_inst|mcand_reg[10]~feeder_combout ;
wire \multiplicand[10]~input_o ;
wire \dp_inst|adder_inst|Add0~38 ;
wire \dp_inst|adder_inst|Add0~41_sumout ;
wire \dp_inst|mcand_reg[11]~feeder_combout ;
wire \multiplicand[11]~input_o ;
wire \dp_inst|adder_inst|Add0~42 ;
wire \dp_inst|adder_inst|Add0~45_sumout ;
wire \dp_inst|mcand_reg[12]~feeder_combout ;
wire \multiplicand[12]~input_o ;
wire \dp_inst|adder_inst|Add0~46 ;
wire \dp_inst|adder_inst|Add0~49_sumout ;
wire \dp_inst|mcand_reg[13]~feeder_combout ;
wire \multiplicand[13]~input_o ;
wire \dp_inst|adder_inst|Add0~50 ;
wire \dp_inst|adder_inst|Add0~53_sumout ;
wire \dp_inst|mcand_reg[14]~feeder_combout ;
wire \multiplicand[14]~input_o ;
wire \dp_inst|adder_inst|Add0~54 ;
wire \dp_inst|adder_inst|Add0~57_sumout ;
wire \dp_inst|mcand_reg[15]~feeder_combout ;
wire \multiplicand[15]~input_o ;
wire \dp_inst|adder_inst|Add0~58 ;
wire \dp_inst|adder_inst|Add0~61_sumout ;
wire \dp_inst|mcand_reg[16]~feeder_combout ;
wire \multiplicand[16]~input_o ;
wire \dp_inst|adder_inst|Add0~62 ;
wire \dp_inst|adder_inst|Add0~65_sumout ;
wire \dp_inst|mcand_reg[17]~feeder_combout ;
wire \multiplicand[17]~input_o ;
wire \dp_inst|adder_inst|Add0~66 ;
wire \dp_inst|adder_inst|Add0~69_sumout ;
wire \dp_inst|mcand_reg[18]~feeder_combout ;
wire \multiplicand[18]~input_o ;
wire \dp_inst|adder_inst|Add0~70 ;
wire \dp_inst|adder_inst|Add0~73_sumout ;
wire \dp_inst|mcand_reg[19]~feeder_combout ;
wire \multiplicand[19]~input_o ;
wire \dp_inst|adder_inst|Add0~74 ;
wire \dp_inst|adder_inst|Add0~77_sumout ;
wire \dp_inst|mcand_reg[20]~feeder_combout ;
wire \multiplicand[20]~input_o ;
wire \dp_inst|adder_inst|Add0~78 ;
wire \dp_inst|adder_inst|Add0~81_sumout ;
wire \dp_inst|mcand_reg[21]~feeder_combout ;
wire \multiplicand[21]~input_o ;
wire \dp_inst|adder_inst|Add0~82 ;
wire \dp_inst|adder_inst|Add0~85_sumout ;
wire \dp_inst|mcand_reg[22]~feeder_combout ;
wire \multiplicand[22]~input_o ;
wire \dp_inst|adder_inst|Add0~86 ;
wire \dp_inst|adder_inst|Add0~89_sumout ;
wire \dp_inst|mcand_reg[23]~feeder_combout ;
wire \multiplicand[23]~input_o ;
wire \dp_inst|adder_inst|Add0~90 ;
wire \dp_inst|adder_inst|Add0~93_sumout ;
wire \dp_inst|mcand_reg[24]~feeder_combout ;
wire \multiplicand[24]~input_o ;
wire \dp_inst|adder_inst|Add0~94 ;
wire \dp_inst|adder_inst|Add0~97_sumout ;
wire \dp_inst|mcand_reg[25]~feeder_combout ;
wire \multiplicand[25]~input_o ;
wire \dp_inst|adder_inst|Add0~98 ;
wire \dp_inst|adder_inst|Add0~101_sumout ;
wire \dp_inst|mcand_reg[26]~feeder_combout ;
wire \multiplicand[26]~input_o ;
wire \dp_inst|adder_inst|Add0~102 ;
wire \dp_inst|adder_inst|Add0~105_sumout ;
wire \dp_inst|mcand_reg[27]~feeder_combout ;
wire \multiplicand[27]~input_o ;
wire \dp_inst|adder_inst|Add0~106 ;
wire \dp_inst|adder_inst|Add0~109_sumout ;
wire \dp_inst|mcand_reg[28]~feeder_combout ;
wire \multiplicand[28]~input_o ;
wire \dp_inst|adder_inst|Add0~110 ;
wire \dp_inst|adder_inst|Add0~113_sumout ;
wire \dp_inst|mcand_reg[29]~feeder_combout ;
wire \multiplicand[29]~input_o ;
wire \dp_inst|adder_inst|Add0~114 ;
wire \dp_inst|adder_inst|Add0~117_sumout ;
wire \dp_inst|mcand_reg[30]~feeder_combout ;
wire \multiplicand[30]~input_o ;
wire \dp_inst|adder_inst|Add0~118 ;
wire \dp_inst|adder_inst|Add0~121_sumout ;
wire \dp_inst|mcand_reg[31]~feeder_combout ;
wire \multiplicand[31]~input_o ;
wire \dp_inst|adder_inst|Add0~122 ;
wire \dp_inst|adder_inst|Add0~125_sumout ;
wire \ctrl_inst|state~11_combout ;
wire \dp_inst|adder_inst|Add0~126 ;
wire \dp_inst|adder_inst|Add0~129_sumout ;
wire \dp_inst|adder_inst|Add0~130 ;
wire \dp_inst|adder_inst|Add0~133_sumout ;
wire \dp_inst|adder_inst|Add0~134 ;
wire \dp_inst|adder_inst|Add0~137_sumout ;
wire \dp_inst|adder_inst|Add0~138 ;
wire \dp_inst|adder_inst|Add0~141_sumout ;
wire \dp_inst|adder_inst|Add0~142 ;
wire \dp_inst|adder_inst|Add0~145_sumout ;
wire \dp_inst|mcand_reg[37]~feeder_combout ;
wire \dp_inst|adder_inst|Add0~146 ;
wire \dp_inst|adder_inst|Add0~149_sumout ;
wire \dp_inst|adder_inst|Add0~150 ;
wire \dp_inst|adder_inst|Add0~153_sumout ;
wire \dp_inst|adder_inst|Add0~154 ;
wire \dp_inst|adder_inst|Add0~157_sumout ;
wire \dp_inst|adder_inst|Add0~158 ;
wire \dp_inst|adder_inst|Add0~161_sumout ;
wire \dp_inst|adder_inst|Add0~162 ;
wire \dp_inst|adder_inst|Add0~165_sumout ;
wire \dp_inst|adder_inst|Add0~166 ;
wire \dp_inst|adder_inst|Add0~169_sumout ;
wire \dp_inst|adder_inst|Add0~170 ;
wire \dp_inst|adder_inst|Add0~173_sumout ;
wire \dp_inst|adder_inst|Add0~174 ;
wire \dp_inst|adder_inst|Add0~177_sumout ;
wire \dp_inst|adder_inst|Add0~178 ;
wire \dp_inst|adder_inst|Add0~181_sumout ;
wire \dp_inst|adder_inst|Add0~182 ;
wire \dp_inst|adder_inst|Add0~185_sumout ;
wire \dp_inst|adder_inst|Add0~186 ;
wire \dp_inst|adder_inst|Add0~189_sumout ;
wire \dp_inst|adder_inst|Add0~190 ;
wire \dp_inst|adder_inst|Add0~193_sumout ;
wire \dp_inst|adder_inst|Add0~194 ;
wire \dp_inst|adder_inst|Add0~197_sumout ;
wire \dp_inst|adder_inst|Add0~198 ;
wire \dp_inst|adder_inst|Add0~201_sumout ;
wire \dp_inst|adder_inst|Add0~202 ;
wire \dp_inst|adder_inst|Add0~205_sumout ;
wire \dp_inst|adder_inst|Add0~206 ;
wire \dp_inst|adder_inst|Add0~209_sumout ;
wire \dp_inst|adder_inst|Add0~210 ;
wire \dp_inst|adder_inst|Add0~213_sumout ;
wire \dp_inst|adder_inst|Add0~214 ;
wire \dp_inst|adder_inst|Add0~217_sumout ;
wire \dp_inst|adder_inst|Add0~218 ;
wire \dp_inst|adder_inst|Add0~221_sumout ;
wire \dp_inst|adder_inst|Add0~222 ;
wire \dp_inst|adder_inst|Add0~225_sumout ;
wire \dp_inst|adder_inst|Add0~226 ;
wire \dp_inst|adder_inst|Add0~229_sumout ;
wire \dp_inst|adder_inst|Add0~230 ;
wire \dp_inst|adder_inst|Add0~233_sumout ;
wire \dp_inst|adder_inst|Add0~234 ;
wire \dp_inst|adder_inst|Add0~237_sumout ;
wire \dp_inst|adder_inst|Add0~238 ;
wire \dp_inst|adder_inst|Add0~241_sumout ;
wire \dp_inst|adder_inst|Add0~242 ;
wire \dp_inst|adder_inst|Add0~245_sumout ;
wire \dp_inst|adder_inst|Add0~246 ;
wire \dp_inst|adder_inst|Add0~249_sumout ;
wire \dp_inst|adder_inst|Add0~250 ;
wire \dp_inst|adder_inst|Add0~253_sumout ;
wire \ctrl_inst|busy~0_combout ;
wire [63:0] \dp_inst|prod_reg ;
wire [31:0] \dp_inst|mplier_reg ;
wire [63:0] \dp_inst|mcand_reg ;
wire [5:0] \dp_inst|counter_inst|value ;


// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \product[0]~output (
	.i(\dp_inst|prod_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[0]),
	.obar());
// synopsys translate_off
defparam \product[0]~output .bus_hold = "false";
defparam \product[0]~output .open_drain_output = "false";
defparam \product[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N5
cyclonev_io_obuf \product[1]~output (
	.i(\dp_inst|prod_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[1]),
	.obar());
// synopsys translate_off
defparam \product[1]~output .bus_hold = "false";
defparam \product[1]~output .open_drain_output = "false";
defparam \product[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N22
cyclonev_io_obuf \product[2]~output (
	.i(\dp_inst|prod_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[2]),
	.obar());
// synopsys translate_off
defparam \product[2]~output .bus_hold = "false";
defparam \product[2]~output .open_drain_output = "false";
defparam \product[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \product[3]~output (
	.i(\dp_inst|prod_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[3]),
	.obar());
// synopsys translate_off
defparam \product[3]~output .bus_hold = "false";
defparam \product[3]~output .open_drain_output = "false";
defparam \product[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \product[4]~output (
	.i(\dp_inst|prod_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[4]),
	.obar());
// synopsys translate_off
defparam \product[4]~output .bus_hold = "false";
defparam \product[4]~output .open_drain_output = "false";
defparam \product[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N22
cyclonev_io_obuf \product[5]~output (
	.i(\dp_inst|prod_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[5]),
	.obar());
// synopsys translate_off
defparam \product[5]~output .bus_hold = "false";
defparam \product[5]~output .open_drain_output = "false";
defparam \product[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \product[6]~output (
	.i(\dp_inst|prod_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[6]),
	.obar());
// synopsys translate_off
defparam \product[6]~output .bus_hold = "false";
defparam \product[6]~output .open_drain_output = "false";
defparam \product[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \product[7]~output (
	.i(\dp_inst|prod_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[7]),
	.obar());
// synopsys translate_off
defparam \product[7]~output .bus_hold = "false";
defparam \product[7]~output .open_drain_output = "false";
defparam \product[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \product[8]~output (
	.i(\dp_inst|prod_reg [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[8]),
	.obar());
// synopsys translate_off
defparam \product[8]~output .bus_hold = "false";
defparam \product[8]~output .open_drain_output = "false";
defparam \product[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \product[9]~output (
	.i(\dp_inst|prod_reg [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[9]),
	.obar());
// synopsys translate_off
defparam \product[9]~output .bus_hold = "false";
defparam \product[9]~output .open_drain_output = "false";
defparam \product[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \product[10]~output (
	.i(\dp_inst|prod_reg [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[10]),
	.obar());
// synopsys translate_off
defparam \product[10]~output .bus_hold = "false";
defparam \product[10]~output .open_drain_output = "false";
defparam \product[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \product[11]~output (
	.i(\dp_inst|prod_reg [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[11]),
	.obar());
// synopsys translate_off
defparam \product[11]~output .bus_hold = "false";
defparam \product[11]~output .open_drain_output = "false";
defparam \product[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \product[12]~output (
	.i(\dp_inst|prod_reg [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[12]),
	.obar());
// synopsys translate_off
defparam \product[12]~output .bus_hold = "false";
defparam \product[12]~output .open_drain_output = "false";
defparam \product[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \product[13]~output (
	.i(\dp_inst|prod_reg [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[13]),
	.obar());
// synopsys translate_off
defparam \product[13]~output .bus_hold = "false";
defparam \product[13]~output .open_drain_output = "false";
defparam \product[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \product[14]~output (
	.i(\dp_inst|prod_reg [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[14]),
	.obar());
// synopsys translate_off
defparam \product[14]~output .bus_hold = "false";
defparam \product[14]~output .open_drain_output = "false";
defparam \product[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \product[15]~output (
	.i(\dp_inst|prod_reg [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[15]),
	.obar());
// synopsys translate_off
defparam \product[15]~output .bus_hold = "false";
defparam \product[15]~output .open_drain_output = "false";
defparam \product[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \product[16]~output (
	.i(\dp_inst|prod_reg [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[16]),
	.obar());
// synopsys translate_off
defparam \product[16]~output .bus_hold = "false";
defparam \product[16]~output .open_drain_output = "false";
defparam \product[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \product[17]~output (
	.i(\dp_inst|prod_reg [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[17]),
	.obar());
// synopsys translate_off
defparam \product[17]~output .bus_hold = "false";
defparam \product[17]~output .open_drain_output = "false";
defparam \product[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \product[18]~output (
	.i(\dp_inst|prod_reg [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[18]),
	.obar());
// synopsys translate_off
defparam \product[18]~output .bus_hold = "false";
defparam \product[18]~output .open_drain_output = "false";
defparam \product[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \product[19]~output (
	.i(\dp_inst|prod_reg [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[19]),
	.obar());
// synopsys translate_off
defparam \product[19]~output .bus_hold = "false";
defparam \product[19]~output .open_drain_output = "false";
defparam \product[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \product[20]~output (
	.i(\dp_inst|prod_reg [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[20]),
	.obar());
// synopsys translate_off
defparam \product[20]~output .bus_hold = "false";
defparam \product[20]~output .open_drain_output = "false";
defparam \product[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \product[21]~output (
	.i(\dp_inst|prod_reg [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[21]),
	.obar());
// synopsys translate_off
defparam \product[21]~output .bus_hold = "false";
defparam \product[21]~output .open_drain_output = "false";
defparam \product[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \product[22]~output (
	.i(\dp_inst|prod_reg [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[22]),
	.obar());
// synopsys translate_off
defparam \product[22]~output .bus_hold = "false";
defparam \product[22]~output .open_drain_output = "false";
defparam \product[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \product[23]~output (
	.i(\dp_inst|prod_reg [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[23]),
	.obar());
// synopsys translate_off
defparam \product[23]~output .bus_hold = "false";
defparam \product[23]~output .open_drain_output = "false";
defparam \product[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \product[24]~output (
	.i(\dp_inst|prod_reg [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[24]),
	.obar());
// synopsys translate_off
defparam \product[24]~output .bus_hold = "false";
defparam \product[24]~output .open_drain_output = "false";
defparam \product[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \product[25]~output (
	.i(\dp_inst|prod_reg [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[25]),
	.obar());
// synopsys translate_off
defparam \product[25]~output .bus_hold = "false";
defparam \product[25]~output .open_drain_output = "false";
defparam \product[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N45
cyclonev_io_obuf \product[26]~output (
	.i(\dp_inst|prod_reg [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[26]),
	.obar());
// synopsys translate_off
defparam \product[26]~output .bus_hold = "false";
defparam \product[26]~output .open_drain_output = "false";
defparam \product[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N5
cyclonev_io_obuf \product[27]~output (
	.i(\dp_inst|prod_reg [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[27]),
	.obar());
// synopsys translate_off
defparam \product[27]~output .bus_hold = "false";
defparam \product[27]~output .open_drain_output = "false";
defparam \product[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \product[28]~output (
	.i(\dp_inst|prod_reg [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[28]),
	.obar());
// synopsys translate_off
defparam \product[28]~output .bus_hold = "false";
defparam \product[28]~output .open_drain_output = "false";
defparam \product[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \product[29]~output (
	.i(\dp_inst|prod_reg [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[29]),
	.obar());
// synopsys translate_off
defparam \product[29]~output .bus_hold = "false";
defparam \product[29]~output .open_drain_output = "false";
defparam \product[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \product[30]~output (
	.i(\dp_inst|prod_reg [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[30]),
	.obar());
// synopsys translate_off
defparam \product[30]~output .bus_hold = "false";
defparam \product[30]~output .open_drain_output = "false";
defparam \product[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \product[31]~output (
	.i(\dp_inst|prod_reg [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[31]),
	.obar());
// synopsys translate_off
defparam \product[31]~output .bus_hold = "false";
defparam \product[31]~output .open_drain_output = "false";
defparam \product[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \product[32]~output (
	.i(\dp_inst|prod_reg [32]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[32]),
	.obar());
// synopsys translate_off
defparam \product[32]~output .bus_hold = "false";
defparam \product[32]~output .open_drain_output = "false";
defparam \product[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \product[33]~output (
	.i(\dp_inst|prod_reg [33]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[33]),
	.obar());
// synopsys translate_off
defparam \product[33]~output .bus_hold = "false";
defparam \product[33]~output .open_drain_output = "false";
defparam \product[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \product[34]~output (
	.i(\dp_inst|prod_reg [34]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[34]),
	.obar());
// synopsys translate_off
defparam \product[34]~output .bus_hold = "false";
defparam \product[34]~output .open_drain_output = "false";
defparam \product[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \product[35]~output (
	.i(\dp_inst|prod_reg [35]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[35]),
	.obar());
// synopsys translate_off
defparam \product[35]~output .bus_hold = "false";
defparam \product[35]~output .open_drain_output = "false";
defparam \product[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \product[36]~output (
	.i(\dp_inst|prod_reg [36]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[36]),
	.obar());
// synopsys translate_off
defparam \product[36]~output .bus_hold = "false";
defparam \product[36]~output .open_drain_output = "false";
defparam \product[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \product[37]~output (
	.i(\dp_inst|prod_reg [37]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[37]),
	.obar());
// synopsys translate_off
defparam \product[37]~output .bus_hold = "false";
defparam \product[37]~output .open_drain_output = "false";
defparam \product[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \product[38]~output (
	.i(\dp_inst|prod_reg [38]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[38]),
	.obar());
// synopsys translate_off
defparam \product[38]~output .bus_hold = "false";
defparam \product[38]~output .open_drain_output = "false";
defparam \product[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \product[39]~output (
	.i(\dp_inst|prod_reg [39]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[39]),
	.obar());
// synopsys translate_off
defparam \product[39]~output .bus_hold = "false";
defparam \product[39]~output .open_drain_output = "false";
defparam \product[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \product[40]~output (
	.i(\dp_inst|prod_reg [40]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[40]),
	.obar());
// synopsys translate_off
defparam \product[40]~output .bus_hold = "false";
defparam \product[40]~output .open_drain_output = "false";
defparam \product[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \product[41]~output (
	.i(\dp_inst|prod_reg [41]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[41]),
	.obar());
// synopsys translate_off
defparam \product[41]~output .bus_hold = "false";
defparam \product[41]~output .open_drain_output = "false";
defparam \product[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \product[42]~output (
	.i(\dp_inst|prod_reg [42]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[42]),
	.obar());
// synopsys translate_off
defparam \product[42]~output .bus_hold = "false";
defparam \product[42]~output .open_drain_output = "false";
defparam \product[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \product[43]~output (
	.i(\dp_inst|prod_reg [43]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[43]),
	.obar());
// synopsys translate_off
defparam \product[43]~output .bus_hold = "false";
defparam \product[43]~output .open_drain_output = "false";
defparam \product[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \product[44]~output (
	.i(\dp_inst|prod_reg [44]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[44]),
	.obar());
// synopsys translate_off
defparam \product[44]~output .bus_hold = "false";
defparam \product[44]~output .open_drain_output = "false";
defparam \product[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \product[45]~output (
	.i(\dp_inst|prod_reg [45]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[45]),
	.obar());
// synopsys translate_off
defparam \product[45]~output .bus_hold = "false";
defparam \product[45]~output .open_drain_output = "false";
defparam \product[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \product[46]~output (
	.i(\dp_inst|prod_reg [46]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[46]),
	.obar());
// synopsys translate_off
defparam \product[46]~output .bus_hold = "false";
defparam \product[46]~output .open_drain_output = "false";
defparam \product[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \product[47]~output (
	.i(\dp_inst|prod_reg [47]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[47]),
	.obar());
// synopsys translate_off
defparam \product[47]~output .bus_hold = "false";
defparam \product[47]~output .open_drain_output = "false";
defparam \product[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \product[48]~output (
	.i(\dp_inst|prod_reg [48]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[48]),
	.obar());
// synopsys translate_off
defparam \product[48]~output .bus_hold = "false";
defparam \product[48]~output .open_drain_output = "false";
defparam \product[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \product[49]~output (
	.i(\dp_inst|prod_reg [49]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[49]),
	.obar());
// synopsys translate_off
defparam \product[49]~output .bus_hold = "false";
defparam \product[49]~output .open_drain_output = "false";
defparam \product[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \product[50]~output (
	.i(\dp_inst|prod_reg [50]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[50]),
	.obar());
// synopsys translate_off
defparam \product[50]~output .bus_hold = "false";
defparam \product[50]~output .open_drain_output = "false";
defparam \product[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \product[51]~output (
	.i(\dp_inst|prod_reg [51]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[51]),
	.obar());
// synopsys translate_off
defparam \product[51]~output .bus_hold = "false";
defparam \product[51]~output .open_drain_output = "false";
defparam \product[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \product[52]~output (
	.i(\dp_inst|prod_reg [52]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[52]),
	.obar());
// synopsys translate_off
defparam \product[52]~output .bus_hold = "false";
defparam \product[52]~output .open_drain_output = "false";
defparam \product[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \product[53]~output (
	.i(\dp_inst|prod_reg [53]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[53]),
	.obar());
// synopsys translate_off
defparam \product[53]~output .bus_hold = "false";
defparam \product[53]~output .open_drain_output = "false";
defparam \product[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \product[54]~output (
	.i(\dp_inst|prod_reg [54]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[54]),
	.obar());
// synopsys translate_off
defparam \product[54]~output .bus_hold = "false";
defparam \product[54]~output .open_drain_output = "false";
defparam \product[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \product[55]~output (
	.i(\dp_inst|prod_reg [55]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[55]),
	.obar());
// synopsys translate_off
defparam \product[55]~output .bus_hold = "false";
defparam \product[55]~output .open_drain_output = "false";
defparam \product[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \product[56]~output (
	.i(\dp_inst|prod_reg [56]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[56]),
	.obar());
// synopsys translate_off
defparam \product[56]~output .bus_hold = "false";
defparam \product[56]~output .open_drain_output = "false";
defparam \product[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \product[57]~output (
	.i(\dp_inst|prod_reg [57]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[57]),
	.obar());
// synopsys translate_off
defparam \product[57]~output .bus_hold = "false";
defparam \product[57]~output .open_drain_output = "false";
defparam \product[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \product[58]~output (
	.i(\dp_inst|prod_reg [58]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[58]),
	.obar());
// synopsys translate_off
defparam \product[58]~output .bus_hold = "false";
defparam \product[58]~output .open_drain_output = "false";
defparam \product[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \product[59]~output (
	.i(\dp_inst|prod_reg [59]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[59]),
	.obar());
// synopsys translate_off
defparam \product[59]~output .bus_hold = "false";
defparam \product[59]~output .open_drain_output = "false";
defparam \product[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \product[60]~output (
	.i(\dp_inst|prod_reg [60]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[60]),
	.obar());
// synopsys translate_off
defparam \product[60]~output .bus_hold = "false";
defparam \product[60]~output .open_drain_output = "false";
defparam \product[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \product[61]~output (
	.i(\dp_inst|prod_reg [61]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[61]),
	.obar());
// synopsys translate_off
defparam \product[61]~output .bus_hold = "false";
defparam \product[61]~output .open_drain_output = "false";
defparam \product[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \product[62]~output (
	.i(\dp_inst|prod_reg [62]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[62]),
	.obar());
// synopsys translate_off
defparam \product[62]~output .bus_hold = "false";
defparam \product[62]~output .open_drain_output = "false";
defparam \product[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \product[63]~output (
	.i(\dp_inst|prod_reg [63]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(product[63]),
	.obar());
// synopsys translate_off
defparam \product[63]~output .bus_hold = "false";
defparam \product[63]~output .open_drain_output = "false";
defparam \product[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \busy~output (
	.i(!\ctrl_inst|busy~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(busy),
	.obar());
// synopsys translate_off
defparam \busy~output .bus_hold = "false";
defparam \busy~output .open_drain_output = "false";
defparam \busy~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \done~output (
	.i(\ctrl_inst|state.DONE~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(done),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
defparam \done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N52
cyclonev_io_ibuf \multiplicand[0]~input (
	.i(multiplicand[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[0]~input_o ));
// synopsys translate_off
defparam \multiplicand[0]~input .bus_hold = "false";
defparam \multiplicand[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N4
cyclonev_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N21
cyclonev_lcell_comb \dp_inst|counter_inst|value~1 (
// Equation(s):
// \dp_inst|counter_inst|value~1_combout  = ( \dp_inst|counter_inst|value [5] & ( \ctrl_inst|state.LOAD~q  & ( !\rst~input_o  ) ) ) # ( !\dp_inst|counter_inst|value [5] & ( \ctrl_inst|state.LOAD~q  & ( !\rst~input_o  ) ) ) # ( \dp_inst|counter_inst|value [5] 
// & ( !\ctrl_inst|state.LOAD~q  & ( (!\dp_inst|counter_inst|Equal0~0_combout  & !\rst~input_o ) ) ) ) # ( !\dp_inst|counter_inst|value [5] & ( !\ctrl_inst|state.LOAD~q  & ( (\dp_inst|counter_inst|Equal0~0_combout  & !\rst~input_o ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|counter_inst|Equal0~0_combout ),
	.datad(!\rst~input_o ),
	.datae(!\dp_inst|counter_inst|value [5]),
	.dataf(!\ctrl_inst|state.LOAD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|counter_inst|value~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|counter_inst|value~1 .extended_lut = "off";
defparam \dp_inst|counter_inst|value~1 .lut_mask = 64'h0F00F000FF00FF00;
defparam \dp_inst|counter_inst|value~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N27
cyclonev_lcell_comb \dp_inst|counter_inst|value[3]~0 (
// Equation(s):
// \dp_inst|counter_inst|value[3]~0_combout  = ( \ctrl_inst|state.RUN~q  ) # ( !\ctrl_inst|state.RUN~q  & ( (\ctrl_inst|state.LOAD~q ) # (\rst~input_o ) ) )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(!\ctrl_inst|state.LOAD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctrl_inst|state.RUN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|counter_inst|value[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|counter_inst|value[3]~0 .extended_lut = "off";
defparam \dp_inst|counter_inst|value[3]~0 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \dp_inst|counter_inst|value[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N23
dffeas \dp_inst|counter_inst|value[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|counter_inst|value~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|counter_inst|value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|counter_inst|value[5] .is_wysiwyg = "true";
defparam \dp_inst|counter_inst|value[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N36
cyclonev_lcell_comb \ctrl_inst|state~9 (
// Equation(s):
// \ctrl_inst|state~9_combout  = ( !\dp_inst|counter_inst|value [5] & ( \ctrl_inst|state.RUN~q  & ( (!\rst~input_o  & \dp_inst|counter_inst|Equal0~0_combout ) ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\dp_inst|counter_inst|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dp_inst|counter_inst|value [5]),
	.dataf(!\ctrl_inst|state.RUN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_inst|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_inst|state~9 .extended_lut = "off";
defparam \ctrl_inst|state~9 .lut_mask = 64'h0000000022220000;
defparam \ctrl_inst|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N38
dffeas \ctrl_inst|state.DONE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ctrl_inst|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_inst|state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_inst|state.DONE .is_wysiwyg = "true";
defparam \ctrl_inst|state.DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N33
cyclonev_lcell_comb \ctrl_inst|state~8 (
// Equation(s):
// \ctrl_inst|state~8_combout  = ( \ctrl_inst|state.IDLE~q  & ( !\ctrl_inst|state.DONE~q  & ( !\rst~input_o  ) ) ) # ( !\ctrl_inst|state.IDLE~q  & ( !\ctrl_inst|state.DONE~q  & ( (!\rst~input_o  & \start~input_o ) ) ) )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(!\start~input_o ),
	.datad(gnd),
	.datae(!\ctrl_inst|state.IDLE~q ),
	.dataf(!\ctrl_inst|state.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_inst|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_inst|state~8 .extended_lut = "off";
defparam \ctrl_inst|state~8 .lut_mask = 64'h0A0AAAAA00000000;
defparam \ctrl_inst|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N35
dffeas \ctrl_inst|state.IDLE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ctrl_inst|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_inst|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_inst|state.IDLE .is_wysiwyg = "true";
defparam \ctrl_inst|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N24
cyclonev_lcell_comb \ctrl_inst|state~10 (
// Equation(s):
// \ctrl_inst|state~10_combout  = (!\rst~input_o  & (!\ctrl_inst|state.IDLE~q  & \start~input_o ))

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(!\ctrl_inst|state.IDLE~q ),
	.datad(!\start~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_inst|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_inst|state~10 .extended_lut = "off";
defparam \ctrl_inst|state~10 .lut_mask = 64'h00A000A000A000A0;
defparam \ctrl_inst|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N26
dffeas \ctrl_inst|state.LOAD (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ctrl_inst|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_inst|state.LOAD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_inst|state.LOAD .is_wysiwyg = "true";
defparam \ctrl_inst|state.LOAD .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N3
cyclonev_lcell_comb \dp_inst|counter_inst|value~6 (
// Equation(s):
// \dp_inst|counter_inst|value~6_combout  = ( !\ctrl_inst|state.LOAD~q  & ( (!\rst~input_o  & !\dp_inst|counter_inst|value [0]) ) )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dp_inst|counter_inst|value [0]),
	.datae(gnd),
	.dataf(!\ctrl_inst|state.LOAD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|counter_inst|value~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|counter_inst|value~6 .extended_lut = "off";
defparam \dp_inst|counter_inst|value~6 .lut_mask = 64'hAA00AA0000000000;
defparam \dp_inst|counter_inst|value~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N5
dffeas \dp_inst|counter_inst|value[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|counter_inst|value~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|counter_inst|value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|counter_inst|value[0] .is_wysiwyg = "true";
defparam \dp_inst|counter_inst|value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N21
cyclonev_lcell_comb \dp_inst|counter_inst|value~5 (
// Equation(s):
// \dp_inst|counter_inst|value~5_combout  = ( \dp_inst|counter_inst|value [0] & ( (!\rst~input_o  & (!\ctrl_inst|state.LOAD~q  & \dp_inst|counter_inst|value [1])) ) ) # ( !\dp_inst|counter_inst|value [0] & ( (!\rst~input_o  & (!\ctrl_inst|state.LOAD~q  & 
// !\dp_inst|counter_inst|value [1])) ) )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(!\ctrl_inst|state.LOAD~q ),
	.datad(!\dp_inst|counter_inst|value [1]),
	.datae(gnd),
	.dataf(!\dp_inst|counter_inst|value [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|counter_inst|value~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|counter_inst|value~5 .extended_lut = "off";
defparam \dp_inst|counter_inst|value~5 .lut_mask = 64'hA000A00000A000A0;
defparam \dp_inst|counter_inst|value~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N23
dffeas \dp_inst|counter_inst|value[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|counter_inst|value~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|counter_inst|value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|counter_inst|value[1] .is_wysiwyg = "true";
defparam \dp_inst|counter_inst|value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N18
cyclonev_lcell_comb \dp_inst|counter_inst|value~4 (
// Equation(s):
// \dp_inst|counter_inst|value~4_combout  = ( !\ctrl_inst|state.LOAD~q  & ( (!\rst~input_o  & (!\dp_inst|counter_inst|value [2] $ (((\dp_inst|counter_inst|value [1]) # (\dp_inst|counter_inst|value [0]))))) ) )

	.dataa(!\rst~input_o ),
	.datab(!\dp_inst|counter_inst|value [0]),
	.datac(!\dp_inst|counter_inst|value [1]),
	.datad(!\dp_inst|counter_inst|value [2]),
	.datae(gnd),
	.dataf(!\ctrl_inst|state.LOAD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|counter_inst|value~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|counter_inst|value~4 .extended_lut = "off";
defparam \dp_inst|counter_inst|value~4 .lut_mask = 64'h802A802A00000000;
defparam \dp_inst|counter_inst|value~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N20
dffeas \dp_inst|counter_inst|value[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|counter_inst|value~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|counter_inst|value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|counter_inst|value[2] .is_wysiwyg = "true";
defparam \dp_inst|counter_inst|value[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N24
cyclonev_lcell_comb \dp_inst|counter_inst|value~3 (
// Equation(s):
// \dp_inst|counter_inst|value~3_combout  = ( \dp_inst|counter_inst|value [3] & ( \dp_inst|counter_inst|value [2] & ( (!\rst~input_o  & !\ctrl_inst|state.LOAD~q ) ) ) ) # ( \dp_inst|counter_inst|value [3] & ( !\dp_inst|counter_inst|value [2] & ( 
// (!\rst~input_o  & (!\ctrl_inst|state.LOAD~q  & ((\dp_inst|counter_inst|value [0]) # (\dp_inst|counter_inst|value [1])))) ) ) ) # ( !\dp_inst|counter_inst|value [3] & ( !\dp_inst|counter_inst|value [2] & ( (!\dp_inst|counter_inst|value [1] & 
// (!\dp_inst|counter_inst|value [0] & (!\rst~input_o  & !\ctrl_inst|state.LOAD~q ))) ) ) )

	.dataa(!\dp_inst|counter_inst|value [1]),
	.datab(!\dp_inst|counter_inst|value [0]),
	.datac(!\rst~input_o ),
	.datad(!\ctrl_inst|state.LOAD~q ),
	.datae(!\dp_inst|counter_inst|value [3]),
	.dataf(!\dp_inst|counter_inst|value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|counter_inst|value~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|counter_inst|value~3 .extended_lut = "off";
defparam \dp_inst|counter_inst|value~3 .lut_mask = 64'h800070000000F000;
defparam \dp_inst|counter_inst|value~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N26
dffeas \dp_inst|counter_inst|value[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|counter_inst|value~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|counter_inst|value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|counter_inst|value[3] .is_wysiwyg = "true";
defparam \dp_inst|counter_inst|value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N12
cyclonev_lcell_comb \dp_inst|counter_inst|Equal0~1 (
// Equation(s):
// \dp_inst|counter_inst|Equal0~1_combout  = ( !\dp_inst|counter_inst|value [3] & ( (!\dp_inst|counter_inst|value [0] & (!\dp_inst|counter_inst|value [2] & !\dp_inst|counter_inst|value [1])) ) )

	.dataa(gnd),
	.datab(!\dp_inst|counter_inst|value [0]),
	.datac(!\dp_inst|counter_inst|value [2]),
	.datad(!\dp_inst|counter_inst|value [1]),
	.datae(gnd),
	.dataf(!\dp_inst|counter_inst|value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|counter_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|counter_inst|Equal0~1 .extended_lut = "off";
defparam \dp_inst|counter_inst|Equal0~1 .lut_mask = 64'hC000C00000000000;
defparam \dp_inst|counter_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N9
cyclonev_lcell_comb \dp_inst|counter_inst|value~2 (
// Equation(s):
// \dp_inst|counter_inst|value~2_combout  = ( !\dp_inst|counter_inst|value [4] & ( \dp_inst|counter_inst|Equal0~1_combout  & ( (!\ctrl_inst|state.LOAD~q  & !\rst~input_o ) ) ) ) # ( \dp_inst|counter_inst|value [4] & ( !\dp_inst|counter_inst|Equal0~1_combout  
// & ( (!\ctrl_inst|state.LOAD~q  & !\rst~input_o ) ) ) )

	.dataa(!\ctrl_inst|state.LOAD~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst~input_o ),
	.datae(!\dp_inst|counter_inst|value [4]),
	.dataf(!\dp_inst|counter_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|counter_inst|value~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|counter_inst|value~2 .extended_lut = "off";
defparam \dp_inst|counter_inst|value~2 .lut_mask = 64'h0000AA00AA000000;
defparam \dp_inst|counter_inst|value~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N10
dffeas \dp_inst|counter_inst|value[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|counter_inst|value~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|counter_inst|value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|counter_inst|value[4] .is_wysiwyg = "true";
defparam \dp_inst|counter_inst|value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N15
cyclonev_lcell_comb \dp_inst|counter_inst|Equal0~0 (
// Equation(s):
// \dp_inst|counter_inst|Equal0~0_combout  = ( !\dp_inst|counter_inst|value [3] & ( (!\dp_inst|counter_inst|value [2] & (!\dp_inst|counter_inst|value [0] & (!\dp_inst|counter_inst|value [4] & !\dp_inst|counter_inst|value [1]))) ) )

	.dataa(!\dp_inst|counter_inst|value [2]),
	.datab(!\dp_inst|counter_inst|value [0]),
	.datac(!\dp_inst|counter_inst|value [4]),
	.datad(!\dp_inst|counter_inst|value [1]),
	.datae(gnd),
	.dataf(!\dp_inst|counter_inst|value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|counter_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|counter_inst|Equal0~0 .extended_lut = "off";
defparam \dp_inst|counter_inst|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \dp_inst|counter_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N48
cyclonev_lcell_comb \ctrl_inst|Selector1~0 (
// Equation(s):
// \ctrl_inst|Selector1~0_combout  = ( \ctrl_inst|state.RUN~q  & ( \ctrl_inst|state.LOAD~q  ) ) # ( !\ctrl_inst|state.RUN~q  & ( \ctrl_inst|state.LOAD~q  ) ) # ( \ctrl_inst|state.RUN~q  & ( !\ctrl_inst|state.LOAD~q  & ( 
// (!\dp_inst|counter_inst|Equal0~0_combout ) # (\dp_inst|counter_inst|value [5]) ) ) )

	.dataa(gnd),
	.datab(!\dp_inst|counter_inst|Equal0~0_combout ),
	.datac(!\dp_inst|counter_inst|value [5]),
	.datad(gnd),
	.datae(!\ctrl_inst|state.RUN~q ),
	.dataf(!\ctrl_inst|state.LOAD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_inst|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_inst|Selector1~0 .extended_lut = "off";
defparam \ctrl_inst|Selector1~0 .lut_mask = 64'h0000CFCFFFFFFFFF;
defparam \ctrl_inst|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N50
dffeas \ctrl_inst|state.RUN (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ctrl_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl_inst|state.RUN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl_inst|state.RUN .is_wysiwyg = "true";
defparam \ctrl_inst|state.RUN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N0
cyclonev_lcell_comb \dp_inst|mcand_reg~0 (
// Equation(s):
// \dp_inst|mcand_reg~0_combout  = ( !\ctrl_inst|state.RUN~q  & ( (!\rst~input_o  & \multiplicand[0]~input_o ) ) )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(!\multiplicand[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctrl_inst|state.RUN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg~0 .extended_lut = "off";
defparam \dp_inst|mcand_reg~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \dp_inst|mcand_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N2
dffeas \dp_inst|mcand_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[0] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N30
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~1 (
// Equation(s):
// \dp_inst|adder_inst|Add0~1_sumout  = SUM(( \dp_inst|mcand_reg [0] ) + ( \dp_inst|prod_reg [0] ) + ( !VCC ))
// \dp_inst|adder_inst|Add0~2  = CARRY(( \dp_inst|mcand_reg [0] ) + ( \dp_inst|prod_reg [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\dp_inst|prod_reg [0]),
	.datac(gnd),
	.datad(!\dp_inst|mcand_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~1_sumout ),
	.cout(\dp_inst|adder_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~1 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \dp_inst|adder_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \multiplier[31]~input (
	.i(multiplier[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[31]~input_o ));
// synopsys translate_off
defparam \multiplier[31]~input .bus_hold = "false";
defparam \multiplier[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N33
cyclonev_lcell_comb \dp_inst|mplier_reg~0 (
// Equation(s):
// \dp_inst|mplier_reg~0_combout  = ( \multiplier[31]~input_o  & ( (!\rst~input_o  & !\ctrl_inst|state.RUN~q ) ) )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctrl_inst|state.RUN~q ),
	.datae(!\multiplier[31]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg~0 .extended_lut = "off";
defparam \dp_inst|mplier_reg~0 .lut_mask = 64'h0000AA000000AA00;
defparam \dp_inst|mplier_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N35
dffeas \dp_inst|mplier_reg[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[31] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N39
cyclonev_lcell_comb \dp_inst|mplier_reg[30]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[30]~feeder_combout  = \dp_inst|mplier_reg [31]

	.dataa(!\dp_inst|mplier_reg [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[30]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[30]~feeder .lut_mask = 64'h5555555555555555;
defparam \dp_inst|mplier_reg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \multiplier[30]~input (
	.i(multiplier[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[30]~input_o ));
// synopsys translate_off
defparam \multiplier[30]~input .bus_hold = "false";
defparam \multiplier[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y4_N41
dffeas \dp_inst|mplier_reg[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[30]~feeder_combout ),
	.asdata(\multiplier[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[30] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N36
cyclonev_lcell_comb \dp_inst|mplier_reg[29]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[29]~feeder_combout  = \dp_inst|mplier_reg [30]

	.dataa(gnd),
	.datab(!\dp_inst|mplier_reg [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[29]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[29]~feeder .lut_mask = 64'h3333333333333333;
defparam \dp_inst|mplier_reg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \multiplier[29]~input (
	.i(multiplier[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[29]~input_o ));
// synopsys translate_off
defparam \multiplier[29]~input .bus_hold = "false";
defparam \multiplier[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y4_N37
dffeas \dp_inst|mplier_reg[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[29]~feeder_combout ),
	.asdata(\multiplier[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[29] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N57
cyclonev_lcell_comb \dp_inst|mplier_reg[28]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[28]~feeder_combout  = \dp_inst|mplier_reg [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mplier_reg [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[28]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mplier_reg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \multiplier[28]~input (
	.i(multiplier[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[28]~input_o ));
// synopsys translate_off
defparam \multiplier[28]~input .bus_hold = "false";
defparam \multiplier[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N58
dffeas \dp_inst|mplier_reg[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[28]~feeder_combout ),
	.asdata(\multiplier[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[28] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N54
cyclonev_lcell_comb \dp_inst|mplier_reg[27]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[27]~feeder_combout  = ( \dp_inst|mplier_reg [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp_inst|mplier_reg [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[27]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp_inst|mplier_reg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \multiplier[27]~input (
	.i(multiplier[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[27]~input_o ));
// synopsys translate_off
defparam \multiplier[27]~input .bus_hold = "false";
defparam \multiplier[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N56
dffeas \dp_inst|mplier_reg[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[27]~feeder_combout ),
	.asdata(\multiplier[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[27] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N3
cyclonev_lcell_comb \dp_inst|mplier_reg[26]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[26]~feeder_combout  = \dp_inst|mplier_reg [27]

	.dataa(!\dp_inst|mplier_reg [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[26]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[26]~feeder .lut_mask = 64'h5555555555555555;
defparam \dp_inst|mplier_reg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \multiplier[26]~input (
	.i(multiplier[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[26]~input_o ));
// synopsys translate_off
defparam \multiplier[26]~input .bus_hold = "false";
defparam \multiplier[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N5
dffeas \dp_inst|mplier_reg[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[26]~feeder_combout ),
	.asdata(\multiplier[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[26] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N0
cyclonev_lcell_comb \dp_inst|mplier_reg[25]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[25]~feeder_combout  = \dp_inst|mplier_reg [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mplier_reg [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[25]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mplier_reg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \multiplier[25]~input (
	.i(multiplier[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[25]~input_o ));
// synopsys translate_off
defparam \multiplier[25]~input .bus_hold = "false";
defparam \multiplier[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N2
dffeas \dp_inst|mplier_reg[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[25]~feeder_combout ),
	.asdata(\multiplier[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[25] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N21
cyclonev_lcell_comb \dp_inst|mplier_reg[24]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[24]~feeder_combout  = \dp_inst|mplier_reg [25]

	.dataa(!\dp_inst|mplier_reg [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[24]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[24]~feeder .lut_mask = 64'h5555555555555555;
defparam \dp_inst|mplier_reg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \multiplier[24]~input (
	.i(multiplier[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[24]~input_o ));
// synopsys translate_off
defparam \multiplier[24]~input .bus_hold = "false";
defparam \multiplier[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N23
dffeas \dp_inst|mplier_reg[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[24]~feeder_combout ),
	.asdata(\multiplier[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[24] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N18
cyclonev_lcell_comb \dp_inst|mplier_reg[23]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[23]~feeder_combout  = \dp_inst|mplier_reg [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mplier_reg [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[23]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mplier_reg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \multiplier[23]~input (
	.i(multiplier[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[23]~input_o ));
// synopsys translate_off
defparam \multiplier[23]~input .bus_hold = "false";
defparam \multiplier[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N20
dffeas \dp_inst|mplier_reg[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[23]~feeder_combout ),
	.asdata(\multiplier[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[23] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N15
cyclonev_lcell_comb \dp_inst|mplier_reg[22]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[22]~feeder_combout  = \dp_inst|mplier_reg [23]

	.dataa(!\dp_inst|mplier_reg [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[22]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[22]~feeder .lut_mask = 64'h5555555555555555;
defparam \dp_inst|mplier_reg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \multiplier[22]~input (
	.i(multiplier[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[22]~input_o ));
// synopsys translate_off
defparam \multiplier[22]~input .bus_hold = "false";
defparam \multiplier[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N17
dffeas \dp_inst|mplier_reg[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[22]~feeder_combout ),
	.asdata(\multiplier[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[22] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N12
cyclonev_lcell_comb \dp_inst|mplier_reg[21]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[21]~feeder_combout  = \dp_inst|mplier_reg [22]

	.dataa(gnd),
	.datab(!\dp_inst|mplier_reg [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[21]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[21]~feeder .lut_mask = 64'h3333333333333333;
defparam \dp_inst|mplier_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \multiplier[21]~input (
	.i(multiplier[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[21]~input_o ));
// synopsys translate_off
defparam \multiplier[21]~input .bus_hold = "false";
defparam \multiplier[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N14
dffeas \dp_inst|mplier_reg[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[21]~feeder_combout ),
	.asdata(\multiplier[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[21] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N9
cyclonev_lcell_comb \dp_inst|mplier_reg[20]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[20]~feeder_combout  = \dp_inst|mplier_reg [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mplier_reg [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[20]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mplier_reg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \multiplier[20]~input (
	.i(multiplier[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[20]~input_o ));
// synopsys translate_off
defparam \multiplier[20]~input .bus_hold = "false";
defparam \multiplier[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N11
dffeas \dp_inst|mplier_reg[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[20]~feeder_combout ),
	.asdata(\multiplier[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[20] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N6
cyclonev_lcell_comb \dp_inst|mplier_reg[19]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[19]~feeder_combout  = \dp_inst|mplier_reg [20]

	.dataa(gnd),
	.datab(!\dp_inst|mplier_reg [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[19]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \dp_inst|mplier_reg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \multiplier[19]~input (
	.i(multiplier[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[19]~input_o ));
// synopsys translate_off
defparam \multiplier[19]~input .bus_hold = "false";
defparam \multiplier[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N7
dffeas \dp_inst|mplier_reg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[19]~feeder_combout ),
	.asdata(\multiplier[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[19] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N27
cyclonev_lcell_comb \dp_inst|mplier_reg[18]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[18]~feeder_combout  = \dp_inst|mplier_reg [19]

	.dataa(!\dp_inst|mplier_reg [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[18]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[18]~feeder .lut_mask = 64'h5555555555555555;
defparam \dp_inst|mplier_reg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \multiplier[18]~input (
	.i(multiplier[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[18]~input_o ));
// synopsys translate_off
defparam \multiplier[18]~input .bus_hold = "false";
defparam \multiplier[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N29
dffeas \dp_inst|mplier_reg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[18]~feeder_combout ),
	.asdata(\multiplier[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[18] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N24
cyclonev_lcell_comb \dp_inst|mplier_reg[17]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[17]~feeder_combout  = \dp_inst|mplier_reg [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mplier_reg [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[17]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mplier_reg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \multiplier[17]~input (
	.i(multiplier[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[17]~input_o ));
// synopsys translate_off
defparam \multiplier[17]~input .bus_hold = "false";
defparam \multiplier[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N25
dffeas \dp_inst|mplier_reg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[17]~feeder_combout ),
	.asdata(\multiplier[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[17] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N33
cyclonev_lcell_comb \dp_inst|mplier_reg[16]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[16]~feeder_combout  = \dp_inst|mplier_reg [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mplier_reg [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[16]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mplier_reg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \multiplier[16]~input (
	.i(multiplier[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[16]~input_o ));
// synopsys translate_off
defparam \multiplier[16]~input .bus_hold = "false";
defparam \multiplier[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N35
dffeas \dp_inst|mplier_reg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[16]~feeder_combout ),
	.asdata(\multiplier[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[16] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N30
cyclonev_lcell_comb \dp_inst|mplier_reg[15]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[15]~feeder_combout  = \dp_inst|mplier_reg [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mplier_reg [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[15]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mplier_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \multiplier[15]~input (
	.i(multiplier[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[15]~input_o ));
// synopsys translate_off
defparam \multiplier[15]~input .bus_hold = "false";
defparam \multiplier[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N32
dffeas \dp_inst|mplier_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[15]~feeder_combout ),
	.asdata(\multiplier[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[15] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N39
cyclonev_lcell_comb \dp_inst|mplier_reg[14]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[14]~feeder_combout  = \dp_inst|mplier_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mplier_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[14]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mplier_reg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \multiplier[14]~input (
	.i(multiplier[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[14]~input_o ));
// synopsys translate_off
defparam \multiplier[14]~input .bus_hold = "false";
defparam \multiplier[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N40
dffeas \dp_inst|mplier_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[14]~feeder_combout ),
	.asdata(\multiplier[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[14] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N36
cyclonev_lcell_comb \dp_inst|mplier_reg[13]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[13]~feeder_combout  = \dp_inst|mplier_reg [14]

	.dataa(gnd),
	.datab(!\dp_inst|mplier_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[13]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \dp_inst|mplier_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \multiplier[13]~input (
	.i(multiplier[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[13]~input_o ));
// synopsys translate_off
defparam \multiplier[13]~input .bus_hold = "false";
defparam \multiplier[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N38
dffeas \dp_inst|mplier_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[13]~feeder_combout ),
	.asdata(\multiplier[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[13] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N45
cyclonev_lcell_comb \dp_inst|mplier_reg[12]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[12]~feeder_combout  = \dp_inst|mplier_reg [13]

	.dataa(!\dp_inst|mplier_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[12]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \dp_inst|mplier_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \multiplier[12]~input (
	.i(multiplier[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[12]~input_o ));
// synopsys translate_off
defparam \multiplier[12]~input .bus_hold = "false";
defparam \multiplier[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N47
dffeas \dp_inst|mplier_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[12]~feeder_combout ),
	.asdata(\multiplier[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[12] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N42
cyclonev_lcell_comb \dp_inst|mplier_reg[11]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[11]~feeder_combout  = \dp_inst|mplier_reg [12]

	.dataa(gnd),
	.datab(!\dp_inst|mplier_reg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[11]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \dp_inst|mplier_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \multiplier[11]~input (
	.i(multiplier[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[11]~input_o ));
// synopsys translate_off
defparam \multiplier[11]~input .bus_hold = "false";
defparam \multiplier[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N43
dffeas \dp_inst|mplier_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[11]~feeder_combout ),
	.asdata(\multiplier[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[11] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N51
cyclonev_lcell_comb \dp_inst|mplier_reg[10]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[10]~feeder_combout  = \dp_inst|mplier_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mplier_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[10]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mplier_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \multiplier[10]~input (
	.i(multiplier[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[10]~input_o ));
// synopsys translate_off
defparam \multiplier[10]~input .bus_hold = "false";
defparam \multiplier[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N53
dffeas \dp_inst|mplier_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[10]~feeder_combout ),
	.asdata(\multiplier[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[10] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N48
cyclonev_lcell_comb \dp_inst|mplier_reg[9]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[9]~feeder_combout  = \dp_inst|mplier_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mplier_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[9]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mplier_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \multiplier[9]~input (
	.i(multiplier[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[9]~input_o ));
// synopsys translate_off
defparam \multiplier[9]~input .bus_hold = "false";
defparam \multiplier[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y2_N50
dffeas \dp_inst|mplier_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[9]~feeder_combout ),
	.asdata(\multiplier[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[9] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N45
cyclonev_lcell_comb \dp_inst|mplier_reg[8]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[8]~feeder_combout  = ( \dp_inst|mplier_reg [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp_inst|mplier_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[8]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp_inst|mplier_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \multiplier[8]~input (
	.i(multiplier[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[8]~input_o ));
// synopsys translate_off
defparam \multiplier[8]~input .bus_hold = "false";
defparam \multiplier[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y2_N47
dffeas \dp_inst|mplier_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[8]~feeder_combout ),
	.asdata(\multiplier[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[8] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N42
cyclonev_lcell_comb \dp_inst|mplier_reg[7]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[7]~feeder_combout  = \dp_inst|mplier_reg [8]

	.dataa(gnd),
	.datab(!\dp_inst|mplier_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[7]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \dp_inst|mplier_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \multiplier[7]~input (
	.i(multiplier[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[7]~input_o ));
// synopsys translate_off
defparam \multiplier[7]~input .bus_hold = "false";
defparam \multiplier[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y2_N44
dffeas \dp_inst|mplier_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[7]~feeder_combout ),
	.asdata(\multiplier[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[7] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N12
cyclonev_lcell_comb \dp_inst|mplier_reg[6]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[6]~feeder_combout  = \dp_inst|mplier_reg [7]

	.dataa(gnd),
	.datab(!\dp_inst|mplier_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[6]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \dp_inst|mplier_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \multiplier[6]~input (
	.i(multiplier[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[6]~input_o ));
// synopsys translate_off
defparam \multiplier[6]~input .bus_hold = "false";
defparam \multiplier[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y2_N13
dffeas \dp_inst|mplier_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[6]~feeder_combout ),
	.asdata(\multiplier[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[6] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \dp_inst|mplier_reg[5]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[5]~feeder_combout  = \dp_inst|mplier_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mplier_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[5]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mplier_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y36_N38
cyclonev_io_ibuf \multiplier[5]~input (
	.i(multiplier[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[5]~input_o ));
// synopsys translate_off
defparam \multiplier[5]~input .bus_hold = "false";
defparam \multiplier[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y6_N35
dffeas \dp_inst|mplier_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[5]~feeder_combout ),
	.asdata(\multiplier[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[5] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \dp_inst|mplier_reg[4]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[4]~feeder_combout  = \dp_inst|mplier_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mplier_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[4]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mplier_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \multiplier[4]~input (
	.i(multiplier[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[4]~input_o ));
// synopsys translate_off
defparam \multiplier[4]~input .bus_hold = "false";
defparam \multiplier[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y6_N32
dffeas \dp_inst|mplier_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[4]~feeder_combout ),
	.asdata(\multiplier[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[4] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N39
cyclonev_lcell_comb \dp_inst|mplier_reg[3]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[3]~feeder_combout  = \dp_inst|mplier_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mplier_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[3]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mplier_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \multiplier[3]~input (
	.i(multiplier[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[3]~input_o ));
// synopsys translate_off
defparam \multiplier[3]~input .bus_hold = "false";
defparam \multiplier[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y6_N41
dffeas \dp_inst|mplier_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[3]~feeder_combout ),
	.asdata(\multiplier[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[3] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \dp_inst|mplier_reg[2]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[2]~feeder_combout  = \dp_inst|mplier_reg [3]

	.dataa(gnd),
	.datab(!\dp_inst|mplier_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[2]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \dp_inst|mplier_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \multiplier[2]~input (
	.i(multiplier[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[2]~input_o ));
// synopsys translate_off
defparam \multiplier[2]~input .bus_hold = "false";
defparam \multiplier[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y6_N2
dffeas \dp_inst|mplier_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[2]~feeder_combout ),
	.asdata(\multiplier[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[2] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N57
cyclonev_lcell_comb \dp_inst|mplier_reg[1]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[1]~feeder_combout  = \dp_inst|mplier_reg [2]

	.dataa(!\dp_inst|mplier_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[1]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \dp_inst|mplier_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \multiplier[1]~input (
	.i(multiplier[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[1]~input_o ));
// synopsys translate_off
defparam \multiplier[1]~input .bus_hold = "false";
defparam \multiplier[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y6_N58
dffeas \dp_inst|mplier_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[1]~feeder_combout ),
	.asdata(\multiplier[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[1] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N51
cyclonev_lcell_comb \dp_inst|mplier_reg[0]~feeder (
// Equation(s):
// \dp_inst|mplier_reg[0]~feeder_combout  = ( \dp_inst|mplier_reg [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp_inst|mplier_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mplier_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mplier_reg[0]~feeder .extended_lut = "off";
defparam \dp_inst|mplier_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp_inst|mplier_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \multiplier[0]~input (
	.i(multiplier[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplier[0]~input_o ));
// synopsys translate_off
defparam \multiplier[0]~input .bus_hold = "false";
defparam \multiplier[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y6_N53
dffeas \dp_inst|mplier_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mplier_reg[0]~feeder_combout ),
	.asdata(\multiplier[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mplier_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mplier_reg[0] .is_wysiwyg = "true";
defparam \dp_inst|mplier_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N12
cyclonev_lcell_comb \dp_inst|prod_reg[17]~0 (
// Equation(s):
// \dp_inst|prod_reg[17]~0_combout  = ( \dp_inst|mplier_reg [0] & ( (!\ctrl_inst|state.RUN~q ) # (\rst~input_o ) ) ) # ( !\dp_inst|mplier_reg [0] )

	.dataa(gnd),
	.datab(!\ctrl_inst|state.RUN~q ),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp_inst|mplier_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|prod_reg[17]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|prod_reg[17]~0 .extended_lut = "off";
defparam \dp_inst|prod_reg[17]~0 .lut_mask = 64'hFFFFFFFFCFCFCFCF;
defparam \dp_inst|prod_reg[17]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \dp_inst|prod_reg[17]~1 (
// Equation(s):
// \dp_inst|prod_reg[17]~1_combout  = ( \ctrl_inst|state.LOAD~q  ) # ( !\ctrl_inst|state.LOAD~q  & ( ((\dp_inst|mplier_reg [0] & \ctrl_inst|state.RUN~q )) # (\rst~input_o ) ) )

	.dataa(!\dp_inst|mplier_reg [0]),
	.datab(!\ctrl_inst|state.RUN~q ),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctrl_inst|state.LOAD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|prod_reg[17]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|prod_reg[17]~1 .extended_lut = "off";
defparam \dp_inst|prod_reg[17]~1 .lut_mask = 64'h1F1F1F1FFFFFFFFF;
defparam \dp_inst|prod_reg[17]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N32
dffeas \dp_inst|prod_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[0] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \dp_inst|mcand_reg[1]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[1]~feeder_combout  = ( \dp_inst|mcand_reg [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp_inst|mcand_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[1]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp_inst|mcand_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \multiplicand[1]~input (
	.i(multiplicand[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[1]~input_o ));
// synopsys translate_off
defparam \multiplicand[1]~input .bus_hold = "false";
defparam \multiplicand[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y6_N44
dffeas \dp_inst|mcand_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[1]~feeder_combout ),
	.asdata(\multiplicand[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[1] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N33
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~5 (
// Equation(s):
// \dp_inst|adder_inst|Add0~5_sumout  = SUM(( \dp_inst|mcand_reg [1] ) + ( \dp_inst|prod_reg [1] ) + ( \dp_inst|adder_inst|Add0~2  ))
// \dp_inst|adder_inst|Add0~6  = CARRY(( \dp_inst|mcand_reg [1] ) + ( \dp_inst|prod_reg [1] ) + ( \dp_inst|adder_inst|Add0~2  ))

	.dataa(!\dp_inst|prod_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dp_inst|mcand_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~5_sumout ),
	.cout(\dp_inst|adder_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~5 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \dp_inst|adder_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N35
dffeas \dp_inst|prod_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[1] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N9
cyclonev_lcell_comb \dp_inst|mcand_reg[2]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[2]~feeder_combout  = \dp_inst|mcand_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[2]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mcand_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N38
cyclonev_io_ibuf \multiplicand[2]~input (
	.i(multiplicand[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[2]~input_o ));
// synopsys translate_off
defparam \multiplicand[2]~input .bus_hold = "false";
defparam \multiplicand[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y6_N11
dffeas \dp_inst|mcand_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[2]~feeder_combout ),
	.asdata(\multiplicand[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[2] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N36
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~9 (
// Equation(s):
// \dp_inst|adder_inst|Add0~9_sumout  = SUM(( \dp_inst|mcand_reg [2] ) + ( \dp_inst|prod_reg [2] ) + ( \dp_inst|adder_inst|Add0~6  ))
// \dp_inst|adder_inst|Add0~10  = CARRY(( \dp_inst|mcand_reg [2] ) + ( \dp_inst|prod_reg [2] ) + ( \dp_inst|adder_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [2]),
	.datad(!\dp_inst|mcand_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~9_sumout ),
	.cout(\dp_inst|adder_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~9 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N38
dffeas \dp_inst|prod_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[2] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \dp_inst|mcand_reg[3]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[3]~feeder_combout  = \dp_inst|mcand_reg [2]

	.dataa(gnd),
	.datab(!\dp_inst|mcand_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[3]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \dp_inst|mcand_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y36_N55
cyclonev_io_ibuf \multiplicand[3]~input (
	.i(multiplicand[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[3]~input_o ));
// synopsys translate_off
defparam \multiplicand[3]~input .bus_hold = "false";
defparam \multiplicand[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y6_N38
dffeas \dp_inst|mcand_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[3]~feeder_combout ),
	.asdata(\multiplicand[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[3] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N39
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~13 (
// Equation(s):
// \dp_inst|adder_inst|Add0~13_sumout  = SUM(( \dp_inst|mcand_reg [3] ) + ( \dp_inst|prod_reg [3] ) + ( \dp_inst|adder_inst|Add0~10  ))
// \dp_inst|adder_inst|Add0~14  = CARRY(( \dp_inst|mcand_reg [3] ) + ( \dp_inst|prod_reg [3] ) + ( \dp_inst|adder_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [3]),
	.datad(!\dp_inst|mcand_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~13_sumout ),
	.cout(\dp_inst|adder_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~13 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N41
dffeas \dp_inst|prod_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[3] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_lcell_comb \dp_inst|mcand_reg[4]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[4]~feeder_combout  = \dp_inst|mcand_reg [3]

	.dataa(!\dp_inst|mcand_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[4]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \dp_inst|mcand_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y37_N21
cyclonev_io_ibuf \multiplicand[4]~input (
	.i(multiplicand[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[4]~input_o ));
// synopsys translate_off
defparam \multiplicand[4]~input .bus_hold = "false";
defparam \multiplicand[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y6_N17
dffeas \dp_inst|mcand_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[4]~feeder_combout ),
	.asdata(\multiplicand[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[4] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N42
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~17 (
// Equation(s):
// \dp_inst|adder_inst|Add0~17_sumout  = SUM(( \dp_inst|mcand_reg [4] ) + ( \dp_inst|prod_reg [4] ) + ( \dp_inst|adder_inst|Add0~14  ))
// \dp_inst|adder_inst|Add0~18  = CARRY(( \dp_inst|mcand_reg [4] ) + ( \dp_inst|prod_reg [4] ) + ( \dp_inst|adder_inst|Add0~14  ))

	.dataa(gnd),
	.datab(!\dp_inst|prod_reg [4]),
	.datac(gnd),
	.datad(!\dp_inst|mcand_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~17_sumout ),
	.cout(\dp_inst|adder_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~17 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \dp_inst|adder_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N44
dffeas \dp_inst|prod_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[4] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \dp_inst|mcand_reg[5]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[5]~feeder_combout  = \dp_inst|mcand_reg [4]

	.dataa(gnd),
	.datab(!\dp_inst|mcand_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[5]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \dp_inst|mcand_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N55
cyclonev_io_ibuf \multiplicand[5]~input (
	.i(multiplicand[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[5]~input_o ));
// synopsys translate_off
defparam \multiplicand[5]~input .bus_hold = "false";
defparam \multiplicand[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y6_N56
dffeas \dp_inst|mcand_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[5]~feeder_combout ),
	.asdata(\multiplicand[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[5] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N45
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~21 (
// Equation(s):
// \dp_inst|adder_inst|Add0~21_sumout  = SUM(( \dp_inst|mcand_reg [5] ) + ( \dp_inst|prod_reg [5] ) + ( \dp_inst|adder_inst|Add0~18  ))
// \dp_inst|adder_inst|Add0~22  = CARRY(( \dp_inst|mcand_reg [5] ) + ( \dp_inst|prod_reg [5] ) + ( \dp_inst|adder_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [5]),
	.datad(!\dp_inst|mcand_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~21_sumout ),
	.cout(\dp_inst|adder_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~21 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N47
dffeas \dp_inst|prod_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[5] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N3
cyclonev_lcell_comb \dp_inst|mcand_reg[6]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[6]~feeder_combout  = \dp_inst|mcand_reg [5]

	.dataa(!\dp_inst|mcand_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[6]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \dp_inst|mcand_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \multiplicand[6]~input (
	.i(multiplicand[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[6]~input_o ));
// synopsys translate_off
defparam \multiplicand[6]~input .bus_hold = "false";
defparam \multiplicand[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y6_N5
dffeas \dp_inst|mcand_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[6]~feeder_combout ),
	.asdata(\multiplicand[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[6] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N48
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~25 (
// Equation(s):
// \dp_inst|adder_inst|Add0~25_sumout  = SUM(( \dp_inst|mcand_reg [6] ) + ( \dp_inst|prod_reg [6] ) + ( \dp_inst|adder_inst|Add0~22  ))
// \dp_inst|adder_inst|Add0~26  = CARRY(( \dp_inst|mcand_reg [6] ) + ( \dp_inst|prod_reg [6] ) + ( \dp_inst|adder_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [6]),
	.datad(!\dp_inst|mcand_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~25_sumout ),
	.cout(\dp_inst|adder_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~25 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N50
dffeas \dp_inst|prod_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[6] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_lcell_comb \dp_inst|mcand_reg[7]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[7]~feeder_combout  = \dp_inst|mcand_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[7]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mcand_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N35
cyclonev_io_ibuf \multiplicand[7]~input (
	.i(multiplicand[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[7]~input_o ));
// synopsys translate_off
defparam \multiplicand[7]~input .bus_hold = "false";
defparam \multiplicand[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y6_N50
dffeas \dp_inst|mcand_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[7]~feeder_combout ),
	.asdata(\multiplicand[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[7] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N51
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~29 (
// Equation(s):
// \dp_inst|adder_inst|Add0~29_sumout  = SUM(( \dp_inst|mcand_reg [7] ) + ( \dp_inst|prod_reg [7] ) + ( \dp_inst|adder_inst|Add0~26  ))
// \dp_inst|adder_inst|Add0~30  = CARRY(( \dp_inst|mcand_reg [7] ) + ( \dp_inst|prod_reg [7] ) + ( \dp_inst|adder_inst|Add0~26  ))

	.dataa(!\dp_inst|prod_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dp_inst|mcand_reg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~29_sumout ),
	.cout(\dp_inst|adder_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~29 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \dp_inst|adder_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N53
dffeas \dp_inst|prod_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[7] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N27
cyclonev_lcell_comb \dp_inst|mcand_reg[8]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[8]~feeder_combout  = ( \dp_inst|mcand_reg [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp_inst|mcand_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[8]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp_inst|mcand_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \multiplicand[8]~input (
	.i(multiplicand[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[8]~input_o ));
// synopsys translate_off
defparam \multiplicand[8]~input .bus_hold = "false";
defparam \multiplicand[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y6_N29
dffeas \dp_inst|mcand_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[8]~feeder_combout ),
	.asdata(\multiplicand[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[8] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N54
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~33 (
// Equation(s):
// \dp_inst|adder_inst|Add0~33_sumout  = SUM(( \dp_inst|prod_reg [8] ) + ( \dp_inst|mcand_reg [8] ) + ( \dp_inst|adder_inst|Add0~30  ))
// \dp_inst|adder_inst|Add0~34  = CARRY(( \dp_inst|prod_reg [8] ) + ( \dp_inst|mcand_reg [8] ) + ( \dp_inst|adder_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [8]),
	.datad(!\dp_inst|prod_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~33_sumout ),
	.cout(\dp_inst|adder_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~33 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N56
dffeas \dp_inst|prod_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[8] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N21
cyclonev_lcell_comb \dp_inst|mcand_reg[9]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[9]~feeder_combout  = \dp_inst|mcand_reg [8]

	.dataa(!\dp_inst|mcand_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[9]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \dp_inst|mcand_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \multiplicand[9]~input (
	.i(multiplicand[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[9]~input_o ));
// synopsys translate_off
defparam \multiplicand[9]~input .bus_hold = "false";
defparam \multiplicand[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y6_N23
dffeas \dp_inst|mcand_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[9]~feeder_combout ),
	.asdata(\multiplicand[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[9] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N57
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~37 (
// Equation(s):
// \dp_inst|adder_inst|Add0~37_sumout  = SUM(( \dp_inst|mcand_reg [9] ) + ( \dp_inst|prod_reg [9] ) + ( \dp_inst|adder_inst|Add0~34  ))
// \dp_inst|adder_inst|Add0~38  = CARRY(( \dp_inst|mcand_reg [9] ) + ( \dp_inst|prod_reg [9] ) + ( \dp_inst|adder_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [9]),
	.datad(!\dp_inst|mcand_reg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~37_sumout ),
	.cout(\dp_inst|adder_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~37 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N59
dffeas \dp_inst|prod_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[9] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \dp_inst|mcand_reg[10]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[10]~feeder_combout  = \dp_inst|mcand_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[10]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mcand_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \multiplicand[10]~input (
	.i(multiplicand[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[10]~input_o ));
// synopsys translate_off
defparam \multiplicand[10]~input .bus_hold = "false";
defparam \multiplicand[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N38
dffeas \dp_inst|mcand_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[10]~feeder_combout ),
	.asdata(\multiplicand[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[10] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N0
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~41 (
// Equation(s):
// \dp_inst|adder_inst|Add0~41_sumout  = SUM(( \dp_inst|mcand_reg [10] ) + ( \dp_inst|prod_reg [10] ) + ( \dp_inst|adder_inst|Add0~38  ))
// \dp_inst|adder_inst|Add0~42  = CARRY(( \dp_inst|mcand_reg [10] ) + ( \dp_inst|prod_reg [10] ) + ( \dp_inst|adder_inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [10]),
	.datad(!\dp_inst|mcand_reg [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~41_sumout ),
	.cout(\dp_inst|adder_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~41 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N2
dffeas \dp_inst|prod_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[10] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N30
cyclonev_lcell_comb \dp_inst|mcand_reg[11]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[11]~feeder_combout  = \dp_inst|mcand_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[11]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mcand_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N35
cyclonev_io_ibuf \multiplicand[11]~input (
	.i(multiplicand[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[11]~input_o ));
// synopsys translate_off
defparam \multiplicand[11]~input .bus_hold = "false";
defparam \multiplicand[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N32
dffeas \dp_inst|mcand_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[11]~feeder_combout ),
	.asdata(\multiplicand[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[11] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N3
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~45 (
// Equation(s):
// \dp_inst|adder_inst|Add0~45_sumout  = SUM(( \dp_inst|prod_reg [11] ) + ( \dp_inst|mcand_reg [11] ) + ( \dp_inst|adder_inst|Add0~42  ))
// \dp_inst|adder_inst|Add0~46  = CARRY(( \dp_inst|prod_reg [11] ) + ( \dp_inst|mcand_reg [11] ) + ( \dp_inst|adder_inst|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [11]),
	.datad(!\dp_inst|prod_reg [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~45_sumout ),
	.cout(\dp_inst|adder_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~45 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N5
dffeas \dp_inst|prod_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[11] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \dp_inst|mcand_reg[12]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[12]~feeder_combout  = \dp_inst|mcand_reg [11]

	.dataa(gnd),
	.datab(!\dp_inst|mcand_reg [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[12]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \dp_inst|mcand_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \multiplicand[12]~input (
	.i(multiplicand[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[12]~input_o ));
// synopsys translate_off
defparam \multiplicand[12]~input .bus_hold = "false";
defparam \multiplicand[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N50
dffeas \dp_inst|mcand_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[12]~feeder_combout ),
	.asdata(\multiplicand[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[12] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N6
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~49 (
// Equation(s):
// \dp_inst|adder_inst|Add0~49_sumout  = SUM(( \dp_inst|mcand_reg [12] ) + ( \dp_inst|prod_reg [12] ) + ( \dp_inst|adder_inst|Add0~46  ))
// \dp_inst|adder_inst|Add0~50  = CARRY(( \dp_inst|mcand_reg [12] ) + ( \dp_inst|prod_reg [12] ) + ( \dp_inst|adder_inst|Add0~46  ))

	.dataa(gnd),
	.datab(!\dp_inst|prod_reg [12]),
	.datac(gnd),
	.datad(!\dp_inst|mcand_reg [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~49_sumout ),
	.cout(\dp_inst|adder_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~49 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~49 .lut_mask = 64'h0000CCCC000000FF;
defparam \dp_inst|adder_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N8
dffeas \dp_inst|prod_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[12] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N21
cyclonev_lcell_comb \dp_inst|mcand_reg[13]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[13]~feeder_combout  = \dp_inst|mcand_reg [12]

	.dataa(!\dp_inst|mcand_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[13]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \dp_inst|mcand_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \multiplicand[13]~input (
	.i(multiplicand[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[13]~input_o ));
// synopsys translate_off
defparam \multiplicand[13]~input .bus_hold = "false";
defparam \multiplicand[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N23
dffeas \dp_inst|mcand_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[13]~feeder_combout ),
	.asdata(\multiplicand[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[13] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N9
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~53 (
// Equation(s):
// \dp_inst|adder_inst|Add0~53_sumout  = SUM(( \dp_inst|mcand_reg [13] ) + ( \dp_inst|prod_reg [13] ) + ( \dp_inst|adder_inst|Add0~50  ))
// \dp_inst|adder_inst|Add0~54  = CARRY(( \dp_inst|mcand_reg [13] ) + ( \dp_inst|prod_reg [13] ) + ( \dp_inst|adder_inst|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [13]),
	.datad(!\dp_inst|mcand_reg [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~53_sumout ),
	.cout(\dp_inst|adder_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~53 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N11
dffeas \dp_inst|prod_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[13] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_lcell_comb \dp_inst|mcand_reg[14]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[14]~feeder_combout  = \dp_inst|mcand_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[14]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mcand_reg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \multiplicand[14]~input (
	.i(multiplicand[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[14]~input_o ));
// synopsys translate_off
defparam \multiplicand[14]~input .bus_hold = "false";
defparam \multiplicand[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N2
dffeas \dp_inst|mcand_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[14]~feeder_combout ),
	.asdata(\multiplicand[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[14] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N12
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~57 (
// Equation(s):
// \dp_inst|adder_inst|Add0~57_sumout  = SUM(( \dp_inst|mcand_reg [14] ) + ( \dp_inst|prod_reg [14] ) + ( \dp_inst|adder_inst|Add0~54  ))
// \dp_inst|adder_inst|Add0~58  = CARRY(( \dp_inst|mcand_reg [14] ) + ( \dp_inst|prod_reg [14] ) + ( \dp_inst|adder_inst|Add0~54  ))

	.dataa(gnd),
	.datab(!\dp_inst|prod_reg [14]),
	.datac(gnd),
	.datad(!\dp_inst|mcand_reg [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~57_sumout ),
	.cout(\dp_inst|adder_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~57 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~57 .lut_mask = 64'h0000CCCC000000FF;
defparam \dp_inst|adder_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N14
dffeas \dp_inst|prod_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[14] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \dp_inst|mcand_reg[15]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[15]~feeder_combout  = \dp_inst|mcand_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[15]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mcand_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \multiplicand[15]~input (
	.i(multiplicand[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[15]~input_o ));
// synopsys translate_off
defparam \multiplicand[15]~input .bus_hold = "false";
defparam \multiplicand[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N44
dffeas \dp_inst|mcand_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[15]~feeder_combout ),
	.asdata(\multiplicand[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[15] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N15
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~61 (
// Equation(s):
// \dp_inst|adder_inst|Add0~61_sumout  = SUM(( \dp_inst|mcand_reg [15] ) + ( \dp_inst|prod_reg [15] ) + ( \dp_inst|adder_inst|Add0~58  ))
// \dp_inst|adder_inst|Add0~62  = CARRY(( \dp_inst|mcand_reg [15] ) + ( \dp_inst|prod_reg [15] ) + ( \dp_inst|adder_inst|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [15]),
	.datad(!\dp_inst|mcand_reg [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~61_sumout ),
	.cout(\dp_inst|adder_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~61 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N17
dffeas \dp_inst|prod_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[15] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N15
cyclonev_lcell_comb \dp_inst|mcand_reg[16]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[16]~feeder_combout  = \dp_inst|mcand_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[16]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mcand_reg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N95
cyclonev_io_ibuf \multiplicand[16]~input (
	.i(multiplicand[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[16]~input_o ));
// synopsys translate_off
defparam \multiplicand[16]~input .bus_hold = "false";
defparam \multiplicand[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N17
dffeas \dp_inst|mcand_reg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[16]~feeder_combout ),
	.asdata(\multiplicand[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[16] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N18
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~65 (
// Equation(s):
// \dp_inst|adder_inst|Add0~65_sumout  = SUM(( \dp_inst|mcand_reg [16] ) + ( \dp_inst|prod_reg [16] ) + ( \dp_inst|adder_inst|Add0~62  ))
// \dp_inst|adder_inst|Add0~66  = CARRY(( \dp_inst|mcand_reg [16] ) + ( \dp_inst|prod_reg [16] ) + ( \dp_inst|adder_inst|Add0~62  ))

	.dataa(!\dp_inst|prod_reg [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dp_inst|mcand_reg [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~65_sumout ),
	.cout(\dp_inst|adder_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~65 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~65 .lut_mask = 64'h0000AAAA000000FF;
defparam \dp_inst|adder_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N20
dffeas \dp_inst|prod_reg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[16] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N54
cyclonev_lcell_comb \dp_inst|mcand_reg[17]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[17]~feeder_combout  = \dp_inst|mcand_reg [16]

	.dataa(gnd),
	.datab(!\dp_inst|mcand_reg [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[17]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[17]~feeder .lut_mask = 64'h3333333333333333;
defparam \dp_inst|mcand_reg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \multiplicand[17]~input (
	.i(multiplicand[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[17]~input_o ));
// synopsys translate_off
defparam \multiplicand[17]~input .bus_hold = "false";
defparam \multiplicand[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N56
dffeas \dp_inst|mcand_reg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[17]~feeder_combout ),
	.asdata(\multiplicand[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[17] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N21
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~69 (
// Equation(s):
// \dp_inst|adder_inst|Add0~69_sumout  = SUM(( \dp_inst|prod_reg [17] ) + ( \dp_inst|mcand_reg [17] ) + ( \dp_inst|adder_inst|Add0~66  ))
// \dp_inst|adder_inst|Add0~70  = CARRY(( \dp_inst|prod_reg [17] ) + ( \dp_inst|mcand_reg [17] ) + ( \dp_inst|adder_inst|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [17]),
	.datad(!\dp_inst|prod_reg [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~69_sumout ),
	.cout(\dp_inst|adder_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~69 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N23
dffeas \dp_inst|prod_reg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[17] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N27
cyclonev_lcell_comb \dp_inst|mcand_reg[18]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[18]~feeder_combout  = \dp_inst|mcand_reg [17]

	.dataa(!\dp_inst|mcand_reg [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[18]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[18]~feeder .lut_mask = 64'h5555555555555555;
defparam \dp_inst|mcand_reg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N21
cyclonev_io_ibuf \multiplicand[18]~input (
	.i(multiplicand[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[18]~input_o ));
// synopsys translate_off
defparam \multiplicand[18]~input .bus_hold = "false";
defparam \multiplicand[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N29
dffeas \dp_inst|mcand_reg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[18]~feeder_combout ),
	.asdata(\multiplicand[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[18] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N24
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~73 (
// Equation(s):
// \dp_inst|adder_inst|Add0~73_sumout  = SUM(( \dp_inst|mcand_reg [18] ) + ( \dp_inst|prod_reg [18] ) + ( \dp_inst|adder_inst|Add0~70  ))
// \dp_inst|adder_inst|Add0~74  = CARRY(( \dp_inst|mcand_reg [18] ) + ( \dp_inst|prod_reg [18] ) + ( \dp_inst|adder_inst|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [18]),
	.datad(!\dp_inst|mcand_reg [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~73_sumout ),
	.cout(\dp_inst|adder_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~73 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N26
dffeas \dp_inst|prod_reg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[18] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N9
cyclonev_lcell_comb \dp_inst|mcand_reg[19]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[19]~feeder_combout  = \dp_inst|mcand_reg [18]

	.dataa(!\dp_inst|mcand_reg [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[19]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[19]~feeder .lut_mask = 64'h5555555555555555;
defparam \dp_inst|mcand_reg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \multiplicand[19]~input (
	.i(multiplicand[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[19]~input_o ));
// synopsys translate_off
defparam \multiplicand[19]~input .bus_hold = "false";
defparam \multiplicand[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N11
dffeas \dp_inst|mcand_reg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[19]~feeder_combout ),
	.asdata(\multiplicand[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[19] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N27
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~77 (
// Equation(s):
// \dp_inst|adder_inst|Add0~77_sumout  = SUM(( \dp_inst|mcand_reg [19] ) + ( \dp_inst|prod_reg [19] ) + ( \dp_inst|adder_inst|Add0~74  ))
// \dp_inst|adder_inst|Add0~78  = CARRY(( \dp_inst|mcand_reg [19] ) + ( \dp_inst|prod_reg [19] ) + ( \dp_inst|adder_inst|Add0~74  ))

	.dataa(!\dp_inst|prod_reg [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dp_inst|mcand_reg [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~77_sumout ),
	.cout(\dp_inst|adder_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~77 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~77 .lut_mask = 64'h0000AAAA000000FF;
defparam \dp_inst|adder_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N29
dffeas \dp_inst|prod_reg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[19] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N6
cyclonev_lcell_comb \dp_inst|mcand_reg[20]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[20]~feeder_combout  = \dp_inst|mcand_reg [19]

	.dataa(gnd),
	.datab(!\dp_inst|mcand_reg [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[20]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[20]~feeder .lut_mask = 64'h3333333333333333;
defparam \dp_inst|mcand_reg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y37_N55
cyclonev_io_ibuf \multiplicand[20]~input (
	.i(multiplicand[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[20]~input_o ));
// synopsys translate_off
defparam \multiplicand[20]~input .bus_hold = "false";
defparam \multiplicand[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N8
dffeas \dp_inst|mcand_reg[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[20]~feeder_combout ),
	.asdata(\multiplicand[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[20] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N30
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~81 (
// Equation(s):
// \dp_inst|adder_inst|Add0~81_sumout  = SUM(( \dp_inst|mcand_reg [20] ) + ( \dp_inst|prod_reg [20] ) + ( \dp_inst|adder_inst|Add0~78  ))
// \dp_inst|adder_inst|Add0~82  = CARRY(( \dp_inst|mcand_reg [20] ) + ( \dp_inst|prod_reg [20] ) + ( \dp_inst|adder_inst|Add0~78  ))

	.dataa(gnd),
	.datab(!\dp_inst|prod_reg [20]),
	.datac(gnd),
	.datad(!\dp_inst|mcand_reg [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~81_sumout ),
	.cout(\dp_inst|adder_inst|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~81 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~81 .lut_mask = 64'h0000CCCC000000FF;
defparam \dp_inst|adder_inst|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N32
dffeas \dp_inst|prod_reg[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[20] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \dp_inst|mcand_reg[21]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[21]~feeder_combout  = \dp_inst|mcand_reg [20]

	.dataa(gnd),
	.datab(!\dp_inst|mcand_reg [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[21]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[21]~feeder .lut_mask = 64'h3333333333333333;
defparam \dp_inst|mcand_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \multiplicand[21]~input (
	.i(multiplicand[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[21]~input_o ));
// synopsys translate_off
defparam \multiplicand[21]~input .bus_hold = "false";
defparam \multiplicand[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N20
dffeas \dp_inst|mcand_reg[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[21]~feeder_combout ),
	.asdata(\multiplicand[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[21] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N33
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~85 (
// Equation(s):
// \dp_inst|adder_inst|Add0~85_sumout  = SUM(( \dp_inst|prod_reg [21] ) + ( \dp_inst|mcand_reg [21] ) + ( \dp_inst|adder_inst|Add0~82  ))
// \dp_inst|adder_inst|Add0~86  = CARRY(( \dp_inst|prod_reg [21] ) + ( \dp_inst|mcand_reg [21] ) + ( \dp_inst|adder_inst|Add0~82  ))

	.dataa(!\dp_inst|prod_reg [21]),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~85_sumout ),
	.cout(\dp_inst|adder_inst|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~85 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~85 .lut_mask = 64'h0000F0F000005555;
defparam \dp_inst|adder_inst|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N35
dffeas \dp_inst|prod_reg[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[21] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N12
cyclonev_lcell_comb \dp_inst|mcand_reg[22]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[22]~feeder_combout  = \dp_inst|mcand_reg [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[22]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mcand_reg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N95
cyclonev_io_ibuf \multiplicand[22]~input (
	.i(multiplicand[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[22]~input_o ));
// synopsys translate_off
defparam \multiplicand[22]~input .bus_hold = "false";
defparam \multiplicand[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N14
dffeas \dp_inst|mcand_reg[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[22]~feeder_combout ),
	.asdata(\multiplicand[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[22] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N36
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~89 (
// Equation(s):
// \dp_inst|adder_inst|Add0~89_sumout  = SUM(( \dp_inst|prod_reg [22] ) + ( \dp_inst|mcand_reg [22] ) + ( \dp_inst|adder_inst|Add0~86  ))
// \dp_inst|adder_inst|Add0~90  = CARRY(( \dp_inst|prod_reg [22] ) + ( \dp_inst|mcand_reg [22] ) + ( \dp_inst|adder_inst|Add0~86  ))

	.dataa(gnd),
	.datab(!\dp_inst|mcand_reg [22]),
	.datac(!\dp_inst|prod_reg [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~89_sumout ),
	.cout(\dp_inst|adder_inst|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~89 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~89 .lut_mask = 64'h0000CCCC00000F0F;
defparam \dp_inst|adder_inst|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N38
dffeas \dp_inst|prod_reg[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[22] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N39
cyclonev_lcell_comb \dp_inst|mcand_reg[23]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[23]~feeder_combout  = \dp_inst|mcand_reg [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[23]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mcand_reg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \multiplicand[23]~input (
	.i(multiplicand[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[23]~input_o ));
// synopsys translate_off
defparam \multiplicand[23]~input .bus_hold = "false";
defparam \multiplicand[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N41
dffeas \dp_inst|mcand_reg[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[23]~feeder_combout ),
	.asdata(\multiplicand[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[23] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N39
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~93 (
// Equation(s):
// \dp_inst|adder_inst|Add0~93_sumout  = SUM(( \dp_inst|prod_reg [23] ) + ( \dp_inst|mcand_reg [23] ) + ( \dp_inst|adder_inst|Add0~90  ))
// \dp_inst|adder_inst|Add0~94  = CARRY(( \dp_inst|prod_reg [23] ) + ( \dp_inst|mcand_reg [23] ) + ( \dp_inst|adder_inst|Add0~90  ))

	.dataa(!\dp_inst|mcand_reg [23]),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~93_sumout ),
	.cout(\dp_inst|adder_inst|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~93 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~93 .lut_mask = 64'h0000AAAA00000F0F;
defparam \dp_inst|adder_inst|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N41
dffeas \dp_inst|prod_reg[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[23] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N45
cyclonev_lcell_comb \dp_inst|mcand_reg[24]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[24]~feeder_combout  = \dp_inst|mcand_reg [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[24]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mcand_reg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \multiplicand[24]~input (
	.i(multiplicand[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[24]~input_o ));
// synopsys translate_off
defparam \multiplicand[24]~input .bus_hold = "false";
defparam \multiplicand[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N47
dffeas \dp_inst|mcand_reg[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[24]~feeder_combout ),
	.asdata(\multiplicand[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[24] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N42
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~97 (
// Equation(s):
// \dp_inst|adder_inst|Add0~97_sumout  = SUM(( \dp_inst|prod_reg [24] ) + ( \dp_inst|mcand_reg [24] ) + ( \dp_inst|adder_inst|Add0~94  ))
// \dp_inst|adder_inst|Add0~98  = CARRY(( \dp_inst|prod_reg [24] ) + ( \dp_inst|mcand_reg [24] ) + ( \dp_inst|adder_inst|Add0~94  ))

	.dataa(gnd),
	.datab(!\dp_inst|prod_reg [24]),
	.datac(!\dp_inst|mcand_reg [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~97_sumout ),
	.cout(\dp_inst|adder_inst|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~97 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~97 .lut_mask = 64'h0000F0F000003333;
defparam \dp_inst|adder_inst|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N44
dffeas \dp_inst|prod_reg[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[24] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \dp_inst|mcand_reg[25]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[25]~feeder_combout  = \dp_inst|mcand_reg [24]

	.dataa(gnd),
	.datab(!\dp_inst|mcand_reg [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[25]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[25]~feeder .lut_mask = 64'h3333333333333333;
defparam \dp_inst|mcand_reg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \multiplicand[25]~input (
	.i(multiplicand[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[25]~input_o ));
// synopsys translate_off
defparam \multiplicand[25]~input .bus_hold = "false";
defparam \multiplicand[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N26
dffeas \dp_inst|mcand_reg[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[25]~feeder_combout ),
	.asdata(\multiplicand[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[25] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N45
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~101 (
// Equation(s):
// \dp_inst|adder_inst|Add0~101_sumout  = SUM(( \dp_inst|prod_reg [25] ) + ( \dp_inst|mcand_reg [25] ) + ( \dp_inst|adder_inst|Add0~98  ))
// \dp_inst|adder_inst|Add0~102  = CARRY(( \dp_inst|prod_reg [25] ) + ( \dp_inst|mcand_reg [25] ) + ( \dp_inst|adder_inst|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [25]),
	.datad(!\dp_inst|prod_reg [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~101_sumout ),
	.cout(\dp_inst|adder_inst|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~101 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N47
dffeas \dp_inst|prod_reg[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[25] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N57
cyclonev_lcell_comb \dp_inst|mcand_reg[26]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[26]~feeder_combout  = \dp_inst|mcand_reg [25]

	.dataa(!\dp_inst|mcand_reg [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[26]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[26]~feeder .lut_mask = 64'h5555555555555555;
defparam \dp_inst|mcand_reg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \multiplicand[26]~input (
	.i(multiplicand[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[26]~input_o ));
// synopsys translate_off
defparam \multiplicand[26]~input .bus_hold = "false";
defparam \multiplicand[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N59
dffeas \dp_inst|mcand_reg[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[26]~feeder_combout ),
	.asdata(\multiplicand[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[26] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N48
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~105 (
// Equation(s):
// \dp_inst|adder_inst|Add0~105_sumout  = SUM(( \dp_inst|mcand_reg [26] ) + ( \dp_inst|prod_reg [26] ) + ( \dp_inst|adder_inst|Add0~102  ))
// \dp_inst|adder_inst|Add0~106  = CARRY(( \dp_inst|mcand_reg [26] ) + ( \dp_inst|prod_reg [26] ) + ( \dp_inst|adder_inst|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [26]),
	.datad(!\dp_inst|mcand_reg [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~105_sumout ),
	.cout(\dp_inst|adder_inst|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~105 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N50
dffeas \dp_inst|prod_reg[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[26] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N3
cyclonev_lcell_comb \dp_inst|mcand_reg[27]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[27]~feeder_combout  = \dp_inst|mcand_reg [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[27]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mcand_reg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \multiplicand[27]~input (
	.i(multiplicand[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[27]~input_o ));
// synopsys translate_off
defparam \multiplicand[27]~input .bus_hold = "false";
defparam \multiplicand[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N5
dffeas \dp_inst|mcand_reg[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[27]~feeder_combout ),
	.asdata(\multiplicand[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[27] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N51
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~109 (
// Equation(s):
// \dp_inst|adder_inst|Add0~109_sumout  = SUM(( \dp_inst|mcand_reg [27] ) + ( \dp_inst|prod_reg [27] ) + ( \dp_inst|adder_inst|Add0~106  ))
// \dp_inst|adder_inst|Add0~110  = CARRY(( \dp_inst|mcand_reg [27] ) + ( \dp_inst|prod_reg [27] ) + ( \dp_inst|adder_inst|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dp_inst|mcand_reg [27]),
	.datae(gnd),
	.dataf(!\dp_inst|prod_reg [27]),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~109_sumout ),
	.cout(\dp_inst|adder_inst|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~109 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~109 .lut_mask = 64'h0000FF00000000FF;
defparam \dp_inst|adder_inst|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N53
dffeas \dp_inst|prod_reg[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[27] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N51
cyclonev_lcell_comb \dp_inst|mcand_reg[28]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[28]~feeder_combout  = \dp_inst|mcand_reg [27]

	.dataa(!\dp_inst|mcand_reg [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[28]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \dp_inst|mcand_reg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \multiplicand[28]~input (
	.i(multiplicand[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[28]~input_o ));
// synopsys translate_off
defparam \multiplicand[28]~input .bus_hold = "false";
defparam \multiplicand[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N53
dffeas \dp_inst|mcand_reg[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[28]~feeder_combout ),
	.asdata(\multiplicand[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[28] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N54
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~113 (
// Equation(s):
// \dp_inst|adder_inst|Add0~113_sumout  = SUM(( \dp_inst|prod_reg [28] ) + ( \dp_inst|mcand_reg [28] ) + ( \dp_inst|adder_inst|Add0~110  ))
// \dp_inst|adder_inst|Add0~114  = CARRY(( \dp_inst|prod_reg [28] ) + ( \dp_inst|mcand_reg [28] ) + ( \dp_inst|adder_inst|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [28]),
	.datad(!\dp_inst|prod_reg [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~113_sumout ),
	.cout(\dp_inst|adder_inst|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~113 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N56
dffeas \dp_inst|prod_reg[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[28] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N24
cyclonev_lcell_comb \dp_inst|mcand_reg[29]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[29]~feeder_combout  = ( \dp_inst|mcand_reg [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp_inst|mcand_reg [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[29]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dp_inst|mcand_reg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \multiplicand[29]~input (
	.i(multiplicand[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[29]~input_o ));
// synopsys translate_off
defparam \multiplicand[29]~input .bus_hold = "false";
defparam \multiplicand[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y5_N26
dffeas \dp_inst|mcand_reg[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[29]~feeder_combout ),
	.asdata(\multiplicand[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[29] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N57
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~117 (
// Equation(s):
// \dp_inst|adder_inst|Add0~117_sumout  = SUM(( \dp_inst|prod_reg [29] ) + ( \dp_inst|mcand_reg [29] ) + ( \dp_inst|adder_inst|Add0~114  ))
// \dp_inst|adder_inst|Add0~118  = CARRY(( \dp_inst|prod_reg [29] ) + ( \dp_inst|mcand_reg [29] ) + ( \dp_inst|adder_inst|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [29]),
	.datad(!\dp_inst|prod_reg [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~117_sumout ),
	.cout(\dp_inst|adder_inst|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~117 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N59
dffeas \dp_inst|prod_reg[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[29] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N30
cyclonev_lcell_comb \dp_inst|mcand_reg[30]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[30]~feeder_combout  = \dp_inst|mcand_reg [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[30]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[30]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dp_inst|mcand_reg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \multiplicand[30]~input (
	.i(multiplicand[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[30]~input_o ));
// synopsys translate_off
defparam \multiplicand[30]~input .bus_hold = "false";
defparam \multiplicand[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y5_N32
dffeas \dp_inst|mcand_reg[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[30]~feeder_combout ),
	.asdata(\multiplicand[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[30] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~121 (
// Equation(s):
// \dp_inst|adder_inst|Add0~121_sumout  = SUM(( \dp_inst|prod_reg [30] ) + ( \dp_inst|mcand_reg [30] ) + ( \dp_inst|adder_inst|Add0~118  ))
// \dp_inst|adder_inst|Add0~122  = CARRY(( \dp_inst|prod_reg [30] ) + ( \dp_inst|mcand_reg [30] ) + ( \dp_inst|adder_inst|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [30]),
	.datad(!\dp_inst|prod_reg [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~121_sumout ),
	.cout(\dp_inst|adder_inst|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~121 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N2
dffeas \dp_inst|prod_reg[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[30] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \dp_inst|mcand_reg[31]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[31]~feeder_combout  = \dp_inst|mcand_reg [30]

	.dataa(gnd),
	.datab(!\dp_inst|mcand_reg [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[31]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[31]~feeder .lut_mask = 64'h3333333333333333;
defparam \dp_inst|mcand_reg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \multiplicand[31]~input (
	.i(multiplicand[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\multiplicand[31]~input_o ));
// synopsys translate_off
defparam \multiplicand[31]~input .bus_hold = "false";
defparam \multiplicand[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y5_N50
dffeas \dp_inst|mcand_reg[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[31]~feeder_combout ),
	.asdata(\multiplicand[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(!\ctrl_inst|state.RUN~q ),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[31] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N3
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~125 (
// Equation(s):
// \dp_inst|adder_inst|Add0~125_sumout  = SUM(( \dp_inst|prod_reg [31] ) + ( \dp_inst|mcand_reg [31] ) + ( \dp_inst|adder_inst|Add0~122  ))
// \dp_inst|adder_inst|Add0~126  = CARRY(( \dp_inst|prod_reg [31] ) + ( \dp_inst|mcand_reg [31] ) + ( \dp_inst|adder_inst|Add0~122  ))

	.dataa(!\dp_inst|mcand_reg [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dp_inst|prod_reg [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~125_sumout ),
	.cout(\dp_inst|adder_inst|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~125 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~125 .lut_mask = 64'h0000AAAA000000FF;
defparam \dp_inst|adder_inst|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N5
dffeas \dp_inst|prod_reg[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[31] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N33
cyclonev_lcell_comb \ctrl_inst|state~11 (
// Equation(s):
// \ctrl_inst|state~11_combout  = ( \ctrl_inst|state.RUN~q  & ( \rst~input_o  ) ) # ( !\ctrl_inst|state.RUN~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctrl_inst|state.RUN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_inst|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_inst|state~11 .extended_lut = "off";
defparam \ctrl_inst|state~11 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \ctrl_inst|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N50
dffeas \dp_inst|mcand_reg[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[32] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~129 (
// Equation(s):
// \dp_inst|adder_inst|Add0~129_sumout  = SUM(( \dp_inst|mcand_reg [32] ) + ( \dp_inst|prod_reg [32] ) + ( \dp_inst|adder_inst|Add0~126  ))
// \dp_inst|adder_inst|Add0~130  = CARRY(( \dp_inst|mcand_reg [32] ) + ( \dp_inst|prod_reg [32] ) + ( \dp_inst|adder_inst|Add0~126  ))

	.dataa(gnd),
	.datab(!\dp_inst|prod_reg [32]),
	.datac(gnd),
	.datad(!\dp_inst|mcand_reg [32]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~129_sumout ),
	.cout(\dp_inst|adder_inst|Add0~130 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~129 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~129 .lut_mask = 64'h0000CCCC000000FF;
defparam \dp_inst|adder_inst|Add0~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N8
dffeas \dp_inst|prod_reg[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~129_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[32] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N11
dffeas \dp_inst|mcand_reg[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[33] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N9
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~133 (
// Equation(s):
// \dp_inst|adder_inst|Add0~133_sumout  = SUM(( \dp_inst|mcand_reg [33] ) + ( \dp_inst|prod_reg [33] ) + ( \dp_inst|adder_inst|Add0~130  ))
// \dp_inst|adder_inst|Add0~134  = CARRY(( \dp_inst|mcand_reg [33] ) + ( \dp_inst|prod_reg [33] ) + ( \dp_inst|adder_inst|Add0~130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [33]),
	.datad(!\dp_inst|mcand_reg [33]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~133_sumout ),
	.cout(\dp_inst|adder_inst|Add0~134 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~133 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~133 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N11
dffeas \dp_inst|prod_reg[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~133_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[33] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N2
dffeas \dp_inst|mcand_reg[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [34]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[34] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~137 (
// Equation(s):
// \dp_inst|adder_inst|Add0~137_sumout  = SUM(( \dp_inst|prod_reg [34] ) + ( \dp_inst|mcand_reg [34] ) + ( \dp_inst|adder_inst|Add0~134  ))
// \dp_inst|adder_inst|Add0~138  = CARRY(( \dp_inst|prod_reg [34] ) + ( \dp_inst|mcand_reg [34] ) + ( \dp_inst|adder_inst|Add0~134  ))

	.dataa(gnd),
	.datab(!\dp_inst|prod_reg [34]),
	.datac(!\dp_inst|mcand_reg [34]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~137_sumout ),
	.cout(\dp_inst|adder_inst|Add0~138 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~137 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~137 .lut_mask = 64'h0000F0F000003333;
defparam \dp_inst|adder_inst|Add0~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N14
dffeas \dp_inst|prod_reg[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~137_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [34]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[34] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N35
dffeas \dp_inst|mcand_reg[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [35]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[35] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N15
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~141 (
// Equation(s):
// \dp_inst|adder_inst|Add0~141_sumout  = SUM(( \dp_inst|prod_reg [35] ) + ( \dp_inst|mcand_reg [35] ) + ( \dp_inst|adder_inst|Add0~138  ))
// \dp_inst|adder_inst|Add0~142  = CARRY(( \dp_inst|prod_reg [35] ) + ( \dp_inst|mcand_reg [35] ) + ( \dp_inst|adder_inst|Add0~138  ))

	.dataa(!\dp_inst|mcand_reg [35]),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [35]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~141_sumout ),
	.cout(\dp_inst|adder_inst|Add0~142 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~141 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~141 .lut_mask = 64'h0000AAAA00000F0F;
defparam \dp_inst|adder_inst|Add0~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N17
dffeas \dp_inst|prod_reg[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~141_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [35]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[35] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N26
dffeas \dp_inst|mcand_reg[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [36]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[36] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~145 (
// Equation(s):
// \dp_inst|adder_inst|Add0~145_sumout  = SUM(( \dp_inst|prod_reg [36] ) + ( \dp_inst|mcand_reg [36] ) + ( \dp_inst|adder_inst|Add0~142  ))
// \dp_inst|adder_inst|Add0~146  = CARRY(( \dp_inst|prod_reg [36] ) + ( \dp_inst|mcand_reg [36] ) + ( \dp_inst|adder_inst|Add0~142  ))

	.dataa(gnd),
	.datab(!\dp_inst|mcand_reg [36]),
	.datac(!\dp_inst|prod_reg [36]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~145_sumout ),
	.cout(\dp_inst|adder_inst|Add0~146 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~145 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~145 .lut_mask = 64'h0000CCCC00000F0F;
defparam \dp_inst|adder_inst|Add0~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N20
dffeas \dp_inst|prod_reg[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~145_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [36]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[36] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N27
cyclonev_lcell_comb \dp_inst|mcand_reg[37]~feeder (
// Equation(s):
// \dp_inst|mcand_reg[37]~feeder_combout  = \dp_inst|mcand_reg [36]

	.dataa(!\dp_inst|mcand_reg [36]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dp_inst|mcand_reg[37]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|mcand_reg[37]~feeder .extended_lut = "off";
defparam \dp_inst|mcand_reg[37]~feeder .lut_mask = 64'h5555555555555555;
defparam \dp_inst|mcand_reg[37]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N29
dffeas \dp_inst|mcand_reg[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|mcand_reg[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(gnd),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [37]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[37] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N21
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~149 (
// Equation(s):
// \dp_inst|adder_inst|Add0~149_sumout  = SUM(( \dp_inst|mcand_reg [37] ) + ( \dp_inst|prod_reg [37] ) + ( \dp_inst|adder_inst|Add0~146  ))
// \dp_inst|adder_inst|Add0~150  = CARRY(( \dp_inst|mcand_reg [37] ) + ( \dp_inst|prod_reg [37] ) + ( \dp_inst|adder_inst|Add0~146  ))

	.dataa(!\dp_inst|prod_reg [37]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dp_inst|mcand_reg [37]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~149_sumout ),
	.cout(\dp_inst|adder_inst|Add0~150 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~149 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~149 .lut_mask = 64'h0000AAAA000000FF;
defparam \dp_inst|adder_inst|Add0~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N23
dffeas \dp_inst|prod_reg[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~149_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [37]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[37] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N8
dffeas \dp_inst|mcand_reg[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [38]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[38] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~153 (
// Equation(s):
// \dp_inst|adder_inst|Add0~153_sumout  = SUM(( \dp_inst|mcand_reg [38] ) + ( \dp_inst|prod_reg [38] ) + ( \dp_inst|adder_inst|Add0~150  ))
// \dp_inst|adder_inst|Add0~154  = CARRY(( \dp_inst|mcand_reg [38] ) + ( \dp_inst|prod_reg [38] ) + ( \dp_inst|adder_inst|Add0~150  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [38]),
	.datad(!\dp_inst|mcand_reg [38]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~153_sumout ),
	.cout(\dp_inst|adder_inst|Add0~154 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~153 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~153 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N26
dffeas \dp_inst|prod_reg[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~153_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [38]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[38] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N53
dffeas \dp_inst|mcand_reg[39] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [38]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [39]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[39] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N27
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~157 (
// Equation(s):
// \dp_inst|adder_inst|Add0~157_sumout  = SUM(( \dp_inst|prod_reg [39] ) + ( \dp_inst|mcand_reg [39] ) + ( \dp_inst|adder_inst|Add0~154  ))
// \dp_inst|adder_inst|Add0~158  = CARRY(( \dp_inst|prod_reg [39] ) + ( \dp_inst|mcand_reg [39] ) + ( \dp_inst|adder_inst|Add0~154  ))

	.dataa(!\dp_inst|mcand_reg [39]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dp_inst|prod_reg [39]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~157_sumout ),
	.cout(\dp_inst|adder_inst|Add0~158 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~157 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~157 .lut_mask = 64'h0000AAAA000000FF;
defparam \dp_inst|adder_inst|Add0~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N29
dffeas \dp_inst|prod_reg[39] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~157_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [39]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[39] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N44
dffeas \dp_inst|mcand_reg[40] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [39]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [40]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[40] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~161 (
// Equation(s):
// \dp_inst|adder_inst|Add0~161_sumout  = SUM(( \dp_inst|mcand_reg [40] ) + ( \dp_inst|prod_reg [40] ) + ( \dp_inst|adder_inst|Add0~158  ))
// \dp_inst|adder_inst|Add0~162  = CARRY(( \dp_inst|mcand_reg [40] ) + ( \dp_inst|prod_reg [40] ) + ( \dp_inst|adder_inst|Add0~158  ))

	.dataa(gnd),
	.datab(!\dp_inst|prod_reg [40]),
	.datac(gnd),
	.datad(!\dp_inst|mcand_reg [40]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~161_sumout ),
	.cout(\dp_inst|adder_inst|Add0~162 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~161 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~161 .lut_mask = 64'h0000CCCC000000FF;
defparam \dp_inst|adder_inst|Add0~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N32
dffeas \dp_inst|prod_reg[40] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~161_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [40]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[40] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N47
dffeas \dp_inst|mcand_reg[41] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [40]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [41]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[41] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N33
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~165 (
// Equation(s):
// \dp_inst|adder_inst|Add0~165_sumout  = SUM(( \dp_inst|mcand_reg [41] ) + ( \dp_inst|prod_reg [41] ) + ( \dp_inst|adder_inst|Add0~162  ))
// \dp_inst|adder_inst|Add0~166  = CARRY(( \dp_inst|mcand_reg [41] ) + ( \dp_inst|prod_reg [41] ) + ( \dp_inst|adder_inst|Add0~162  ))

	.dataa(!\dp_inst|mcand_reg [41]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp_inst|prod_reg [41]),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~162 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~165_sumout ),
	.cout(\dp_inst|adder_inst|Add0~166 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~165 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~165 .lut_mask = 64'h0000FF0000005555;
defparam \dp_inst|adder_inst|Add0~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N35
dffeas \dp_inst|prod_reg[41] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~165_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [41]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[41] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N38
dffeas \dp_inst|mcand_reg[42] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [41]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [42]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[42] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~169 (
// Equation(s):
// \dp_inst|adder_inst|Add0~169_sumout  = SUM(( \dp_inst|mcand_reg [42] ) + ( \dp_inst|prod_reg [42] ) + ( \dp_inst|adder_inst|Add0~166  ))
// \dp_inst|adder_inst|Add0~170  = CARRY(( \dp_inst|mcand_reg [42] ) + ( \dp_inst|prod_reg [42] ) + ( \dp_inst|adder_inst|Add0~166  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [42]),
	.datad(!\dp_inst|mcand_reg [42]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~166 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~169_sumout ),
	.cout(\dp_inst|adder_inst|Add0~170 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~169 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~169 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N38
dffeas \dp_inst|prod_reg[42] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~169_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [42]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[42] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N41
dffeas \dp_inst|mcand_reg[43] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [42]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [43]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[43] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N39
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~173 (
// Equation(s):
// \dp_inst|adder_inst|Add0~173_sumout  = SUM(( \dp_inst|prod_reg [43] ) + ( \dp_inst|mcand_reg [43] ) + ( \dp_inst|adder_inst|Add0~170  ))
// \dp_inst|adder_inst|Add0~174  = CARRY(( \dp_inst|prod_reg [43] ) + ( \dp_inst|mcand_reg [43] ) + ( \dp_inst|adder_inst|Add0~170  ))

	.dataa(!\dp_inst|mcand_reg [43]),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [43]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~170 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~173_sumout ),
	.cout(\dp_inst|adder_inst|Add0~174 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~173 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~173 .lut_mask = 64'h0000AAAA00000F0F;
defparam \dp_inst|adder_inst|Add0~173 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N41
dffeas \dp_inst|prod_reg[43] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~173_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [43]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[43] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N32
dffeas \dp_inst|mcand_reg[44] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [43]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [44]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[44] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~177 (
// Equation(s):
// \dp_inst|adder_inst|Add0~177_sumout  = SUM(( \dp_inst|prod_reg [44] ) + ( \dp_inst|mcand_reg [44] ) + ( \dp_inst|adder_inst|Add0~174  ))
// \dp_inst|adder_inst|Add0~178  = CARRY(( \dp_inst|prod_reg [44] ) + ( \dp_inst|mcand_reg [44] ) + ( \dp_inst|adder_inst|Add0~174  ))

	.dataa(gnd),
	.datab(!\dp_inst|prod_reg [44]),
	.datac(!\dp_inst|mcand_reg [44]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~174 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~177_sumout ),
	.cout(\dp_inst|adder_inst|Add0~178 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~177 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~177 .lut_mask = 64'h0000F0F000003333;
defparam \dp_inst|adder_inst|Add0~177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N44
dffeas \dp_inst|prod_reg[44] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~177_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [44]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[44] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N5
dffeas \dp_inst|mcand_reg[45] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [44]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [45]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[45] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N45
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~181 (
// Equation(s):
// \dp_inst|adder_inst|Add0~181_sumout  = SUM(( \dp_inst|mcand_reg [45] ) + ( \dp_inst|prod_reg [45] ) + ( \dp_inst|adder_inst|Add0~178  ))
// \dp_inst|adder_inst|Add0~182  = CARRY(( \dp_inst|mcand_reg [45] ) + ( \dp_inst|prod_reg [45] ) + ( \dp_inst|adder_inst|Add0~178  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [45]),
	.datad(!\dp_inst|mcand_reg [45]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~178 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~181_sumout ),
	.cout(\dp_inst|adder_inst|Add0~182 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~181 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~181 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~181 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N47
dffeas \dp_inst|prod_reg[45] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~181_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [45]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[45] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N56
dffeas \dp_inst|mcand_reg[46] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [45]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [46]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[46] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N48
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~185 (
// Equation(s):
// \dp_inst|adder_inst|Add0~185_sumout  = SUM(( \dp_inst|mcand_reg [46] ) + ( \dp_inst|prod_reg [46] ) + ( \dp_inst|adder_inst|Add0~182  ))
// \dp_inst|adder_inst|Add0~186  = CARRY(( \dp_inst|mcand_reg [46] ) + ( \dp_inst|prod_reg [46] ) + ( \dp_inst|adder_inst|Add0~182  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [46]),
	.datad(!\dp_inst|mcand_reg [46]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~182 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~185_sumout ),
	.cout(\dp_inst|adder_inst|Add0~186 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~185 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~185 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N50
dffeas \dp_inst|prod_reg[46] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~185_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [46]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[46] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N59
dffeas \dp_inst|mcand_reg[47] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [46]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [47]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[47] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N51
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~189 (
// Equation(s):
// \dp_inst|adder_inst|Add0~189_sumout  = SUM(( \dp_inst|prod_reg [47] ) + ( \dp_inst|mcand_reg [47] ) + ( \dp_inst|adder_inst|Add0~186  ))
// \dp_inst|adder_inst|Add0~190  = CARRY(( \dp_inst|prod_reg [47] ) + ( \dp_inst|mcand_reg [47] ) + ( \dp_inst|adder_inst|Add0~186  ))

	.dataa(!\dp_inst|prod_reg [47]),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [47]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~186 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~189_sumout ),
	.cout(\dp_inst|adder_inst|Add0~190 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~189 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~189 .lut_mask = 64'h0000F0F000005555;
defparam \dp_inst|adder_inst|Add0~189 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N53
dffeas \dp_inst|prod_reg[47] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~189_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [47]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[47] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N14
dffeas \dp_inst|mcand_reg[48] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [47]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [48]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[48] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N54
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~193 (
// Equation(s):
// \dp_inst|adder_inst|Add0~193_sumout  = SUM(( \dp_inst|prod_reg [48] ) + ( \dp_inst|mcand_reg [48] ) + ( \dp_inst|adder_inst|Add0~190  ))
// \dp_inst|adder_inst|Add0~194  = CARRY(( \dp_inst|prod_reg [48] ) + ( \dp_inst|mcand_reg [48] ) + ( \dp_inst|adder_inst|Add0~190  ))

	.dataa(gnd),
	.datab(!\dp_inst|mcand_reg [48]),
	.datac(!\dp_inst|prod_reg [48]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~190 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~193_sumout ),
	.cout(\dp_inst|adder_inst|Add0~194 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~193 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~193 .lut_mask = 64'h0000CCCC00000F0F;
defparam \dp_inst|adder_inst|Add0~193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N56
dffeas \dp_inst|prod_reg[48] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~193_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [48]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[48] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N17
dffeas \dp_inst|mcand_reg[49] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [48]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [49]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[49] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N57
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~197 (
// Equation(s):
// \dp_inst|adder_inst|Add0~197_sumout  = SUM(( \dp_inst|mcand_reg [49] ) + ( \dp_inst|prod_reg [49] ) + ( \dp_inst|adder_inst|Add0~194  ))
// \dp_inst|adder_inst|Add0~198  = CARRY(( \dp_inst|mcand_reg [49] ) + ( \dp_inst|prod_reg [49] ) + ( \dp_inst|adder_inst|Add0~194  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [49]),
	.datad(!\dp_inst|mcand_reg [49]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~194 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~197_sumout ),
	.cout(\dp_inst|adder_inst|Add0~198 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~197 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~197 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~197 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N59
dffeas \dp_inst|prod_reg[49] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~197_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [49]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[49] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N20
dffeas \dp_inst|mcand_reg[50] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [49]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [50]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[50] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N0
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~201 (
// Equation(s):
// \dp_inst|adder_inst|Add0~201_sumout  = SUM(( \dp_inst|prod_reg [50] ) + ( \dp_inst|mcand_reg [50] ) + ( \dp_inst|adder_inst|Add0~198  ))
// \dp_inst|adder_inst|Add0~202  = CARRY(( \dp_inst|prod_reg [50] ) + ( \dp_inst|mcand_reg [50] ) + ( \dp_inst|adder_inst|Add0~198  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [50]),
	.datad(!\dp_inst|prod_reg [50]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~198 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~201_sumout ),
	.cout(\dp_inst|adder_inst|Add0~202 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~201 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~201 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~201 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N2
dffeas \dp_inst|prod_reg[50] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~201_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [50]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[50] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N2
dffeas \dp_inst|mcand_reg[51] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [50]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [51]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[51] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N3
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~205 (
// Equation(s):
// \dp_inst|adder_inst|Add0~205_sumout  = SUM(( \dp_inst|mcand_reg [51] ) + ( \dp_inst|prod_reg [51] ) + ( \dp_inst|adder_inst|Add0~202  ))
// \dp_inst|adder_inst|Add0~206  = CARRY(( \dp_inst|mcand_reg [51] ) + ( \dp_inst|prod_reg [51] ) + ( \dp_inst|adder_inst|Add0~202  ))

	.dataa(!\dp_inst|prod_reg [51]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dp_inst|mcand_reg [51]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~202 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~205_sumout ),
	.cout(\dp_inst|adder_inst|Add0~206 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~205 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~205 .lut_mask = 64'h0000AAAA000000FF;
defparam \dp_inst|adder_inst|Add0~205 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N5
dffeas \dp_inst|prod_reg[51] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~205_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [51]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[51] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N8
dffeas \dp_inst|mcand_reg[52] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [51]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [52]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[52] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N6
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~209 (
// Equation(s):
// \dp_inst|adder_inst|Add0~209_sumout  = SUM(( \dp_inst|prod_reg [52] ) + ( \dp_inst|mcand_reg [52] ) + ( \dp_inst|adder_inst|Add0~206  ))
// \dp_inst|adder_inst|Add0~210  = CARRY(( \dp_inst|prod_reg [52] ) + ( \dp_inst|mcand_reg [52] ) + ( \dp_inst|adder_inst|Add0~206  ))

	.dataa(gnd),
	.datab(!\dp_inst|prod_reg [52]),
	.datac(!\dp_inst|mcand_reg [52]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~206 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~209_sumout ),
	.cout(\dp_inst|adder_inst|Add0~210 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~209 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~209 .lut_mask = 64'h0000F0F000003333;
defparam \dp_inst|adder_inst|Add0~209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N8
dffeas \dp_inst|prod_reg[52] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~209_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [52]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[52] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N11
dffeas \dp_inst|mcand_reg[53] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [52]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [53]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[53] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N9
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~213 (
// Equation(s):
// \dp_inst|adder_inst|Add0~213_sumout  = SUM(( \dp_inst|mcand_reg [53] ) + ( \dp_inst|prod_reg [53] ) + ( \dp_inst|adder_inst|Add0~210  ))
// \dp_inst|adder_inst|Add0~214  = CARRY(( \dp_inst|mcand_reg [53] ) + ( \dp_inst|prod_reg [53] ) + ( \dp_inst|adder_inst|Add0~210  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [53]),
	.datad(!\dp_inst|mcand_reg [53]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~210 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~213_sumout ),
	.cout(\dp_inst|adder_inst|Add0~214 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~213 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~213 .lut_mask = 64'h0000F0F0000000FF;
defparam \dp_inst|adder_inst|Add0~213 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N11
dffeas \dp_inst|prod_reg[53] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~213_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [53]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[53] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N38
dffeas \dp_inst|mcand_reg[54] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [53]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [54]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[54] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N12
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~217 (
// Equation(s):
// \dp_inst|adder_inst|Add0~217_sumout  = SUM(( \dp_inst|mcand_reg [54] ) + ( \dp_inst|prod_reg [54] ) + ( \dp_inst|adder_inst|Add0~214  ))
// \dp_inst|adder_inst|Add0~218  = CARRY(( \dp_inst|mcand_reg [54] ) + ( \dp_inst|prod_reg [54] ) + ( \dp_inst|adder_inst|Add0~214  ))

	.dataa(gnd),
	.datab(!\dp_inst|prod_reg [54]),
	.datac(gnd),
	.datad(!\dp_inst|mcand_reg [54]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~214 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~217_sumout ),
	.cout(\dp_inst|adder_inst|Add0~218 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~217 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~217 .lut_mask = 64'h0000CCCC000000FF;
defparam \dp_inst|adder_inst|Add0~217 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N14
dffeas \dp_inst|prod_reg[54] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~217_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [54]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[54] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N41
dffeas \dp_inst|mcand_reg[55] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [54]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [55]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[55] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N15
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~221 (
// Equation(s):
// \dp_inst|adder_inst|Add0~221_sumout  = SUM(( \dp_inst|prod_reg [55] ) + ( \dp_inst|mcand_reg [55] ) + ( \dp_inst|adder_inst|Add0~218  ))
// \dp_inst|adder_inst|Add0~222  = CARRY(( \dp_inst|prod_reg [55] ) + ( \dp_inst|mcand_reg [55] ) + ( \dp_inst|adder_inst|Add0~218  ))

	.dataa(!\dp_inst|mcand_reg [55]),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [55]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~218 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~221_sumout ),
	.cout(\dp_inst|adder_inst|Add0~222 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~221 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~221 .lut_mask = 64'h0000AAAA00000F0F;
defparam \dp_inst|adder_inst|Add0~221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N17
dffeas \dp_inst|prod_reg[55] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~221_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [55]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[55] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N56
dffeas \dp_inst|mcand_reg[56] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [55]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [56]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[56] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N18
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~225 (
// Equation(s):
// \dp_inst|adder_inst|Add0~225_sumout  = SUM(( \dp_inst|prod_reg [56] ) + ( \dp_inst|mcand_reg [56] ) + ( \dp_inst|adder_inst|Add0~222  ))
// \dp_inst|adder_inst|Add0~226  = CARRY(( \dp_inst|prod_reg [56] ) + ( \dp_inst|mcand_reg [56] ) + ( \dp_inst|adder_inst|Add0~222  ))

	.dataa(gnd),
	.datab(!\dp_inst|mcand_reg [56]),
	.datac(!\dp_inst|prod_reg [56]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~222 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~225_sumout ),
	.cout(\dp_inst|adder_inst|Add0~226 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~225 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~225 .lut_mask = 64'h0000CCCC00000F0F;
defparam \dp_inst|adder_inst|Add0~225 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N20
dffeas \dp_inst|prod_reg[56] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~225_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [56]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[56] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N59
dffeas \dp_inst|mcand_reg[57] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [57]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[57] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N21
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~229 (
// Equation(s):
// \dp_inst|adder_inst|Add0~229_sumout  = SUM(( \dp_inst|prod_reg [57] ) + ( \dp_inst|mcand_reg [57] ) + ( \dp_inst|adder_inst|Add0~226  ))
// \dp_inst|adder_inst|Add0~230  = CARRY(( \dp_inst|prod_reg [57] ) + ( \dp_inst|mcand_reg [57] ) + ( \dp_inst|adder_inst|Add0~226  ))

	.dataa(!\dp_inst|prod_reg [57]),
	.datab(gnd),
	.datac(!\dp_inst|mcand_reg [57]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~226 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~229_sumout ),
	.cout(\dp_inst|adder_inst|Add0~230 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~229 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~229 .lut_mask = 64'h0000F0F000005555;
defparam \dp_inst|adder_inst|Add0~229 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N23
dffeas \dp_inst|prod_reg[57] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~229_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [57]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[57] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N50
dffeas \dp_inst|mcand_reg[58] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [58]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[58] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N24
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~233 (
// Equation(s):
// \dp_inst|adder_inst|Add0~233_sumout  = SUM(( \dp_inst|prod_reg [58] ) + ( \dp_inst|mcand_reg [58] ) + ( \dp_inst|adder_inst|Add0~230  ))
// \dp_inst|adder_inst|Add0~234  = CARRY(( \dp_inst|prod_reg [58] ) + ( \dp_inst|mcand_reg [58] ) + ( \dp_inst|adder_inst|Add0~230  ))

	.dataa(gnd),
	.datab(!\dp_inst|mcand_reg [58]),
	.datac(!\dp_inst|prod_reg [58]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~230 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~233_sumout ),
	.cout(\dp_inst|adder_inst|Add0~234 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~233 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~233 .lut_mask = 64'h0000CCCC00000F0F;
defparam \dp_inst|adder_inst|Add0~233 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N26
dffeas \dp_inst|prod_reg[58] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~233_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [58]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[58] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N53
dffeas \dp_inst|mcand_reg[59] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [59]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[59] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N27
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~237 (
// Equation(s):
// \dp_inst|adder_inst|Add0~237_sumout  = SUM(( \dp_inst|prod_reg [59] ) + ( \dp_inst|mcand_reg [59] ) + ( \dp_inst|adder_inst|Add0~234  ))
// \dp_inst|adder_inst|Add0~238  = CARRY(( \dp_inst|prod_reg [59] ) + ( \dp_inst|mcand_reg [59] ) + ( \dp_inst|adder_inst|Add0~234  ))

	.dataa(!\dp_inst|prod_reg [59]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp_inst|mcand_reg [59]),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~234 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~237_sumout ),
	.cout(\dp_inst|adder_inst|Add0~238 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~237 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~237 .lut_mask = 64'h0000FF0000005555;
defparam \dp_inst|adder_inst|Add0~237 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N29
dffeas \dp_inst|prod_reg[59] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~237_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [59]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[59] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N44
dffeas \dp_inst|mcand_reg[60] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[60] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N30
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~241 (
// Equation(s):
// \dp_inst|adder_inst|Add0~241_sumout  = SUM(( \dp_inst|mcand_reg [60] ) + ( \dp_inst|prod_reg [60] ) + ( \dp_inst|adder_inst|Add0~238  ))
// \dp_inst|adder_inst|Add0~242  = CARRY(( \dp_inst|mcand_reg [60] ) + ( \dp_inst|prod_reg [60] ) + ( \dp_inst|adder_inst|Add0~238  ))

	.dataa(gnd),
	.datab(!\dp_inst|prod_reg [60]),
	.datac(gnd),
	.datad(!\dp_inst|mcand_reg [60]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~238 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~241_sumout ),
	.cout(\dp_inst|adder_inst|Add0~242 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~241 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~241 .lut_mask = 64'h0000CCCC000000FF;
defparam \dp_inst|adder_inst|Add0~241 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N32
dffeas \dp_inst|prod_reg[60] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~241_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[60] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N47
dffeas \dp_inst|mcand_reg[61] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [61]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[61] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N33
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~245 (
// Equation(s):
// \dp_inst|adder_inst|Add0~245_sumout  = SUM(( \dp_inst|prod_reg [61] ) + ( \dp_inst|mcand_reg [61] ) + ( \dp_inst|adder_inst|Add0~242  ))
// \dp_inst|adder_inst|Add0~246  = CARRY(( \dp_inst|prod_reg [61] ) + ( \dp_inst|mcand_reg [61] ) + ( \dp_inst|adder_inst|Add0~242  ))

	.dataa(!\dp_inst|prod_reg [61]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dp_inst|mcand_reg [61]),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~242 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~245_sumout ),
	.cout(\dp_inst|adder_inst|Add0~246 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~245 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~245 .lut_mask = 64'h0000FF0000005555;
defparam \dp_inst|adder_inst|Add0~245 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N35
dffeas \dp_inst|prod_reg[61] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~245_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [61]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[61] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N26
dffeas \dp_inst|mcand_reg[62] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [62]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[62] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N36
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~249 (
// Equation(s):
// \dp_inst|adder_inst|Add0~249_sumout  = SUM(( \dp_inst|prod_reg [62] ) + ( \dp_inst|mcand_reg [62] ) + ( \dp_inst|adder_inst|Add0~246  ))
// \dp_inst|adder_inst|Add0~250  = CARRY(( \dp_inst|prod_reg [62] ) + ( \dp_inst|mcand_reg [62] ) + ( \dp_inst|adder_inst|Add0~246  ))

	.dataa(gnd),
	.datab(!\dp_inst|mcand_reg [62]),
	.datac(!\dp_inst|prod_reg [62]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~246 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~249_sumout ),
	.cout(\dp_inst|adder_inst|Add0~250 ),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~249 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~249 .lut_mask = 64'h0000CCCC00000F0F;
defparam \dp_inst|adder_inst|Add0~249 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N38
dffeas \dp_inst|prod_reg[62] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~249_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [62]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[62] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N29
dffeas \dp_inst|mcand_reg[63] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dp_inst|mcand_reg [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ctrl_inst|state~11_combout ),
	.sload(vcc),
	.ena(\dp_inst|counter_inst|value[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|mcand_reg [63]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|mcand_reg[63] .is_wysiwyg = "true";
defparam \dp_inst|mcand_reg[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N39
cyclonev_lcell_comb \dp_inst|adder_inst|Add0~253 (
// Equation(s):
// \dp_inst|adder_inst|Add0~253_sumout  = SUM(( \dp_inst|prod_reg [63] ) + ( \dp_inst|mcand_reg [63] ) + ( \dp_inst|adder_inst|Add0~250  ))

	.dataa(!\dp_inst|mcand_reg [63]),
	.datab(gnd),
	.datac(!\dp_inst|prod_reg [63]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dp_inst|adder_inst|Add0~250 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dp_inst|adder_inst|Add0~253_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dp_inst|adder_inst|Add0~253 .extended_lut = "off";
defparam \dp_inst|adder_inst|Add0~253 .lut_mask = 64'h0000AAAA00000F0F;
defparam \dp_inst|adder_inst|Add0~253 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N41
dffeas \dp_inst|prod_reg[63] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dp_inst|adder_inst|Add0~253_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dp_inst|prod_reg[17]~0_combout ),
	.sload(gnd),
	.ena(\dp_inst|prod_reg[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dp_inst|prod_reg [63]),
	.prn(vcc));
// synopsys translate_off
defparam \dp_inst|prod_reg[63] .is_wysiwyg = "true";
defparam \dp_inst|prod_reg[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N45
cyclonev_lcell_comb \ctrl_inst|busy~0 (
// Equation(s):
// \ctrl_inst|busy~0_combout  = ( \ctrl_inst|state.DONE~q  ) # ( !\ctrl_inst|state.DONE~q  & ( !\ctrl_inst|state.IDLE~q  ) )

	.dataa(!\ctrl_inst|state.IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctrl_inst|state.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_inst|busy~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_inst|busy~0 .extended_lut = "off";
defparam \ctrl_inst|busy~0 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \ctrl_inst|busy~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y48_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
