0.7
2020.2
May 22 2024
19:03:11
F:/cache_synthesizable/cache_synthesizable.sim/sim_1/synth/func/xsim/tb_data_refill_bram_func_synth.v,1736942567,verilog,,F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_tag_mem.v,,data_array;data_mem_column;data_mem_column_1;data_mem_column_2;data_mem_column_3;data_mem_column_4;data_mem_column_5;data_mem_column_6;data_mem_column_7;data_mem_way;data_mem_way_0;data_refill_bram;dual_port_bram;glbl;refill_controller,,,,,,,,
F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_LRU_modules.v,1735467906,verilog,,F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_data_mem.v,,tb_LRU_modules,,,,,,,,
F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_data_mem.v,1736940248,verilog,,F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_interface.v,,tb_data_mem,,,,,,,,
,,,,,,tb_data_refill_bram,,,,,,,,
F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_interface.v,1736479847,verilog,,F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_top.v,,tb_interface,,,,,,,,
F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_tag_array.v,1735215529,verilog,,F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_LRU_modules.v,,tb_tag_array,,,,,,,,
F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_tag_mem.v,1735214297,verilog,,F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_tag_array.v,,tb_tag_mem,,,,,,,,
F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_top.v,1736818529,verilog,,F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_data_refill_bram.v,,tb_top,,,,,,,,
