\hypertarget{group___s_m_a_r_t_c_a_r_d___last___bit}{}\section{S\+M\+A\+R\+T\+C\+A\+RD Last Bit}
\label{group___s_m_a_r_t_c_a_r_d___last___bit}\index{S\+M\+A\+R\+T\+C\+A\+R\+D Last Bit@{S\+M\+A\+R\+T\+C\+A\+R\+D Last Bit}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___s_m_a_r_t_c_a_r_d___last___bit_ga8ce0dd5ed70e0ce9799c9b056363e884}{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+L\+A\+S\+T\+B\+I\+T\+\_\+\+D\+I\+S\+A\+B\+LE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___s_m_a_r_t_c_a_r_d___last___bit_ga11edb8d6ed3ba95eade9a1a6d35a2468}{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+L\+A\+S\+T\+B\+I\+T\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+CL})
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_m_a_r_t_c_a_r_d___last___bit_ga8ce0dd5ed70e0ce9799c9b056363e884}\label{group___s_m_a_r_t_c_a_r_d___last___bit_ga8ce0dd5ed70e0ce9799c9b056363e884}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D Last Bit@{S\+M\+A\+R\+T\+C\+A\+R\+D Last Bit}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+L\+A\+S\+T\+B\+I\+T\+\_\+\+D\+I\+S\+A\+B\+LE@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+L\+A\+S\+T\+B\+I\+T\+\_\+\+D\+I\+S\+A\+B\+LE}}
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+L\+A\+S\+T\+B\+I\+T\+\_\+\+D\+I\+S\+A\+B\+LE@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+L\+A\+S\+T\+B\+I\+T\+\_\+\+D\+I\+S\+A\+B\+LE}!S\+M\+A\+R\+T\+C\+A\+R\+D Last Bit@{S\+M\+A\+R\+T\+C\+A\+R\+D Last Bit}}
\subsubsection{\texorpdfstring{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+L\+A\+S\+T\+B\+I\+T\+\_\+\+D\+I\+S\+A\+B\+LE}{SMARTCARD\_LASTBIT\_DISABLE}}
{\footnotesize\ttfamily \#define S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+L\+A\+S\+T\+B\+I\+T\+\_\+\+D\+I\+S\+A\+B\+LE~(0x00000000\+U)}

S\+M\+A\+R\+T\+C\+A\+RD frame last data bit clock pulse not output to S\+C\+LK pin \mbox{\Hypertarget{group___s_m_a_r_t_c_a_r_d___last___bit_ga11edb8d6ed3ba95eade9a1a6d35a2468}\label{group___s_m_a_r_t_c_a_r_d___last___bit_ga11edb8d6ed3ba95eade9a1a6d35a2468}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D Last Bit@{S\+M\+A\+R\+T\+C\+A\+R\+D Last Bit}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+L\+A\+S\+T\+B\+I\+T\+\_\+\+E\+N\+A\+B\+LE@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+L\+A\+S\+T\+B\+I\+T\+\_\+\+E\+N\+A\+B\+LE}}
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+L\+A\+S\+T\+B\+I\+T\+\_\+\+E\+N\+A\+B\+LE@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+L\+A\+S\+T\+B\+I\+T\+\_\+\+E\+N\+A\+B\+LE}!S\+M\+A\+R\+T\+C\+A\+R\+D Last Bit@{S\+M\+A\+R\+T\+C\+A\+R\+D Last Bit}}
\subsubsection{\texorpdfstring{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+L\+A\+S\+T\+B\+I\+T\+\_\+\+E\+N\+A\+B\+LE}{SMARTCARD\_LASTBIT\_ENABLE}}
{\footnotesize\ttfamily \#define S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+L\+A\+S\+T\+B\+I\+T\+\_\+\+E\+N\+A\+B\+LE~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+CL})}

S\+M\+A\+R\+T\+C\+A\+RD frame last data bit clock pulse output to S\+C\+LK pin 