// Seed: 3794612490
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wor id_3,
    output wire id_4,
    input supply1 id_5,
    input wor id_6,
    output tri0 id_7,
    input supply1 id_8,
    output wire id_9,
    output uwire id_10,
    input uwire id_11
);
  wire id_13;
  tri  id_14 = 1;
endmodule
module module_1 (
    input logic id_0,
    output supply0 id_1,
    output logic id_2,
    input wor id_3,
    input wire id_4
);
  assign id_1 = (1);
  assign id_2 = id_0;
  wire id_6;
  module_0(
      id_3, id_4, id_3, id_1, id_1, id_3, id_4, id_1, id_3, id_1, id_1, id_3
  );
  wire id_7, id_8;
  always begin
    begin
      id_2 <= 1'h0;
    end
  end
  assign id_2 = 1;
endmodule
