<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\impl\gwsynthesis\Tang20kcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\src\Tang20kcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov  7 06:38:45 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8891</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4537</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk27m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.574</td>
<td>86.400
<td>0.000</td>
<td>5.787</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.574</td>
<td>86.400
<td>0.000</td>
<td>5.787</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.148</td>
<td>43.200
<td>0.000</td>
<td>11.574</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.722</td>
<td>28.800
<td>0.000</td>
<td>17.361</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>86.400(MHz)</td>
<td>86.609(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk27m!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.028</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>11.511</td>
</tr>
<tr>
<td>2</td>
<td>0.113</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>11.426</td>
</tr>
<tr>
<td>3</td>
<td>0.289</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>11.250</td>
</tr>
<tr>
<td>4</td>
<td>0.488</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>11.051</td>
</tr>
<tr>
<td>5</td>
<td>1.292</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>10.247</td>
</tr>
<tr>
<td>6</td>
<td>1.315</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>10.224</td>
</tr>
<tr>
<td>7</td>
<td>1.315</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>10.224</td>
</tr>
<tr>
<td>8</td>
<td>1.316</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>10.223</td>
</tr>
<tr>
<td>9</td>
<td>1.319</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>10.220</td>
</tr>
<tr>
<td>10</td>
<td>1.340</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>10.199</td>
</tr>
<tr>
<td>11</td>
<td>1.340</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>10.199</td>
</tr>
<tr>
<td>12</td>
<td>1.340</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>10.199</td>
</tr>
<tr>
<td>13</td>
<td>1.340</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>10.199</td>
</tr>
<tr>
<td>14</td>
<td>1.499</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>10.040</td>
</tr>
<tr>
<td>15</td>
<td>1.499</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>10.040</td>
</tr>
<tr>
<td>16</td>
<td>2.153</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>9.386</td>
</tr>
<tr>
<td>17</td>
<td>2.158</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>9.381</td>
</tr>
<tr>
<td>18</td>
<td>2.184</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>9.355</td>
</tr>
<tr>
<td>19</td>
<td>2.311</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>9.228</td>
</tr>
<tr>
<td>20</td>
<td>2.535</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>9.004</td>
</tr>
<tr>
<td>21</td>
<td>2.545</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>8.994</td>
</tr>
<tr>
<td>22</td>
<td>2.550</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_12_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>8.989</td>
</tr>
<tr>
<td>23</td>
<td>2.562</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>8.977</td>
</tr>
<tr>
<td>24</td>
<td>2.572</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_13_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>8.967</td>
</tr>
<tr>
<td>25</td>
<td>2.578</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_15_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>8.961</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>2</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>3</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>4</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>5</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>6</td>
<td>0.076</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>7</td>
<td>0.202</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>8</td>
<td>0.213</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>9</td>
<td>0.213</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>10</td>
<td>0.213</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[6]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>11</td>
<td>0.213</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[4]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>12</td>
<td>0.213</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>13</td>
<td>0.337</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>14</td>
<td>0.344</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/AD[9]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>15</td>
<td>0.344</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/AD[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>16</td>
<td>0.344</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/AD[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>17</td>
<td>0.347</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.596</td>
</tr>
<tr>
<td>18</td>
<td>0.349</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[12]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>19</td>
<td>0.356</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_address_7_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/AD[10]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>20</td>
<td>0.356</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_address_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/AD[5]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>21</td>
<td>0.363</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>22</td>
<td>0.363</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>23</td>
<td>0.363</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>24</td>
<td>0.363</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>25</td>
<td>0.363</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_25_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_17_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_debugger/ff_next_state_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_sdr_address_10_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_h_cnt_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic123m/ff_vram_address_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R36C29[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.253</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s2/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s2/F</td>
</tr>
<tr>
<td>9.917</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>11.039</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>11.410</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C35[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>12.212</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>12.638</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s0/I2</td>
</tr>
<tr>
<td>13.193</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s0/F</td>
</tr>
<tr>
<td>13.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s/I0</td>
</tr>
<tr>
<td>13.296</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s/O</td>
</tr>
<tr>
<td>14.573</td>
<td>1.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s14/I0</td>
</tr>
<tr>
<td>15.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s14/F</td>
</tr>
<tr>
<td>15.487</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s5/I3</td>
</tr>
<tr>
<td>15.858</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s5/F</td>
</tr>
<tr>
<td>16.518</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C19[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s9/I0</td>
</tr>
<tr>
<td>17.088</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s9/F</td>
</tr>
<tr>
<td>17.262</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s3/I2</td>
</tr>
<tr>
<td>17.715</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s3/F</td>
</tr>
<tr>
<td>17.869</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s0/I2</td>
</tr>
<tr>
<td>18.439</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s0/F</td>
</tr>
<tr>
<td>18.439</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.787, 41.586%; route: 6.492, 56.399%; tC2Q: 0.232, 2.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R36C29[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.253</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s2/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s2/F</td>
</tr>
<tr>
<td>9.917</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>11.039</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>11.410</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C35[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>12.212</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>12.638</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s0/I2</td>
</tr>
<tr>
<td>13.193</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s0/F</td>
</tr>
<tr>
<td>13.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s/I0</td>
</tr>
<tr>
<td>13.296</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s/O</td>
</tr>
<tr>
<td>14.573</td>
<td>1.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s14/I0</td>
</tr>
<tr>
<td>15.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s14/F</td>
</tr>
<tr>
<td>15.487</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s5/I3</td>
</tr>
<tr>
<td>15.858</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s5/F</td>
</tr>
<tr>
<td>16.518</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C19[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s9/I0</td>
</tr>
<tr>
<td>17.088</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s9/F</td>
</tr>
<tr>
<td>17.262</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s3/I0</td>
</tr>
<tr>
<td>17.811</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s3/F</td>
</tr>
<tr>
<td>17.984</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s0/I2</td>
</tr>
<tr>
<td>18.355</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s0/F</td>
</tr>
<tr>
<td>18.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C18[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.684, 40.993%; route: 6.510, 56.977%; tC2Q: 0.232, 2.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R36C29[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.253</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s2/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s2/F</td>
</tr>
<tr>
<td>9.917</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>11.039</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>11.410</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C35[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>12.212</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>12.638</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s0/I2</td>
</tr>
<tr>
<td>13.193</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s0/F</td>
</tr>
<tr>
<td>13.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s/I0</td>
</tr>
<tr>
<td>13.296</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s/O</td>
</tr>
<tr>
<td>14.573</td>
<td>1.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s14/I0</td>
</tr>
<tr>
<td>15.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s14/F</td>
</tr>
<tr>
<td>15.487</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s5/I3</td>
</tr>
<tr>
<td>15.858</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s5/F</td>
</tr>
<tr>
<td>16.121</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s5/I2</td>
</tr>
<tr>
<td>16.691</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s5/F</td>
</tr>
<tr>
<td>16.865</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s9/I0</td>
</tr>
<tr>
<td>17.435</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C21[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s9/F</td>
</tr>
<tr>
<td>17.609</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s2/I3</td>
</tr>
<tr>
<td>18.179</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s2/F</td>
</tr>
<tr>
<td>18.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_2_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.904, 43.590%; route: 6.114, 54.348%; tC2Q: 0.232, 2.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R36C29[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.253</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s2/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C21[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s2/F</td>
</tr>
<tr>
<td>9.917</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>11.039</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>11.410</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C35[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>12.212</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>12.638</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s0/I2</td>
</tr>
<tr>
<td>13.193</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s0/F</td>
</tr>
<tr>
<td>13.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s/I0</td>
</tr>
<tr>
<td>13.296</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s/O</td>
</tr>
<tr>
<td>14.573</td>
<td>1.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s14/I0</td>
</tr>
<tr>
<td>15.090</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s14/F</td>
</tr>
<tr>
<td>15.487</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s5/I3</td>
</tr>
<tr>
<td>15.858</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s5/F</td>
</tr>
<tr>
<td>16.121</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s5/I2</td>
</tr>
<tr>
<td>16.691</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s5/F</td>
</tr>
<tr>
<td>16.865</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s9/I0</td>
</tr>
<tr>
<td>17.435</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C21[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s9/F</td>
</tr>
<tr>
<td>17.609</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/n216_s2/I3</td>
</tr>
<tr>
<td>17.980</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_decoder/n216_s2/F</td>
</tr>
<tr>
<td>17.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_3_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.705, 42.574%; route: 6.114, 55.327%; tC2Q: 0.232, 2.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R36C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>9.115</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n313_s2/I2</td>
</tr>
<tr>
<td>9.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n313_s2/F</td>
</tr>
<tr>
<td>10.136</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s3/I2</td>
</tr>
<tr>
<td>10.653</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s3/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.311</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.347</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.487</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.128</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/I1</td>
</tr>
<tr>
<td>13.590</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/F</td>
</tr>
<tr>
<td>13.764</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/I0</td>
</tr>
<tr>
<td>14.135</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/F</td>
</tr>
<tr>
<td>14.139</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/I0</td>
</tr>
<tr>
<td>14.592</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/F</td>
</tr>
<tr>
<td>15.503</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/I2</td>
</tr>
<tr>
<td>16.052</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/F</td>
</tr>
<tr>
<td>16.054</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/I3</td>
</tr>
<tr>
<td>16.603</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13/F</td>
</tr>
<tr>
<td>17.175</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 40.802%; route: 5.834, 56.934%; tC2Q: 0.232, 2.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R36C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>9.115</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n313_s2/I2</td>
</tr>
<tr>
<td>9.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n313_s2/F</td>
</tr>
<tr>
<td>10.136</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s3/I2</td>
</tr>
<tr>
<td>10.653</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s3/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.311</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.347</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.487</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.128</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/I1</td>
</tr>
<tr>
<td>13.590</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/F</td>
</tr>
<tr>
<td>13.764</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/I0</td>
</tr>
<tr>
<td>14.135</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/F</td>
</tr>
<tr>
<td>14.139</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/I0</td>
</tr>
<tr>
<td>14.592</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/F</td>
</tr>
<tr>
<td>15.503</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/I2</td>
</tr>
<tr>
<td>16.052</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/F</td>
</tr>
<tr>
<td>16.054</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>16.603</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>17.152</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 40.894%; route: 5.811, 56.837%; tC2Q: 0.232, 2.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R36C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>9.115</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n313_s2/I2</td>
</tr>
<tr>
<td>9.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n313_s2/F</td>
</tr>
<tr>
<td>10.136</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s3/I2</td>
</tr>
<tr>
<td>10.653</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s3/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.311</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.347</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.487</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.128</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/I1</td>
</tr>
<tr>
<td>13.590</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/F</td>
</tr>
<tr>
<td>13.764</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/I0</td>
</tr>
<tr>
<td>14.135</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/F</td>
</tr>
<tr>
<td>14.139</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/I0</td>
</tr>
<tr>
<td>14.592</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/F</td>
</tr>
<tr>
<td>15.503</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/I2</td>
</tr>
<tr>
<td>16.052</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/F</td>
</tr>
<tr>
<td>16.054</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>16.603</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>17.152</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 40.894%; route: 5.811, 56.836%; tC2Q: 0.232, 2.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R36C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>9.115</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n313_s2/I2</td>
</tr>
<tr>
<td>9.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n313_s2/F</td>
</tr>
<tr>
<td>10.136</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s3/I2</td>
</tr>
<tr>
<td>10.653</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s3/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.311</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.347</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.487</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.128</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/I1</td>
</tr>
<tr>
<td>13.590</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/F</td>
</tr>
<tr>
<td>13.764</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/I0</td>
</tr>
<tr>
<td>14.135</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/F</td>
</tr>
<tr>
<td>14.139</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/I0</td>
</tr>
<tr>
<td>14.592</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/F</td>
</tr>
<tr>
<td>15.503</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/I2</td>
</tr>
<tr>
<td>16.052</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/F</td>
</tr>
<tr>
<td>16.054</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>16.603</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>17.152</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 40.896%; route: 5.810, 56.834%; tC2Q: 0.232, 2.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R36C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>9.115</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n313_s2/I2</td>
</tr>
<tr>
<td>9.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n313_s2/F</td>
</tr>
<tr>
<td>10.136</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s3/I2</td>
</tr>
<tr>
<td>10.653</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s3/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.311</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.347</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.487</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.128</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/I1</td>
</tr>
<tr>
<td>13.590</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/F</td>
</tr>
<tr>
<td>13.764</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/I0</td>
</tr>
<tr>
<td>14.135</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/F</td>
</tr>
<tr>
<td>14.139</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/I0</td>
</tr>
<tr>
<td>14.592</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/F</td>
</tr>
<tr>
<td>15.503</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/I2</td>
</tr>
<tr>
<td>16.052</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/F</td>
</tr>
<tr>
<td>16.054</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>16.603</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>17.148</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 40.909%; route: 5.807, 56.821%; tC2Q: 0.232, 2.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R36C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>9.115</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n313_s2/I2</td>
</tr>
<tr>
<td>9.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n313_s2/F</td>
</tr>
<tr>
<td>10.136</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s3/I2</td>
</tr>
<tr>
<td>10.653</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s3/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.311</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.347</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.487</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.128</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/I1</td>
</tr>
<tr>
<td>13.590</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/F</td>
</tr>
<tr>
<td>13.764</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/I0</td>
</tr>
<tr>
<td>14.135</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/F</td>
</tr>
<tr>
<td>14.139</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/I0</td>
</tr>
<tr>
<td>14.592</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/F</td>
</tr>
<tr>
<td>15.503</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/I2</td>
</tr>
<tr>
<td>16.052</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/F</td>
</tr>
<tr>
<td>16.054</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>16.603</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>17.127</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 40.993%; route: 5.786, 56.732%; tC2Q: 0.232, 2.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R36C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>9.115</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n313_s2/I2</td>
</tr>
<tr>
<td>9.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n313_s2/F</td>
</tr>
<tr>
<td>10.136</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s3/I2</td>
</tr>
<tr>
<td>10.653</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s3/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.311</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.347</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.487</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.128</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/I1</td>
</tr>
<tr>
<td>13.590</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/F</td>
</tr>
<tr>
<td>13.764</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/I0</td>
</tr>
<tr>
<td>14.135</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/F</td>
</tr>
<tr>
<td>14.139</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/I0</td>
</tr>
<tr>
<td>14.592</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/F</td>
</tr>
<tr>
<td>15.503</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/I2</td>
</tr>
<tr>
<td>16.052</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/F</td>
</tr>
<tr>
<td>16.054</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>16.603</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>17.127</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C19[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 40.993%; route: 5.786, 56.732%; tC2Q: 0.232, 2.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R36C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>9.115</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n313_s2/I2</td>
</tr>
<tr>
<td>9.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n313_s2/F</td>
</tr>
<tr>
<td>10.136</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s3/I2</td>
</tr>
<tr>
<td>10.653</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s3/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.311</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.347</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.487</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.128</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/I1</td>
</tr>
<tr>
<td>13.590</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/F</td>
</tr>
<tr>
<td>13.764</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/I0</td>
</tr>
<tr>
<td>14.135</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/F</td>
</tr>
<tr>
<td>14.139</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/I0</td>
</tr>
<tr>
<td>14.592</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/F</td>
</tr>
<tr>
<td>15.503</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/I2</td>
</tr>
<tr>
<td>16.052</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/F</td>
</tr>
<tr>
<td>16.054</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>16.603</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>17.127</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C19[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 40.993%; route: 5.786, 56.732%; tC2Q: 0.232, 2.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R36C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>9.115</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n313_s2/I2</td>
</tr>
<tr>
<td>9.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n313_s2/F</td>
</tr>
<tr>
<td>10.136</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s3/I2</td>
</tr>
<tr>
<td>10.653</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s3/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.311</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.347</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.487</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.128</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/I1</td>
</tr>
<tr>
<td>13.590</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/F</td>
</tr>
<tr>
<td>13.764</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/I0</td>
</tr>
<tr>
<td>14.135</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/F</td>
</tr>
<tr>
<td>14.139</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/I0</td>
</tr>
<tr>
<td>14.592</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/F</td>
</tr>
<tr>
<td>15.503</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/I2</td>
</tr>
<tr>
<td>16.052</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/F</td>
</tr>
<tr>
<td>16.054</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>16.603</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>17.127</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C19[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 40.993%; route: 5.786, 56.732%; tC2Q: 0.232, 2.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R36C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>9.115</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n313_s2/I2</td>
</tr>
<tr>
<td>9.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n313_s2/F</td>
</tr>
<tr>
<td>10.136</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s3/I2</td>
</tr>
<tr>
<td>10.653</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s3/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.311</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.347</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.487</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.128</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/I1</td>
</tr>
<tr>
<td>13.590</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/F</td>
</tr>
<tr>
<td>13.764</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/I0</td>
</tr>
<tr>
<td>14.135</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/F</td>
</tr>
<tr>
<td>14.139</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/I0</td>
</tr>
<tr>
<td>14.592</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/F</td>
</tr>
<tr>
<td>15.503</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/I2</td>
</tr>
<tr>
<td>16.052</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/F</td>
</tr>
<tr>
<td>16.054</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>16.603</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.968</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 41.642%; route: 5.627, 56.047%; tC2Q: 0.232, 2.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R36C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>9.115</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n313_s2/I2</td>
</tr>
<tr>
<td>9.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n313_s2/F</td>
</tr>
<tr>
<td>10.136</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s3/I2</td>
</tr>
<tr>
<td>10.653</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s3/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.311</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.347</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.487</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.128</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/I1</td>
</tr>
<tr>
<td>13.590</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/F</td>
</tr>
<tr>
<td>13.764</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/I0</td>
</tr>
<tr>
<td>14.135</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10/F</td>
</tr>
<tr>
<td>14.139</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/I0</td>
</tr>
<tr>
<td>14.592</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12/F</td>
</tr>
<tr>
<td>15.503</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/I2</td>
</tr>
<tr>
<td>16.052</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C17[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6/F</td>
</tr>
<tr>
<td>16.054</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>16.603</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R24C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.968</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 41.645%; route: 5.627, 56.045%; tC2Q: 0.232, 2.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R36C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>9.115</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n313_s2/I2</td>
</tr>
<tr>
<td>9.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n313_s2/F</td>
</tr>
<tr>
<td>10.640</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1786_s2/I0</td>
</tr>
<tr>
<td>11.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1786_s2/F</td>
</tr>
<tr>
<td>11.903</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n802_s16/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n802_s16/F</td>
</tr>
<tr>
<td>13.129</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n803_s8/I1</td>
</tr>
<tr>
<td>13.646</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n803_s8/F</td>
</tr>
<tr>
<td>14.339</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n814_s4/I1</td>
</tr>
<tr>
<td>14.894</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n814_s4/F</td>
</tr>
<tr>
<td>15.744</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n814_s2/I1</td>
</tr>
<tr>
<td>16.314</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n814_s2/F</td>
</tr>
<tr>
<td>16.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_4_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.307, 35.232%; route: 5.847, 62.296%; tC2Q: 0.232, 2.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R39C37[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
</tr>
<tr>
<td>9.098</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s3/I2</td>
</tr>
<tr>
<td>9.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s3/F</td>
</tr>
<tr>
<td>10.045</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n775_s6/I3</td>
</tr>
<tr>
<td>10.498</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n775_s6/F</td>
</tr>
<tr>
<td>11.172</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n1472_s6/I1</td>
</tr>
<tr>
<td>11.625</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n1472_s6/F</td>
</tr>
<tr>
<td>12.303</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s5/I1</td>
</tr>
<tr>
<td>12.820</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s5/F</td>
</tr>
<tr>
<td>14.101</td>
<td>1.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n816_s3/I2</td>
</tr>
<tr>
<td>14.656</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n816_s3/F</td>
</tr>
<tr>
<td>15.761</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n816_s2/I0</td>
</tr>
<tr>
<td>16.310</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n816_s2/F</td>
</tr>
<tr>
<td>16.310</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_2_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.980, 31.765%; route: 6.169, 65.762%; tC2Q: 0.232, 2.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R36C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>9.115</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n313_s2/I2</td>
</tr>
<tr>
<td>9.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n313_s2/F</td>
</tr>
<tr>
<td>10.136</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n312_s3/I2</td>
</tr>
<tr>
<td>10.653</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n312_s3/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.311</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.347</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.487</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.128</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/I1</td>
</tr>
<tr>
<td>13.581</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11/F</td>
</tr>
<tr>
<td>14.075</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s13/I3</td>
</tr>
<tr>
<td>14.446</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s13/F</td>
</tr>
<tr>
<td>14.616</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s11/I1</td>
</tr>
<tr>
<td>14.987</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C18[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s11/F</td>
</tr>
<tr>
<td>14.992</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s9/I3</td>
</tr>
<tr>
<td>15.541</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C18[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s9/F</td>
</tr>
<tr>
<td>15.713</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1790_s15/I1</td>
</tr>
<tr>
<td>16.283</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1790_s15/F</td>
</tr>
<tr>
<td>16.283</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C18[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.111, 43.944%; route: 5.012, 53.576%; tC2Q: 0.232, 2.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R36C30[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>8.759</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n190_s5/I2</td>
</tr>
<tr>
<td>9.276</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n190_s5/F</td>
</tr>
<tr>
<td>9.537</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n190_s6/I2</td>
</tr>
<tr>
<td>9.990</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n190_s6/F</td>
</tr>
<tr>
<td>10.927</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n190_s0/I0</td>
</tr>
<tr>
<td>11.497</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n190_s0/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n217_s0/I1</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n217_s0/F</td>
</tr>
<tr>
<td>13.034</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n724_s/I1</td>
</tr>
<tr>
<td>13.405</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n724_s/COUT</td>
</tr>
<tr>
<td>13.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n723_s/CIN</td>
</tr>
<tr>
<td>13.441</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n723_s/COUT</td>
</tr>
<tr>
<td>13.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n722_s/CIN</td>
</tr>
<tr>
<td>13.476</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n722_s/COUT</td>
</tr>
<tr>
<td>13.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n721_s/CIN</td>
</tr>
<tr>
<td>13.511</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n721_s/COUT</td>
</tr>
<tr>
<td>13.511</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C21[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n720_s/CIN</td>
</tr>
<tr>
<td>13.546</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n720_s/COUT</td>
</tr>
<tr>
<td>13.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n719_s/CIN</td>
</tr>
<tr>
<td>14.016</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n719_s/SUM</td>
</tr>
<tr>
<td>14.429</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1557_s30/I0</td>
</tr>
<tr>
<td>14.978</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C20[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1557_s30/F</td>
</tr>
<tr>
<td>15.151</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1557_s27/I2</td>
</tr>
<tr>
<td>15.613</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1557_s27/F</td>
</tr>
<tr>
<td>15.785</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1557_s31/I3</td>
</tr>
<tr>
<td>16.156</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1557_s31/F</td>
</tr>
<tr>
<td>16.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.357, 47.212%; route: 4.639, 50.274%; tC2Q: 0.232, 2.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R36C30[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>8.759</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n190_s5/I2</td>
</tr>
<tr>
<td>9.276</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n190_s5/F</td>
</tr>
<tr>
<td>9.537</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n190_s6/I2</td>
</tr>
<tr>
<td>9.990</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n190_s6/F</td>
</tr>
<tr>
<td>10.927</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n190_s0/I0</td>
</tr>
<tr>
<td>11.497</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n190_s0/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n217_s0/I1</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C15[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n217_s0/F</td>
</tr>
<tr>
<td>13.034</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n724_s/I1</td>
</tr>
<tr>
<td>13.405</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n724_s/COUT</td>
</tr>
<tr>
<td>13.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n723_s/CIN</td>
</tr>
<tr>
<td>13.441</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n723_s/COUT</td>
</tr>
<tr>
<td>13.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n722_s/CIN</td>
</tr>
<tr>
<td>13.476</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n722_s/COUT</td>
</tr>
<tr>
<td>13.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C20[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n721_s/CIN</td>
</tr>
<tr>
<td>13.511</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n721_s/COUT</td>
</tr>
<tr>
<td>13.511</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C21[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n720_s/CIN</td>
</tr>
<tr>
<td>13.546</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n720_s/COUT</td>
</tr>
<tr>
<td>13.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n719_s/CIN</td>
</tr>
<tr>
<td>13.581</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n719_s/COUT</td>
</tr>
<tr>
<td>13.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C21[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n718_s/CIN</td>
</tr>
<tr>
<td>14.051</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n718_s/SUM</td>
</tr>
<tr>
<td>14.448</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1556_s27/I0</td>
</tr>
<tr>
<td>14.965</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C21[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1556_s27/F</td>
</tr>
<tr>
<td>15.362</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1556_s25/I1</td>
</tr>
<tr>
<td>15.932</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1556_s25/F</td>
</tr>
<tr>
<td>15.932</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.097, 45.501%; route: 4.675, 51.922%; tC2Q: 0.232, 2.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R39C37[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_1_s0/Q</td>
</tr>
<tr>
<td>9.344</td>
<td>2.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C18[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic123m/n621_s1/I1</td>
</tr>
<tr>
<td>9.715</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R36C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic123m/n621_s1/F</td>
</tr>
<tr>
<td>10.421</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s0/I3</td>
</tr>
<tr>
<td>10.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s0/F</td>
</tr>
<tr>
<td>11.409</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C22[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s/I1</td>
</tr>
<tr>
<td>11.780</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s/SUM</td>
</tr>
<tr>
<td>12.585</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C22[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n702_s/I0</td>
</tr>
<tr>
<td>13.134</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n702_s/COUT</td>
</tr>
<tr>
<td>13.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s/CIN</td>
</tr>
<tr>
<td>13.604</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s/SUM</td>
</tr>
<tr>
<td>13.788</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s4/I0</td>
</tr>
<tr>
<td>14.241</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C23[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s4/F</td>
</tr>
<tr>
<td>14.652</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_5_s3/I1</td>
</tr>
<tr>
<td>15.201</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_5_s3/F</td>
</tr>
<tr>
<td>15.373</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_5_s2/I1</td>
</tr>
<tr>
<td>15.922</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C23[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_5_s2/F</td>
</tr>
<tr>
<td>15.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_5_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C23[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.867, 42.995%; route: 4.895, 54.425%; tC2Q: 0.232, 2.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R39C37[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
</tr>
<tr>
<td>9.098</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s3/I2</td>
</tr>
<tr>
<td>9.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s3/F</td>
</tr>
<tr>
<td>10.045</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n775_s6/I3</td>
</tr>
<tr>
<td>10.498</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n775_s6/F</td>
</tr>
<tr>
<td>11.172</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n1472_s6/I1</td>
</tr>
<tr>
<td>11.625</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n1472_s6/F</td>
</tr>
<tr>
<td>12.303</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s5/I1</td>
</tr>
<tr>
<td>12.820</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s5/F</td>
</tr>
<tr>
<td>13.858</td>
<td>1.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n806_s3/I2</td>
</tr>
<tr>
<td>14.413</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n806_s3/F</td>
</tr>
<tr>
<td>15.368</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n806_s2/I0</td>
</tr>
<tr>
<td>15.917</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n806_s2/F</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_12_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C27[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.980, 33.152%; route: 5.777, 64.267%; tC2Q: 0.232, 2.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R36C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>9.115</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n313_s2/I2</td>
</tr>
<tr>
<td>9.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n313_s2/F</td>
</tr>
<tr>
<td>10.640</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1786_s2/I0</td>
</tr>
<tr>
<td>11.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1786_s2/F</td>
</tr>
<tr>
<td>11.903</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n802_s16/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n802_s16/F</td>
</tr>
<tr>
<td>13.129</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n803_s8/I1</td>
</tr>
<tr>
<td>13.646</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n803_s8/F</td>
</tr>
<tr>
<td>14.334</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n813_s4/I1</td>
</tr>
<tr>
<td>14.851</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n813_s4/F</td>
</tr>
<tr>
<td>15.535</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n813_s2/I1</td>
</tr>
<tr>
<td>15.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n813_s2/F</td>
</tr>
<tr>
<td>15.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_5_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.070, 34.197%; route: 5.675, 63.219%; tC2Q: 0.232, 2.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R36C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0/Q</td>
</tr>
<tr>
<td>9.115</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n313_s2/I2</td>
</tr>
<tr>
<td>9.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n313_s2/F</td>
</tr>
<tr>
<td>10.640</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1786_s2/I0</td>
</tr>
<tr>
<td>11.195</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1786_s2/F</td>
</tr>
<tr>
<td>11.903</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n802_s16/I0</td>
</tr>
<tr>
<td>12.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n802_s16/F</td>
</tr>
<tr>
<td>13.129</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n803_s8/I1</td>
</tr>
<tr>
<td>13.646</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n803_s8/F</td>
</tr>
<tr>
<td>14.339</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n805_s3/I1</td>
</tr>
<tr>
<td>14.856</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n805_s3/F</td>
</tr>
<tr>
<td>15.346</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n805_s2/I0</td>
</tr>
<tr>
<td>15.895</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n805_s2/F</td>
</tr>
<tr>
<td>15.895</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_13_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.248, 36.222%; route: 5.487, 61.191%; tC2Q: 0.232, 2.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_2_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R39C37[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_2_s0/Q</td>
</tr>
<tr>
<td>9.098</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s3/I2</td>
</tr>
<tr>
<td>9.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s3/F</td>
</tr>
<tr>
<td>10.045</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n775_s6/I3</td>
</tr>
<tr>
<td>10.498</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C29[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n775_s6/F</td>
</tr>
<tr>
<td>11.172</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n1472_s6/I1</td>
</tr>
<tr>
<td>11.625</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n1472_s6/F</td>
</tr>
<tr>
<td>12.303</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s5/I1</td>
</tr>
<tr>
<td>12.820</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s5/F</td>
</tr>
<tr>
<td>13.858</td>
<td>1.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n803_s3/I2</td>
</tr>
<tr>
<td>14.413</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n803_s3/F</td>
</tr>
<tr>
<td>15.340</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n803_s2/I0</td>
</tr>
<tr>
<td>15.889</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n803_s2/F</td>
</tr>
<tr>
<td>15.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_15_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C26[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.980, 33.256%; route: 5.749, 64.155%; tC2Q: 0.232, 2.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C19[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0/Q</td>
</tr>
<tr>
<td>6.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.309</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0/Q</td>
</tr>
<tr>
<td>6.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.309</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>6.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.309</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>6.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.309</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C25[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C25[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0/Q</td>
</tr>
<tr>
<td>6.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.309</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_3_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_3_s0/Q</td>
</tr>
<tr>
<td>6.493</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_4_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_4_s0/Q</td>
</tr>
<tr>
<td>6.619</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_4_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_4_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_3_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_3_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_2_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_3_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C24[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_3_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C24[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_2_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_2_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_2_s0/Q</td>
</tr>
<tr>
<td>6.754</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.673%; tC2Q: 0.201, 34.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C22[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C21[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_1_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C21[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_0_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0/Q</td>
</tr>
<tr>
<td>6.765</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 66.134%; tC2Q: 0.202, 33.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C19[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0/Q</td>
</tr>
<tr>
<td>6.766</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 66.204%; tC2Q: 0.202, 33.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_address_7_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_address_7_s0/Q</td>
</tr>
<tr>
<td>6.643</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C24[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>6.643</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_4_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_4_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1594</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debugger/ff_next_state_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_debugger/ff_next_state_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_debugger/ff_next_state_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_sdr_address_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_address_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_address_10_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_h_cnt_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_h_cnt_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_h_cnt_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic123m/ff_vram_address_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic123m/ff_vram_address_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic123m/ff_vram_address_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1594</td>
<td>O_sdram_clk_d</td>
<td>0.028</td>
<td>2.442</td>
</tr>
<tr>
<td>1022</td>
<td>ff_reset[6]</td>
<td>6.406</td>
<td>2.075</td>
</tr>
<tr>
<td>317</td>
<td>ff_enable</td>
<td>3.664</td>
<td>2.135</td>
</tr>
<tr>
<td>95</td>
<td>ff_state[3]</td>
<td>4.540</td>
<td>1.676</td>
</tr>
<tr>
<td>87</td>
<td>w_dot_state[1]</td>
<td>4.975</td>
<td>2.843</td>
</tr>
<tr>
<td>69</td>
<td>ff_state[2]</td>
<td>3.769</td>
<td>2.502</td>
</tr>
<tr>
<td>66</td>
<td>w_eight_dot_state[1]</td>
<td>2.545</td>
<td>2.504</td>
</tr>
<tr>
<td>62</td>
<td>reg_r9_y_dots_Z</td>
<td>6.875</td>
<td>1.541</td>
</tr>
<tr>
<td>58</td>
<td>w_eight_dot_state[0]</td>
<td>3.076</td>
<td>1.542</td>
</tr>
<tr>
<td>57</td>
<td>pcolorcode_7_5</td>
<td>3.541</td>
<td>1.697</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R29C33</td>
<td>88.89%</td>
</tr>
<tr>
<td>R29C32</td>
<td>87.50%</td>
</tr>
<tr>
<td>R36C30</td>
<td>86.11%</td>
</tr>
<tr>
<td>R34C25</td>
<td>84.72%</td>
</tr>
<tr>
<td>R34C26</td>
<td>84.72%</td>
</tr>
<tr>
<td>R16C34</td>
<td>84.72%</td>
</tr>
<tr>
<td>R31C31</td>
<td>84.72%</td>
</tr>
<tr>
<td>R29C8</td>
<td>84.72%</td>
</tr>
<tr>
<td>R29C34</td>
<td>84.72%</td>
</tr>
<tr>
<td>R47C20</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
