#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12901a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1290330 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x129dd10 .functor NOT 1, L_0x12c9e60, C4<0>, C4<0>, C4<0>;
L_0x12c9bc0 .functor XOR 1, L_0x12c9a60, L_0x12c9b20, C4<0>, C4<0>;
L_0x12c9d50 .functor XOR 1, L_0x12c9bc0, L_0x12c9c80, C4<0>, C4<0>;
v0x12c5020_0 .net *"_ivl_10", 0 0, L_0x12c9c80;  1 drivers
v0x12c5120_0 .net *"_ivl_12", 0 0, L_0x12c9d50;  1 drivers
v0x12c5200_0 .net *"_ivl_2", 0 0, L_0x12c6fd0;  1 drivers
v0x12c52c0_0 .net *"_ivl_4", 0 0, L_0x12c9a60;  1 drivers
v0x12c53a0_0 .net *"_ivl_6", 0 0, L_0x12c9b20;  1 drivers
v0x12c54d0_0 .net *"_ivl_8", 0 0, L_0x12c9bc0;  1 drivers
v0x12c55b0_0 .net "a", 0 0, v0x12c1620_0;  1 drivers
v0x12c5650_0 .net "b", 0 0, v0x12c16c0_0;  1 drivers
v0x12c56f0_0 .net "c", 0 0, v0x12c1760_0;  1 drivers
v0x12c5790_0 .var "clk", 0 0;
v0x12c5830_0 .net "d", 0 0, v0x12c18a0_0;  1 drivers
v0x12c58d0_0 .net "q_dut", 0 0, L_0x12c9900;  1 drivers
v0x12c5970_0 .net "q_ref", 0 0, L_0x12c6010;  1 drivers
v0x12c5a10_0 .var/2u "stats1", 159 0;
v0x12c5ab0_0 .var/2u "strobe", 0 0;
v0x12c5b50_0 .net "tb_match", 0 0, L_0x12c9e60;  1 drivers
v0x12c5c10_0 .net "tb_mismatch", 0 0, L_0x129dd10;  1 drivers
v0x12c5cd0_0 .net "wavedrom_enable", 0 0, v0x12c1990_0;  1 drivers
v0x12c5d70_0 .net "wavedrom_title", 511 0, v0x12c1a30_0;  1 drivers
L_0x12c6fd0 .concat [ 1 0 0 0], L_0x12c6010;
L_0x12c9a60 .concat [ 1 0 0 0], L_0x12c6010;
L_0x12c9b20 .concat [ 1 0 0 0], L_0x12c9900;
L_0x12c9c80 .concat [ 1 0 0 0], L_0x12c6010;
L_0x12c9e60 .cmp/eeq 1, L_0x12c6fd0, L_0x12c9d50;
S_0x12904c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1290330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x127bea0 .functor NOT 1, v0x12c1620_0, C4<0>, C4<0>, C4<0>;
L_0x1290c20 .functor XOR 1, L_0x127bea0, v0x12c16c0_0, C4<0>, C4<0>;
L_0x129dd80 .functor XOR 1, L_0x1290c20, v0x12c1760_0, C4<0>, C4<0>;
L_0x12c6010 .functor XOR 1, L_0x129dd80, v0x12c18a0_0, C4<0>, C4<0>;
v0x129df80_0 .net *"_ivl_0", 0 0, L_0x127bea0;  1 drivers
v0x129e020_0 .net *"_ivl_2", 0 0, L_0x1290c20;  1 drivers
v0x127bff0_0 .net *"_ivl_4", 0 0, L_0x129dd80;  1 drivers
v0x127c090_0 .net "a", 0 0, v0x12c1620_0;  alias, 1 drivers
v0x12c09e0_0 .net "b", 0 0, v0x12c16c0_0;  alias, 1 drivers
v0x12c0af0_0 .net "c", 0 0, v0x12c1760_0;  alias, 1 drivers
v0x12c0bb0_0 .net "d", 0 0, v0x12c18a0_0;  alias, 1 drivers
v0x12c0c70_0 .net "q", 0 0, L_0x12c6010;  alias, 1 drivers
S_0x12c0dd0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1290330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x12c1620_0 .var "a", 0 0;
v0x12c16c0_0 .var "b", 0 0;
v0x12c1760_0 .var "c", 0 0;
v0x12c1800_0 .net "clk", 0 0, v0x12c5790_0;  1 drivers
v0x12c18a0_0 .var "d", 0 0;
v0x12c1990_0 .var "wavedrom_enable", 0 0;
v0x12c1a30_0 .var "wavedrom_title", 511 0;
E_0x128b100/0 .event negedge, v0x12c1800_0;
E_0x128b100/1 .event posedge, v0x12c1800_0;
E_0x128b100 .event/or E_0x128b100/0, E_0x128b100/1;
E_0x128b350 .event posedge, v0x12c1800_0;
E_0x12749f0 .event negedge, v0x12c1800_0;
S_0x12c1120 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x12c0dd0;
 .timescale -12 -12;
v0x12c1320_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12c1420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x12c0dd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12c1b90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1290330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x12c6140 .functor NOT 1, v0x12c1620_0, C4<0>, C4<0>, C4<0>;
L_0x12c61b0 .functor NOT 1, v0x12c16c0_0, C4<0>, C4<0>, C4<0>;
L_0x12c6240 .functor AND 1, L_0x12c6140, L_0x12c61b0, C4<1>, C4<1>;
L_0x12c6300 .functor NOT 1, v0x12c1760_0, C4<0>, C4<0>, C4<0>;
L_0x12c63a0 .functor AND 1, L_0x12c6240, L_0x12c6300, C4<1>, C4<1>;
L_0x12c64b0 .functor AND 1, L_0x12c63a0, v0x12c18a0_0, C4<1>, C4<1>;
L_0x12c65b0 .functor NOT 1, v0x12c1620_0, C4<0>, C4<0>, C4<0>;
L_0x12c6620 .functor NOT 1, v0x12c16c0_0, C4<0>, C4<0>, C4<0>;
L_0x12c66e0 .functor AND 1, L_0x12c65b0, L_0x12c6620, C4<1>, C4<1>;
L_0x12c67f0 .functor AND 1, L_0x12c66e0, v0x12c1760_0, C4<1>, C4<1>;
L_0x12c6910 .functor NOT 1, v0x12c18a0_0, C4<0>, C4<0>, C4<0>;
L_0x12c6980 .functor AND 1, L_0x12c67f0, L_0x12c6910, C4<1>, C4<1>;
L_0x12c6ab0 .functor OR 1, L_0x12c64b0, L_0x12c6980, C4<0>, C4<0>;
L_0x12c6bc0 .functor NOT 1, v0x12c1620_0, C4<0>, C4<0>, C4<0>;
L_0x12c6a40 .functor AND 1, L_0x12c6bc0, v0x12c16c0_0, C4<1>, C4<1>;
L_0x12c6d00 .functor NOT 1, v0x12c1760_0, C4<0>, C4<0>, C4<0>;
L_0x12c6e00 .functor AND 1, L_0x12c6a40, L_0x12c6d00, C4<1>, C4<1>;
L_0x12c6f10 .functor AND 1, L_0x12c6e00, v0x12c18a0_0, C4<1>, C4<1>;
L_0x12c7070 .functor OR 1, L_0x12c6ab0, L_0x12c6f10, C4<0>, C4<0>;
L_0x12c7180 .functor NOT 1, v0x12c1620_0, C4<0>, C4<0>, C4<0>;
L_0x12c73b0 .functor AND 1, L_0x12c7180, v0x12c16c0_0, C4<1>, C4<1>;
L_0x12c7580 .functor AND 1, L_0x12c73b0, v0x12c1760_0, C4<1>, C4<1>;
L_0x12c7810 .functor NOT 1, v0x12c18a0_0, C4<0>, C4<0>, C4<0>;
L_0x12c7990 .functor AND 1, L_0x12c7580, L_0x12c7810, C4<1>, C4<1>;
L_0x12c7b70 .functor OR 1, L_0x12c7070, L_0x12c7990, C4<0>, C4<0>;
L_0x12c7c80 .functor NOT 1, v0x12c16c0_0, C4<0>, C4<0>, C4<0>;
L_0x12c7dd0 .functor AND 1, v0x12c1620_0, L_0x12c7c80, C4<1>, C4<1>;
L_0x12c7e90 .functor NOT 1, v0x12c1760_0, C4<0>, C4<0>, C4<0>;
L_0x12c7ff0 .functor AND 1, L_0x12c7dd0, L_0x12c7e90, C4<1>, C4<1>;
L_0x12c8100 .functor AND 1, L_0x12c7ff0, v0x12c18a0_0, C4<1>, C4<1>;
L_0x12c82c0 .functor OR 1, L_0x12c7b70, L_0x12c8100, C4<0>, C4<0>;
L_0x12c83d0 .functor NOT 1, v0x12c16c0_0, C4<0>, C4<0>, C4<0>;
L_0x12c8550 .functor AND 1, v0x12c1620_0, L_0x12c83d0, C4<1>, C4<1>;
L_0x12c8610 .functor AND 1, L_0x12c8550, v0x12c1760_0, C4<1>, C4<1>;
L_0x12c87f0 .functor NOT 1, v0x12c18a0_0, C4<0>, C4<0>, C4<0>;
L_0x12c8860 .functor AND 1, L_0x12c8610, L_0x12c87f0, C4<1>, C4<1>;
L_0x12c8aa0 .functor OR 1, L_0x12c82c0, L_0x12c8860, C4<0>, C4<0>;
L_0x12c8bb0 .functor AND 1, v0x12c1620_0, v0x12c16c0_0, C4<1>, C4<1>;
L_0x12c8d60 .functor NOT 1, v0x12c1760_0, C4<0>, C4<0>, C4<0>;
L_0x12c8dd0 .functor AND 1, L_0x12c8bb0, L_0x12c8d60, C4<1>, C4<1>;
L_0x12c9030 .functor NOT 1, v0x12c18a0_0, C4<0>, C4<0>, C4<0>;
L_0x12c90a0 .functor AND 1, L_0x12c8dd0, L_0x12c9030, C4<1>, C4<1>;
L_0x12c9310 .functor OR 1, L_0x12c8aa0, L_0x12c90a0, C4<0>, C4<0>;
L_0x12c9420 .functor AND 1, v0x12c1620_0, v0x12c16c0_0, C4<1>, C4<1>;
L_0x12c9600 .functor AND 1, L_0x12c9420, v0x12c1760_0, C4<1>, C4<1>;
L_0x12c96c0 .functor AND 1, L_0x12c9600, v0x12c18a0_0, C4<1>, C4<1>;
L_0x12c9900 .functor OR 1, L_0x12c9310, L_0x12c96c0, C4<0>, C4<0>;
v0x12c1e80_0 .net *"_ivl_0", 0 0, L_0x12c6140;  1 drivers
v0x12c1f60_0 .net *"_ivl_10", 0 0, L_0x12c64b0;  1 drivers
v0x12c2040_0 .net *"_ivl_12", 0 0, L_0x12c65b0;  1 drivers
v0x12c2130_0 .net *"_ivl_14", 0 0, L_0x12c6620;  1 drivers
v0x12c2210_0 .net *"_ivl_16", 0 0, L_0x12c66e0;  1 drivers
v0x12c2340_0 .net *"_ivl_18", 0 0, L_0x12c67f0;  1 drivers
v0x12c2420_0 .net *"_ivl_2", 0 0, L_0x12c61b0;  1 drivers
v0x12c2500_0 .net *"_ivl_20", 0 0, L_0x12c6910;  1 drivers
v0x12c25e0_0 .net *"_ivl_22", 0 0, L_0x12c6980;  1 drivers
v0x12c26c0_0 .net *"_ivl_24", 0 0, L_0x12c6ab0;  1 drivers
v0x12c27a0_0 .net *"_ivl_26", 0 0, L_0x12c6bc0;  1 drivers
v0x12c2880_0 .net *"_ivl_28", 0 0, L_0x12c6a40;  1 drivers
v0x12c2960_0 .net *"_ivl_30", 0 0, L_0x12c6d00;  1 drivers
v0x12c2a40_0 .net *"_ivl_32", 0 0, L_0x12c6e00;  1 drivers
v0x12c2b20_0 .net *"_ivl_34", 0 0, L_0x12c6f10;  1 drivers
v0x12c2c00_0 .net *"_ivl_36", 0 0, L_0x12c7070;  1 drivers
v0x12c2ce0_0 .net *"_ivl_38", 0 0, L_0x12c7180;  1 drivers
v0x12c2dc0_0 .net *"_ivl_4", 0 0, L_0x12c6240;  1 drivers
v0x12c2ea0_0 .net *"_ivl_40", 0 0, L_0x12c73b0;  1 drivers
v0x12c2f80_0 .net *"_ivl_42", 0 0, L_0x12c7580;  1 drivers
v0x12c3060_0 .net *"_ivl_44", 0 0, L_0x12c7810;  1 drivers
v0x12c3140_0 .net *"_ivl_46", 0 0, L_0x12c7990;  1 drivers
v0x12c3220_0 .net *"_ivl_48", 0 0, L_0x12c7b70;  1 drivers
v0x12c3300_0 .net *"_ivl_50", 0 0, L_0x12c7c80;  1 drivers
v0x12c33e0_0 .net *"_ivl_52", 0 0, L_0x12c7dd0;  1 drivers
v0x12c34c0_0 .net *"_ivl_54", 0 0, L_0x12c7e90;  1 drivers
v0x12c35a0_0 .net *"_ivl_56", 0 0, L_0x12c7ff0;  1 drivers
v0x12c3680_0 .net *"_ivl_58", 0 0, L_0x12c8100;  1 drivers
v0x12c3760_0 .net *"_ivl_6", 0 0, L_0x12c6300;  1 drivers
v0x12c3840_0 .net *"_ivl_60", 0 0, L_0x12c82c0;  1 drivers
v0x12c3920_0 .net *"_ivl_62", 0 0, L_0x12c83d0;  1 drivers
v0x12c3a00_0 .net *"_ivl_64", 0 0, L_0x12c8550;  1 drivers
v0x12c3ae0_0 .net *"_ivl_66", 0 0, L_0x12c8610;  1 drivers
v0x12c3dd0_0 .net *"_ivl_68", 0 0, L_0x12c87f0;  1 drivers
v0x12c3eb0_0 .net *"_ivl_70", 0 0, L_0x12c8860;  1 drivers
v0x12c3f90_0 .net *"_ivl_72", 0 0, L_0x12c8aa0;  1 drivers
v0x12c4070_0 .net *"_ivl_74", 0 0, L_0x12c8bb0;  1 drivers
v0x12c4150_0 .net *"_ivl_76", 0 0, L_0x12c8d60;  1 drivers
v0x12c4230_0 .net *"_ivl_78", 0 0, L_0x12c8dd0;  1 drivers
v0x12c4310_0 .net *"_ivl_8", 0 0, L_0x12c63a0;  1 drivers
v0x12c43f0_0 .net *"_ivl_80", 0 0, L_0x12c9030;  1 drivers
v0x12c44d0_0 .net *"_ivl_82", 0 0, L_0x12c90a0;  1 drivers
v0x12c45b0_0 .net *"_ivl_84", 0 0, L_0x12c9310;  1 drivers
v0x12c4690_0 .net *"_ivl_86", 0 0, L_0x12c9420;  1 drivers
v0x12c4770_0 .net *"_ivl_88", 0 0, L_0x12c9600;  1 drivers
v0x12c4850_0 .net *"_ivl_90", 0 0, L_0x12c96c0;  1 drivers
v0x12c4930_0 .net "a", 0 0, v0x12c1620_0;  alias, 1 drivers
v0x12c49d0_0 .net "b", 0 0, v0x12c16c0_0;  alias, 1 drivers
v0x12c4ac0_0 .net "c", 0 0, v0x12c1760_0;  alias, 1 drivers
v0x12c4bb0_0 .net "d", 0 0, v0x12c18a0_0;  alias, 1 drivers
v0x12c4ca0_0 .net "q", 0 0, L_0x12c9900;  alias, 1 drivers
S_0x12c4e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1290330;
 .timescale -12 -12;
E_0x128aea0 .event anyedge, v0x12c5ab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12c5ab0_0;
    %nor/r;
    %assign/vec4 v0x12c5ab0_0, 0;
    %wait E_0x128aea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12c0dd0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12c18a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12c1760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12c16c0_0, 0;
    %assign/vec4 v0x12c1620_0, 0;
    %wait E_0x12749f0;
    %wait E_0x128b350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12c18a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12c1760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12c16c0_0, 0;
    %assign/vec4 v0x12c1620_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x128b100;
    %load/vec4 v0x12c1620_0;
    %load/vec4 v0x12c16c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c1760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c18a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12c18a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12c1760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12c16c0_0, 0;
    %assign/vec4 v0x12c1620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12c1420;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x128b100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x12c18a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12c1760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12c16c0_0, 0;
    %assign/vec4 v0x12c1620_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1290330;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5ab0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1290330;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12c5790_0;
    %inv;
    %store/vec4 v0x12c5790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1290330;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12c1800_0, v0x12c5c10_0, v0x12c55b0_0, v0x12c5650_0, v0x12c56f0_0, v0x12c5830_0, v0x12c5970_0, v0x12c58d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1290330;
T_7 ;
    %load/vec4 v0x12c5a10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12c5a10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12c5a10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12c5a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12c5a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12c5a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12c5a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1290330;
T_8 ;
    %wait E_0x128b100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12c5a10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c5a10_0, 4, 32;
    %load/vec4 v0x12c5b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12c5a10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c5a10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12c5a10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c5a10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12c5970_0;
    %load/vec4 v0x12c5970_0;
    %load/vec4 v0x12c58d0_0;
    %xor;
    %load/vec4 v0x12c5970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12c5a10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c5a10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12c5a10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c5a10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/circuit2/iter0/response18/top_module.sv";
