============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Mar 01 2023  01:11:02 am
  Module:                 booth_multiplier_top
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                Leakage  
   Gate    Instances   Area   Power (nW)     Library    
--------------------------------------------------------
AND2X1            61   83.448      4.858    fast_vdd1v0 
AOI2BB1XL         61  125.172      7.840    fast_vdd1v0 
NAND2XL            1    1.026      0.042    fast_vdd1v0 
OA21X1             1    2.052      0.118    fast_vdd1v0 
XNOR2X1            1    2.394      0.199    fast_vdd1v0 
--------------------------------------------------------
total            125  214.092     13.058                


                                          Leakage  Leakage 
     Type      Instances   Area  Area % Power (nW) Power % 
-----------------------------------------------------------
logic                125 214.092  100.0     13.058   100.0 
physical_cells         0   0.000    0.0      0.000     0.0 
-----------------------------------------------------------
total                125 214.092  100.0     13.058   100.0 

