-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
-- Date        : Mon Mar 11 10:59:55 2019
-- Host        : xirengvm095090 running 64-bit Red Hat Enterprise Linux Workstation release 7.6 (Maipo)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ base_axi_vdma_0_sim_netlist.vhdl
-- Design      : base_axi_vdma_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc is
  port (
    sig_psm_pop_input_cmd : out STD_LOGIC;
    sig_csm_pop_child_cmd : out STD_LOGIC;
    p_9_out_0 : out STD_LOGIC;
    sig_psm_halt : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    sig_xfer_cmd_cmplt_reg_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_realign_strt_offset_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    p_11_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    sig_child_qual_first_of_2 : out STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_adjusted_addr_incr : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_input_reg_empty_reg_0 : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_init_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_input_cache_type_reg0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_xfer_is_seq_reg_reg_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \sig_xfer_len_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_xfer_len_reg_reg[0]_1\ : in STD_LOGIC;
    \sig_xfer_len_reg_reg[0]_2\ : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    empty : in STD_LOGIC;
    \sig_realign_strt_offset_reg_reg[0]_1\ : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_child_addr_cntr_lsh_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc is
  signal \FSM_onehot_sig_csm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_2_n_0\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_10_out : STD_LOGIC;
  signal \^p_11_out\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^p_22_out\ : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal \^p_9_out_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_n_2 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_n_3 : STD_LOGIC;
  signal \sig_btt_is_zero__0\ : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2 : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_3 : STD_LOGIC;
  signal sig_btt_residue_slice : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sig_btt_upper_slice : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \sig_byte_change_minus1_carry__0_n_0\ : STD_LOGIC;
  signal \sig_byte_change_minus1_carry__0_n_1\ : STD_LOGIC;
  signal \sig_byte_change_minus1_carry__0_n_2\ : STD_LOGIC;
  signal \sig_byte_change_minus1_carry__0_n_3\ : STD_LOGIC;
  signal sig_byte_change_minus1_carry_n_0 : STD_LOGIC;
  signal sig_byte_change_minus1_carry_n_1 : STD_LOGIC;
  signal sig_byte_change_minus1_carry_n_2 : STD_LOGIC;
  signal sig_byte_change_minus1_carry_n_3 : STD_LOGIC;
  signal \sig_calc_error_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[8]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[8]_i_6_n_0\ : STD_LOGIC;
  signal sig_child_addr_cntr_lsh_reg : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \^sig_child_addr_cntr_lsh_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_7_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_5_n_0\ : STD_LOGIC;
  signal sig_child_addr_cntr_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sig_child_addr_lsh_rollover : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_10_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_11_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_12_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_13_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_14_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_5_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_7_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_8_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_9_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_4_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_4_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_4_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_4_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_6_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_6_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_6_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_6_n_3 : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_child_burst_type_reg : STD_LOGIC;
  signal sig_child_cmd_reg_full : STD_LOGIC;
  signal sig_child_error_reg : STD_LOGIC;
  signal sig_child_qual_burst_type : STD_LOGIC;
  signal sig_child_qual_burst_type_i_1_n_0 : STD_LOGIC;
  signal sig_child_qual_error_reg : STD_LOGIC;
  signal sig_child_qual_error_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_child_qual_first_of_2\ : STD_LOGIC;
  signal sig_child_qual_first_of_2_i_1_n_0 : STD_LOGIC;
  signal \sig_cmd2addr_valid_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_cmd2data_valid_i_1__0_n_0\ : STD_LOGIC;
  signal sig_csm_ld_xfer : STD_LOGIC;
  signal sig_csm_ld_xfer_ns : STD_LOGIC;
  signal \^sig_csm_pop_child_cmd\ : STD_LOGIC;
  signal sig_csm_pop_child_cmd_ns : STD_LOGIC;
  signal sig_csm_pop_sf_fifo_ns : STD_LOGIC;
  signal sig_first_realigner_cmd : STD_LOGIC;
  signal sig_first_realigner_cmd_i_1_n_0 : STD_LOGIC;
  signal sig_input_addr_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_input_addr_reg : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_input_addr_reg : signal is "no";
  signal sig_input_addr_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of sig_input_addr_reg1 : signal is "true";
  attribute equivalent_register_removal of sig_input_addr_reg1 : signal is "no";
  signal sig_input_burst_type_reg : STD_LOGIC;
  signal sig_input_eof_reg : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal sig_needed_2_realign_cmds : STD_LOGIC;
  signal sig_needed_2_realign_cmds_i_1_n_0 : STD_LOGIC;
  signal sig_predict_child_addr_lsh : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^sig_psm_halt\ : STD_LOGIC;
  signal sig_psm_halt_ns : STD_LOGIC;
  signal sig_psm_ld_calc1 : STD_LOGIC;
  signal sig_psm_ld_calc1_ns : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg_ns : STD_LOGIC;
  signal sig_psm_ld_realigner_reg : STD_LOGIC;
  signal sig_psm_ld_realigner_reg_ns : STD_LOGIC;
  signal sig_psm_pop_input_cmd_ns : STD_LOGIC;
  signal sig_psm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_psm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_push_input_reg13_out : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg0 : STD_LOGIC;
  signal sig_realign_eof_reg0 : STD_LOGIC;
  signal sig_realign_reg_empty : STD_LOGIC;
  signal sig_realign_strt_offset : STD_LOGIC;
  signal sig_realign_tag_reg0 : STD_LOGIC;
  signal sig_realigner_btt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_realigner_btt2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_realigner_btt2[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[7]_i_2_n_0\ : STD_LOGIC;
  signal sig_skip_align2mbaa : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_1_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_3_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_4_n_0 : STD_LOGIC;
  signal sig_xfer_cache_reg0 : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg0 : STD_LOGIC;
  signal \NLW_sig_btt_cntr_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_eq_b2mbaa2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_eq_b2mbaa2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_lt_b2mbaa2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_btt_lt_b2mbaa2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_byte_change_minus1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_byte_change_minus1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[1]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[5]_i_1\ : label is "soft_lutpair237";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[0]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[1]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[2]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[4]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[5]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[0]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[2]_i_2\ : label is "soft_lutpair239";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[0]\ : label is "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[1]\ : label is "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[2]\ : label is "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sig_calc_error_reg_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of sig_child_qual_burst_type_i_1 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of sig_child_qual_error_reg_i_1 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of sig_csm_pop_child_cmd_i_1 : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of sig_csm_pop_sf_fifo_i_1 : label is "soft_lutpair237";
  attribute KEEP : string;
  attribute KEEP of \sig_input_addr_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[0]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[10]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[11]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[12]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[13]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[14]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[15]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[16]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[17]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[18]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[19]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[1]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[20]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[21]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[22]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[23]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[24]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[25]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[26]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[26]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[27]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[27]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[28]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[28]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[29]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[29]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[2]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[30]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[30]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[31]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[31]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[3]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[4]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[5]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[6]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[7]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[8]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of sig_psm_ld_calc1_i_1 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of sig_psm_ld_chcmd_reg_i_1 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of sig_realign_cmd_cmplt_reg_i_1 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of sig_realign_eof_reg_i_1 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[10]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[11]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[13]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[14]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[15]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[15]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[4]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[8]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[9]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of sig_skip_align2mbaa_s_h_i_3 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of sig_skip_align2mbaa_s_h_i_4 : label is "soft_lutpair242";
begin
  p_11_out <= \^p_11_out\;
  p_22_out <= \^p_22_out\;
  p_9_out_0 <= \^p_9_out_0\;
  \sig_child_addr_cntr_lsh_reg[2]_0\(2 downto 0) <= \^sig_child_addr_cntr_lsh_reg[2]_0\(2 downto 0);
  sig_child_qual_first_of_2 <= \^sig_child_qual_first_of_2\;
  sig_csm_pop_child_cmd <= \^sig_csm_pop_child_cmd\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_psm_halt <= \^sig_psm_halt\;
\FSM_onehot_sig_csm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      I2 => sig_child_cmd_reg_full,
      I3 => sig_xfer_is_seq_reg_reg_0,
      I4 => p_32_out,
      O => \FSM_onehot_sig_csm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FF808080"
    )
        port map (
      I0 => sig_child_error_reg,
      I1 => sig_child_cmd_reg_full,
      I2 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_sig_csm_state_reg_n_0_[2]\,
      I4 => \^p_11_out\,
      I5 => \^p_22_out\,
      O => \FSM_onehot_sig_csm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => sig_xfer_is_seq_reg_reg_0,
      I1 => p_32_out,
      I2 => \FSM_onehot_sig_csm_state_reg_n_0_[4]\,
      I3 => empty,
      I4 => sig_child_error_reg,
      I5 => sig_csm_pop_child_cmd_ns,
      O => \FSM_onehot_sig_csm_state[4]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4F444"
    )
        port map (
      I0 => empty,
      I1 => \FSM_onehot_sig_csm_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      I3 => \^p_11_out\,
      I4 => \^p_22_out\,
      O => \FSM_onehot_sig_csm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[0]\,
      S => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[2]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[2]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[4]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[4]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      R => sig_init_reg
    );
\FSM_sequential_sig_psm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC8C840C8"
    )
        port map (
      I0 => sig_psm_state(1),
      I1 => sig_psm_state(0),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => p_10_out,
      I4 => sig_child_cmd_reg_full,
      I5 => \FSM_sequential_sig_psm_state[0]_i_2_n_0\,
      O => sig_psm_state_ns(0)
    );
\FSM_sequential_sig_psm_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F00B"
    )
        port map (
      I0 => sig_realign_reg_empty,
      I1 => sig_psm_state(1),
      I2 => sig_psm_state(0),
      I3 => sig_psm_state(2),
      O => \FSM_sequential_sig_psm_state[0]_i_2_n_0\
    );
\FSM_sequential_sig_psm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A030F00"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I2 => sig_psm_state(2),
      I3 => sig_psm_state(1),
      I4 => sig_psm_state(0),
      O => sig_psm_state_ns(1)
    );
\FSM_sequential_sig_psm_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => p_10_out,
      I1 => Q(0),
      I2 => \^sig_psm_halt\,
      I3 => \^sig_input_reg_empty\,
      O => \FSM_sequential_sig_psm_state[1]_i_2_n_0\
    );
\FSM_sequential_sig_psm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44CC74CC44CC44CC"
    )
        port map (
      I0 => sig_realign_reg_empty,
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(1),
      I3 => sig_psm_state(0),
      I4 => sig_child_cmd_reg_full,
      I5 => \FSM_sequential_sig_psm_state[2]_i_2_n_0\,
      O => sig_psm_state_ns(2)
    );
\FSM_sequential_sig_psm_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => p_10_out,
      I1 => sig_skip_align2mbaa,
      I2 => sig_first_realigner_cmd,
      I3 => sig_skip_align2mbaa_s_h,
      O => \FSM_sequential_sig_psm_state[2]_i_2_n_0\
    );
\FSM_sequential_sig_psm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(0),
      Q => sig_psm_state(0),
      R => sig_init_reg
    );
\FSM_sequential_sig_psm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(1),
      Q => sig_psm_state(1),
      R => sig_init_reg
    );
\FSM_sequential_sig_psm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(2),
      Q => sig_psm_state(2),
      R => sig_init_reg
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_psm_halt\,
      I2 => Q(0),
      O => sig_input_reg_empty_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(27)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(26)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(25)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(22)
    );
\sig_btt_cntr[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_psm_halt\,
      I2 => Q(0),
      I3 => p_10_out,
      I4 => sig_realigner_btt2(11),
      O => \sig_btt_cntr[11]_i_2_n_0\
    );
\sig_btt_cntr[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_psm_halt\,
      I2 => Q(0),
      I3 => p_10_out,
      I4 => sig_realigner_btt2(10),
      O => \sig_btt_cntr[11]_i_3_n_0\
    );
\sig_btt_cntr[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_psm_halt\,
      I2 => Q(0),
      I3 => p_10_out,
      I4 => sig_realigner_btt2(9),
      O => \sig_btt_cntr[11]_i_4_n_0\
    );
\sig_btt_cntr[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_psm_halt\,
      I2 => Q(0),
      I3 => p_10_out,
      I4 => sig_realigner_btt2(8),
      O => \sig_btt_cntr[11]_i_5_n_0\
    );
\sig_btt_cntr[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(11),
      I1 => \out\(11),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_upper_slice(2),
      O => \sig_btt_cntr[11]_i_6_n_0\
    );
\sig_btt_cntr[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(10),
      I1 => \out\(10),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_upper_slice(1),
      O => \sig_btt_cntr[11]_i_7_n_0\
    );
\sig_btt_cntr[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(9),
      I1 => \out\(9),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_upper_slice(0),
      O => \sig_btt_cntr[11]_i_8_n_0\
    );
\sig_btt_cntr[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(8),
      I1 => \out\(8),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_residue_slice(8),
      O => \sig_btt_cntr[11]_i_9_n_0\
    );
\sig_btt_cntr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => sig_psm_ld_realigner_reg,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => Q(0),
      I4 => p_10_out,
      O => \sig_btt_cntr[15]_i_1_n_0\
    );
\sig_btt_cntr[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_psm_halt\,
      I2 => Q(0),
      I3 => p_10_out,
      I4 => sig_realigner_btt2(14),
      O => \sig_btt_cntr[15]_i_3__0_n_0\
    );
\sig_btt_cntr[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_psm_halt\,
      I2 => Q(0),
      I3 => p_10_out,
      I4 => sig_realigner_btt2(13),
      O => \sig_btt_cntr[15]_i_4__0_n_0\
    );
\sig_btt_cntr[15]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_psm_halt\,
      I2 => Q(0),
      I3 => p_10_out,
      I4 => sig_realigner_btt2(12),
      O => \sig_btt_cntr[15]_i_5__0_n_0\
    );
\sig_btt_cntr[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(15),
      I1 => \out\(15),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_upper_slice(6),
      O => \sig_btt_cntr[15]_i_6_n_0\
    );
\sig_btt_cntr[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(14),
      I1 => \out\(14),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_upper_slice(5),
      O => \sig_btt_cntr[15]_i_7_n_0\
    );
\sig_btt_cntr[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(13),
      I1 => \out\(13),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_upper_slice(4),
      O => \sig_btt_cntr[15]_i_8_n_0\
    );
\sig_btt_cntr[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(12),
      I1 => \out\(12),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_upper_slice(3),
      O => \sig_btt_cntr[15]_i_9_n_0\
    );
\sig_btt_cntr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_psm_halt\,
      I2 => Q(0),
      I3 => p_10_out,
      I4 => sig_realigner_btt2(3),
      O => \sig_btt_cntr[3]_i_2_n_0\
    );
\sig_btt_cntr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_psm_halt\,
      I2 => Q(0),
      I3 => p_10_out,
      I4 => sig_realigner_btt2(2),
      O => \sig_btt_cntr[3]_i_3_n_0\
    );
\sig_btt_cntr[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_psm_halt\,
      I2 => Q(0),
      I3 => p_10_out,
      I4 => sig_realigner_btt2(1),
      O => \sig_btt_cntr[3]_i_4_n_0\
    );
\sig_btt_cntr[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_psm_halt\,
      I2 => Q(0),
      I3 => p_10_out,
      I4 => sig_realigner_btt2(0),
      O => \sig_btt_cntr[3]_i_5_n_0\
    );
\sig_btt_cntr[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(3),
      I1 => \out\(3),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_residue_slice(3),
      O => \sig_btt_cntr[3]_i_6_n_0\
    );
\sig_btt_cntr[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(2),
      I1 => \out\(2),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_residue_slice(2),
      O => \sig_btt_cntr[3]_i_7_n_0\
    );
\sig_btt_cntr[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(1),
      I1 => \out\(1),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_residue_slice(1),
      O => \sig_btt_cntr[3]_i_8_n_0\
    );
\sig_btt_cntr[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(0),
      I1 => \out\(0),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_residue_slice(0),
      O => \sig_btt_cntr[3]_i_9_n_0\
    );
\sig_btt_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_psm_halt\,
      I2 => Q(0),
      I3 => p_10_out,
      I4 => sig_realigner_btt2(7),
      O => \sig_btt_cntr[7]_i_2_n_0\
    );
\sig_btt_cntr[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_psm_halt\,
      I2 => Q(0),
      I3 => p_10_out,
      I4 => sig_realigner_btt2(6),
      O => \sig_btt_cntr[7]_i_3_n_0\
    );
\sig_btt_cntr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_psm_halt\,
      I2 => Q(0),
      I3 => p_10_out,
      I4 => sig_realigner_btt2(5),
      O => \sig_btt_cntr[7]_i_4_n_0\
    );
\sig_btt_cntr[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_psm_halt\,
      I2 => Q(0),
      I3 => p_10_out,
      I4 => sig_realigner_btt2(4),
      O => \sig_btt_cntr[7]_i_5_n_0\
    );
\sig_btt_cntr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(7),
      I1 => \out\(7),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_residue_slice(7),
      O => \sig_btt_cntr[7]_i_6_n_0\
    );
\sig_btt_cntr[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(6),
      I1 => \out\(6),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_residue_slice(6),
      O => \sig_btt_cntr[7]_i_7_n_0\
    );
\sig_btt_cntr[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(5),
      I1 => \out\(5),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_residue_slice(5),
      O => \sig_btt_cntr[7]_i_8_n_0\
    );
\sig_btt_cntr[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(4),
      I1 => \out\(4),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_residue_slice(4),
      O => \sig_btt_cntr[7]_i_9_n_0\
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_7\,
      Q => sig_btt_residue_slice(0),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_5\,
      Q => sig_btt_upper_slice(1),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_4\,
      Q => sig_btt_upper_slice(2),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_reg[7]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_reg[11]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_reg[11]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[11]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr[11]_i_2_n_0\,
      DI(2) => \sig_btt_cntr[11]_i_3_n_0\,
      DI(1) => \sig_btt_cntr[11]_i_4_n_0\,
      DI(0) => \sig_btt_cntr[11]_i_5_n_0\,
      O(3) => \sig_btt_cntr_reg[11]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[11]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[11]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[11]_i_1_n_7\,
      S(3) => \sig_btt_cntr[11]_i_6_n_0\,
      S(2) => \sig_btt_cntr[11]_i_7_n_0\,
      S(1) => \sig_btt_cntr[11]_i_8_n_0\,
      S(0) => \sig_btt_cntr[11]_i_9_n_0\
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_2_n_7\,
      Q => sig_btt_upper_slice(3),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_2_n_6\,
      Q => sig_btt_upper_slice(4),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_2_n_5\,
      Q => sig_btt_upper_slice(5),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_2_n_4\,
      Q => sig_btt_upper_slice(6),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sig_btt_cntr_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sig_btt_cntr_reg[15]_i_2_n_1\,
      CO(1) => \sig_btt_cntr_reg[15]_i_2_n_2\,
      CO(0) => \sig_btt_cntr_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_btt_cntr[15]_i_3__0_n_0\,
      DI(1) => \sig_btt_cntr[15]_i_4__0_n_0\,
      DI(0) => \sig_btt_cntr[15]_i_5__0_n_0\,
      O(3) => \sig_btt_cntr_reg[15]_i_2_n_4\,
      O(2) => \sig_btt_cntr_reg[15]_i_2_n_5\,
      O(1) => \sig_btt_cntr_reg[15]_i_2_n_6\,
      O(0) => \sig_btt_cntr_reg[15]_i_2_n_7\,
      S(3) => \sig_btt_cntr[15]_i_6_n_0\,
      S(2) => \sig_btt_cntr[15]_i_7_n_0\,
      S(1) => \sig_btt_cntr[15]_i_8_n_0\,
      S(0) => \sig_btt_cntr[15]_i_9_n_0\
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_6\,
      Q => sig_btt_residue_slice(1),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_5\,
      Q => sig_btt_residue_slice(2),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_4\,
      Q => sig_btt_residue_slice(3),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_btt_cntr_reg[3]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_reg[3]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[3]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[3]_i_1_n_3\,
      CYINIT => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      DI(3) => \sig_btt_cntr[3]_i_2_n_0\,
      DI(2) => \sig_btt_cntr[3]_i_3_n_0\,
      DI(1) => \sig_btt_cntr[3]_i_4_n_0\,
      DI(0) => \sig_btt_cntr[3]_i_5_n_0\,
      O(3) => \sig_btt_cntr_reg[3]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[3]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[3]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[3]_i_1_n_7\,
      S(3) => \sig_btt_cntr[3]_i_6_n_0\,
      S(2) => \sig_btt_cntr[3]_i_7_n_0\,
      S(1) => \sig_btt_cntr[3]_i_8_n_0\,
      S(0) => \sig_btt_cntr[3]_i_9_n_0\
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_7\,
      Q => sig_btt_residue_slice(4),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_6\,
      Q => sig_btt_residue_slice(5),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_5\,
      Q => sig_btt_residue_slice(6),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_4\,
      Q => sig_btt_residue_slice(7),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_reg[3]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_reg[7]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_reg[7]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[7]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr[7]_i_2_n_0\,
      DI(2) => \sig_btt_cntr[7]_i_3_n_0\,
      DI(1) => \sig_btt_cntr[7]_i_4_n_0\,
      DI(0) => \sig_btt_cntr[7]_i_5_n_0\,
      O(3) => \sig_btt_cntr_reg[7]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[7]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[7]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[7]_i_1_n_7\,
      S(3) => \sig_btt_cntr[7]_i_6_n_0\,
      S(2) => \sig_btt_cntr[7]_i_7_n_0\,
      S(1) => \sig_btt_cntr[7]_i_8_n_0\,
      S(0) => \sig_btt_cntr[7]_i_9_n_0\
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_7\,
      Q => sig_btt_residue_slice(8),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_6\,
      Q => sig_btt_upper_slice(0),
      R => sig_init_reg
    );
sig_btt_eq_b2mbaa2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_sig_btt_eq_b2mbaa2_carry_CO_UNCONNECTED(3),
      CO(2) => sig_btt_eq_b2mbaa2,
      CO(1) => sig_btt_eq_b2mbaa2_carry_n_2,
      CO(0) => sig_btt_eq_b2mbaa2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_sig_btt_eq_b2mbaa2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => sig_btt_eq_b2mbaa2_carry_i_1_n_0,
      S(1) => sig_btt_eq_b2mbaa2_carry_i_2_n_0,
      S(0) => sig_btt_eq_b2mbaa2_carry_i_3_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000114284280"
    )
        port map (
      I0 => sig_input_addr_reg(7),
      I1 => \sig_realigner_btt2[7]_i_2_n_0\,
      I2 => sig_input_addr_reg(6),
      I3 => sig_btt_residue_slice(7),
      I4 => sig_btt_residue_slice(6),
      I5 => sig_btt_residue_slice(8),
      O => sig_btt_eq_b2mbaa2_carry_i_1_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001686801"
    )
        port map (
      I0 => sig_btt_residue_slice(3),
      I1 => sig_input_addr_reg(3),
      I2 => sig_btt_eq_b2mbaa2_carry_i_4_n_0,
      I3 => sig_input_addr_reg(4),
      I4 => sig_btt_residue_slice(4),
      I5 => sig_btt_eq_b2mbaa2_carry_i_5_n_0,
      O => sig_btt_eq_b2mbaa2_carry_i_2_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660000000006009"
    )
        port map (
      I0 => sig_btt_residue_slice(2),
      I1 => sig_input_addr_reg(2),
      I2 => sig_btt_residue_slice(1),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(0),
      I5 => sig_btt_residue_slice(0),
      O => sig_btt_eq_b2mbaa2_carry_i_3_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(2),
      O => sig_btt_eq_b2mbaa2_carry_i_4_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sig_realigner_btt2[5]_i_2_n_0\,
      I1 => sig_btt_residue_slice(5),
      I2 => sig_input_addr_reg(5),
      O => sig_btt_eq_b2mbaa2_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa2_carry_n_0,
      CO(2) => sig_btt_lt_b2mbaa2_carry_n_1,
      CO(1) => sig_btt_lt_b2mbaa2_carry_n_2,
      CO(0) => sig_btt_lt_b2mbaa2_carry_n_3,
      CYINIT => '0',
      DI(3) => sig_btt_lt_b2mbaa2_carry_i_1_n_0,
      DI(2) => sig_btt_lt_b2mbaa2_carry_i_2_n_0,
      DI(1) => sig_btt_lt_b2mbaa2_carry_i_3_n_0,
      DI(0) => sig_btt_lt_b2mbaa2_carry_i_4_n_0,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_lt_b2mbaa2_carry_i_5_n_0,
      S(2) => sig_btt_lt_b2mbaa2_carry_i_6_n_0,
      S(1) => sig_btt_lt_b2mbaa2_carry_i_7_n_0,
      S(0) => sig_btt_lt_b2mbaa2_carry_i_8_n_0
    );
\sig_btt_lt_b2mbaa2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_lt_b2mbaa2_carry_n_0,
      CO(3 downto 1) => \NLW_sig_btt_lt_b2mbaa2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sig_btt_lt_b2mbaa2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_btt_lt_b2mbaa2_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_sig_btt_lt_b2mbaa2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \sig_btt_lt_b2mbaa2_carry__0_i_2_n_0\
    );
\sig_btt_lt_b2mbaa2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_lt_b2mbaa2_carry__0_i_3_n_0\,
      I1 => sig_btt_residue_slice(8),
      O => \sig_btt_lt_b2mbaa2_carry__0_i_1_n_0\
    );
\sig_btt_lt_b2mbaa2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_btt_residue_slice(8),
      I1 => \sig_btt_lt_b2mbaa2_carry__0_i_3_n_0\,
      O => \sig_btt_lt_b2mbaa2_carry__0_i_2_n_0\
    );
\sig_btt_lt_b2mbaa2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_input_addr_reg(6),
      I1 => \sig_realigner_btt2[7]_i_2_n_0\,
      I2 => sig_input_addr_reg(7),
      O => \sig_btt_lt_b2mbaa2_carry__0_i_3_n_0\
    );
sig_btt_lt_b2mbaa2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0056147E"
    )
        port map (
      I0 => sig_input_addr_reg(7),
      I1 => \sig_realigner_btt2[7]_i_2_n_0\,
      I2 => sig_input_addr_reg(6),
      I3 => sig_btt_residue_slice(7),
      I4 => sig_btt_residue_slice(6),
      O => sig_btt_lt_b2mbaa2_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03171730"
    )
        port map (
      I0 => sig_btt_residue_slice(4),
      I1 => sig_btt_residue_slice(5),
      I2 => sig_input_addr_reg(5),
      I3 => sig_input_addr_reg(4),
      I4 => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      O => sig_btt_lt_b2mbaa2_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005556015457FE"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(2),
      I4 => sig_btt_residue_slice(3),
      I5 => sig_btt_residue_slice(2),
      O => sig_btt_lt_b2mbaa2_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"064E"
    )
        port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_input_addr_reg(0),
      I2 => sig_btt_residue_slice(1),
      I3 => sig_btt_residue_slice(0),
      O => sig_btt_lt_b2mbaa2_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14284281"
    )
        port map (
      I0 => sig_input_addr_reg(7),
      I1 => \sig_realigner_btt2[7]_i_2_n_0\,
      I2 => sig_input_addr_reg(6),
      I3 => sig_btt_residue_slice(7),
      I4 => sig_btt_residue_slice(6),
      O => sig_btt_lt_b2mbaa2_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14282841"
    )
        port map (
      I0 => sig_btt_residue_slice(4),
      I1 => sig_input_addr_reg(5),
      I2 => sig_btt_residue_slice(5),
      I3 => sig_input_addr_reg(4),
      I4 => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      O => sig_btt_lt_b2mbaa2_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001666866680001"
    )
        port map (
      I0 => sig_btt_residue_slice(2),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(3),
      I5 => sig_btt_residue_slice(3),
      O => sig_btt_lt_b2mbaa2_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
        port map (
      I0 => sig_btt_residue_slice(0),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(1),
      I3 => sig_btt_residue_slice(1),
      O => sig_btt_lt_b2mbaa2_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_input_addr_reg(2),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(3),
      O => sig_btt_lt_b2mbaa2_carry_i_9_n_0
    );
sig_byte_change_minus1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_byte_change_minus1_carry_n_0,
      CO(2) => sig_byte_change_minus1_carry_n_1,
      CO(1) => sig_byte_change_minus1_carry_n_2,
      CO(0) => sig_byte_change_minus1_carry_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => dout(2 downto 0),
      O(3 downto 0) => sig_adjusted_addr_incr(3 downto 0),
      S(3) => dout(3),
      S(2 downto 0) => \sig_xfer_len_reg_reg[0]_0\(2 downto 0)
    );
\sig_byte_change_minus1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_byte_change_minus1_carry_n_0,
      CO(3) => \sig_byte_change_minus1_carry__0_n_0\,
      CO(2) => \sig_byte_change_minus1_carry__0_n_1\,
      CO(1) => \sig_byte_change_minus1_carry__0_n_2\,
      CO(0) => \sig_byte_change_minus1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sig_adjusted_addr_incr(7 downto 4),
      S(3 downto 0) => dout(7 downto 4)
    );
\sig_byte_change_minus1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_byte_change_minus1_carry__0_n_0\,
      CO(3 downto 0) => \NLW_sig_byte_change_minus1_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sig_byte_change_minus1_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => sig_adjusted_addr_incr(8),
      S(3 downto 1) => B"000",
      S(0) => dout(8)
    );
\sig_calc_error_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \sig_btt_is_zero__0\,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => Q(0),
      I4 => p_10_out,
      O => \sig_calc_error_reg_i_1__0_n_0\
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => sig_calc_error_reg_i_3_n_0,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(3),
      I4 => \out\(2),
      I5 => sig_calc_error_reg_i_4_n_0,
      O => \sig_btt_is_zero__0\
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(12),
      I1 => \out\(13),
      I2 => \out\(10),
      I3 => \out\(11),
      I4 => \out\(15),
      I5 => \out\(14),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(6),
      I1 => \out\(7),
      I2 => \out\(4),
      I3 => \out\(5),
      I4 => \out\(9),
      I5 => \out\(8),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_calc_error_reg_i_1__0_n_0\,
      Q => p_10_out,
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_child_qual_burst_type,
      I1 => sig_csm_ld_xfer,
      I2 => \^sig_csm_pop_child_cmd\,
      O => \sig_child_addr_cntr_lsh[0]_i_1_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(0),
      I1 => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[0]\,
      O => S(0)
    );
\sig_child_addr_cntr_lsh[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(3),
      I1 => sig_child_addr_cntr_lsh_reg(3),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[3]\,
      O => S(3)
    );
\sig_child_addr_cntr_lsh[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(2),
      I1 => \^sig_child_addr_cntr_lsh_reg[2]_0\(2),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[2]\,
      O => S(2)
    );
\sig_child_addr_cntr_lsh[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(1),
      I1 => \^sig_child_addr_cntr_lsh_reg[2]_0\(1),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[1]\,
      O => S(1)
    );
\sig_child_addr_cntr_lsh[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[15]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => p_1_in,
      O => \sig_child_addr_cntr_lsh[12]_i_2_n_0\
    );
\sig_child_addr_cntr_lsh[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[14]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(14),
      O => \sig_child_addr_cntr_lsh[12]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[13]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(13),
      O => \sig_child_addr_cntr_lsh[12]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[12]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(12),
      O => \sig_child_addr_cntr_lsh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(7),
      I1 => sig_child_addr_cntr_lsh_reg(7),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[7]\,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3)
    );
\sig_child_addr_cntr_lsh[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(6),
      I1 => sig_child_addr_cntr_lsh_reg(6),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[6]\,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(2)
    );
\sig_child_addr_cntr_lsh[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(5),
      I1 => sig_child_addr_cntr_lsh_reg(5),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[5]\,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(1)
    );
\sig_child_addr_cntr_lsh[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(4),
      I1 => sig_child_addr_cntr_lsh_reg(4),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[4]\,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(0)
    );
\sig_child_addr_cntr_lsh[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[11]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(11),
      O => \sig_child_addr_cntr_lsh[8]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[10]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(10),
      O => \sig_child_addr_cntr_lsh[8]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[9]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(9),
      O => \sig_child_addr_cntr_lsh[8]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(8),
      I1 => sig_child_addr_cntr_lsh_reg(8),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[8]\,
      O => \sig_child_addr_cntr_lsh[8]_i_6_n_0\
    );
\sig_child_addr_cntr_lsh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(0),
      Q => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_5\,
      Q => sig_child_addr_cntr_lsh_reg(10),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_4\,
      Q => sig_child_addr_cntr_lsh_reg(11),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7\,
      Q => sig_child_addr_cntr_lsh_reg(12),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_lsh[12]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_lsh[12]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_lsh[12]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_lsh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6\,
      Q => sig_child_addr_cntr_lsh_reg(13),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5\,
      Q => sig_child_addr_cntr_lsh_reg(14),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4\,
      Q => p_1_in,
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(1),
      Q => \^sig_child_addr_cntr_lsh_reg[2]_0\(1),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(2),
      Q => \^sig_child_addr_cntr_lsh_reg[2]_0\(2),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(3),
      Q => sig_child_addr_cntr_lsh_reg(3),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[7]_0\(0),
      Q => sig_child_addr_cntr_lsh_reg(4),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[7]_0\(1),
      Q => sig_child_addr_cntr_lsh_reg(5),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[7]_0\(2),
      Q => sig_child_addr_cntr_lsh_reg(6),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[7]_0\(3),
      Q => sig_child_addr_cntr_lsh_reg(7),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_7\,
      Q => sig_child_addr_cntr_lsh_reg(8),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_0\,
      CO(2) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_child_addr_cntr_lsh_reg[11]_0\(0),
      O(3) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_lsh[8]_i_3_n_0\,
      S(2) => \sig_child_addr_cntr_lsh[8]_i_4_n_0\,
      S(1) => \sig_child_addr_cntr_lsh[8]_i_5_n_0\,
      S(0) => \sig_child_addr_cntr_lsh[8]_i_6_n_0\
    );
\sig_child_addr_cntr_lsh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_6\,
      Q => sig_child_addr_cntr_lsh_reg(9),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => sig_child_addr_lsh_rollover_reg,
      I1 => sig_csm_ld_xfer,
      I2 => sig_child_qual_burst_type,
      I3 => \^sig_csm_pop_child_cmd\,
      O => \sig_child_addr_cntr_msh[0]_i_1_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(0),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(0),
      O => \sig_child_addr_cntr_msh[0]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(3),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(3),
      O => \sig_child_addr_cntr_msh[0]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(2),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(2),
      O => \sig_child_addr_cntr_msh[0]_i_5_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(1),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(1),
      O => \sig_child_addr_cntr_msh[0]_i_6_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(0),
      I1 => data(0),
      I2 => \^sig_csm_pop_child_cmd\,
      O => \sig_child_addr_cntr_msh[0]_i_7_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(15),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(15),
      O => \sig_child_addr_cntr_msh[12]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(14),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(14),
      O => \sig_child_addr_cntr_msh[12]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(13),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(13),
      O => \sig_child_addr_cntr_msh[12]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(12),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(12),
      O => \sig_child_addr_cntr_msh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(7),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(7),
      O => \sig_child_addr_cntr_msh[4]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(6),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(6),
      O => \sig_child_addr_cntr_msh[4]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(5),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(5),
      O => \sig_child_addr_cntr_msh[4]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(4),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(4),
      O => \sig_child_addr_cntr_msh[4]_i_5_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(11),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(11),
      O => \sig_child_addr_cntr_msh[8]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(10),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(10),
      O => \sig_child_addr_cntr_msh[8]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(9),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(9),
      O => \sig_child_addr_cntr_msh[8]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(8),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(8),
      O => \sig_child_addr_cntr_msh[8]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_7\,
      Q => sig_child_addr_cntr_msh_reg(0),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_0\,
      CO(2) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_child_addr_cntr_msh[0]_i_3_n_0\,
      O(3) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_7\,
      S(3) => \sig_child_addr_cntr_msh[0]_i_4_n_0\,
      S(2) => \sig_child_addr_cntr_msh[0]_i_5_n_0\,
      S(1) => \sig_child_addr_cntr_msh[0]_i_6_n_0\,
      S(0) => \sig_child_addr_cntr_msh[0]_i_7_n_0\
    );
\sig_child_addr_cntr_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_5\,
      Q => sig_child_addr_cntr_msh_reg(10),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_4\,
      Q => sig_child_addr_cntr_msh_reg(11),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_7\,
      Q => sig_child_addr_cntr_msh_reg(12),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_msh_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_msh[12]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_msh[12]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_msh[12]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_msh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_6\,
      Q => sig_child_addr_cntr_msh_reg(13),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_5\,
      Q => sig_child_addr_cntr_msh_reg(14),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_4\,
      Q => sig_child_addr_cntr_msh_reg(15),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_6\,
      Q => sig_child_addr_cntr_msh_reg(1),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_5\,
      Q => sig_child_addr_cntr_msh_reg(2),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_4\,
      Q => sig_child_addr_cntr_msh_reg(3),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_7\,
      Q => sig_child_addr_cntr_msh_reg(4),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_msh_reg[0]_i_2_n_0\,
      CO(3) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_0\,
      CO(2) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_msh[4]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_msh[4]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_msh[4]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_msh[4]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_6\,
      Q => sig_child_addr_cntr_msh_reg(5),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_5\,
      Q => sig_child_addr_cntr_msh_reg(6),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_4\,
      Q => sig_child_addr_cntr_msh_reg(7),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_7\,
      Q => sig_child_addr_cntr_msh_reg(8),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_msh_reg[4]_i_1_n_0\,
      CO(3) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_0\,
      CO(2) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_msh[8]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_msh[8]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_msh[8]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_6\,
      Q => sig_child_addr_cntr_msh_reg(9),
      R => sig_init_reg
    );
sig_child_addr_lsh_rollover_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => sig_predict_child_addr_lsh(15),
      O => sig_child_addr_lsh_rollover
    );
sig_child_addr_lsh_rollover_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(4),
      I1 => dout(4),
      O => sig_child_addr_lsh_rollover_reg_i_10_n_0
    );
sig_child_addr_lsh_rollover_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(3),
      I1 => dout(3),
      O => sig_child_addr_lsh_rollover_reg_i_11_n_0
    );
sig_child_addr_lsh_rollover_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_child_addr_cntr_lsh_reg[2]_0\(2),
      I1 => dout(2),
      O => sig_child_addr_lsh_rollover_reg_i_12_n_0
    );
sig_child_addr_lsh_rollover_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_child_addr_cntr_lsh_reg[2]_0\(1),
      I1 => dout(1),
      O => sig_child_addr_lsh_rollover_reg_i_13_n_0
    );
sig_child_addr_lsh_rollover_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      I1 => dout(0),
      O => sig_child_addr_lsh_rollover_reg_i_14_n_0
    );
sig_child_addr_lsh_rollover_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(8),
      I1 => dout(8),
      O => sig_child_addr_lsh_rollover_reg_i_5_n_0
    );
sig_child_addr_lsh_rollover_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(7),
      I1 => dout(7),
      O => sig_child_addr_lsh_rollover_reg_i_7_n_0
    );
sig_child_addr_lsh_rollover_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(6),
      I1 => dout(6),
      O => sig_child_addr_lsh_rollover_reg_i_8_n_0
    );
sig_child_addr_lsh_rollover_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(5),
      I1 => dout(5),
      O => sig_child_addr_lsh_rollover_reg_i_9_n_0
    );
sig_child_addr_lsh_rollover_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_addr_lsh_rollover,
      Q => sig_child_addr_lsh_rollover_reg,
      R => sig_init_reg
    );
sig_child_addr_lsh_rollover_reg_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,
      CO(3) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sig_predict_child_addr_lsh(15),
      O(2 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED(2 downto 0),
      S(3) => p_1_in,
      S(2 downto 0) => sig_child_addr_cntr_lsh_reg(14 downto 12)
    );
sig_child_addr_lsh_rollover_reg_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_4_n_0,
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sig_child_addr_cntr_lsh_reg(8),
      O(3 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => sig_child_addr_cntr_lsh_reg(11 downto 9),
      S(0) => sig_child_addr_lsh_rollover_reg_i_5_n_0
    );
sig_child_addr_lsh_rollover_reg_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_6_n_0,
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_4_n_0,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_4_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_4_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => sig_child_addr_cntr_lsh_reg(7 downto 4),
      O(3 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => sig_child_addr_lsh_rollover_reg_i_7_n_0,
      S(2) => sig_child_addr_lsh_rollover_reg_i_8_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_9_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_10_n_0
    );
sig_child_addr_lsh_rollover_reg_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_6_n_0,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_6_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_6_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => sig_child_addr_cntr_lsh_reg(3),
      DI(2 downto 0) => \^sig_child_addr_cntr_lsh_reg[2]_0\(2 downto 0),
      O(3 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => sig_child_addr_lsh_rollover_reg_i_11_n_0,
      S(2) => sig_child_addr_lsh_rollover_reg_i_12_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_13_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_14_n_0
    );
\sig_child_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(0),
      Q => \sig_child_addr_reg_reg_n_0_[0]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(10),
      Q => \sig_child_addr_reg_reg_n_0_[10]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(11),
      Q => \sig_child_addr_reg_reg_n_0_[11]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(12),
      Q => \sig_child_addr_reg_reg_n_0_[12]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(13),
      Q => \sig_child_addr_reg_reg_n_0_[13]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(14),
      Q => \sig_child_addr_reg_reg_n_0_[14]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(15),
      Q => \sig_child_addr_reg_reg_n_0_[15]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(16),
      Q => data(0),
      R => SR(0)
    );
\sig_child_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(17),
      Q => data(1),
      R => SR(0)
    );
\sig_child_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(18),
      Q => data(2),
      R => SR(0)
    );
\sig_child_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(19),
      Q => data(3),
      R => SR(0)
    );
\sig_child_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(1),
      Q => \sig_child_addr_reg_reg_n_0_[1]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(20),
      Q => data(4),
      R => SR(0)
    );
\sig_child_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(21),
      Q => data(5),
      R => SR(0)
    );
\sig_child_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(22),
      Q => data(6),
      R => SR(0)
    );
\sig_child_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(23),
      Q => data(7),
      R => SR(0)
    );
\sig_child_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(24),
      Q => data(8),
      R => SR(0)
    );
\sig_child_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(25),
      Q => data(9),
      R => SR(0)
    );
\sig_child_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(26),
      Q => data(10),
      R => SR(0)
    );
\sig_child_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(27),
      Q => data(11),
      R => SR(0)
    );
\sig_child_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(28),
      Q => data(12),
      R => SR(0)
    );
\sig_child_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(29),
      Q => data(13),
      R => SR(0)
    );
\sig_child_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(2),
      Q => \sig_child_addr_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(30),
      Q => data(14),
      R => SR(0)
    );
\sig_child_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(31),
      Q => data(15),
      R => SR(0)
    );
\sig_child_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(3),
      Q => \sig_child_addr_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(4),
      Q => \sig_child_addr_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(5),
      Q => \sig_child_addr_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(6),
      Q => \sig_child_addr_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(7),
      Q => \sig_child_addr_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(8),
      Q => \sig_child_addr_reg_reg_n_0_[8]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(9),
      Q => \sig_child_addr_reg_reg_n_0_[9]\,
      R => SR(0)
    );
sig_child_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_burst_type_reg,
      Q => sig_child_burst_type_reg,
      R => SR(0)
    );
sig_child_cmd_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_psm_ld_chcmd_reg,
      Q => sig_child_cmd_reg_full,
      R => SR(0)
    );
sig_child_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => p_10_out,
      Q => sig_child_error_reg,
      R => SR(0)
    );
sig_child_qual_burst_type_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_child_burst_type_reg,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_qual_burst_type,
      O => sig_child_qual_burst_type_i_1_n_0
    );
sig_child_qual_burst_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_qual_burst_type_i_1_n_0,
      Q => sig_child_qual_burst_type,
      R => sig_init_reg
    );
sig_child_qual_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_child_error_reg,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_qual_error_reg,
      O => sig_child_qual_error_reg_i_1_n_0
    );
sig_child_qual_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_qual_error_reg_i_1_n_0,
      Q => sig_child_qual_error_reg,
      R => sig_init_reg
    );
sig_child_qual_first_of_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454045404540"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_needed_2_realign_cmds,
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \^sig_child_qual_first_of_2\,
      I4 => dout(9),
      I5 => p_32_out,
      O => sig_child_qual_first_of_2_i_1_n_0
    );
sig_child_qual_first_of_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_qual_first_of_2_i_1_n_0,
      Q => \^sig_child_qual_first_of_2\,
      R => '0'
    );
\sig_cmd2addr_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54045454"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_csm_ld_xfer,
      I2 => \^p_22_out\,
      I3 => sig_cmd2addr_valid_reg_0,
      I4 => sig_inhibit_rdy_n,
      O => \sig_cmd2addr_valid_i_1__0_n_0\
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_cmd2addr_valid_i_1__0_n_0\,
      Q => \^p_22_out\,
      R => '0'
    );
\sig_cmd2data_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54045454"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_csm_ld_xfer,
      I2 => \^p_11_out\,
      I3 => sig_cmd2data_valid_reg_0,
      I4 => sig_inhibit_rdy_n_0,
      O => \sig_cmd2data_valid_i_1__0_n_0\
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_cmd2data_valid_i_1__0_n_0\,
      Q => \^p_11_out\,
      R => '0'
    );
sig_csm_ld_xfer_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0302"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      I1 => \^p_11_out\,
      I2 => \^p_22_out\,
      I3 => \FSM_onehot_sig_csm_state_reg_n_0_[2]\,
      O => sig_csm_ld_xfer_ns
    );
sig_csm_ld_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_ld_xfer_ns,
      Q => sig_csm_ld_xfer,
      R => sig_init_reg
    );
sig_csm_pop_child_cmd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      O => sig_csm_pop_child_cmd_ns
    );
sig_csm_pop_child_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_child_cmd_ns,
      Q => \^sig_csm_pop_child_cmd\,
      R => sig_init_reg
    );
sig_csm_pop_sf_fifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      I1 => \^p_22_out\,
      I2 => \^p_11_out\,
      O => sig_csm_pop_sf_fifo_ns
    );
sig_csm_pop_sf_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_sf_fifo_ns,
      Q => p_32_out,
      R => sig_init_reg
    );
sig_first_realigner_cmd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_first_realigner_cmd,
      I2 => sig_psm_ld_realigner_reg,
      I3 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      O => sig_first_realigner_cmd_i_1_n_0
    );
sig_first_realigner_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_first_realigner_cmd_i_1_n_0,
      Q => sig_first_realigner_cmd,
      R => '0'
    );
\sig_input_addr_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => \^sig_psm_halt\,
      I2 => Q(0),
      I3 => p_10_out,
      O => sig_push_input_reg13_out
    );
\sig_input_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(18),
      Q => sig_input_addr_reg(0),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(28),
      Q => sig_input_addr_reg(10),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(29),
      Q => sig_input_addr_reg(11),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(30),
      Q => sig_input_addr_reg(12),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(31),
      Q => sig_input_addr_reg(13),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(32),
      Q => sig_input_addr_reg(14),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(33),
      Q => sig_input_addr_reg(15),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(34),
      Q => sig_input_addr_reg(16),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(35),
      Q => sig_input_addr_reg(17),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(36),
      Q => sig_input_addr_reg(18),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(37),
      Q => sig_input_addr_reg(19),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(19),
      Q => sig_input_addr_reg(1),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(38),
      Q => sig_input_addr_reg(20),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(39),
      Q => sig_input_addr_reg(21),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(40),
      Q => sig_input_addr_reg(22),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(41),
      Q => sig_input_addr_reg(23),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(42),
      Q => sig_input_addr_reg(24),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(43),
      Q => sig_input_addr_reg(25),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(44),
      Q => sig_input_addr_reg(26),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(45),
      Q => sig_input_addr_reg(27),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(46),
      Q => sig_input_addr_reg(28),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(47),
      Q => sig_input_addr_reg(29),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(20),
      Q => sig_input_addr_reg(2),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(48),
      Q => sig_input_addr_reg(30),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(49),
      Q => sig_input_addr_reg(31),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(21),
      Q => sig_input_addr_reg(3),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(22),
      Q => sig_input_addr_reg(4),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(23),
      Q => sig_input_addr_reg(5),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(24),
      Q => sig_input_addr_reg(6),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(25),
      Q => sig_input_addr_reg(7),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(26),
      Q => sig_input_addr_reg(8),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(27),
      Q => sig_input_addr_reg(9),
      R => sig_input_cache_type_reg0
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(16),
      Q => sig_input_burst_type_reg,
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(17),
      Q => sig_input_eof_reg,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => '0',
      Q => \^sig_input_reg_empty\,
      S => sig_input_cache_type_reg0
    );
sig_needed_2_realign_cmds_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_skip_align2mbaa_s_h,
      O => sig_needed_2_realign_cmds_i_1_n_0
    );
sig_needed_2_realign_cmds_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_needed_2_realign_cmds_i_1_n_0,
      Q => sig_needed_2_realign_cmds,
      R => SR(0)
    );
sig_psm_halt_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_psm_state(1),
      I1 => sig_psm_state(0),
      O => sig_psm_halt_ns
    );
sig_psm_halt_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_halt_ns,
      Q => \^sig_psm_halt\,
      S => sig_init_reg
    );
sig_psm_ld_calc1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_psm_state(0),
      I1 => sig_realign_reg_empty,
      I2 => sig_psm_state(2),
      I3 => sig_psm_state(1),
      O => sig_psm_ld_calc1_ns
    );
sig_psm_ld_calc1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_calc1_ns,
      Q => sig_psm_ld_calc1,
      R => sig_init_reg
    );
sig_psm_ld_chcmd_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => sig_psm_state(1),
      I2 => sig_psm_state(0),
      I3 => sig_child_cmd_reg_full,
      O => sig_psm_ld_chcmd_reg_ns
    );
sig_psm_ld_chcmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_chcmd_reg_ns,
      Q => sig_psm_ld_chcmd_reg,
      R => sig_init_reg
    );
sig_psm_ld_realigner_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4020"
    )
        port map (
      I0 => sig_psm_state(1),
      I1 => sig_psm_state(2),
      I2 => sig_realign_reg_empty,
      I3 => sig_psm_state(0),
      O => sig_psm_ld_realigner_reg_ns
    );
sig_psm_ld_realigner_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_realigner_reg_ns,
      Q => sig_psm_ld_realigner_reg,
      R => sig_init_reg
    );
sig_psm_pop_input_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001100F0000000"
    )
        port map (
      I0 => \FSM_sequential_sig_psm_state[2]_i_2_n_0\,
      I1 => sig_child_cmd_reg_full,
      I2 => sig_realign_reg_empty,
      I3 => sig_psm_state(0),
      I4 => sig_psm_state(2),
      I5 => sig_psm_state(1),
      O => sig_psm_pop_input_cmd_ns
    );
sig_psm_pop_input_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_pop_input_cmd_ns,
      Q => sig_psm_pop_input_cmd,
      R => sig_init_reg
    );
\sig_realign_btt_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(0),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(0),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(10),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(10),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(11),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(11),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(12),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(12),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(13),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(13),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(14),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(14),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(15),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(15),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(1),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(1),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(2),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(2),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(3),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(3),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(4),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(4),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(5),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(5),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(6),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(6),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(7),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(7),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(8),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(8),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(9),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(9),
      R => sig_realign_tag_reg0
    );
sig_realign_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => p_10_out,
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(18),
      R => sig_realign_tag_reg0
    );
sig_realign_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realign_cmd_cmplt_reg0
    );
sig_realign_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_cmd_cmplt_reg0,
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(17),
      R => sig_realign_tag_reg0
    );
sig_realign_eof_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_input_eof_reg,
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realign_eof_reg0
    );
sig_realign_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_eof_reg0,
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(16),
      R => sig_realign_tag_reg0
    );
sig_realign_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => '0',
      Q => sig_realign_reg_empty,
      S => sig_realign_tag_reg0
    );
sig_realign_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => sig_psm_ld_realigner_reg,
      I1 => \sig_realign_strt_offset_reg_reg[0]_1\,
      I2 => sig_inhibit_rdy_n_1,
      I3 => \^p_9_out_0\,
      I4 => sig_init_reg,
      O => sig_realign_tag_reg0
    );
sig_realign_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_psm_ld_realigner_reg,
      Q => \^p_9_out_0\,
      R => sig_realign_tag_reg0
    );
\sig_realign_strt_offset_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_psm_ld_calc1,
      I1 => sig_input_addr_reg(2),
      O => sig_realign_strt_offset
    );
\sig_realign_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_strt_offset,
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(19),
      R => sig_realign_tag_reg0
    );
\sig_realigner_btt2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      I2 => sig_btt_residue_slice(0),
      O => sig_realigner_btt(0)
    );
\sig_realigner_btt2[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_upper_slice(1),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(10)
    );
\sig_realigner_btt2[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_upper_slice(2),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(11)
    );
\sig_realigner_btt2[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_upper_slice(3),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(12)
    );
\sig_realigner_btt2[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_upper_slice(4),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(13)
    );
\sig_realigner_btt2[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_upper_slice(5),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(14)
    );
\sig_realigner_btt2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_upper_slice(6),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(15)
    );
\sig_realigner_btt2[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_first_realigner_cmd,
      I1 => sig_skip_align2mbaa,
      O => \sig_realigner_btt2[15]_i_2_n_0\
    );
\sig_realigner_btt2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_input_addr_reg(1),
      I2 => \sig_realigner_btt2[15]_i_2_n_0\,
      I3 => sig_btt_residue_slice(1),
      O => sig_realigner_btt(1)
    );
\sig_realigner_btt2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EFF1E00"
    )
        port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(2),
      I3 => \sig_realigner_btt2[15]_i_2_n_0\,
      I4 => sig_btt_residue_slice(2),
      O => sig_realigner_btt(2)
    );
\sig_realigner_btt2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FEFFFF01FE0000"
    )
        port map (
      I0 => sig_input_addr_reg(2),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(3),
      I4 => \sig_realigner_btt2[15]_i_2_n_0\,
      I5 => sig_btt_residue_slice(3),
      O => sig_realigner_btt(3)
    );
\sig_realigner_btt2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_realigner_btt2[4]_i_2_n_0\,
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      I2 => sig_btt_residue_slice(4),
      O => sig_realigner_btt(4)
    );
\sig_realigner_btt2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(2),
      I4 => sig_input_addr_reg(4),
      O => \sig_realigner_btt2[4]_i_2_n_0\
    );
\sig_realigner_btt2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => sig_input_addr_reg(5),
      I1 => \sig_realigner_btt2[5]_i_2_n_0\,
      I2 => \sig_realigner_btt2[15]_i_2_n_0\,
      I3 => sig_btt_residue_slice(5),
      O => sig_realigner_btt(5)
    );
\sig_realigner_btt2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(2),
      I4 => sig_input_addr_reg(4),
      O => \sig_realigner_btt2[5]_i_2_n_0\
    );
\sig_realigner_btt2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \sig_realigner_btt2[7]_i_2_n_0\,
      I1 => sig_input_addr_reg(6),
      I2 => \sig_realigner_btt2[15]_i_2_n_0\,
      I3 => sig_btt_residue_slice(6),
      O => sig_realigner_btt(6)
    );
\sig_realigner_btt2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EFF1E00"
    )
        port map (
      I0 => sig_input_addr_reg(6),
      I1 => \sig_realigner_btt2[7]_i_2_n_0\,
      I2 => sig_input_addr_reg(7),
      I3 => \sig_realigner_btt2[15]_i_2_n_0\,
      I4 => sig_btt_residue_slice(7),
      O => sig_realigner_btt(7)
    );
\sig_realigner_btt2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_input_addr_reg(4),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(1),
      I5 => sig_input_addr_reg(3),
      O => \sig_realigner_btt2[7]_i_2_n_0\
    );
\sig_realigner_btt2[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_residue_slice(8),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(8)
    );
\sig_realigner_btt2[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_upper_slice(0),
      I1 => \sig_realigner_btt2[15]_i_2_n_0\,
      O => sig_realigner_btt(9)
    );
\sig_realigner_btt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(0),
      Q => sig_realigner_btt2(0),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(10),
      Q => sig_realigner_btt2(10),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(11),
      Q => sig_realigner_btt2(11),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(12),
      Q => sig_realigner_btt2(12),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(13),
      Q => sig_realigner_btt2(13),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(14),
      Q => sig_realigner_btt2(14),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(15),
      Q => sig_realigner_btt2(15),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(1),
      Q => sig_realigner_btt2(1),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(2),
      Q => sig_realigner_btt2(2),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(3),
      Q => sig_realigner_btt2(3),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(4),
      Q => sig_realigner_btt2(4),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(5),
      Q => sig_realigner_btt2(5),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(6),
      Q => sig_realigner_btt2(6),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(7),
      Q => sig_realigner_btt2(7),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(8),
      Q => sig_realigner_btt2(8),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(9),
      Q => sig_realigner_btt2(9),
      R => sig_init_reg
    );
sig_skip_align2mbaa_s_h_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440050"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_skip_align2mbaa,
      I2 => sig_skip_align2mbaa_s_h,
      I3 => sig_psm_ld_chcmd_reg,
      I4 => sig_psm_ld_realigner_reg,
      O => sig_skip_align2mbaa_s_h_i_1_n_0
    );
sig_skip_align2mbaa_s_h_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAFFFFFFFF"
    )
        port map (
      I0 => p_10_out,
      I1 => sig_btt_lt_b2mbaa2,
      I2 => sig_btt_eq_b2mbaa2,
      I3 => sig_skip_align2mbaa_s_h_i_3_n_0,
      I4 => sig_skip_align2mbaa_s_h_i_4_n_0,
      I5 => \sig_btt_lt_b2mbaa2_carry__0_i_3_n_0\,
      O => sig_skip_align2mbaa
    );
sig_skip_align2mbaa_s_h_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_btt_upper_slice(6),
      I1 => sig_btt_upper_slice(5),
      I2 => sig_btt_upper_slice(4),
      I3 => sig_btt_upper_slice(3),
      O => sig_skip_align2mbaa_s_h_i_3_n_0
    );
sig_skip_align2mbaa_s_h_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sig_btt_upper_slice(0),
      I1 => sig_first_realigner_cmd,
      I2 => sig_btt_upper_slice(2),
      I3 => sig_btt_upper_slice(1),
      O => sig_skip_align2mbaa_s_h_i_4_n_0
    );
sig_skip_align2mbaa_s_h_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_skip_align2mbaa_s_h_i_1_n_0,
      Q => sig_skip_align2mbaa_s_h,
      R => '0'
    );
\sig_xfer_addr_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAFFF"
    )
        port map (
      I0 => sig_init_reg,
      I1 => \^p_22_out\,
      I2 => \sig_xfer_len_reg_reg[0]_1\,
      I3 => \^p_11_out\,
      I4 => \sig_xfer_len_reg_reg[0]_2\,
      I5 => sig_csm_ld_xfer,
      O => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      Q => \in\(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(10),
      Q => \in\(10),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(11),
      Q => \in\(11),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(12),
      Q => \in\(12),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(13),
      Q => \in\(13),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(14),
      Q => \in\(14),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => p_1_in,
      Q => \in\(15),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(0),
      Q => \in\(16),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(1),
      Q => \in\(17),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(2),
      Q => \in\(18),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(3),
      Q => \in\(19),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[2]_0\(1),
      Q => \in\(1),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(4),
      Q => \in\(20),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(5),
      Q => \in\(21),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(6),
      Q => \in\(22),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(7),
      Q => \in\(23),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(8),
      Q => \in\(24),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(9),
      Q => \in\(25),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(10),
      Q => \in\(26),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(11),
      Q => \in\(27),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(12),
      Q => \in\(28),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(13),
      Q => \in\(29),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[2]_0\(2),
      Q => \in\(2),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(14),
      Q => \in\(30),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(15),
      Q => \in\(31),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(3),
      Q => \in\(3),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(4),
      Q => \in\(4),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(5),
      Q => \in\(5),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(6),
      Q => \in\(6),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(7),
      Q => \in\(7),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(8),
      Q => \in\(8),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(9),
      Q => \in\(9),
      R => sig_xfer_cache_reg0
    );
sig_xfer_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_error_reg,
      Q => \in\(39),
      R => sig_xfer_cache_reg0
    );
sig_xfer_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => sig_child_qual_error_reg,
      I1 => dout(9),
      I2 => dout(10),
      I3 => \^sig_child_qual_first_of_2\,
      O => sig_xfer_cmd_cmplt_reg0
    );
sig_xfer_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_cmd_cmplt_reg0,
      Q => sig_xfer_cmd_cmplt_reg_reg_0(1),
      R => sig_xfer_cache_reg0
    );
sig_xfer_is_seq_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_is_seq_reg_reg_0,
      Q => sig_xfer_cmd_cmplt_reg_reg_0(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(0),
      Q => \in\(32),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(1),
      Q => \in\(33),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(2),
      Q => \in\(34),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(3),
      Q => \in\(35),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(4),
      Q => \in\(36),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(5),
      Q => \in\(37),
      R => sig_xfer_cache_reg0
    );
sig_xfer_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_burst_type,
      Q => \in\(38),
      R => sig_xfer_cache_reg0
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_32_out,
      I1 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf is
  port (
    sig_s_ready_out_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    sig_strm_tlast : out STD_LOGIC;
    sig_mssa_index : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : out STD_LOGIC;
    \sig_data_reg_out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_mssa_index_reg_out_reg[1]_0\ : out STD_LOGIC;
    \sig_data_reg_out_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INFERRED_GEN.cnt_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_eop : out STD_LOGIC;
    sig_dre2ibtt_tlast : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_last_reg_out_reg_0 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : in STD_LOGIC_VECTOR ( 32 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    empty : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\ : in STD_LOGIC;
    sig_incr_dbeat_cntr : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]_1\ : in STD_LOGIC;
    lsig_set_absorb2tlast : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf is
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_dre2ibtt_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sig_last_reg_out_i_1__3_n_0\ : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_last_skid_reg_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__1_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal \^sig_mssa_index\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sig_mssa_index_reg_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_mssa_index_reg_out_reg[1]_0\ : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup2 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup2 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup2 : signal is "no";
  signal sig_s_ready_dup3 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup3 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup3 : signal is "no";
  signal sig_s_ready_dup4 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup4 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup4 : signal is "no";
  signal \sig_s_ready_dup_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_s_ready_dup_i_2__0_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sig_strb_skid_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_strm_tlast\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][0]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][10]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][11]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][12]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][13]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][14]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][15]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][16]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][17]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][18]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][19]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][20]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][21]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][22]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][23]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][24]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][25]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][26]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][27]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][28]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][29]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][30]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][31]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][8]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][9]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][10]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][11]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][12]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][13]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][14]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][15]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][16]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][17]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][18]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][19]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][20]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][21]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][22]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][23]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][24]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][25]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][26]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][27]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][28]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][29]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][30]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][31]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][8]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][9]_i_1\ : label is "soft_lutpair257";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup2_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup2_reg : label is "no";
  attribute KEEP of sig_s_ready_dup3_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup3_reg : label is "no";
  attribute KEEP of sig_s_ready_dup4_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup4_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \out\ <= sig_m_valid_out;
  sig_mssa_index(0) <= \^sig_mssa_index\(0);
  \sig_mssa_index_reg_out_reg[1]_0\ <= \^sig_mssa_index_reg_out_reg[1]_0\;
  sig_s_ready_out_reg_0 <= sig_s_ready_out;
  sig_strm_tlast <= \^sig_strm_tlast\;
\GEN_INDET_BTT.lsig_absorb2tlast_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A8A8A8"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => lsig_set_absorb2tlast,
      I2 => lsig_absorb2tlast,
      I3 => sig_m_valid_out,
      I4 => \^sig_strm_tlast\,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(0),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(10),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(10)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(11),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(11)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(12),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(12)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(13),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(13)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(14),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(14)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(15),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(15)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(16),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(16)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(17),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(17)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(18),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(18)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(19),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(19)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(1),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(20),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(20)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(21),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(21)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(22),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(22)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(23),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(23)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(24),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(24)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(25),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(25)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(26),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(26)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(27),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(27)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(28),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(28)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(29),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(29)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(2),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(30),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(30)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(31),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(31)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(3),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(4),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(5),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(6),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(7),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(8),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(8)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(9),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[31]_0\(9)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000000000000"
    )
        port map (
      I0 => \^sig_mssa_index_reg_out_reg[1]_0\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(3),
      I2 => Q(0),
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\,
      I4 => sig_m_valid_out,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => \INFERRED_GEN.cnt_i_reg[4]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(0),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(10),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(10)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(11),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(11)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(12),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(12)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(13),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(13)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(14),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(14)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(15),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(15)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(16),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(16)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(17),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(17)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(18),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(18)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(19),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(19)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(1),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(20),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(20)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(21),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(21)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(22),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(22)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(23),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(23)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(24),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(24)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(25),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(25)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(26),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(26)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(27),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(27)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(28),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(28)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(29),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(29)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(2),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(30),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(30)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(31),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(31)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(3),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(4),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(5),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(6),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(7),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(8),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(8)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(9),
      I1 => sig_incr_dbeat_cntr,
      O => \sig_data_reg_out_reg[31]_1\(9)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000000000000"
    )
        port map (
      I0 => \^sig_mssa_index_reg_out_reg[1]_0\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(3),
      I2 => Q(0),
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\,
      I4 => sig_m_valid_out,
      I5 => sig_incr_dbeat_cntr,
      O => \INFERRED_GEN.cnt_i_reg[4]_0\(0)
    );
\sig_btt_cntr[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(0),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(1),
      I2 => \^sig_mssa_index\(0),
      I3 => sig_m_valid_out,
      I4 => \^sig_strm_tlast\,
      O => \^sig_mssa_index_reg_out_reg[1]_0\
    );
sig_cmd_full_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^sig_strm_tlast\,
      I1 => sig_m_valid_out,
      I2 => lsig_absorb2tlast,
      O => sig_last_reg_out_reg_0
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(0),
      I1 => dout(0),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(10),
      I1 => dout(10),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(11),
      I1 => dout(11),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(12),
      I1 => dout(12),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(13),
      I1 => dout(13),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(14),
      I1 => dout(14),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(15),
      I1 => dout(15),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(16),
      I1 => dout(16),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(17),
      I1 => dout(17),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(18),
      I1 => dout(18),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(19),
      I1 => dout(19),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(1),
      I1 => dout(1),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(20),
      I1 => dout(20),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(21),
      I1 => dout(21),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(22),
      I1 => dout(22),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(23),
      I1 => dout(23),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(24),
      I1 => dout(24),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(25),
      I1 => dout(25),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(26),
      I1 => dout(26),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(27),
      I1 => dout(27),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(28),
      I1 => dout(28),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(29),
      I1 => dout(29),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(2),
      I1 => dout(2),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(30),
      I1 => dout(30),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => \sig_s_ready_dup_i_2__0_n_0\,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(31),
      I1 => dout(31),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(3),
      I1 => dout(3),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(4),
      I1 => dout(4),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(5),
      I1 => dout(5),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(6),
      I1 => dout(6),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(7),
      I1 => dout(7),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(8),
      I1 => dout(8),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(9),
      I1 => dout(9),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => sig_dre2ibtt_tdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => sig_dre2ibtt_tdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => sig_dre2ibtt_tdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => sig_dre2ibtt_tdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => sig_dre2ibtt_tdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => sig_dre2ibtt_tdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => sig_dre2ibtt_tdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => sig_dre2ibtt_tdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => sig_dre2ibtt_tdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => sig_dre2ibtt_tdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => sig_dre2ibtt_tdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => sig_dre2ibtt_tdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => sig_dre2ibtt_tdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => sig_dre2ibtt_tdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => sig_dre2ibtt_tdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => sig_dre2ibtt_tdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => sig_dre2ibtt_tdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => sig_dre2ibtt_tdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => sig_dre2ibtt_tdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => sig_dre2ibtt_tdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => sig_dre2ibtt_tdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => sig_dre2ibtt_tdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => sig_dre2ibtt_tdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => sig_dre2ibtt_tdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => sig_dre2ibtt_tdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => sig_dre2ibtt_tdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => sig_dre2ibtt_tdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => sig_dre2ibtt_tdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => sig_dre2ibtt_tdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => sig_dre2ibtt_tdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => sig_dre2ibtt_tdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => sig_dre2ibtt_tdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
sig_dre2ibtt_eop_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^sig_mssa_index_reg_out_reg[1]_0\,
      I1 => Q(0),
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\,
      O => sig_dre2ibtt_eop
    );
sig_dre2ibtt_tlast_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\,
      I2 => Q(0),
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(3),
      I4 => \^sig_mssa_index_reg_out_reg[1]_0\,
      O => sig_dre2ibtt_tlast
    );
\sig_last_reg_out_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88870777000"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => \sig_s_ready_dup_i_2__0_n_0\,
      I2 => dout(32),
      I3 => sig_s_ready_dup4,
      I4 => sig_last_skid_reg,
      I5 => \^sig_strm_tlast\,
      O => \sig_last_reg_out_i_1__3_n_0\
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_last_reg_out_i_1__3_n_0\,
      Q => \^sig_strm_tlast\,
      R => SR(0)
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sig_last_skid_reg,
      I1 => sig_s_ready_dup,
      I2 => dout(32),
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_last_skid_reg_i_1_n_0
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_last_skid_reg_i_1_n_0,
      Q => sig_last_skid_reg,
      R => '0'
    );
\sig_m_valid_dup_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0FF0000"
    )
        port map (
      I0 => \sig_s_ready_dup_i_2__0_n_0\,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => empty,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_init_reg,
      O => \sig_m_valid_dup_i_1__1_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__1_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__1_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
\sig_mssa_index_reg_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF87770"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => \sig_s_ready_dup_i_2__0_n_0\,
      I2 => sig_s_ready_dup3,
      I3 => sig_strb_skid_reg(0),
      I4 => \^sig_mssa_index\(0),
      O => \sig_mssa_index_reg_out[1]_i_1_n_0\
    );
\sig_mssa_index_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_mssa_index_reg_out[1]_i_1_n_0\,
      Q => \^sig_mssa_index\(0),
      R => SR(0)
    );
sig_s_ready_dup2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_dup2,
      R => '0'
    );
sig_s_ready_dup3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_dup3,
      R => '0'
    );
sig_s_ready_dup4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_dup4,
      R => '0'
    );
\sig_s_ready_dup_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEFFFF00000000"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => empty,
      I4 => \sig_s_ready_dup_i_2__0_n_0\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_s_ready_dup_i_1__1_n_0\
    );
\sig_s_ready_dup_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0040"
    )
        port map (
      I0 => \^sig_mssa_index_reg_out_reg[1]_0\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(2),
      I2 => sig_m_valid_out,
      I3 => lsig_absorb2tlast,
      I4 => \sig_mssa_index_reg_out_reg[1]_1\,
      O => \sig_s_ready_dup_i_2__0_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sig_strb_skid_reg(0),
      I1 => sig_s_ready_dup,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_strb_skid_reg[0]_i_1_n_0\
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_strb_skid_reg[0]_i_1_n_0\,
      Q => sig_strb_skid_reg(0),
      R => '0'
    );
\xpm_fifo_sync_inst_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc is
  port (
    sig_init_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    sig_sm_halt_reg : out STD_LOGIC;
    sig_calc_error_pushed : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_mstr2data_sequential : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_calc_error_pushed_reg_0 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 49 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ld_xfer_reg_tmp_reg_0 : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc is
  signal \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal sig_addr_aligned_im0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_7_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_5_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sig_addr_cntr_incr_ireg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \sig_adjusted_addr_incr_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[6]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_2_n_0 : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_5_n_0 : STD_LOGIC;
  signal \sig_btt_is_zero__0\ : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal \sig_byte_change_minus1_im2/i__n_0\ : STD_LOGIC;
  signal sig_bytes_to_mbaa_im0 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \sig_bytes_to_mbaa_ireg1[6]_i_2_n_0\ : STD_LOGIC;
  signal \^sig_calc_error_pushed\ : STD_LOGIC;
  signal sig_calc_error_pushed_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_reg_n_0 : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_first_xfer_im0_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_eof_reg_reg_n_0 : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal sig_input_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp_i_1_n_0 : STD_LOGIC;
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_sequential\ : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_parent_done_i_1_n_0 : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_push_input_reg11_out : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal \^sig_sm_halt_reg\ : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_reg_empty_i_1_n_0 : STD_LOGIC;
  signal \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[5]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[6]_i_1\ : label is "soft_lutpair181";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[0]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[1]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[2]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[4]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[5]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[6]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[7]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][3]_srl4_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of sig_addr_aligned_ireg1_i_1 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[4]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[5]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[6]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[7]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[1]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[4]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[4]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[5]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_4 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_5 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_im01_carry_i_9 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sig_byte_change_minus1_im2/i_\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[6]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of sig_ld_xfer_reg_i_1 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of sig_sm_pop_input_reg_i_1 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of sig_xfer_reg_empty_i_1 : label is "soft_lutpair160";
begin
  \in\(38 downto 0) <= \^in\(38 downto 0);
  sig_calc_error_pushed <= \^sig_calc_error_pushed\;
  sig_init_reg <= \^sig_init_reg\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2data_sequential <= \^sig_mstr2data_sequential\;
  sig_sm_halt_reg <= \^sig_sm_halt_reg\;
\FSM_onehot_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444F444"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => sig_parent_done,
      I4 => \^sig_calc_error_pushed\,
      I5 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      I2 => sig_parent_done,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I4 => \^sig_calc_error_pushed\,
      O => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003A3F3A003A003A"
    )
        port map (
      I0 => sig_cmd2dre_valid_reg_n_0,
      I1 => sig_ld_xfer_reg_tmp_reg_0,
      I2 => \^sig_mstr2addr_cmd_valid\,
      I3 => \^sig_mstr2data_cmd_valid\,
      I4 => sig_cmd2data_valid_reg_0,
      I5 => sig_inhibit_rdy_n,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      I1 => \^sig_calc_error_pushed\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      O => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      S => \^sig_init_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\,
      Q => sig_sm_ld_calc2_reg_ns,
      R => \^sig_init_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg,
      Q => sig_sm_ld_xfer_reg_ns,
      R => \^sig_init_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\INFERRED_GEN.cnt_i[2]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => Q(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      O => sig_calc_error_pushed_reg_0
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_byte_change_minus1_im2/i__n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      O => \^in\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => \^in\(35)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      O => \^in\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      O => \^in\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \^in\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \^in\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \^in\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \^in\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \^in\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \^in\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \^in\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \^in\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \^in\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \^in\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \^in\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \^in\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \^in\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \^in\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \^in\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \^in\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \^in\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \^in\(15)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^in\(38),
      I1 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(1)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \^in\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \^in\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \^in\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \^in\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \^in\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \^in\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \^in\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \^in\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \^in\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \^in\(5)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF57575757"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1,
      I1 => sig_btt_eq_b2mbaa_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_brst_cnt_eq_one_ireg1,
      I4 => sig_addr_aligned_ireg1,
      I5 => sig_no_btt_residue_ireg1,
      O => \^sig_mstr2data_sequential\
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \^in\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \^in\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \^in\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^in\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \^in\(37),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^in\(0)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_input_eof_reg_reg_n_0,
      I1 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(0)
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_bytes_to_mbaa_ireg1[6]_i_2_n_0\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      O => sig_addr_aligned_im0
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_addr_aligned_im0,
      Q => sig_addr_aligned_ireg1,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => sig_predict_addr_lsh_ireg3(15),
      I2 => p_1_in_0,
      I3 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => \sig_addr_cntr_im0_msh[0]_i_1_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(34),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(0),
      O => \sig_addr_cntr_im0_msh[0]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(37),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(3),
      O => \sig_addr_cntr_im0_msh[0]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(36),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => \sig_addr_cntr_im0_msh[0]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(35),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(1),
      O => \sig_addr_cntr_im0_msh[0]_i_6_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555C55"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \out\(34),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => Q(0),
      I5 => \^in\(38),
      O => \sig_addr_cntr_im0_msh[0]_i_7_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(49),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(15),
      O => \sig_addr_cntr_im0_msh[12]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(48),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \sig_addr_cntr_im0_msh[12]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(47),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => \sig_addr_cntr_im0_msh[12]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(46),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \sig_addr_cntr_im0_msh[12]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(41),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => \sig_addr_cntr_im0_msh[4]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(40),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(6),
      O => \sig_addr_cntr_im0_msh[4]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(39),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \sig_addr_cntr_im0_msh[4]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(38),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \sig_addr_cntr_im0_msh[4]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(45),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \sig_addr_cntr_im0_msh[8]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(44),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \sig_addr_cntr_im0_msh[8]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(43),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \sig_addr_cntr_im0_msh[8]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(42),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \sig_addr_cntr_im0_msh[8]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_addr_cntr_im0_msh[0]_i_3_n_0\,
      O(3) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[0]_i_4_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[0]_i_5_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[0]_i_6_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[0]_i_7_n_0\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[12]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[12]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[12]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[12]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\,
      CO(3) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[4]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[4]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[4]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[4]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\,
      CO(3) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[8]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[8]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[8]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(1),
      O => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      O => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(6),
      O => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_addr_aligned_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(7),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(18),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(28),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(29),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      O => p_1_in(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(30),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      O => p_1_in(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(31),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      O => p_1_in(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(32),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      O => p_1_in(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \^sig_sm_halt_reg\,
      I1 => \^sig_input_reg_empty\,
      I2 => Q(0),
      I3 => \^in\(38),
      I4 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(33),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_predict_addr_lsh_ireg3(15),
      O => p_1_in(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(19),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(20),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(21),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(22),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(23),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(24),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(25),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(26),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(27),
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => p_1_in_0,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(18),
      Q => sig_addr_cntr_lsh_kh(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(28),
      Q => sig_addr_cntr_lsh_kh(10),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(29),
      Q => sig_addr_cntr_lsh_kh(11),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(30),
      Q => sig_addr_cntr_lsh_kh(12),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(31),
      Q => sig_addr_cntr_lsh_kh(13),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(32),
      Q => sig_addr_cntr_lsh_kh(14),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(33),
      Q => sig_addr_cntr_lsh_kh(15),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(34),
      Q => sig_addr_cntr_lsh_kh(16),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(35),
      Q => sig_addr_cntr_lsh_kh(17),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(36),
      Q => sig_addr_cntr_lsh_kh(18),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(37),
      Q => sig_addr_cntr_lsh_kh(19),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(19),
      Q => sig_addr_cntr_lsh_kh(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(38),
      Q => sig_addr_cntr_lsh_kh(20),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(39),
      Q => sig_addr_cntr_lsh_kh(21),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(40),
      Q => sig_addr_cntr_lsh_kh(22),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(41),
      Q => sig_addr_cntr_lsh_kh(23),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(42),
      Q => sig_addr_cntr_lsh_kh(24),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(43),
      Q => sig_addr_cntr_lsh_kh(25),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(44),
      Q => sig_addr_cntr_lsh_kh(26),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(45),
      Q => sig_addr_cntr_lsh_kh(27),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(46),
      Q => sig_addr_cntr_lsh_kh(28),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(47),
      Q => sig_addr_cntr_lsh_kh(29),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(20),
      Q => sig_addr_cntr_lsh_kh(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(48),
      Q => sig_addr_cntr_lsh_kh(30),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(49),
      Q => sig_addr_cntr_lsh_kh(31),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(21),
      Q => sig_addr_cntr_lsh_kh(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(22),
      Q => sig_addr_cntr_lsh_kh(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(23),
      Q => sig_addr_cntr_lsh_kh(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(24),
      Q => sig_addr_cntr_lsh_kh(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(25),
      Q => sig_addr_cntr_lsh_kh(7),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(26),
      Q => sig_addr_cntr_lsh_kh(8),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(27),
      Q => sig_addr_cntr_lsh_kh(9),
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56669AAA"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => sig_first_xfer_im0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => \sig_adjusted_addr_incr_ireg2[0]_i_1_n_0\
    );
\sig_adjusted_addr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A6A6A9A959595"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => sig_bytes_to_mbaa_ireg1(1),
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_adjusted_addr_incr_im1(1)
    );
\sig_adjusted_addr_incr_ireg2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFFFFF"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8884777"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      I4 => \sig_adjusted_addr_incr_ireg2[2]_i_2_n_0\,
      O => sig_adjusted_addr_incr_im1(2)
    );
\sig_adjusted_addr_incr_ireg2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444DDDDDDD4DDD"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0\,
      I2 => sig_bytes_to_mbaa_ireg1(1),
      I3 => sig_first_xfer_im0,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      O => \sig_adjusted_addr_incr_ireg2[2]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8884777"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      I4 => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      O => sig_adjusted_addr_incr_im1(3)
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFFFBF"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2[2]_i_2_n_0\,
      I1 => sig_bytes_to_mbaa_ireg1(2),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8884777"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      I4 => \sig_adjusted_addr_incr_ireg2[4]_i_2_n_0\,
      O => sig_adjusted_addr_incr_im1(4)
    );
\sig_adjusted_addr_incr_ireg2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFFFBF"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      I1 => sig_bytes_to_mbaa_ireg1(3),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => \sig_adjusted_addr_incr_ireg2[4]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A959595"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2[6]_i_2_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => sig_bytes_to_mbaa_ireg1(5),
      O => sig_adjusted_addr_incr_im1(5)
    );
\sig_adjusted_addr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F7F808F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(6),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I4 => \sig_adjusted_addr_incr_ireg2[6]_i_2_n_0\,
      I5 => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      O => sig_adjusted_addr_incr_im1(6)
    );
\sig_adjusted_addr_incr_ireg2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4777FFFFFFFF"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      I4 => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      I5 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      O => \sig_adjusted_addr_incr_ireg2[6]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_adjusted_addr_incr_ireg2[0]_i_1_n_0\,
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(6),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I2 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => sig_brst_cnt_eq_one_im0
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => \^sig_init_reg\
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I2 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_2_n_0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^in\(38),
      I5 => \out\(11),
      O => \sig_btt_cntr_im0[11]_i_2_n_0\
    );
\sig_btt_cntr_im0[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^in\(38),
      I5 => \out\(10),
      O => \sig_btt_cntr_im0[11]_i_3_n_0\
    );
\sig_btt_cntr_im0[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^in\(38),
      I5 => \out\(9),
      O => \sig_btt_cntr_im0[11]_i_4_n_0\
    );
\sig_btt_cntr_im0[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^in\(38),
      I5 => \out\(8),
      O => \sig_btt_cntr_im0[11]_i_5_n_0\
    );
\sig_btt_cntr_im0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \^sig_sm_halt_reg\,
      I1 => \^sig_input_reg_empty\,
      I2 => Q(0),
      I3 => \^in\(38),
      O => \sig_btt_cntr_im0[15]_i_2_n_0\
    );
\sig_btt_cntr_im0[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^in\(38),
      I5 => \out\(15),
      O => \sig_btt_cntr_im0[15]_i_3_n_0\
    );
\sig_btt_cntr_im0[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^in\(38),
      I5 => \out\(14),
      O => \sig_btt_cntr_im0[15]_i_4_n_0\
    );
\sig_btt_cntr_im0[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^in\(38),
      I5 => \out\(13),
      O => \sig_btt_cntr_im0[15]_i_5_n_0\
    );
\sig_btt_cntr_im0[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^in\(38),
      I5 => \out\(12),
      O => \sig_btt_cntr_im0[15]_i_6_n_0\
    );
\sig_btt_cntr_im0[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(3),
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^in\(38),
      O => \sig_btt_cntr_im0[3]_i_2_n_0\
    );
\sig_btt_cntr_im0[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(2),
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^in\(38),
      O => \sig_btt_cntr_im0[3]_i_3_n_0\
    );
\sig_btt_cntr_im0[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(1),
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^in\(38),
      O => \sig_btt_cntr_im0[3]_i_4_n_0\
    );
\sig_btt_cntr_im0[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(0),
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^in\(38),
      O => \sig_btt_cntr_im0[3]_i_5_n_0\
    );
\sig_btt_cntr_im0[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(3),
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(3),
      O => \sig_btt_cntr_im0[3]_i_6_n_0\
    );
\sig_btt_cntr_im0[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(2),
      I1 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(2),
      O => \sig_btt_cntr_im0[3]_i_7_n_0\
    );
\sig_btt_cntr_im0[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(1),
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(1),
      O => \sig_btt_cntr_im0[3]_i_8_n_0\
    );
\sig_btt_cntr_im0[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(0),
      I1 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(0),
      O => \sig_btt_cntr_im0[3]_i_9_n_0\
    );
\sig_btt_cntr_im0[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(7),
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^in\(38),
      O => \sig_btt_cntr_im0[7]_i_2_n_0\
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(6),
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^in\(38),
      O => \sig_btt_cntr_im0[7]_i_3_n_0\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(5),
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^in\(38),
      O => \sig_btt_cntr_im0[7]_i_4_n_0\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(4),
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => Q(0),
      I4 => \^in\(38),
      O => \sig_btt_cntr_im0[7]_i_5_n_0\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(7),
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(7),
      O => \sig_btt_cntr_im0[7]_i_6_n_0\
    );
\sig_btt_cntr_im0[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(6),
      I1 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(6),
      O => \sig_btt_cntr_im0[7]_i_7_n_0\
    );
\sig_btt_cntr_im0[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(5),
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(5),
      O => \sig_btt_cntr_im0[7]_i_8_n_0\
    );
\sig_btt_cntr_im0[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(4),
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(4),
      O => \sig_btt_cntr_im0[7]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[10]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[11]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_im0_reg[11]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[11]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[11]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[11]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[11]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[11]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[11]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[11]_i_2_n_0\,
      S(2) => \sig_btt_cntr_im0[11]_i_3_n_0\,
      S(1) => \sig_btt_cntr_im0[11]_i_4_n_0\,
      S(0) => \sig_btt_cntr_im0[11]_i_5_n_0\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[12]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[13]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[14]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[15]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[15]_i_3_n_0\,
      S(2) => \sig_btt_cntr_im0[15]_i_4_n_0\,
      S(1) => \sig_btt_cntr_im0[15]_i_5_n_0\,
      S(0) => \sig_btt_cntr_im0[15]_i_6_n_0\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_btt_cntr_im0_reg[3]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[3]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[3]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[3]_i_1_n_3\,
      CYINIT => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(3) => \sig_btt_cntr_im0[3]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[3]_i_3_n_0\,
      DI(1) => \sig_btt_cntr_im0[3]_i_4_n_0\,
      DI(0) => \sig_btt_cntr_im0[3]_i_5_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[3]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[3]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[3]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[3]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[3]_i_6_n_0\,
      S(2) => \sig_btt_cntr_im0[3]_i_7_n_0\,
      S(1) => \sig_btt_cntr_im0[3]_i_8_n_0\,
      S(0) => \sig_btt_cntr_im0[3]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[3]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0[7]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[7]_i_3_n_0\,
      DI(1) => \sig_btt_cntr_im0[7]_i_4_n_0\,
      DI(0) => \sig_btt_cntr_im0[7]_i_5_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[7]_i_6_n_0\,
      S(2) => \sig_btt_cntr_im0[7]_i_7_n_0\,
      S(1) => \sig_btt_cntr_im0[7]_i_8_n_0\,
      S(0) => \sig_btt_cntr_im0[7]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[8]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[9]\,
      R => \^sig_init_reg\
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1_i_2_n_0,
      I1 => sig_btt_eq_b2mbaa_ireg1_i_3_n_0,
      I2 => sig_btt_eq_b2mbaa_ireg1_i_4_n_0,
      I3 => sig_brst_cnt_eq_zero_im0,
      I4 => sig_btt_eq_b2mbaa_ireg1_i_5_n_0,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_2_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_3_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_4_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"86"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_bytes_to_mbaa_ireg1[6]_i_2_n_0\,
      O => sig_btt_eq_b2mbaa_ireg1_i_5_n_0
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^sig_init_reg\
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa_im01,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_1,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_2,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_3,
      CYINIT => '0',
      DI(3) => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,
      DI(2) => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,
      DI(1) => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,
      DI(0) => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,
      S(2) => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,
      S(1) => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0,
      S(0) => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_bytes_to_mbaa_ireg1[6]_i_2_n_0\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"045145D3"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00015554015557FC"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"145C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"86"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_bytes_to_mbaa_ireg1[6]_i_2_n_0\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^sig_init_reg\
    );
\sig_byte_change_minus1_im2/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      O => \sig_byte_change_minus1_im2/i__n_0\
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_bytes_to_mbaa_im0(1)
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => sig_bytes_to_mbaa_im0(2)
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_bytes_to_mbaa_im0(3)
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O => sig_bytes_to_mbaa_im0(4)
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      O => sig_bytes_to_mbaa_im0(5)
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_bytes_to_mbaa_ireg1[6]_i_2_n_0\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      O => sig_bytes_to_mbaa_im0(6)
    );
\sig_bytes_to_mbaa_ireg1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      O => \sig_bytes_to_mbaa_ireg1[6]_i_2_n_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(1),
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(2),
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(3),
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(4),
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(5),
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(6),
      Q => sig_bytes_to_mbaa_ireg1(6),
      R => \^sig_init_reg\
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^in\(38),
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => \^sig_calc_error_pushed\,
      O => sig_calc_error_pushed_i_1_n_0
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_pushed_i_1_n_0,
      Q => \^sig_calc_error_pushed\,
      R => \^sig_init_reg\
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCECC"
    )
        port map (
      I0 => \sig_btt_is_zero__0\,
      I1 => \^in\(38),
      I2 => Q(0),
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_sm_halt_reg\,
      O => sig_calc_error_reg_i_1_n_0
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => sig_calc_error_reg_i_3_n_0,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(3),
      I4 => \out\(2),
      I5 => sig_calc_error_reg_i_4_n_0,
      O => \sig_btt_is_zero__0\
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(12),
      I1 => \out\(13),
      I2 => \out\(10),
      I3 => \out\(11),
      I4 => \out\(15),
      I5 => \out\(14),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(6),
      I1 => \out\(7),
      I2 => \out\(4),
      I3 => \out\(5),
      I4 => \out\(9),
      I5 => \out\(8),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_reg_i_1_n_0,
      Q => \^in\(38),
      R => \^sig_init_reg\
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50554444"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_cmd2addr_valid_reg_0,
      I3 => sig_inhibit_rdy_n_0,
      I4 => \^sig_mstr2addr_cmd_valid\,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50554444"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_cmd2data_valid_reg_0,
      I3 => sig_inhibit_rdy_n,
      I4 => \^sig_mstr2data_cmd_valid\,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_cmd2dre_valid_reg_n_0,
      O => sig_cmd2dre_valid_i_1_n_0
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2dre_valid_i_1_n_0,
      Q => sig_cmd2dre_valid_reg_n_0,
      R => \^sig_init_reg\
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_push_input_reg11_out,
      I2 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I3 => \^sig_init_reg\,
      O => sig_first_xfer_im0_i_1_n_0
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_first_xfer_im0_i_1_n_0,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_sm_pop_input_reg,
      I1 => \^sig_calc_error_pushed\,
      I2 => \^sig_init_reg\,
      O => sig_input_cache_type_reg0
    );
sig_input_burst_type_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^in\(38),
      I1 => Q(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      O => sig_push_input_reg11_out
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(16),
      Q => \^in\(37),
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(17),
      Q => sig_input_eof_reg_reg_n_0,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF2"
    )
        port map (
      I0 => \^sig_input_reg_empty\,
      I1 => sig_push_input_reg11_out,
      I2 => \^sig_init_reg\,
      I3 => \^sig_calc_error_pushed\,
      I4 => sig_sm_pop_input_reg,
      O => sig_input_reg_empty_i_1_n_0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_input_reg_empty_i_1_n_0,
      Q => \^sig_input_reg_empty\,
      R => '0'
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_ld_xfer_reg,
      I3 => sig_xfer_reg_empty,
      O => sig_ld_xfer_reg_i_1_n_0
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_i_1_n_0,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_ld_xfer_reg_tmp,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I3 => \^sig_init_reg\,
      O => sig_ld_xfer_reg_tmp_i_1_n_0
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_tmp_i_1_n_0,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \^sig_init_reg\,
      R => '0'
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I3 => sig_no_btt_residue_ireg1_i_2_n_0,
      O => sig_no_btt_residue_im0
    );
sig_no_btt_residue_ireg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      O => sig_no_btt_residue_ireg1_i_2_n_0
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => \^sig_init_reg\
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001510"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => \^sig_mstr2data_sequential\,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_parent_done,
      I4 => sig_push_input_reg11_out,
      O => sig_parent_done_i_1_n_0
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_parent_done_i_1_n_0,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => sig_addr_cntr_incr_ireg2(7),
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(11 downto 8),
      S(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      S(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(15 downto 12),
      S(3) => p_1_in_0,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      S(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(3 downto 0),
      S(3) => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(7 downto 4),
      S(3) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      R => \^sig_init_reg\
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => \^sig_calc_error_pushed\,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => \^sig_sm_halt_reg\,
      S => \^sig_init_reg\
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^sig_init_reg\
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I1 => sig_parent_done,
      I2 => \^sig_calc_error_pushed\,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => \^sig_init_reg\
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3A"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => \^sig_init_reg\,
      O => sig_xfer_reg_empty_i_1_n_0
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_xfer_reg_empty_i_1_n_0,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl is
  port (
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_slverr_reg_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rd_sts_slverr_reg_reg_1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    sig_rd_sts_slverr_reg0 : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl is
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal \^sig_rd_sts_slverr_reg_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
begin
  sig_rd_sts_slverr_reg_reg_0(2 downto 0) <= \^sig_rd_sts_slverr_reg_reg_0\(2 downto 0);
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rd_sts_slverr_reg_reg_0\(1),
      I1 => sig_data2rsc_decerr,
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(1),
      R => sig_rd_sts_slverr_reg_reg_1
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(0),
      R => sig_rd_sts_slverr_reg_reg_1
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => \^sig_rsc2data_ready\,
      S => sig_rd_sts_slverr_reg_reg_1
    );
sig_rd_sts_reg_full_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => '1',
      Q => sig_rsc2stat_status_valid,
      R => sig_rd_sts_slverr_reg_reg_1
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(2),
      R => sig_rd_sts_slverr_reg_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_rst2all_stop_request_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_h_halt_reg_reg_0 : out STD_LOGIC;
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_3\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_4\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg_1 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_halt_cmplt_reg_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s2mm_halt_cmplt\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_halt_cmplt_i_1_n_0 : STD_LOGIC;
  signal \^sig_rst2all_stop_request_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_init_done_i_1__4\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__5\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__7\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__9\ : label is "soft_lutpair294";
begin
  SR(0) <= \^sr\(0);
  s2mm_halt_cmplt <= \^s2mm_halt_cmplt\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
  sig_rst2all_stop_request_0 <= \^sig_rst2all_stop_request_0\;
\datamover_idle_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF88"
    )
        port map (
      I0 => \^s2mm_halt_cmplt\,
      I1 => s2mm_halt,
      I2 => s2mm_dmacr(0),
      I3 => datamover_idle_2,
      O => sig_halt_cmplt_reg_0
    );
\sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_4\,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00C20000"
    )
        port map (
      I0 => sig_addr_reg_empty,
      I1 => sig_addr2wsc_calc_error,
      I2 => Q(0),
      I3 => Q(1),
      I4 => sig_halt_cmplt_reg_1,
      I5 => \^s2mm_halt_cmplt\,
      O => sig_halt_cmplt_i_1_n_0
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_cmplt_i_1_n_0,
      Q => \^s2mm_halt_cmplt\,
      R => \^sr\(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rst2all_stop_request_0\,
      I1 => sig_halt_reg,
      O => sig_s_h_halt_reg_reg_0
    );
\sig_init_done_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => sig_init_reg,
      I2 => sig_init_reg2,
      I3 => sig_init_done,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\
    );
\sig_init_done_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => sig_init_reg,
      I2 => sig_init_reg2,
      I3 => sig_init_done_0,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\
    );
\sig_init_done_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => sig_init_done_1,
      I2 => sig_init_reg2,
      I3 => sig_init_reg,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2\
    );
\sig_init_done_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => sig_init_reg,
      I2 => sig_init_reg2,
      I3 => sig_init_done_2,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_3\
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => \^sr\(0)
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_1,
      Q => \^sig_rst2all_stop_request_0\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_33 is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_halt : in STD_LOGIC;
    datamover_idle : in STD_LOGIC;
    sig_halt_cmplt_reg_1 : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_33 : entity is "axi_datamover_reset";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_33 is
  signal \^mm2s_halt_cmplt\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_halt_cmplt_i_2_n_0 : STD_LOGIC;
  signal \^sig_stream_rst\ : STD_LOGIC;
begin
  mm2s_halt_cmplt <= \^mm2s_halt_cmplt\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
  sig_stream_rst <= \^sig_stream_rst\;
datamover_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3A0"
    )
        port map (
      I0 => \^mm2s_halt_cmplt\,
      I1 => p_72_out(0),
      I2 => mm2s_halt,
      I3 => datamover_idle,
      O => sig_halt_cmplt_reg_0
    );
\sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \out\,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => \^sig_stream_rst\
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444445"
    )
        port map (
      I0 => sig_halt_cmplt_reg_1,
      I1 => sig_next_calc_error_reg,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(1),
      I5 => \^mm2s_halt_cmplt\,
      O => sig_halt_cmplt_i_2_n_0
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_cmplt_i_2_n_0,
      Q => \^mm2s_halt_cmplt\,
      R => \^sig_stream_rst\
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_0,
      Q => sig_rst2all_stop_request,
      R => \^sig_stream_rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf is
  port (
    \out\ : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    sig_s_ready_out_reg_0 : out STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_skid_reg_reg_0 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf is
  signal \^m_axi_s2mm_wlast\ : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_last_reg_out_i_2_n_0 : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal \sig_last_skid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axi_s2mm_wlast <= \^m_axi_s2mm_wlast\;
  m_axi_s2mm_wvalid <= sig_m_valid_out;
  \out\ <= sig_s_ready_out;
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => sig_halt_reg,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\,
      O => sig_s_ready_out_reg_0
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axi_s2mm_wdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axi_s2mm_wdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axi_s2mm_wdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axi_s2mm_wdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axi_s2mm_wdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axi_s2mm_wdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axi_s2mm_wdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axi_s2mm_wdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axi_s2mm_wdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axi_s2mm_wdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axi_s2mm_wdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axi_s2mm_wdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axi_s2mm_wdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axi_s2mm_wdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axi_s2mm_wdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axi_s2mm_wdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axi_s2mm_wdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axi_s2mm_wdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axi_s2mm_wdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axi_s2mm_wdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axi_s2mm_wdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axi_s2mm_wdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axi_s2mm_wdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axi_s2mm_wdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axi_s2mm_wdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(32),
      Q => m_axi_s2mm_wdata(32),
      R => '0'
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(33),
      Q => m_axi_s2mm_wdata(33),
      R => '0'
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(34),
      Q => m_axi_s2mm_wdata(34),
      R => '0'
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(35),
      Q => m_axi_s2mm_wdata(35),
      R => '0'
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(36),
      Q => m_axi_s2mm_wdata(36),
      R => '0'
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(37),
      Q => m_axi_s2mm_wdata(37),
      R => '0'
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(38),
      Q => m_axi_s2mm_wdata(38),
      R => '0'
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(39),
      Q => m_axi_s2mm_wdata(39),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axi_s2mm_wdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(40),
      Q => m_axi_s2mm_wdata(40),
      R => '0'
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(41),
      Q => m_axi_s2mm_wdata(41),
      R => '0'
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(42),
      Q => m_axi_s2mm_wdata(42),
      R => '0'
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(43),
      Q => m_axi_s2mm_wdata(43),
      R => '0'
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(44),
      Q => m_axi_s2mm_wdata(44),
      R => '0'
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(45),
      Q => m_axi_s2mm_wdata(45),
      R => '0'
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(46),
      Q => m_axi_s2mm_wdata(46),
      R => '0'
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(47),
      Q => m_axi_s2mm_wdata(47),
      R => '0'
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(48),
      Q => m_axi_s2mm_wdata(48),
      R => '0'
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(49),
      Q => m_axi_s2mm_wdata(49),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axi_s2mm_wdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(50),
      Q => m_axi_s2mm_wdata(50),
      R => '0'
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(51),
      Q => m_axi_s2mm_wdata(51),
      R => '0'
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(52),
      Q => m_axi_s2mm_wdata(52),
      R => '0'
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(53),
      Q => m_axi_s2mm_wdata(53),
      R => '0'
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(54),
      Q => m_axi_s2mm_wdata(54),
      R => '0'
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(55),
      Q => m_axi_s2mm_wdata(55),
      R => '0'
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(56),
      Q => m_axi_s2mm_wdata(56),
      R => '0'
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(57),
      Q => m_axi_s2mm_wdata(57),
      R => '0'
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(58),
      Q => m_axi_s2mm_wdata(58),
      R => '0'
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(59),
      Q => m_axi_s2mm_wdata(59),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axi_s2mm_wdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(60),
      Q => m_axi_s2mm_wdata(60),
      R => '0'
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(61),
      Q => m_axi_s2mm_wdata(61),
      R => '0'
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(62),
      Q => m_axi_s2mm_wdata(62),
      R => '0'
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(63),
      Q => m_axi_s2mm_wdata(63),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axi_s2mm_wdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axi_s2mm_wdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axi_s2mm_wdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axi_s2mm_wdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(32),
      Q => sig_data_skid_reg(32),
      R => '0'
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(33),
      Q => sig_data_skid_reg(33),
      R => '0'
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(34),
      Q => sig_data_skid_reg(34),
      R => '0'
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(35),
      Q => sig_data_skid_reg(35),
      R => '0'
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(36),
      Q => sig_data_skid_reg(36),
      R => '0'
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(37),
      Q => sig_data_skid_reg(37),
      R => '0'
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(38),
      Q => sig_data_skid_reg(38),
      R => '0'
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(39),
      Q => sig_data_skid_reg(39),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(40),
      Q => sig_data_skid_reg(40),
      R => '0'
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(41),
      Q => sig_data_skid_reg(41),
      R => '0'
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(42),
      Q => sig_data_skid_reg(42),
      R => '0'
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(43),
      Q => sig_data_skid_reg(43),
      R => '0'
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(44),
      Q => sig_data_skid_reg(44),
      R => '0'
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(45),
      Q => sig_data_skid_reg(45),
      R => '0'
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(46),
      Q => sig_data_skid_reg(46),
      R => '0'
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(47),
      Q => sig_data_skid_reg(47),
      R => '0'
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(48),
      Q => sig_data_skid_reg(48),
      R => '0'
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(49),
      Q => sig_data_skid_reg(49),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(50),
      Q => sig_data_skid_reg(50),
      R => '0'
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(51),
      Q => sig_data_skid_reg(51),
      R => '0'
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(52),
      Q => sig_data_skid_reg(52),
      R => '0'
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(53),
      Q => sig_data_skid_reg(53),
      R => '0'
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(54),
      Q => sig_data_skid_reg(54),
      R => '0'
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(55),
      Q => sig_data_skid_reg(55),
      R => '0'
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(56),
      Q => sig_data_skid_reg(56),
      R => '0'
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(57),
      Q => sig_data_skid_reg(57),
      R => '0'
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(58),
      Q => sig_data_skid_reg(58),
      R => '0'
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(59),
      Q => sig_data_skid_reg(59),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(60),
      Q => sig_data_skid_reg(60),
      R => '0'
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(61),
      Q => sig_data_skid_reg(61),
      R => '0'
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(62),
      Q => sig_data_skid_reg(62),
      R => '0'
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(63),
      Q => sig_data_skid_reg(63),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F40FFFF4F400000"
    )
        port map (
      I0 => sig_last_skid_reg_reg_0,
      I1 => sig_dqual_reg_full,
      I2 => sig_s_ready_dup,
      I3 => sig_last_skid_reg,
      I4 => sig_data_reg_out_en,
      I5 => \^m_axi_s2mm_wlast\,
      O => sig_last_reg_out_i_2_n_0
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_last_reg_out_i_2_n_0,
      Q => \^m_axi_s2mm_wlast\,
      R => SR(0)
    );
\sig_last_skid_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E220000"
    )
        port map (
      I0 => sig_last_skid_reg,
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg_reg_0,
      I3 => sig_dqual_reg_full,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_last_skid_reg_i_1__0_n_0\
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_last_skid_reg_i_1__0_n_0\,
      Q => sig_last_skid_reg,
      R => '0'
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070FF0000"
    )
        port map (
      I0 => sig_s_ready_dup,
      I1 => m_axi_s2mm_wready,
      I2 => sig_m_valid_dup,
      I3 => sig_m_valid_out_reg_0,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_init_reg,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF0000EEEE0000"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_init_reg,
      I2 => sig_m_valid_out_reg_0,
      I3 => sig_m_valid_dup,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_s_ready_dup,
      O => sig_s_ready_dup_i_1_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 64 downto 0 );
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    sig_m_valid_out_reg_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : in STD_LOGIC_VECTOR ( 65 downto 0 );
    lsig_end_of_cmd_reg : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\ : in STD_LOGIC;
    lsig_eop_reg : in STD_LOGIC;
    sig_next_cmd_cmplt_reg : in STD_LOGIC;
    empty : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf is
  signal \^q\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal sig_ibtt2wdc_eop : STD_LOGIC;
  signal sig_ibtt2wdc_tlast : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__0_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__0_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  Q(64 downto 0) <= \^q\(64 downto 0);
  \out\ <= sig_m_valid_out;
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\,
      O => E(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => lsig_end_of_cmd_reg,
      I1 => sig_m_valid_out,
      I2 => \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\,
      I3 => \^q\(64),
      O => DI(0)
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDD2000"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\,
      I2 => sig_next_cmd_cmplt_reg,
      I3 => sig_ibtt2wdc_tlast,
      I4 => lsig_end_of_cmd_reg,
      O => sig_m_valid_out_reg_1
    );
\GEN_INDET_BTT.lsig_eop_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\,
      I2 => sig_ibtt2wdc_eop,
      I3 => lsig_eop_reg,
      O => sig_m_valid_out_reg_0
    );
\sig_data_reg_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[67]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_s_ready_dup,
      I1 => sig_data_skid_reg(67),
      O => sig_data_skid_mux_out(67)
    );
\sig_data_reg_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => \^q\(0),
      R => SR(0)
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => \^q\(10),
      R => SR(0)
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => \^q\(11),
      R => SR(0)
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => \^q\(12),
      R => SR(0)
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => \^q\(13),
      R => SR(0)
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => \^q\(14),
      R => SR(0)
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => \^q\(15),
      R => SR(0)
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => \^q\(16),
      R => SR(0)
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => \^q\(17),
      R => SR(0)
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => \^q\(18),
      R => SR(0)
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => \^q\(19),
      R => SR(0)
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => \^q\(1),
      R => SR(0)
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => \^q\(20),
      R => SR(0)
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => \^q\(21),
      R => SR(0)
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => \^q\(22),
      R => SR(0)
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => \^q\(23),
      R => SR(0)
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => \^q\(24),
      R => SR(0)
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => \^q\(25),
      R => SR(0)
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => \^q\(26),
      R => SR(0)
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => \^q\(27),
      R => SR(0)
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => \^q\(28),
      R => SR(0)
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => \^q\(29),
      R => SR(0)
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => \^q\(2),
      R => SR(0)
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => \^q\(30),
      R => SR(0)
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => \^q\(31),
      R => SR(0)
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(32),
      Q => \^q\(32),
      R => SR(0)
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(33),
      Q => \^q\(33),
      R => SR(0)
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(34),
      Q => \^q\(34),
      R => SR(0)
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(35),
      Q => \^q\(35),
      R => SR(0)
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(36),
      Q => \^q\(36),
      R => SR(0)
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(37),
      Q => \^q\(37),
      R => SR(0)
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(38),
      Q => \^q\(38),
      R => SR(0)
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(39),
      Q => \^q\(39),
      R => SR(0)
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => \^q\(3),
      R => SR(0)
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(40),
      Q => \^q\(40),
      R => SR(0)
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(41),
      Q => \^q\(41),
      R => SR(0)
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(42),
      Q => \^q\(42),
      R => SR(0)
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(43),
      Q => \^q\(43),
      R => SR(0)
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(44),
      Q => \^q\(44),
      R => SR(0)
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(45),
      Q => \^q\(45),
      R => SR(0)
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(46),
      Q => \^q\(46),
      R => SR(0)
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(47),
      Q => \^q\(47),
      R => SR(0)
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(48),
      Q => \^q\(48),
      R => SR(0)
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(49),
      Q => \^q\(49),
      R => SR(0)
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => \^q\(4),
      R => SR(0)
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(50),
      Q => \^q\(50),
      R => SR(0)
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(51),
      Q => \^q\(51),
      R => SR(0)
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(52),
      Q => \^q\(52),
      R => SR(0)
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(53),
      Q => \^q\(53),
      R => SR(0)
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(54),
      Q => \^q\(54),
      R => SR(0)
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(55),
      Q => \^q\(55),
      R => SR(0)
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(56),
      Q => \^q\(56),
      R => SR(0)
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(57),
      Q => \^q\(57),
      R => SR(0)
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(58),
      Q => \^q\(58),
      R => SR(0)
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(59),
      Q => \^q\(59),
      R => SR(0)
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => \^q\(5),
      R => SR(0)
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(60),
      Q => \^q\(60),
      R => SR(0)
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(61),
      Q => \^q\(61),
      R => SR(0)
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(62),
      Q => \^q\(62),
      R => SR(0)
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(63),
      Q => \^q\(63),
      R => SR(0)
    );
\sig_data_reg_out_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(67),
      Q => \^q\(64),
      R => SR(0)
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => \^q\(6),
      R => SR(0)
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => \^q\(7),
      R => SR(0)
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => \^q\(8),
      R => SR(0)
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => \^q\(9),
      R => SR(0)
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(0),
      Q => sig_data_skid_reg(0),
      R => SR(0)
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(10),
      Q => sig_data_skid_reg(10),
      R => SR(0)
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(11),
      Q => sig_data_skid_reg(11),
      R => SR(0)
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(12),
      Q => sig_data_skid_reg(12),
      R => SR(0)
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(13),
      Q => sig_data_skid_reg(13),
      R => SR(0)
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(14),
      Q => sig_data_skid_reg(14),
      R => SR(0)
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(15),
      Q => sig_data_skid_reg(15),
      R => SR(0)
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(16),
      Q => sig_data_skid_reg(16),
      R => SR(0)
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(17),
      Q => sig_data_skid_reg(17),
      R => SR(0)
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(18),
      Q => sig_data_skid_reg(18),
      R => SR(0)
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(19),
      Q => sig_data_skid_reg(19),
      R => SR(0)
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(1),
      Q => sig_data_skid_reg(1),
      R => SR(0)
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(20),
      Q => sig_data_skid_reg(20),
      R => SR(0)
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(21),
      Q => sig_data_skid_reg(21),
      R => SR(0)
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(22),
      Q => sig_data_skid_reg(22),
      R => SR(0)
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(23),
      Q => sig_data_skid_reg(23),
      R => SR(0)
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(24),
      Q => sig_data_skid_reg(24),
      R => SR(0)
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(25),
      Q => sig_data_skid_reg(25),
      R => SR(0)
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(26),
      Q => sig_data_skid_reg(26),
      R => SR(0)
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(27),
      Q => sig_data_skid_reg(27),
      R => SR(0)
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(28),
      Q => sig_data_skid_reg(28),
      R => SR(0)
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(29),
      Q => sig_data_skid_reg(29),
      R => SR(0)
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(2),
      Q => sig_data_skid_reg(2),
      R => SR(0)
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(30),
      Q => sig_data_skid_reg(30),
      R => SR(0)
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(31),
      Q => sig_data_skid_reg(31),
      R => SR(0)
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(32),
      Q => sig_data_skid_reg(32),
      R => SR(0)
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(33),
      Q => sig_data_skid_reg(33),
      R => SR(0)
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(34),
      Q => sig_data_skid_reg(34),
      R => SR(0)
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(35),
      Q => sig_data_skid_reg(35),
      R => SR(0)
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(36),
      Q => sig_data_skid_reg(36),
      R => SR(0)
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(37),
      Q => sig_data_skid_reg(37),
      R => SR(0)
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(38),
      Q => sig_data_skid_reg(38),
      R => SR(0)
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(39),
      Q => sig_data_skid_reg(39),
      R => SR(0)
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(3),
      Q => sig_data_skid_reg(3),
      R => SR(0)
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(40),
      Q => sig_data_skid_reg(40),
      R => SR(0)
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(41),
      Q => sig_data_skid_reg(41),
      R => SR(0)
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(42),
      Q => sig_data_skid_reg(42),
      R => SR(0)
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(43),
      Q => sig_data_skid_reg(43),
      R => SR(0)
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(44),
      Q => sig_data_skid_reg(44),
      R => SR(0)
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(45),
      Q => sig_data_skid_reg(45),
      R => SR(0)
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(46),
      Q => sig_data_skid_reg(46),
      R => SR(0)
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(47),
      Q => sig_data_skid_reg(47),
      R => SR(0)
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(48),
      Q => sig_data_skid_reg(48),
      R => SR(0)
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(49),
      Q => sig_data_skid_reg(49),
      R => SR(0)
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(4),
      Q => sig_data_skid_reg(4),
      R => SR(0)
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(50),
      Q => sig_data_skid_reg(50),
      R => SR(0)
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(51),
      Q => sig_data_skid_reg(51),
      R => SR(0)
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(52),
      Q => sig_data_skid_reg(52),
      R => SR(0)
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(53),
      Q => sig_data_skid_reg(53),
      R => SR(0)
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(54),
      Q => sig_data_skid_reg(54),
      R => SR(0)
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(55),
      Q => sig_data_skid_reg(55),
      R => SR(0)
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(56),
      Q => sig_data_skid_reg(56),
      R => SR(0)
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(57),
      Q => sig_data_skid_reg(57),
      R => SR(0)
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(58),
      Q => sig_data_skid_reg(58),
      R => SR(0)
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(59),
      Q => sig_data_skid_reg(59),
      R => SR(0)
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(5),
      Q => sig_data_skid_reg(5),
      R => SR(0)
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(60),
      Q => sig_data_skid_reg(60),
      R => SR(0)
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(61),
      Q => sig_data_skid_reg(61),
      R => SR(0)
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(62),
      Q => sig_data_skid_reg(62),
      R => SR(0)
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(63),
      Q => sig_data_skid_reg(63),
      R => SR(0)
    );
\sig_data_skid_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => '1',
      Q => sig_data_skid_reg(67),
      R => SR(0)
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(6),
      Q => sig_data_skid_reg(6),
      R => SR(0)
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(7),
      Q => sig_data_skid_reg(7),
      R => SR(0)
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(8),
      Q => sig_data_skid_reg(8),
      R => SR(0)
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(9),
      Q => sig_data_skid_reg(9),
      R => SR(0)
    );
\sig_last_reg_out_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(64),
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => sig_ibtt2wdc_tlast,
      R => SR(0)
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(64),
      Q => sig_last_skid_reg,
      R => SR(0)
    );
\sig_m_valid_dup_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0FF0000"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => empty,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_init_reg,
      O => \sig_m_valid_dup_i_1__0_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
\sig_s_ready_dup_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEFFFF00000000"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => empty,
      I4 => \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_s_ready_dup_i_1__0_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_strb_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(65),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(8),
      O => sig_strb_skid_mux_out(8)
    );
\sig_strb_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(8),
      Q => sig_ibtt2wdc_eop,
      R => SR(0)
    );
\sig_strb_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(65),
      Q => sig_strb_skid_reg(8),
      R => SR(0)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice is
  port (
    slice_insert_valid : out STD_LOGIC;
    ld_btt_cntr_reg3_reg : out STD_LOGIC;
    sig_valid_fifo_ld12_out : out STD_LOGIC;
    ld_btt_cntr_reg2_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_btt_cntr_dup_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 0 to 4 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    ld_btt_cntr_reg2 : in STD_LOGIC;
    sig_btt_cntr0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ld_btt_cntr_reg1 : in STD_LOGIC;
    m_valid_i_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_btt_lteq_max_first_incr0_carry : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_btt_lteq_max_first_incr0_carry_0 : in STD_LOGIC;
    sig_btt_lteq_max_first_incr0_carry_1 : in STD_LOGIC;
    sig_start_offset_un : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_fifo_mssai : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_curr_eof_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice is
  signal \areset_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal m_valid_i_i_1_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal sig_tstrb_fifo_rdy : STD_LOGIC;
  signal sig_tstrb_fifo_valid : STD_LOGIC;
  signal \^sig_valid_fifo_ld12_out\ : STD_LOGIC;
  signal \^slice_insert_valid\ : STD_LOGIC;
  signal \storage_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \storage_data[2]_i_3_n_0\ : STD_LOGIC;
  signal \storage_data[2]_i_4_n_0\ : STD_LOGIC;
  signal \storage_data[2]_i_5_n_0\ : STD_LOGIC;
  signal \storage_data[2]_i_6_n_0\ : STD_LOGIC;
  signal \storage_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data[4]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \storage_data[1]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \storage_data[4]_i_1\ : label is "soft_lutpair284";
begin
  \in\(0 to 4) <= \^in\(0 to 4);
  sig_valid_fifo_ld12_out <= \^sig_valid_fifo_ld12_out\;
  slice_insert_valid <= \^slice_insert_valid\;
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SR(0),
      Q => \areset_d_reg_n_0_[0]\,
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \areset_d_reg_n_0_[0]\,
      Q => p_1_in,
      R => '0'
    );
ld_btt_cntr_reg2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200E200E2"
    )
        port map (
      I0 => ld_btt_cntr_reg2,
      I1 => sig_tstrb_fifo_rdy,
      I2 => ld_btt_cntr_reg1,
      I3 => sig_btt_cntr0,
      I4 => CO(0),
      I5 => \^sig_valid_fifo_ld12_out\,
      O => ld_btt_cntr_reg2_reg
    );
ld_btt_cntr_reg2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01110101"
    )
        port map (
      I0 => p_1_in,
      I1 => \areset_d_reg_n_0_[0]\,
      I2 => \^slice_insert_valid\,
      I3 => m_valid_i_reg_0,
      I4 => sig_inhibit_rdy_n,
      O => sig_tstrb_fifo_rdy
    );
ld_btt_cntr_reg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000EA00EA00EA"
    )
        port map (
      I0 => ld_btt_cntr_reg3,
      I1 => sig_tstrb_fifo_rdy,
      I2 => ld_btt_cntr_reg2,
      I3 => sig_btt_cntr0,
      I4 => CO(0),
      I5 => \^sig_valid_fifo_ld12_out\,
      O => ld_btt_cntr_reg3_reg
    );
m_valid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF8A"
    )
        port map (
      I0 => \^slice_insert_valid\,
      I1 => m_valid_i_reg_0,
      I2 => sig_inhibit_rdy_n,
      I3 => sig_tstrb_fifo_valid,
      I4 => p_1_in,
      O => m_valid_i_i_1_n_0
    );
m_valid_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => sig_btt_eq_0,
      I1 => ld_btt_cntr_reg3,
      I2 => ld_btt_cntr_reg2,
      O => sig_tstrb_fifo_valid
    );
m_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => m_valid_i_i_1_n_0,
      Q => \^slice_insert_valid\,
      R => '0'
    );
\sig_btt_cntr[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => sig_btt_eq_0,
      I1 => \^sig_valid_fifo_ld12_out\,
      I2 => sig_cmd_full,
      I3 => sig_sm_ld_dre_cmd,
      O => E(0)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(15),
      I1 => \out\(14),
      O => \sig_btt_cntr_dup_reg[15]\(3)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(13),
      I1 => \out\(12),
      O => \sig_btt_cntr_dup_reg[15]\(2)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(11),
      I1 => \out\(10),
      O => \sig_btt_cntr_dup_reg[15]\(1)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(8),
      O => \sig_btt_cntr_dup_reg[15]\(0)
    );
sig_btt_lteq_max_first_incr0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(2),
      I2 => sig_btt_lteq_max_first_incr0_carry,
      O => DI(1)
    );
sig_btt_lteq_max_first_incr0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sig_btt_lteq_max_first_incr0_carry_0,
      I1 => \out\(1),
      I2 => sig_btt_lteq_max_first_incr0_carry_1,
      I3 => \out\(0),
      O => DI(0)
    );
sig_btt_lteq_max_first_incr0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(7),
      I1 => \out\(6),
      O => S(3)
    );
sig_btt_lteq_max_first_incr0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(4),
      O => S(2)
    );
sig_btt_lteq_max_first_incr0_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => sig_btt_lteq_max_first_incr0_carry,
      I1 => \out\(2),
      I2 => \out\(3),
      O => S(1)
    );
sig_btt_lteq_max_first_incr0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sig_btt_lteq_max_first_incr0_carry_0,
      I1 => \out\(1),
      I2 => sig_btt_lteq_max_first_incr0_carry_1,
      I3 => \out\(0),
      O => S(0)
    );
\sig_max_first_increment[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002020200020002"
    )
        port map (
      I0 => sig_tstrb_fifo_valid,
      I1 => \areset_d_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => \^slice_insert_valid\,
      I4 => m_valid_i_reg_0,
      I5 => sig_inhibit_rdy_n,
      O => \^sig_valid_fifo_ld12_out\
    );
\storage_data[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFAA"
    )
        port map (
      I0 => \^in\(4),
      I1 => sig_fifo_mssai(0),
      I2 => CO(0),
      I3 => \^sig_valid_fifo_ld12_out\,
      O => \storage_data[0]_i_1_n_0\
    );
\storage_data[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFAA"
    )
        port map (
      I0 => \^in\(3),
      I1 => sig_fifo_mssai(1),
      I2 => CO(0),
      I3 => \^sig_valid_fifo_ld12_out\,
      O => \storage_data[1]_i_1_n_0\
    );
\storage_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \storage_data[2]_i_2_n_0\,
      I1 => \storage_data[2]_i_3_n_0\,
      I2 => \storage_data[2]_i_4_n_0\,
      I3 => \^sig_valid_fifo_ld12_out\,
      I4 => \^in\(2),
      O => \storage_data[2]_i_1_n_0\
    );
\storage_data[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => sig_start_offset_un(0),
      I1 => Q(0),
      I2 => sig_start_offset_un(1),
      I3 => Q(1),
      O => \storage_data[2]_i_2_n_0\
    );
\storage_data[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \storage_data[2]_i_5_n_0\,
      O => \storage_data[2]_i_3_n_0\
    );
\storage_data[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01110000"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      I2 => sig_start_offset_un(1),
      I3 => sig_start_offset_un(0),
      I4 => \storage_data[2]_i_6_n_0\,
      O => \storage_data[2]_i_4_n_0\
    );
\storage_data[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(7),
      I3 => Q(6),
      O => \storage_data[2]_i_5_n_0\
    );
\storage_data[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(13),
      I1 => Q(12),
      I2 => Q(11),
      I3 => Q(10),
      O => \storage_data[2]_i_6_n_0\
    );
\storage_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => CO(0),
      I1 => sig_curr_eof_reg,
      I2 => \^sig_valid_fifo_ld12_out\,
      I3 => \^in\(1),
      O => \storage_data[3]_i_1_n_0\
    );
\storage_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CO(0),
      I1 => \^sig_valid_fifo_ld12_out\,
      I2 => \^in\(0),
      O => \storage_data[4]_i_1_n_0\
    );
\storage_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \storage_data[0]_i_1_n_0\,
      Q => \^in\(4),
      R => '0'
    );
\storage_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \storage_data[1]_i_1_n_0\,
      Q => \^in\(3),
      R => '0'
    );
\storage_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \storage_data[2]_i_1_n_0\,
      Q => \^in\(2),
      R => '0'
    );
\storage_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \storage_data[3]_i_1_n_0\,
      Q => \^in\(1),
      R => '0'
    );
\storage_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \storage_data[4]_i_1_n_0\,
      Q => \^in\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if is
  port (
    sts_tready_reg_0 : out STD_LOGIC;
    interr_i_reg_0 : out STD_LOGIC;
    s_axis_cmd_tvalid_reg_0 : out STD_LOGIC;
    err_i_reg_0 : out STD_LOGIC;
    err_i_reg_1 : out STD_LOGIC;
    stop_i : out STD_LOGIC;
    s_axis_cmd_tvalid_reg_1 : out STD_LOGIC;
    sts_tready_reg_1 : out STD_LOGIC;
    slverr_i_reg_0 : out STD_LOGIC;
    decerr_i_reg_0 : out STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]_0\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    mm2s_prmry_resetn : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    decerr_i_reg_1 : in STD_LOGIC;
    slverr_i_reg_1 : in STD_LOGIC;
    interr_i_reg_1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg_2 : in STD_LOGIC;
    p_78_out : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    frame_sync_reg : in STD_LOGIC;
    axis_data_available : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 48 downto 0 );
    zero_vsize_err : in STD_LOGIC;
    zero_hsize_err : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if is
  signal err_i_i_1_n_0 : STD_LOGIC;
  signal \^err_i_reg_1\ : STD_LOGIC;
  signal \^interr_i_reg_0\ : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal \^s_axis_cmd_tvalid_reg_0\ : STD_LOGIC;
  signal \^sts_tready_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[1]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of stop_i_1 : label is "soft_lutpair15";
begin
  err_i_reg_1 <= \^err_i_reg_1\;
  interr_i_reg_0 <= \^interr_i_reg_0\;
  s_axis_cmd_tvalid_reg_0 <= \^s_axis_cmd_tvalid_reg_0\;
  sts_tready_reg_0 <= \^sts_tready_reg_0\;
\FSM_sequential_dmacntrl_cs[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^err_i_reg_1\,
      I1 => p_78_out,
      I2 => mm2s_halt,
      I3 => frame_sync_reg,
      O => err_i_reg_0
    );
\FSM_sequential_dmacntrl_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg_0\,
      I1 => axis_data_available,
      I2 => frame_sync_reg,
      I3 => mm2s_halt,
      I4 => p_78_out,
      I5 => \^err_i_reg_1\,
      O => s_axis_cmd_tvalid_reg_1
    );
\INFERRED_GEN.cnt_i[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sts_tready_reg_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      O => sts_tready_reg_1
    );
\I_DMA_REGISTER/dma_decerr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_55_out,
      I1 => dma_decerr_reg,
      O => decerr_i_reg_0
    );
\I_DMA_REGISTER/dma_slverr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_54_out,
      I1 => dma_slverr_reg,
      O => slverr_i_reg_0
    );
decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => decerr_i_reg_1,
      Q => p_55_out,
      R => p_0_in
    );
err_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_55_out,
      I1 => zero_vsize_err,
      I2 => zero_hsize_err,
      I3 => \^interr_i_reg_0\,
      I4 => p_54_out,
      I5 => \^err_i_reg_1\,
      O => err_i_i_1_n_0
    );
err_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err_i_i_1_n_0,
      Q => \^err_i_reg_1\,
      R => p_0_in
    );
interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => interr_i_reg_1,
      Q => \^interr_i_reg_0\,
      R => p_0_in
    );
\s_axis_cmd_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(0),
      Q => \s_axis_cmd_tdata_reg[63]_0\(0),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(10),
      Q => \s_axis_cmd_tdata_reg[63]_0\(10),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(11),
      Q => \s_axis_cmd_tdata_reg[63]_0\(11),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(12),
      Q => \s_axis_cmd_tdata_reg[63]_0\(12),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(13),
      Q => \s_axis_cmd_tdata_reg[63]_0\(13),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(14),
      Q => \s_axis_cmd_tdata_reg[63]_0\(14),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(15),
      Q => \s_axis_cmd_tdata_reg[63]_0\(15),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(1),
      Q => \s_axis_cmd_tdata_reg[63]_0\(1),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(16),
      Q => \s_axis_cmd_tdata_reg[63]_0\(16),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(2),
      Q => \s_axis_cmd_tdata_reg[63]_0\(2),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(17),
      Q => \s_axis_cmd_tdata_reg[63]_0\(17),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(18),
      Q => \s_axis_cmd_tdata_reg[63]_0\(18),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(19),
      Q => \s_axis_cmd_tdata_reg[63]_0\(19),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(20),
      Q => \s_axis_cmd_tdata_reg[63]_0\(20),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(21),
      Q => \s_axis_cmd_tdata_reg[63]_0\(21),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(22),
      Q => \s_axis_cmd_tdata_reg[63]_0\(22),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(23),
      Q => \s_axis_cmd_tdata_reg[63]_0\(23),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(24),
      Q => \s_axis_cmd_tdata_reg[63]_0\(24),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(3),
      Q => \s_axis_cmd_tdata_reg[63]_0\(3),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(25),
      Q => \s_axis_cmd_tdata_reg[63]_0\(25),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(26),
      Q => \s_axis_cmd_tdata_reg[63]_0\(26),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(27),
      Q => \s_axis_cmd_tdata_reg[63]_0\(27),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(28),
      Q => \s_axis_cmd_tdata_reg[63]_0\(28),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(29),
      Q => \s_axis_cmd_tdata_reg[63]_0\(29),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(30),
      Q => \s_axis_cmd_tdata_reg[63]_0\(30),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(31),
      Q => \s_axis_cmd_tdata_reg[63]_0\(31),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(32),
      Q => \s_axis_cmd_tdata_reg[63]_0\(32),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(33),
      Q => \s_axis_cmd_tdata_reg[63]_0\(33),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(34),
      Q => \s_axis_cmd_tdata_reg[63]_0\(34),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(4),
      Q => \s_axis_cmd_tdata_reg[63]_0\(4),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(35),
      Q => \s_axis_cmd_tdata_reg[63]_0\(35),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(36),
      Q => \s_axis_cmd_tdata_reg[63]_0\(36),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(37),
      Q => \s_axis_cmd_tdata_reg[63]_0\(37),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(38),
      Q => \s_axis_cmd_tdata_reg[63]_0\(38),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(39),
      Q => \s_axis_cmd_tdata_reg[63]_0\(39),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(40),
      Q => \s_axis_cmd_tdata_reg[63]_0\(40),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(41),
      Q => \s_axis_cmd_tdata_reg[63]_0\(41),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(42),
      Q => \s_axis_cmd_tdata_reg[63]_0\(42),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(43),
      Q => \s_axis_cmd_tdata_reg[63]_0\(43),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(44),
      Q => \s_axis_cmd_tdata_reg[63]_0\(44),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(5),
      Q => \s_axis_cmd_tdata_reg[63]_0\(5),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(45),
      Q => \s_axis_cmd_tdata_reg[63]_0\(45),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(46),
      Q => \s_axis_cmd_tdata_reg[63]_0\(46),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(47),
      Q => \s_axis_cmd_tdata_reg[63]_0\(47),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(48),
      Q => \s_axis_cmd_tdata_reg[63]_0\(48),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(6),
      Q => \s_axis_cmd_tdata_reg[63]_0\(6),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(7),
      Q => \s_axis_cmd_tdata_reg[63]_0\(7),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(8),
      Q => \s_axis_cmd_tdata_reg[63]_0\(8),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(9),
      Q => \s_axis_cmd_tdata_reg[63]_0\(9),
      R => SR(0)
    );
s_axis_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => s_axis_cmd_tvalid_reg_2,
      Q => \^s_axis_cmd_tvalid_reg_0\,
      R => SR(0)
    );
slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => slverr_i_reg_1,
      Q => p_54_out,
      R => p_0_in
    );
stop_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^err_i_reg_1\,
      I1 => p_78_out,
      O => stop_i
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_prmry_resetn,
      Q => \^sts_tready_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if__parameterized0\ is
  port (
    sts_tready_reg_0 : out STD_LOGIC;
    interr_i_reg_0 : out STD_LOGIC;
    lsize_mismatch_err : out STD_LOGIC;
    lsize_more_mismatch_err : out STD_LOGIC;
    s_axis_cmd_tvalid_reg_0 : out STD_LOGIC;
    sts_tready_reg_1 : out STD_LOGIC;
    slverr_i_reg_0 : out STD_LOGIC;
    decerr_i_reg_0 : out STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]_0\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    err_i_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    regdir_idle_i1 : in STD_LOGIC;
    decerr_i_reg_1 : in STD_LOGIC;
    slverr_i_reg_1 : in STD_LOGIC;
    interr_i_reg_1 : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg_1 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 48 downto 0 );
    zero_vsize_err : in STD_LOGIC;
    zero_hsize_err : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if__parameterized0\ : entity is "axi_vdma_cmdsts_if";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if__parameterized0\ is
  signal \err_i_i_1__0_n_0\ : STD_LOGIC;
  signal \^err_i_reg_0\ : STD_LOGIC;
  signal \^interr_i_reg_0\ : STD_LOGIC;
  signal s2mm_dma_decerr_set : STD_LOGIC;
  signal s2mm_dma_slverr_set : STD_LOGIC;
  signal \^sts_tready_reg_0\ : STD_LOGIC;
begin
  err_i_reg_0 <= \^err_i_reg_0\;
  interr_i_reg_0 <= \^interr_i_reg_0\;
  sts_tready_reg_0 <= \^sts_tready_reg_0\;
\GEN_STS_GRTR_THAN_8.ovrflo_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_9_out,
      Q => lsize_more_mismatch_err,
      R => regdir_idle_i1
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_12_out,
      Q => lsize_mismatch_err,
      R => regdir_idle_i1
    );
\INFERRED_GEN.cnt_i[1]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sts_tready_reg_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      O => sts_tready_reg_1
    );
\I_DMA_REGISTER/dma_decerr_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s2mm_dma_decerr_set,
      I1 => dma_decerr_reg,
      O => decerr_i_reg_0
    );
\I_DMA_REGISTER/dma_slverr_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s2mm_dma_slverr_set,
      I1 => dma_slverr_reg,
      O => slverr_i_reg_0
    );
decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => decerr_i_reg_1,
      Q => s2mm_dma_decerr_set,
      R => regdir_idle_i1
    );
\err_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s2mm_dma_decerr_set,
      I1 => s2mm_dma_slverr_set,
      I2 => \^interr_i_reg_0\,
      I3 => zero_vsize_err,
      I4 => zero_hsize_err,
      I5 => \^err_i_reg_0\,
      O => \err_i_i_1__0_n_0\
    );
err_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \err_i_i_1__0_n_0\,
      Q => \^err_i_reg_0\,
      R => regdir_idle_i1
    );
interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => interr_i_reg_1,
      Q => \^interr_i_reg_0\,
      R => regdir_idle_i1
    );
\s_axis_cmd_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(0),
      Q => \s_axis_cmd_tdata_reg[63]_0\(0),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(10),
      Q => \s_axis_cmd_tdata_reg[63]_0\(10),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(11),
      Q => \s_axis_cmd_tdata_reg[63]_0\(11),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(12),
      Q => \s_axis_cmd_tdata_reg[63]_0\(12),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(13),
      Q => \s_axis_cmd_tdata_reg[63]_0\(13),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(14),
      Q => \s_axis_cmd_tdata_reg[63]_0\(14),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(15),
      Q => \s_axis_cmd_tdata_reg[63]_0\(15),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(1),
      Q => \s_axis_cmd_tdata_reg[63]_0\(1),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(16),
      Q => \s_axis_cmd_tdata_reg[63]_0\(16),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(2),
      Q => \s_axis_cmd_tdata_reg[63]_0\(2),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(17),
      Q => \s_axis_cmd_tdata_reg[63]_0\(17),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(18),
      Q => \s_axis_cmd_tdata_reg[63]_0\(18),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(19),
      Q => \s_axis_cmd_tdata_reg[63]_0\(19),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(20),
      Q => \s_axis_cmd_tdata_reg[63]_0\(20),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(21),
      Q => \s_axis_cmd_tdata_reg[63]_0\(21),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(22),
      Q => \s_axis_cmd_tdata_reg[63]_0\(22),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(23),
      Q => \s_axis_cmd_tdata_reg[63]_0\(23),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(24),
      Q => \s_axis_cmd_tdata_reg[63]_0\(24),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(3),
      Q => \s_axis_cmd_tdata_reg[63]_0\(3),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(25),
      Q => \s_axis_cmd_tdata_reg[63]_0\(25),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(26),
      Q => \s_axis_cmd_tdata_reg[63]_0\(26),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(27),
      Q => \s_axis_cmd_tdata_reg[63]_0\(27),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(28),
      Q => \s_axis_cmd_tdata_reg[63]_0\(28),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(29),
      Q => \s_axis_cmd_tdata_reg[63]_0\(29),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(30),
      Q => \s_axis_cmd_tdata_reg[63]_0\(30),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(31),
      Q => \s_axis_cmd_tdata_reg[63]_0\(31),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(32),
      Q => \s_axis_cmd_tdata_reg[63]_0\(32),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(33),
      Q => \s_axis_cmd_tdata_reg[63]_0\(33),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(34),
      Q => \s_axis_cmd_tdata_reg[63]_0\(34),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(4),
      Q => \s_axis_cmd_tdata_reg[63]_0\(4),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(35),
      Q => \s_axis_cmd_tdata_reg[63]_0\(35),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(36),
      Q => \s_axis_cmd_tdata_reg[63]_0\(36),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(37),
      Q => \s_axis_cmd_tdata_reg[63]_0\(37),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(38),
      Q => \s_axis_cmd_tdata_reg[63]_0\(38),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(39),
      Q => \s_axis_cmd_tdata_reg[63]_0\(39),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(40),
      Q => \s_axis_cmd_tdata_reg[63]_0\(40),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(41),
      Q => \s_axis_cmd_tdata_reg[63]_0\(41),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(42),
      Q => \s_axis_cmd_tdata_reg[63]_0\(42),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(43),
      Q => \s_axis_cmd_tdata_reg[63]_0\(43),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(44),
      Q => \s_axis_cmd_tdata_reg[63]_0\(44),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(5),
      Q => \s_axis_cmd_tdata_reg[63]_0\(5),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(45),
      Q => \s_axis_cmd_tdata_reg[63]_0\(45),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(46),
      Q => \s_axis_cmd_tdata_reg[63]_0\(46),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(47),
      Q => \s_axis_cmd_tdata_reg[63]_0\(47),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(48),
      Q => \s_axis_cmd_tdata_reg[63]_0\(48),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(6),
      Q => \s_axis_cmd_tdata_reg[63]_0\(6),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(7),
      Q => \s_axis_cmd_tdata_reg[63]_0\(7),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(8),
      Q => \s_axis_cmd_tdata_reg[63]_0\(8),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(9),
      Q => \s_axis_cmd_tdata_reg[63]_0\(9),
      R => SR(0)
    );
s_axis_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => s_axis_cmd_tvalid_reg_1,
      Q => s_axis_cmd_tvalid_reg_0,
      R => SR(0)
    );
slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => slverr_i_reg_1,
      Q => s2mm_dma_slverr_set,
      R => regdir_idle_i1
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \out\,
      Q => \^sts_tready_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen is
  port (
    p_24_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    mask_fsync_out_i : out STD_LOGIC;
    all_lines_xfred : out STD_LOGIC;
    p_46_out : out STD_LOGIC;
    p_25_out : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : in STD_LOGIC;
    p_37_out : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0\ : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\ : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen is
  signal \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0\ : STD_LOGIC;
  signal all_idle_d1 : STD_LOGIC;
  signal all_idle_d2 : STD_LOGIC;
  signal \^mask_fsync_out_i\ : STD_LOGIC;
  signal \^p_23_out\ : STD_LOGIC;
  signal \^p_24_out\ : STD_LOGIC;
  signal \p_8_out__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_i_1\ : label is "soft_lutpair57";
begin
  mask_fsync_out_i <= \^mask_fsync_out_i\;
  p_23_out <= \^p_23_out\;
  p_24_out <= \^p_24_out\;
\GEN_FREE_RUN_MODE.all_idle_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_37_out,
      Q => all_idle_d1,
      R => p_0_in
    );
\GEN_FREE_RUN_MODE.all_idle_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => all_idle_d1,
      Q => all_idle_d2,
      R => p_0_in
    );
\GEN_FREE_RUN_MODE.frame_sync_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \p_8_out__0\,
      Q => \^p_24_out\,
      R => p_0_in
    );
\GEN_FREE_RUN_MODE.frame_sync_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_2_out,
      Q => \^p_23_out\,
      R => p_0_in
    );
\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^p_24_out\,
      I1 => p_47_out,
      I2 => Q(6),
      I3 => \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0\,
      I4 => Q(7),
      I5 => p_72_out(1),
      O => p_4_out
    );
\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0\
    );
\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0\,
      Q => \^mask_fsync_out_i\,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mask_fsync_out_i\,
      I1 => p_47_out,
      O => p_25_out
    );
\GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_23_out\,
      I1 => \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\,
      O => all_lines_xfred
    );
\SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_24_out\,
      I1 => p_47_out,
      O => p_46_out
    );
p_8_out: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => all_idle_d2,
      I1 => all_idle_d1,
      I2 => p_72_out(0),
      O => \p_8_out__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen__parameterized0\ is
  port (
    frame_sync_aligned : out STD_LOGIC;
    s2mm_dmac2cdc_fsync_out : out STD_LOGIC;
    mask_fsync_out_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg_0\ : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0\ : in STD_LOGIC;
    s2mm_valid_video_prmtrs : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]\ : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_0\ : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_1\ : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_2\ : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg\ : in STD_LOGIC;
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_fsync_d2 : in STD_LOGIC;
    s_fsync_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen__parameterized0\ : entity is "axi_vdma_fsync_gen";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen__parameterized0\ is
  signal \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0\ : STD_LOGIC;
  signal \^frame_sync_aligned\ : STD_LOGIC;
  signal \^mask_fsync_out_i\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^s2mm_dmac2cdc_fsync_out\ : STD_LOGIC;
begin
  frame_sync_aligned <= \^frame_sync_aligned\;
  mask_fsync_out_i <= \^mask_fsync_out_i\;
  s2mm_dmac2cdc_fsync_out <= \^s2mm_dmac2cdc_fsync_out\;
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg_0\(0),
      Q => \^frame_sync_aligned\,
      R => SS(0)
    );
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^frame_sync_aligned\,
      I1 => \^mask_fsync_out_i\,
      I2 => s2mm_valid_video_prmtrs,
      O => p_2_out
    );
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_2_out,
      Q => \^s2mm_dmac2cdc_fsync_out\,
      R => SS(0)
    );
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1\(7),
      I1 => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0\,
      I2 => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1\(6),
      I3 => s2mm_valid_video_prmtrs,
      I4 => s_fsync_d2,
      I5 => s_fsync_d1,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\
    );
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1\(4),
      I1 => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1\(2),
      I2 => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1\(0),
      I3 => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1\(1),
      I4 => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1\(3),
      I5 => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1\(5),
      O => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0\
    );
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0\,
      Q => \^mask_fsync_out_i\,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s2mm_dmac2cdc_fsync_out\,
      I1 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg\,
      O => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => \^s2mm_dmac2cdc_fsync_out\,
      I1 => Q(0),
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]\,
      I3 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_0\,
      I4 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_1\,
      I5 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_2\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mux is
  port (
    data2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : in STD_LOGIC;
    s2mm_frame_ptr_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mux is
  signal \frame_ptr_out_reg_n_0_[2]\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENLOCK_FOR_SLAVE.s_binary_frame_ptr[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \GENLOCK_FOR_SLAVE.s_binary_frame_ptr[1]_i_1\ : label is "soft_lutpair50";
begin
\GENLOCK_FOR_SLAVE.s_binary_frame_ptr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_2_out(0),
      I1 => p_2_out(1),
      O => D(0)
    );
\GENLOCK_FOR_SLAVE.s_binary_frame_ptr[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_out(1),
      O => D(1)
    );
\GENLOCK_FOR_SLAVE.s_mstr_reverse_order_d1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \frame_ptr_out_reg_n_0_[2]\,
      O => data2
    );
\frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s2mm_frame_ptr_out(0),
      Q => p_2_out(0),
      R => p_0_in
    );
\frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s2mm_frame_ptr_out(1),
      Q => p_2_out(1),
      R => p_0_in
    );
\frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s2mm_frame_ptr_out(2),
      Q => \frame_ptr_out_reg_n_0_[2]\,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \GENLOCK_FOR_MASTER.frame_ptr_out[1]_i_1\ : label is "soft_lutpair114";
begin
\GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => D(0)
    );
\GENLOCK_FOR_MASTER.frame_ptr_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder_60 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder_60 : entity is "axi_vdma_greycoder";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder_60 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENLOCK_FOR_SLAVE.frame_ptr_out[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \GENLOCK_FOR_SLAVE.frame_ptr_out[1]_i_1\ : label is "soft_lutpair51";
begin
\GENLOCK_FOR_SLAVE.frame_ptr_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => D(0)
    );
\GENLOCK_FOR_SLAVE.frame_ptr_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt is
  port (
    ch1_dly_irq_set : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_dly_irq_set : out STD_LOGIC;
    ch1_delay_cnt_en : out STD_LOGIC;
    mm2s_ioc_irq_set : out STD_LOGIC;
    ch2_delay_cnt_en : out STD_LOGIC;
    ch2_irqthresh_decr_mask_sig : out STD_LOGIC;
    s2mm_ioc_irq_set : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    prmry_resetn_i_reg : out STD_LOGIC;
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[4]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1\ : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_13_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    ch1_delay_zero : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0\ : in STD_LOGIC;
    s2mm_tstvect_fsync : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg\ : in STD_LOGIC;
    mask_fsync_out_i_0 : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal L : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ch1_delay_cnt_en\ : STD_LOGIC;
  signal ch1_dly_fast_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ch1_dly_fast_incr : STD_LOGIC;
  signal ch2_dly_fast_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ch2_dly_fast_incr : STD_LOGIC;
  signal \^ch2_irqthresh_decr_mask_sig\ : STD_LOGIC;
  signal \^mm2s_ioc_irq_set\ : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s2mm_ioc_irq_set\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2\ : label is "soft_lutpair133";
begin
  E(0) <= \^e\(0);
  \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\(7 downto 0) <= \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7 downto 0);
  \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(7 downto 0) <= \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(7 downto 0);
  \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0\(7 downto 0) <= \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  ch1_delay_cnt_en <= \^ch1_delay_cnt_en\;
  ch2_irqthresh_decr_mask_sig <= \^ch2_irqthresh_decr_mask_sig\;
  mm2s_ioc_irq_set <= \^mm2s_ioc_irq_set\;
  s2mm_ioc_irq_set <= \^s2mm_ioc_irq_set\;
\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
        port map (
      I0 => p_4_out,
      I1 => \out\,
      I2 => mask_fsync_out_i,
      I3 => \^mm2s_ioc_irq_set\,
      O => prmry_resetn_i_reg
    );
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080F080"
    )
        port map (
      I0 => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg\,
      I1 => s2mm_dmacr(0),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0\,
      I3 => mask_fsync_out_i_0,
      I4 => \^s2mm_ioc_irq_set\,
      O => \M_GEN_DMACR_REGISTER.dmacr_i_reg[4]\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => L(1),
      I1 => L(0),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\,
      O => ch1_dly_fast_cnt(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"98"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\,
      O => ch1_dly_fast_cnt(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => L(5),
      I1 => L(3),
      I2 => L(2),
      I3 => L(4),
      I4 => L(6),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => L(2),
      I1 => L(0),
      I2 => L(1),
      O => ch1_dly_fast_cnt(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(2),
      I3 => L(3),
      O => ch1_dly_fast_cnt(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      O => ch1_dly_fast_cnt(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(4),
      I3 => L(2),
      I4 => L(3),
      I5 => L(5),
      O => ch1_dly_fast_cnt(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0\,
      I1 => L(5),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      I5 => L(6),
      O => ch1_dly_fast_cnt(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(0),
      Q => L(0),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(1),
      Q => L(1),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(2),
      Q => L(2),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(3),
      Q => L(3),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(4),
      Q => L(4),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(5),
      Q => L(5),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(6),
      Q => L(6),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => L(6),
      I1 => L(4),
      I2 => L(2),
      I3 => L(3),
      I4 => L(5),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0\,
      O => ch1_dly_fast_incr
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_incr,
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\,
      Q => \^ch1_delay_cnt_en\,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => plusOp(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\,
      I1 => \^q\(6),
      O => plusOp(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF04FFFF"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\,
      I4 => \^ch1_delay_cnt_en\,
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\,
      I2 => \^q\(7),
      O => plusOp(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(0),
      Q => \^q\(0),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(1),
      Q => \^q\(1),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(2),
      Q => \^q\(2),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(3),
      Q => \^q\(3),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(4),
      Q => \^q\(4),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(5),
      Q => \^q\(5),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(6),
      Q => \^q\(6),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(7),
      Q => \^q\(7),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ch1_delay_zero,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\,
      O => p_26_out
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => p_72_out(15),
      I2 => \^q\(6),
      I3 => p_72_out(14),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\,
      I1 => \^q\(1),
      I2 => p_72_out(9),
      I3 => \^q\(0),
      I4 => p_72_out(8),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => p_72_out(12),
      I2 => \^q\(3),
      I3 => p_72_out(11),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => p_72_out(13),
      I2 => \^q\(2),
      I3 => p_72_out(10),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_26_out,
      Q => ch1_dly_irq_set,
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => p_13_out,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0\,
      I2 => \out\,
      I3 => p_50_out,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0\,
      Q => \^mm2s_ioc_irq_set\,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_72_out(0),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      O => p_2_in(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I2 => p_72_out(1),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      O => p_2_in(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I3 => p_72_out(2),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      O => p_2_in(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I4 => p_72_out(3),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      O => p_2_in(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\,
      I2 => p_72_out(4),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      O => p_2_in(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\,
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I3 => p_72_out(5),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      O => p_2_in(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\,
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I4 => p_72_out(6),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      O => p_2_in(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3_n_0\,
      I3 => p_72_out(7),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      O => p_2_in(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I4 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      I5 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0\,
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I4 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I5 => p_13_out,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\(0),
      D => p_2_in(0),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\(0),
      D => p_2_in(1),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\(0),
      D => p_2_in(2),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\(0),
      D => p_2_in(3),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\(0),
      D => p_2_in(4),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\(0),
      D => p_2_in(5),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\(0),
      D => p_2_in(6),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\(0),
      D => p_2_in(7),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\,
      O => ch2_dly_fast_cnt(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"98"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\,
      O => ch2_dly_fast_cnt(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      O => ch2_dly_fast_cnt(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      O => ch2_dly_fast_cnt(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      O => ch2_dly_fast_cnt(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      O => ch2_dly_fast_cnt(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\,
      O => ch2_dly_fast_cnt(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(0),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(1),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(2),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      S => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(3),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      S => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(4),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      S => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(5),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      S => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(6),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\,
      S => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\,
      O => ch2_dly_fast_incr
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_incr,
      Q => \^e\(0),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\,
      Q => ch2_delay_cnt_en,
      R => '0'
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      O => \plusOp__0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      O => \plusOp__0\(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      O => \plusOp__0\(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(3),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      O => \plusOp__0\(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(4),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I4 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(3),
      O => \plusOp__0\(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(5),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(3),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      I4 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      I5 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(4),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(6),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(4),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\,
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(3),
      I4 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(5),
      O => \plusOp__0\(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(7),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(5),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(3),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\,
      I4 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(4),
      I5 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(6),
      O => \plusOp__0\(7)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => \plusOp__0\(0),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => \plusOp__0\(1),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => \plusOp__0\(2),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => \plusOp__0\(3),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(3),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => \plusOp__0\(4),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(4),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1_n_0\,
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(5),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => \plusOp__0\(6),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(6),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => \plusOp__0\(7),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(7),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_12_out,
      Q => ch2_dly_irq_set,
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0\,
      I2 => s2mm_tstvect_fsync,
      I3 => \^ch2_irqthresh_decr_mask_sig\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\,
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I4 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0\,
      Q => \^s2mm_ioc_irq_set\,
      R => '0'
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0\,
      Q => \^ch2_irqthresh_decr_mask_sig\,
      R => SS(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\,
      I1 => s2mm_dmacr(1),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\,
      I1 => s2mm_dmacr(2),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\,
      I4 => s2mm_dmacr(3),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\,
      I5 => s2mm_dmacr(4),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6FFFFAAA60000"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2_n_0\,
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\,
      I5 => s2mm_dmacr(5),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_2_n_0\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\,
      I4 => s2mm_dmacr(6),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\,
      I3 => s2mm_dmacr(7),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\,
      I4 => s2mm_dmacr(8),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      I4 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I5 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA2AAAAAAAA"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0\,
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I4 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1\(0),
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0\,
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      S => SS(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1\(0),
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0\,
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      R => SS(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1\(0),
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0\,
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      R => SS(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1\(0),
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0\,
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      R => SS(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1\(0),
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0\,
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      R => SS(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1\(0),
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0\,
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      R => SS(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1\(0),
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0\,
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      R => SS(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1\(0),
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux is
  signal ip2axi_rddata_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ip2axi_rddata_int : signal is std.standard.true;
begin
  ip2axi_rddata_int(31 downto 0) <= in0(31 downto 0);
  \out\(31 downto 0) <= ip2axi_rddata_int(31 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux__parameterized0\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux__parameterized0\ : entity is "axi_vdma_reg_mux";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux__parameterized0\ is
  signal ip2axi_rddata_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ip2axi_rddata_int : signal is std.standard.true;
begin
  ip2axi_rddata_int(31 downto 0) <= \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(31 downto 0);
  \out\(31 downto 0) <= ip2axi_rddata_int(31 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect is
  port (
    p_68_out : out STD_LOGIC;
    \reg_module_hsize_reg[0]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_module_vsize_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_module_hsize_reg[1]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[2]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[3]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[4]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[5]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[6]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[7]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[8]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[9]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[10]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[11]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[12]_0\ : out STD_LOGIC;
    \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]_0\ : out STD_LOGIC;
    \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]_0\ : out STD_LOGIC;
    \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[15]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[24]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[25]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[26]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[27]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[28]_0\ : out STD_LOGIC;
    prmtr_updt_complete_i_reg_0 : out STD_LOGIC;
    \S_GEN_DLYSTRIDE_REGISTER.reg_module_frmdly_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    run_stop_d1_reg_0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    prmtr_updt_complete_i_reg_1 : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_24_out : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect is
  signal \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_67_out : STD_LOGIC;
  signal \^p_68_out\ : STD_LOGIC;
  signal \^reg_module_hsize_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^reg_module_vsize_reg[12]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal regdir_idle_i_i_1_n_0 : STD_LOGIC;
  signal run_stop_d1 : STD_LOGIC;
begin
  \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[31]_0\(31 downto 0) <= \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(31 downto 0);
  \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]_0\(31 downto 0) <= \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(31 downto 0);
  \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[31]_0\(31 downto 0) <= \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(31 downto 0);
  \GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[31]_0\(31 downto 0) <= \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(31 downto 0);
  \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(15 downto 0) <= \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(15 downto 0);
  p_68_out <= \^p_68_out\;
  \reg_module_hsize_reg[15]_0\(15 downto 0) <= \^reg_module_hsize_reg[15]_0\(15 downto 0);
  \reg_module_vsize_reg[12]_0\(12 downto 0) <= \^reg_module_vsize_reg[12]_0\(12 downto 0);
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(0),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(10),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(10),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(11),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(11),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(12),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(12),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(13),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(13),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(14),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(14),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(15),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(15),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(16),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(16),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(17),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(17),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(18),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(18),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(19),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(19),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(1),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(1),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(20),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(20),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(21),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(21),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(22),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(22),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(23),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(23),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(24),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(24),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(25),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(25),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(26),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(26),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(27),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(27),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(28),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(28),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(29),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(29),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(2),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(2),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(30),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(30),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(31),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(31),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(3),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(3),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(4),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(4),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(5),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(5),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(6),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(6),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(7),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(7),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(8),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(8),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(9),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(0),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(10),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(10),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(11),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(11),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(12),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(12),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(13),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(13),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(14),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(14),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(15),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(15),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(16),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(16),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(17),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(17),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(18),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(18),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(19),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(19),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(1),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(1),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(20),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(20),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(21),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(21),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(22),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(22),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(23),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(23),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(24),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(24),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(25),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(25),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(26),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(26),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(27),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(27),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(28),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(28),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(29),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(29),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(2),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(2),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(30),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(30),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(31),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(31),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(3),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(3),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(4),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(4),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(5),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(5),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(6),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(6),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(7),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(7),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(8),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(8),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(9),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(0),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(10),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(10),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(11),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(11),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(12),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(12),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(13),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(13),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(14),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(14),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(15),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(15),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(16),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(16),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(17),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(17),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(18),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(18),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(19),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(19),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(1),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(1),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(20),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(20),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(21),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(21),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(22),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(22),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(23),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(23),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(24),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(24),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(25),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(25),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(26),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(26),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(27),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(27),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(28),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(28),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(29),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(29),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(2),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(2),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(30),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(30),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(31),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(31),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(3),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(3),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(4),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(4),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(5),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(5),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(6),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(6),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(7),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(7),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(8),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(8),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(9),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(0),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(10),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(10),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(11),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(11),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(12),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(12),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(13),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(13),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(14),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(14),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(15),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(15),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(16),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(16),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(17),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(17),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(18),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(18),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(19),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(19),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(1),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(1),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(20),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(20),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(21),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(21),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(22),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(22),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(23),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(23),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(24),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(24),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(25),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(25),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(26),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(26),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(27),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(27),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(28),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(28),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(29),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(29),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(2),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(2),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(30),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(30),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(31),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(31),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(3),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(3),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(4),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(4),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(5),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(5),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(6),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(6),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(7),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(7),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(8),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(8),
      R => SR(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(9),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"003A0000"
    )
        port map (
      I0 => p_67_out,
      I1 => p_24_out,
      I2 => prmtr_update_complete,
      I3 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\,
      I4 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\,
      O => prmtr_updt_complete_i_reg_0
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_frmdly_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(24),
      Q => \S_GEN_DLYSTRIDE_REGISTER.reg_module_frmdly_reg[4]_0\(0),
      S => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_frmdly_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(25),
      Q => \S_GEN_DLYSTRIDE_REGISTER.reg_module_frmdly_reg[4]_0\(1),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_frmdly_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(26),
      Q => \S_GEN_DLYSTRIDE_REGISTER.reg_module_frmdly_reg[4]_0\(2),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_frmdly_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(27),
      Q => \S_GEN_DLYSTRIDE_REGISTER.reg_module_frmdly_reg[4]_0\(3),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_frmdly_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(28),
      Q => \S_GEN_DLYSTRIDE_REGISTER.reg_module_frmdly_reg[4]_0\(4),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(0),
      Q => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(0),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(10),
      Q => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(10),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(11),
      Q => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(11),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(12),
      Q => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(12),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(13),
      Q => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(13),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(14),
      Q => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(14),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(15),
      Q => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(15),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(1),
      Q => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(1),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(2),
      Q => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(2),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(3),
      Q => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(3),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(4),
      Q => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(4),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(5),
      Q => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(5),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(6),
      Q => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(6),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(7),
      Q => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(7),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(8),
      Q => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(8),
      R => SR(0)
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(9),
      Q => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(9),
      R => SR(0)
    );
ip2axi_rddata_int_inferred_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(5),
      I1 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(5),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(5),
      I5 => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(5),
      O => \reg_module_hsize_reg[5]_0\
    );
ip2axi_rddata_int_inferred_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(4),
      I1 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(4),
      I5 => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(4),
      O => \reg_module_hsize_reg[4]_0\
    );
ip2axi_rddata_int_inferred_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(3),
      I1 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(3),
      I5 => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(3),
      O => \reg_module_hsize_reg[3]_0\
    );
ip2axi_rddata_int_inferred_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(2),
      I1 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(2),
      I5 => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(2),
      O => \reg_module_hsize_reg[2]_0\
    );
ip2axi_rddata_int_inferred_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(1),
      I1 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(1),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(1),
      I5 => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(1),
      O => \reg_module_hsize_reg[1]_0\
    );
ip2axi_rddata_int_inferred_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(0),
      I1 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(0),
      I5 => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(0),
      O => \reg_module_hsize_reg[0]_0\
    );
ip2axi_rddata_int_inferred_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(28),
      I1 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(28),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(28),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[28]_0\
    );
ip2axi_rddata_int_inferred_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(27),
      I1 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(27),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(27),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[27]_0\
    );
ip2axi_rddata_int_inferred_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(26),
      I1 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(26),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(26),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[26]_0\
    );
ip2axi_rddata_int_inferred_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(25),
      I1 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(25),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(25),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[25]_0\
    );
ip2axi_rddata_int_inferred_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(24),
      I1 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(24),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(24),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[24]_0\
    );
ip2axi_rddata_int_inferred_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(15),
      I1 => \^reg_module_hsize_reg[15]_0\(15),
      I2 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(15),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      O => \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1\
    );
ip2axi_rddata_int_inferred_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(15),
      I1 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(15),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(15),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[15]_0\
    );
ip2axi_rddata_int_inferred_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(14),
      I1 => \^reg_module_hsize_reg[15]_0\(14),
      I2 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(14),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      O => \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]_0\
    );
ip2axi_rddata_int_inferred_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(13),
      I1 => \^reg_module_hsize_reg[15]_0\(13),
      I2 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(13),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      O => \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]_0\
    );
ip2axi_rddata_int_inferred_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(12),
      I1 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(12),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(12),
      I5 => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(12),
      O => \reg_module_hsize_reg[12]_0\
    );
ip2axi_rddata_int_inferred_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(11),
      I1 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(11),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(11),
      I5 => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(11),
      O => \reg_module_hsize_reg[11]_0\
    );
ip2axi_rddata_int_inferred_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(10),
      I1 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(10),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(10),
      I5 => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(10),
      O => \reg_module_hsize_reg[10]_0\
    );
ip2axi_rddata_int_inferred_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(9),
      I1 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(9),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(9),
      I5 => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(9),
      O => \reg_module_hsize_reg[9]_0\
    );
ip2axi_rddata_int_inferred_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(8),
      I1 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(8),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(8),
      I5 => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(8),
      O => \reg_module_hsize_reg[8]_0\
    );
ip2axi_rddata_int_inferred_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(7),
      I1 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(7),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(7),
      I5 => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(7),
      O => \reg_module_hsize_reg[7]_0\
    );
ip2axi_rddata_int_inferred_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(6),
      I1 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(6),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1),
      I4 => \^reg_module_vsize_reg[12]_0\(6),
      I5 => \^s_gen_dlystride_register.reg_module_strid_reg[15]_0\(6),
      O => \reg_module_hsize_reg[6]_0\
    );
prmtr_updt_complete_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmtr_updt_complete_i_reg_1,
      Q => p_67_out,
      R => '0'
    );
\reg_module_hsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(0),
      Q => \^reg_module_hsize_reg[15]_0\(0),
      R => SR(0)
    );
\reg_module_hsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(10),
      Q => \^reg_module_hsize_reg[15]_0\(10),
      R => SR(0)
    );
\reg_module_hsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(11),
      Q => \^reg_module_hsize_reg[15]_0\(11),
      R => SR(0)
    );
\reg_module_hsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(12),
      Q => \^reg_module_hsize_reg[15]_0\(12),
      R => SR(0)
    );
\reg_module_hsize_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(13),
      Q => \^reg_module_hsize_reg[15]_0\(13),
      R => SR(0)
    );
\reg_module_hsize_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(14),
      Q => \^reg_module_hsize_reg[15]_0\(14),
      R => SR(0)
    );
\reg_module_hsize_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(15),
      Q => \^reg_module_hsize_reg[15]_0\(15),
      R => SR(0)
    );
\reg_module_hsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(1),
      Q => \^reg_module_hsize_reg[15]_0\(1),
      R => SR(0)
    );
\reg_module_hsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(2),
      Q => \^reg_module_hsize_reg[15]_0\(2),
      R => SR(0)
    );
\reg_module_hsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(3),
      Q => \^reg_module_hsize_reg[15]_0\(3),
      R => SR(0)
    );
\reg_module_hsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(4),
      Q => \^reg_module_hsize_reg[15]_0\(4),
      R => SR(0)
    );
\reg_module_hsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(5),
      Q => \^reg_module_hsize_reg[15]_0\(5),
      R => SR(0)
    );
\reg_module_hsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(6),
      Q => \^reg_module_hsize_reg[15]_0\(6),
      R => SR(0)
    );
\reg_module_hsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(7),
      Q => \^reg_module_hsize_reg[15]_0\(7),
      R => SR(0)
    );
\reg_module_hsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(8),
      Q => \^reg_module_hsize_reg[15]_0\(8),
      R => SR(0)
    );
\reg_module_hsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(9),
      Q => \^reg_module_hsize_reg[15]_0\(9),
      R => SR(0)
    );
\reg_module_vsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(0),
      Q => \^reg_module_vsize_reg[12]_0\(0),
      R => SR(0)
    );
\reg_module_vsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(10),
      Q => \^reg_module_vsize_reg[12]_0\(10),
      R => SR(0)
    );
\reg_module_vsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(11),
      Q => \^reg_module_vsize_reg[12]_0\(11),
      R => SR(0)
    );
\reg_module_vsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(12),
      Q => \^reg_module_vsize_reg[12]_0\(12),
      R => SR(0)
    );
\reg_module_vsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(1),
      Q => \^reg_module_vsize_reg[12]_0\(1),
      R => SR(0)
    );
\reg_module_vsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(2),
      Q => \^reg_module_vsize_reg[12]_0\(2),
      R => SR(0)
    );
\reg_module_vsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(3),
      Q => \^reg_module_vsize_reg[12]_0\(3),
      R => SR(0)
    );
\reg_module_vsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(4),
      Q => \^reg_module_vsize_reg[12]_0\(4),
      R => SR(0)
    );
\reg_module_vsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(5),
      Q => \^reg_module_vsize_reg[12]_0\(5),
      R => SR(0)
    );
\reg_module_vsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(6),
      Q => \^reg_module_vsize_reg[12]_0\(6),
      R => SR(0)
    );
\reg_module_vsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(7),
      Q => \^reg_module_vsize_reg[12]_0\(7),
      R => SR(0)
    );
\reg_module_vsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(8),
      Q => \^reg_module_vsize_reg[12]_0\(8),
      R => SR(0)
    );
\reg_module_vsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(9),
      Q => \^reg_module_vsize_reg[12]_0\(9),
      R => SR(0)
    );
regdir_idle_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFDDDDDFFFD"
    )
        port map (
      I0 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\,
      I1 => p_36_out,
      I2 => \^p_68_out\,
      I3 => p_67_out,
      I4 => run_stop_d1_reg_0,
      I5 => run_stop_d1,
      O => regdir_idle_i_i_1_n_0
    );
regdir_idle_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => regdir_idle_i_i_1_n_0,
      Q => \^p_68_out\,
      R => '0'
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => run_stop_d1_reg_0,
      Q => run_stop_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect__parameterized0\ is
  port (
    s2mm_prmtr_updt_complete : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[5]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[6]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[12]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[12]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_module_hsize_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_module_vsize_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[10]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[9]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[6]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[5]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[4]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_2\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_3\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_4\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_5\ : out STD_LOGIC;
    prmtr_updt_complete_i_reg_0 : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]_1\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[30]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[29]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[28]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[27]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[26]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[25]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[24]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[23]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[22]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[21]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[20]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[19]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[18]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[17]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[16]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[15]_0\ : out STD_LOGIC;
    prmtr_updt_complete_i_reg_1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    d_tready_before_fsync_clr_flag1 : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\ : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect__parameterized0\ : entity is "axi_vdma_regdirect";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect__parameterized0\ is
  signal \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ip2axi_rddata_int_inferred_i_102__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_103__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_104__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_105__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_106__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_107__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_114__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_115_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_116_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_117_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_118_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_119_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_120_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_121_n_0 : STD_LOGIC;
  signal \^reg_module_hsize_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^reg_module_vsize_reg[12]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^s2mm_prmtr_updt_complete\ : STD_LOGIC;
begin
  \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[31]_0\(31 downto 0) <= \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(31 downto 0);
  \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]_0\(31 downto 0) <= \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(31 downto 0);
  \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[31]_0\(31 downto 0) <= \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(31 downto 0);
  \GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[31]_0\(31 downto 0) <= \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(31 downto 0);
  \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(15 downto 0) <= \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(15 downto 0);
  \reg_module_hsize_reg[15]_0\(15 downto 0) <= \^reg_module_hsize_reg[15]_0\(15 downto 0);
  \reg_module_vsize_reg[12]_0\(12 downto 0) <= \^reg_module_vsize_reg[12]_0\(12 downto 0);
  s2mm_prmtr_updt_complete <= \^s2mm_prmtr_updt_complete\;
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(0),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(0),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(10),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(10),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(11),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(11),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(12),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(12),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(13),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(13),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(14),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(14),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(15),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(15),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(16),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(16),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(17),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(17),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(18),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(18),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(19),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(19),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(1),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(1),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(20),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(20),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(21),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(21),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(22),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(22),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(23),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(23),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(24),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(24),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(25),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(25),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(26),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(26),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(27),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(27),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(28),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(28),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(29),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(29),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(2),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(2),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(30),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(30),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(31),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(31),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(3),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(3),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(4),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(4),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(5),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(5),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(6),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(6),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(7),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(7),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(8),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(8),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(9),
      Q => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(9),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(0),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(0),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(10),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(10),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(11),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(11),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(12),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(12),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(13),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(13),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(14),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(14),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(15),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(15),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(16),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(16),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(17),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(17),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(18),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(18),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(19),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(19),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(1),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(1),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(20),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(20),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(21),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(21),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(22),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(22),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(23),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(23),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(24),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(24),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(25),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(25),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(26),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(26),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(27),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(27),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(28),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(28),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(29),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(29),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(2),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(2),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(30),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(30),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(31),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(31),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(3),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(3),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(4),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(4),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(5),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(5),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(6),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(6),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(7),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(7),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(8),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(8),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(4),
      D => D(9),
      Q => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(9),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(0),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(0),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(10),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(10),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(11),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(11),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(12),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(12),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(13),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(13),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(14),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(14),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(15),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(15),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(16),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(16),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(17),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(17),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(18),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(18),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(19),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(19),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(1),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(1),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(20),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(20),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(21),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(21),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(22),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(22),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(23),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(23),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(24),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(24),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(25),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(25),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(26),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(26),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(27),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(27),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(28),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(28),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(29),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(29),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(2),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(2),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(30),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(30),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(31),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(31),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(3),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(3),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(4),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(4),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(5),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(5),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(6),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(6),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(7),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(7),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(8),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(8),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(5),
      D => D(9),
      Q => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(9),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(0),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(0),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(10),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(10),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(11),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(11),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(12),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(12),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(13),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(13),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(14),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(14),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(15),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(15),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(16),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(16),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(17),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(17),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(18),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(18),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(19),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(19),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(1),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(1),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(20),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(20),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(21),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(21),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(22),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(22),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(23),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(23),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(24),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(24),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(25),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(25),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(26),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(26),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(27),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(27),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(28),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(28),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(29),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(29),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(2),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(2),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(30),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(30),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(31),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(31),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(3),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(3),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(4),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(4),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(5),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(5),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(6),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(6),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(7),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(7),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(8),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(8),
      R => SS(0)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(6),
      D => D(9),
      Q => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(9),
      R => SS(0)
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \^s2mm_prmtr_updt_complete\,
      I1 => d_tready_before_fsync_clr_flag1,
      I2 => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\,
      I3 => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg_0\,
      O => prmtr_updt_complete_i_reg_0
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(0),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(0),
      R => SS(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(10),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(10),
      R => SS(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(11),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(11),
      R => SS(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(12),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(12),
      R => SS(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(13),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(13),
      R => SS(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(14),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(14),
      R => SS(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(15),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(15),
      R => SS(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(1),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(1),
      R => SS(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(2),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(2),
      R => SS(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(3),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(3),
      R => SS(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(4),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(4),
      R => SS(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(5),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(5),
      R => SS(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(6),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(6),
      R => SS(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(7),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(7),
      R => SS(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(8),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(8),
      R => SS(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(9),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(9),
      R => SS(0)
    );
\ip2axi_rddata_int_inferred_i_100__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(12),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(12),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(12),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(12),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[12]_0\
    );
\ip2axi_rddata_int_inferred_i_101__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0505000F03030"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(12),
      I1 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(12),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      I3 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(12),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[12]_0\
    );
\ip2axi_rddata_int_inferred_i_102__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(11),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(11),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(11),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(11),
      O => \ip2axi_rddata_int_inferred_i_102__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_103__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(11),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(11),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I4 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(11),
      O => \ip2axi_rddata_int_inferred_i_103__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_104__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(8),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(8),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(8),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(8),
      O => \ip2axi_rddata_int_inferred_i_104__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_105__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(8),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(8),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I4 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(8),
      O => \ip2axi_rddata_int_inferred_i_105__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_106__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(7),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(7),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(7),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(7),
      O => \ip2axi_rddata_int_inferred_i_106__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_107__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(7),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(7),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I4 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(7),
      O => \ip2axi_rddata_int_inferred_i_107__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_108__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(6),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(6),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(6),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(6),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[6]_0\
    );
\ip2axi_rddata_int_inferred_i_109__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0505000F03030"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(6),
      I1 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(6),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      I3 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(6),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[6]_0\
    );
\ip2axi_rddata_int_inferred_i_110__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(5),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(5),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(5),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(5),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[5]_0\
    );
\ip2axi_rddata_int_inferred_i_111__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0505000F03030"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(5),
      I1 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(5),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      I3 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(5),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[5]_0\
    );
\ip2axi_rddata_int_inferred_i_112__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(4),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(4),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(4),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[4]_0\
    );
\ip2axi_rddata_int_inferred_i_114__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(3),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(3),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(3),
      O => \ip2axi_rddata_int_inferred_i_114__0_n_0\
    );
ip2axi_rddata_int_inferred_i_115: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(3),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(3),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I4 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(3),
      O => ip2axi_rddata_int_inferred_i_115_n_0
    );
ip2axi_rddata_int_inferred_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(2),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(2),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(2),
      O => ip2axi_rddata_int_inferred_i_116_n_0
    );
ip2axi_rddata_int_inferred_i_117: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I4 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(2),
      O => ip2axi_rddata_int_inferred_i_117_n_0
    );
ip2axi_rddata_int_inferred_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(1),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(1),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(1),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(1),
      O => ip2axi_rddata_int_inferred_i_118_n_0
    );
ip2axi_rddata_int_inferred_i_119: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(1),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I4 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(1),
      O => ip2axi_rddata_int_inferred_i_119_n_0
    );
ip2axi_rddata_int_inferred_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(0),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(0),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(0),
      O => ip2axi_rddata_int_inferred_i_120_n_0
    );
ip2axi_rddata_int_inferred_i_121: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(0),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(0),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I4 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(0),
      O => ip2axi_rddata_int_inferred_i_121_n_0
    );
\ip2axi_rddata_int_inferred_i_55__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ip2axi_rddata_int_inferred_i_102__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_103__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\,
      S => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2)
    );
\ip2axi_rddata_int_inferred_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(10),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(10),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(10),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(10),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[10]_0\
    );
\ip2axi_rddata_int_inferred_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address1_i_reg[31]_0\(9),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(9),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(9),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(9),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[9]_0\
    );
\ip2axi_rddata_int_inferred_i_61__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ip2axi_rddata_int_inferred_i_104__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_105__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\,
      S => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2)
    );
\ip2axi_rddata_int_inferred_i_63__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ip2axi_rddata_int_inferred_i_106__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_107__0_n_0\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1\,
      S => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2)
    );
\ip2axi_rddata_int_inferred_i_68__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ip2axi_rddata_int_inferred_i_114__0_n_0\,
      I1 => ip2axi_rddata_int_inferred_i_115_n_0,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_2\,
      S => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2)
    );
\ip2axi_rddata_int_inferred_i_71__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ip2axi_rddata_int_inferred_i_116_n_0,
      I1 => ip2axi_rddata_int_inferred_i_117_n_0,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_3\,
      S => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2)
    );
\ip2axi_rddata_int_inferred_i_73__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ip2axi_rddata_int_inferred_i_118_n_0,
      I1 => ip2axi_rddata_int_inferred_i_119_n_0,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_4\,
      S => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2)
    );
\ip2axi_rddata_int_inferred_i_74__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ip2axi_rddata_int_inferred_i_120_n_0,
      I1 => ip2axi_rddata_int_inferred_i_121_n_0,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_5\,
      S => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2)
    );
\ip2axi_rddata_int_inferred_i_77__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(31),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(31),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I4 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(31),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]_1\
    );
\ip2axi_rddata_int_inferred_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(30),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(30),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I4 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(30),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[30]_0\
    );
\ip2axi_rddata_int_inferred_i_80__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(29),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(29),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I4 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(29),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[29]_0\
    );
\ip2axi_rddata_int_inferred_i_81__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(28),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(28),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I4 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(28),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[28]_0\
    );
\ip2axi_rddata_int_inferred_i_82__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(27),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(27),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I4 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(27),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[27]_0\
    );
\ip2axi_rddata_int_inferred_i_83__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(26),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(26),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I4 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(26),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[26]_0\
    );
\ip2axi_rddata_int_inferred_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(25),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(25),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I4 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(25),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[25]_0\
    );
\ip2axi_rddata_int_inferred_i_85__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(24),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(24),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I4 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(24),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[24]_0\
    );
\ip2axi_rddata_int_inferred_i_86__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(23),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(23),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I4 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(23),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[23]_0\
    );
\ip2axi_rddata_int_inferred_i_87__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(22),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(22),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I4 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(22),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[22]_0\
    );
\ip2axi_rddata_int_inferred_i_88__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(21),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(21),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I4 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(21),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[21]_0\
    );
\ip2axi_rddata_int_inferred_i_89__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(20),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(20),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I4 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(20),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[20]_0\
    );
\ip2axi_rddata_int_inferred_i_90__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(19),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(19),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I4 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(19),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[19]_0\
    );
\ip2axi_rddata_int_inferred_i_91__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(18),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(18),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I4 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(18),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[18]_0\
    );
\ip2axi_rddata_int_inferred_i_92__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(17),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(17),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I4 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(17),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[17]_0\
    );
\ip2axi_rddata_int_inferred_i_93__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(16),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(16),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I4 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(16),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[16]_0\
    );
\ip2axi_rddata_int_inferred_i_94__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E2FFFFFFFF"
    )
        port map (
      I0 => \^gen_num_fstores_4.reg_module_start_address2_i_reg[31]_0\(15),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \^gen_num_fstores_4.reg_module_start_address3_i_reg[31]_0\(15),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I4 => \^gen_num_fstores_4.reg_module_start_address4_i_reg[31]_0\(15),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[15]_0\
    );
prmtr_updt_complete_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmtr_updt_complete_i_reg_1,
      Q => \^s2mm_prmtr_updt_complete\,
      R => '0'
    );
\reg_module_hsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(0),
      Q => \^reg_module_hsize_reg[15]_0\(0),
      R => SS(0)
    );
\reg_module_hsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(10),
      Q => \^reg_module_hsize_reg[15]_0\(10),
      R => SS(0)
    );
\reg_module_hsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(11),
      Q => \^reg_module_hsize_reg[15]_0\(11),
      R => SS(0)
    );
\reg_module_hsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(12),
      Q => \^reg_module_hsize_reg[15]_0\(12),
      R => SS(0)
    );
\reg_module_hsize_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(13),
      Q => \^reg_module_hsize_reg[15]_0\(13),
      R => SS(0)
    );
\reg_module_hsize_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(14),
      Q => \^reg_module_hsize_reg[15]_0\(14),
      R => SS(0)
    );
\reg_module_hsize_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(15),
      Q => \^reg_module_hsize_reg[15]_0\(15),
      R => SS(0)
    );
\reg_module_hsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(1),
      Q => \^reg_module_hsize_reg[15]_0\(1),
      R => SS(0)
    );
\reg_module_hsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(2),
      Q => \^reg_module_hsize_reg[15]_0\(2),
      R => SS(0)
    );
\reg_module_hsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(3),
      Q => \^reg_module_hsize_reg[15]_0\(3),
      R => SS(0)
    );
\reg_module_hsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(4),
      Q => \^reg_module_hsize_reg[15]_0\(4),
      R => SS(0)
    );
\reg_module_hsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(5),
      Q => \^reg_module_hsize_reg[15]_0\(5),
      R => SS(0)
    );
\reg_module_hsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(6),
      Q => \^reg_module_hsize_reg[15]_0\(6),
      R => SS(0)
    );
\reg_module_hsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(7),
      Q => \^reg_module_hsize_reg[15]_0\(7),
      R => SS(0)
    );
\reg_module_hsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(8),
      Q => \^reg_module_hsize_reg[15]_0\(8),
      R => SS(0)
    );
\reg_module_hsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(9),
      Q => \^reg_module_hsize_reg[15]_0\(9),
      R => SS(0)
    );
\reg_module_vsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(0),
      Q => \^reg_module_vsize_reg[12]_0\(0),
      R => SS(0)
    );
\reg_module_vsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(10),
      Q => \^reg_module_vsize_reg[12]_0\(10),
      R => SS(0)
    );
\reg_module_vsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(11),
      Q => \^reg_module_vsize_reg[12]_0\(11),
      R => SS(0)
    );
\reg_module_vsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(12),
      Q => \^reg_module_vsize_reg[12]_0\(12),
      R => SS(0)
    );
\reg_module_vsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(1),
      Q => \^reg_module_vsize_reg[12]_0\(1),
      R => SS(0)
    );
\reg_module_vsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(2),
      Q => \^reg_module_vsize_reg[12]_0\(2),
      R => SS(0)
    );
\reg_module_vsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(3),
      Q => \^reg_module_vsize_reg[12]_0\(3),
      R => SS(0)
    );
\reg_module_vsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(4),
      Q => \^reg_module_vsize_reg[12]_0\(4),
      R => SS(0)
    );
\reg_module_vsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(5),
      Q => \^reg_module_vsize_reg[12]_0\(5),
      R => SS(0)
    );
\reg_module_vsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(6),
      Q => \^reg_module_vsize_reg[12]_0\(6),
      R => SS(0)
    );
\reg_module_vsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(7),
      Q => \^reg_module_vsize_reg[12]_0\(7),
      R => SS(0)
    );
\reg_module_vsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(8),
      Q => \^reg_module_vsize_reg[12]_0\(8),
      R => SS(0)
    );
\reg_module_vsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(9),
      Q => \^reg_module_vsize_reg[12]_0\(9),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register is
  port (
    \dmacr_i_reg[1]_0\ : out STD_LOGIC;
    \GEN_SYNCEN_BIT.dmacr_i_reg[3]_0\ : out STD_LOGIC;
    reset_counts_reg_0 : out STD_LOGIC;
    irqdelay_wren_i : out STD_LOGIC;
    dma_interr_reg_0 : out STD_LOGIC;
    dma_slverr_reg_0 : out STD_LOGIC;
    dma_decerr_reg_0 : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    dly_irq_reg_0 : out STD_LOGIC;
    p_72_out : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    halted_reg_0 : out STD_LOGIC;
    p_79_out : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_resetn_i_reg : out STD_LOGIC;
    ch1_delay_zero : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    err_irq_reg_0 : out STD_LOGIC;
    \dmacr_i_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : out STD_LOGIC;
    \GEN_SYNCEN_BIT.dmacr_i_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    halted_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    reset_counts_reg_1 : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    dma_slverr_reg_1 : in STD_LOGIC;
    dma_decerr_reg_1 : in STD_LOGIC;
    ioc_irq_reg_1 : in STD_LOGIC;
    dly_irq_reg_1 : in STD_LOGIC;
    \dmacr_i_reg[2]_1\ : in STD_LOGIC;
    halted_reg_2 : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    \frmdly_vid_reg[4]\ : in STD_LOGIC;
    ch1_dly_irq_set : in STD_LOGIC;
    p_25_out : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    p_45_out : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    tstvect_fsync_d2 : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register is
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\ : STD_LOGIC;
  signal \^gen_syncen_bit.dmacr_i_reg[3]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^ch1_delay_zero\ : STD_LOGIC;
  signal \^dly_irq_reg_0\ : STD_LOGIC;
  signal \^dma_decerr_reg_0\ : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal \^dma_slverr_reg_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[1]_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[2]_0\ : STD_LOGIC;
  signal err : STD_LOGIC;
  signal err_d1 : STD_LOGIC;
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal \^err_irq_reg_0\ : STD_LOGIC;
  signal \^halted_reg_0\ : STD_LOGIC;
  signal introut01_out : STD_LOGIC;
  signal introut_i_1_n_0 : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal \^irqdelay_wren_i\ : STD_LOGIC;
  signal irqthresh_wren_i : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^p_72_out\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^prmry_resetn_i_reg\ : STD_LOGIC;
  signal \^reset_counts_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_5\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_1__0\ : label is "soft_lutpair73";
begin
  \GEN_SYNCEN_BIT.dmacr_i_reg[3]_0\ <= \^gen_syncen_bit.dmacr_i_reg[3]_0\;
  Q(9 downto 0) <= \^q\(9 downto 0);
  ch1_delay_zero <= \^ch1_delay_zero\;
  dly_irq_reg_0 <= \^dly_irq_reg_0\;
  dma_decerr_reg_0 <= \^dma_decerr_reg_0\;
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  dma_slverr_reg_0 <= \^dma_slverr_reg_0\;
  \dmacr_i_reg[1]_0\ <= \^dmacr_i_reg[1]_0\;
  \dmacr_i_reg[2]_0\ <= \^dmacr_i_reg[2]_0\;
  err_irq_reg_0 <= \^err_irq_reg_0\;
  halted_reg_0 <= \^halted_reg_0\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  irqdelay_wren_i <= \^irqdelay_wren_i\;
  p_72_out(17 downto 0) <= \^p_72_out\(17 downto 0);
  prmry_resetn_i_reg <= \^prmry_resetn_i_reg\;
  reset_counts_reg_0 <= \^reset_counts_reg_0\;
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(22),
      Q => \^p_72_out\(10),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(23),
      Q => \^p_72_out\(11),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(24),
      Q => \^p_72_out\(12),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(25),
      Q => \^p_72_out\(13),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(26),
      Q => \^p_72_out\(14),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(27),
      Q => \^p_72_out\(15),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(28),
      Q => \^p_72_out\(16),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(29),
      Q => \^p_72_out\(17),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mm2s_axi2ip_wrce(0),
      I1 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\,
      I2 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\,
      O => p_2_out
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => D(22),
      I1 => \^p_72_out\(10),
      I2 => D(23),
      I3 => \^p_72_out\(11),
      I4 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\,
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => D(26),
      I1 => \^p_72_out\(14),
      I2 => D(27),
      I3 => \^p_72_out\(15),
      I4 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0\,
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^p_72_out\(17),
      I1 => D(29),
      I2 => \^p_72_out\(16),
      I3 => D(28),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^p_72_out\(13),
      I1 => D(25),
      I2 => \^p_72_out\(12),
      I3 => D(24),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_2_out,
      Q => \^irqdelay_wren_i\,
      R => SR(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(14),
      Q => \^p_72_out\(2),
      S => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(15),
      Q => \^p_72_out\(3),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(16),
      Q => \^p_72_out\(4),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(17),
      Q => \^p_72_out\(5),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(18),
      Q => \^p_72_out\(6),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(19),
      Q => \^p_72_out\(7),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(20),
      Q => \^p_72_out\(8),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(21),
      Q => \^p_72_out\(9),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mm2s_axi2ip_wrce(0),
      I1 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\,
      I2 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\,
      O => p_1_out
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => D(14),
      I1 => \^p_72_out\(2),
      I2 => D(15),
      I3 => \^p_72_out\(3),
      I4 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => D(18),
      I1 => \^p_72_out\(6),
      I2 => D(19),
      I3 => \^p_72_out\(7),
      I4 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^p_72_out\(9),
      I1 => D(21),
      I2 => \^p_72_out\(8),
      I3 => D(20),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^p_72_out\(5),
      I1 => D(17),
      I2 => \^p_72_out\(4),
      I3 => D(16),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_1_out,
      Q => irqthresh_wren_i,
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.S_GEN_DMACR_REGISTER.dmacr_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(9),
      Q => \^q\(5),
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.S_GEN_DMACR_REGISTER.dmacr_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(10),
      Q => \^q\(6),
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.S_GEN_DMACR_REGISTER.dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(11),
      Q => \^q\(7),
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.S_GEN_DMACR_REGISTER.dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(12),
      Q => \^q\(8),
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.S_GEN_DMACR_REGISTER.dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(13),
      Q => \^q\(9),
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.S_GEN_DMACR_REGISTER.dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(3),
      Q => \^p_72_out\(1),
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.S_GEN_DMACR_REGISTER.dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.S_GEN_DMACR_REGISTER.dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(5),
      Q => \^q\(1),
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.S_GEN_DMACR_REGISTER.dmacr_i_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(6),
      Q => \^q\(2),
      S => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.S_GEN_DMACR_REGISTER.dmacr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(7),
      Q => \^q\(3),
      R => SR(0)
    );
\GEN_FOR_INTERNAL_GENLOCK.S_GEN_DMACR_REGISTER.dmacr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(8),
      Q => \^q\(4),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => ch1_delay_cnt_en,
      I1 => \^irqdelay_wren_i\,
      I2 => \^reset_counts_reg_0\,
      I3 => p_24_out,
      I4 => \^prmry_resetn_i_reg\,
      I5 => p_14_out,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \frmdly_vid_reg[4]\,
      I1 => ch1_dly_irq_set,
      I2 => \^dly_irq_reg_0\,
      I3 => p_25_out,
      I4 => \^halted_reg_0\,
      I5 => \^ch1_delay_zero\,
      O => \^prmry_resetn_i_reg\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^p_72_out\(14),
      I1 => \^p_72_out\(15),
      I2 => \^p_72_out\(16),
      I3 => \^p_72_out\(17),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\,
      O => \^ch1_delay_zero\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^p_72_out\(11),
      I1 => \^p_72_out\(10),
      I2 => \^p_72_out\(13),
      I3 => \^p_72_out\(12),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF88F8"
    )
        port map (
      I0 => \^q\(8),
      I1 => ch1_dly_irq_set,
      I2 => p_50_out,
      I3 => p_45_out,
      I4 => irqthresh_wren_i,
      I5 => \^reset_counts_reg_0\,
      O => p_13_out
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \^reset_counts_reg_0\,
      I1 => irqthresh_wren_i,
      I2 => ch1_dly_irq_set,
      I3 => \^q\(8),
      I4 => p_50_out,
      O => E(0)
    );
\GEN_SYNCEN_BIT.dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(2),
      Q => \^gen_syncen_bit.dmacr_i_reg[3]_0\,
      R => SR(0)
    );
\MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^dma_interr_reg_0\,
      I1 => \^dma_decerr_reg_0\,
      I2 => \^dma_slverr_reg_0\,
      O => p_1_in
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(0),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(0),
      R => SR(0)
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(1),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(1),
      R => SR(0)
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(2),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(2),
      R => SR(0)
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(3),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(3),
      R => SR(0)
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(4),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4),
      R => SR(0)
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF04FFFF"
    )
        port map (
      I0 => \^gen_syncen_bit.dmacr_i_reg[3]_0\,
      I1 => \^dmacr_i_reg[1]_0\,
      I2 => initial_frame,
      I3 => \^halted_reg_0\,
      I4 => \frmdly_vid_reg[4]\,
      O => \GEN_SYNCEN_BIT.dmacr_i_reg[3]_1\(0)
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^dmacr_i_reg[1]_0\,
      I1 => \^gen_syncen_bit.dmacr_i_reg[3]_0\,
      I2 => tstvect_fsync_d2,
      I3 => valid_frame_sync_d2,
      O => \dmacr_i_reg[1]_1\(0)
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tstvect_fsync_d2,
      I1 => \^gen_syncen_bit.dmacr_i_reg[3]_0\,
      I2 => \^dmacr_i_reg[1]_0\,
      O => p_3_out
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => dly_irq_reg_1,
      Q => \^dly_irq_reg_0\,
      R => SR(0)
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => dma_decerr_reg_1,
      Q => \^dma_decerr_reg_0\,
      R => SR(0)
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => dma_interr_reg_1,
      Q => \^dma_interr_reg_0\,
      R => SR(0)
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => dma_slverr_reg_1,
      Q => \^dma_slverr_reg_0\,
      R => SR(0)
    );
\dmacr_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^p_72_out\(0),
      I1 => mm2s_axi2ip_wrce(0),
      I2 => D(0),
      I3 => \dmacr_i[0]_i_2_n_0\,
      O => \dmacr_i[0]_i_1_n_0\
    );
\dmacr_i[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFD5"
    )
        port map (
      I0 => \frmdly_vid_reg[4]\,
      I1 => \^p_72_out\(1),
      I2 => mm2s_ioc_irq_set,
      I3 => \^dmacr_i_reg[2]_0\,
      I4 => p_36_out,
      O => \dmacr_i[0]_i_2_n_0\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \dmacr_i[0]_i_1_n_0\,
      Q => \^p_72_out\(0),
      R => '0'
    );
\dmacr_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(1),
      Q => \^dmacr_i_reg[1]_0\,
      S => SR(0)
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \dmacr_i_reg[2]_1\,
      Q => \^dmacr_i_reg[2]_0\,
      R => '0'
    );
err_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^dma_slverr_reg_0\,
      I1 => \^dma_decerr_reg_0\,
      I2 => \^dma_interr_reg_0\,
      O => err
    );
err_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err,
      Q => err_d1,
      R => SR(0)
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF0C0C"
    )
        port map (
      I0 => D(13),
      I1 => err,
      I2 => err_d1,
      I3 => mm2s_axi2ip_wrce(1),
      I4 => \^err_irq_reg_0\,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => \^err_irq_reg_0\,
      R => SR(0)
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halted_reg_2,
      Q => \^halted_reg_0\,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => \frmdly_vid_reg[4]\,
      I2 => introut01_out,
      O => introut_i_1_n_0
    );
introut_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^dly_irq_reg_0\,
      I1 => \^q\(8),
      I2 => \^err_irq_reg_0\,
      I3 => \^q\(9),
      I4 => \^q\(7),
      I5 => \^ioc_irq_reg_0\,
      O => introut01_out
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => introut_i_1_n_0,
      Q => p_79_out,
      R => '0'
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ioc_irq_reg_1,
      Q => \^ioc_irq_reg_0\,
      R => SR(0)
    );
reset_counts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => reset_counts_reg_1,
      Q => \^reset_counts_reg_0\,
      R => '0'
    );
\s_axis_cmd_tdata[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^halted_reg_0\,
      I1 => \frmdly_vid_reg[4]\,
      O => halted_reg_1(0)
    );
s_soft_reset_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => prmry_in,
      I2 => mm2s_halt_cmplt,
      I3 => halt_reset,
      O => s_soft_reset_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register__parameterized0\ is
  port (
    s2mm_dmacr : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    reset_counts : out STD_LOGIC;
    dma_interr_reg_0 : out STD_LOGIC;
    dma_slverr_reg_0 : out STD_LOGIC;
    dma_decerr_reg_0 : out STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg_0\ : out STD_LOGIC;
    lsize_err_reg_0 : out STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    dly_irq_reg_0 : out STD_LOGIC;
    err_irq_reg_0 : out STD_LOGIC;
    lsize_more_err_reg_0 : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ : out STD_LOGIC;
    halted_reg_0 : out STD_LOGIC;
    s2mm_ip2axi_introut : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg\ : out STD_LOGIC;
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\ : out STD_LOGIC;
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    halted_reg_1 : out STD_LOGIC;
    stop_i : out STD_LOGIC;
    prmry_resetn_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    halted_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ptr_ref_i_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]_0\ : out STD_LOGIC;
    \dmacr_i_reg[0]_0\ : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 26 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \dmacr_i_reg[2]_1\ : in STD_LOGIC;
    reset_counts_reg_0 : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    dma_slverr_reg_1 : in STD_LOGIC;
    dma_decerr_reg_1 : in STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg_1\ : in STD_LOGIC;
    lsize_err_reg_1 : in STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1\ : in STD_LOGIC;
    ioc_irq_reg_1 : in STD_LOGIC;
    dly_irq_reg_1 : in STD_LOGIC;
    lsize_more_err_reg_1 : in STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1\ : in STD_LOGIC;
    halted_reg_3 : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s2mm_vid2cdc_packet_sof : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\ : in STD_LOGIC;
    s2mm_tstvect_fsync : in STD_LOGIC;
    s2mm_valid_frame_sync : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    s2mm_prmtr_updt_complete : in STD_LOGIC;
    s_fsync_d2 : in STD_LOGIC;
    s_fsync_d1 : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_frame_sync_d2 : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]_0\ : in STD_LOGIC;
    repeat_frame : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register__parameterized0\ : entity is "axi_vdma_register";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register__parameterized0\ is
  signal \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0\ : STD_LOGIC;
  signal \^gen_for_flush.fsize_err_reg_0\ : STD_LOGIC;
  signal \^gen_for_flush.s2mm_fsize_more_or_sof_late_bit_reg_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\ : STD_LOGIC;
  signal \^m_gen_dmacr_register.dmacr_i_reg[14]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^s2mm_err_for_irq.dma_interr_minus_frame_errors_reg_0\ : STD_LOGIC;
  signal \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \^dly_irq_reg_0\ : STD_LOGIC;
  signal \^dma_decerr_reg_0\ : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal dma_irq_mask_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dma_slverr_reg_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[2]_0\ : STD_LOGIC;
  signal err : STD_LOGIC;
  signal err_d1 : STD_LOGIC;
  signal err_d1_i_2_n_0 : STD_LOGIC;
  signal err_d1_i_3_n_0 : STD_LOGIC;
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal \^err_irq_reg_0\ : STD_LOGIC;
  signal \^halted_reg_0\ : STD_LOGIC;
  signal \introut_i_1__0_n_0\ : STD_LOGIC;
  signal \introut_i_2__0_n_0\ : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal irqdelay_wren_i : STD_LOGIC;
  signal irqthresh_wren_i : STD_LOGIC;
  signal \^lsize_err_reg_0\ : STD_LOGIC;
  signal \^lsize_more_err_reg_0\ : STD_LOGIC;
  signal \^p_12_out\ : STD_LOGIC;
  signal \^p_4_out\ : STD_LOGIC;
  signal \^prmry_resetn_i_reg\ : STD_LOGIC;
  signal \^reset_counts\ : STD_LOGIC;
  signal \^s2mm_dmacr\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \dmacr_i[0]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \introut_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \s_soft_reset_i_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \stop_i_1__0\ : label is "soft_lutpair127";
begin
  \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0\(2 downto 0) <= \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(2 downto 0);
  \GEN_FOR_FLUSH.fsize_err_reg_0\ <= \^gen_for_flush.fsize_err_reg_0\;
  \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ <= \^gen_for_flush.s2mm_fsize_more_or_sof_late_bit_reg_0\;
  \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0\(4 downto 0) <= \^m_gen_dmacr_register.dmacr_i_reg[14]_0\(4 downto 0);
  \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ <= \^s2mm_err_for_irq.dma_interr_minus_frame_errors_reg_0\;
  dly_irq_reg_0 <= \^dly_irq_reg_0\;
  dma_decerr_reg_0 <= \^dma_decerr_reg_0\;
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  dma_slverr_reg_0 <= \^dma_slverr_reg_0\;
  \dmacr_i_reg[2]_0\ <= \^dmacr_i_reg[2]_0\;
  err_irq_reg_0 <= \^err_irq_reg_0\;
  halted_reg_0 <= \^halted_reg_0\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  lsize_err_reg_0 <= \^lsize_err_reg_0\;
  lsize_more_err_reg_0 <= \^lsize_more_err_reg_0\;
  p_12_out <= \^p_12_out\;
  p_4_out <= \^p_4_out\;
  prmry_resetn_i_reg <= \^prmry_resetn_i_reg\;
  reset_counts <= \^reset_counts\;
  s2mm_dmacr(19 downto 0) <= \^s2mm_dmacr\(19 downto 0);
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(0),
      Q => dma_irq_mask_i(0),
      R => SS(0)
    );
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(1),
      Q => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(0),
      R => SS(0)
    );
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(2),
      Q => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(1),
      R => SS(0)
    );
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(3),
      Q => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(2),
      R => SS(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(19),
      Q => \^s2mm_dmacr\(12),
      R => SS(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(20),
      Q => \^s2mm_dmacr\(13),
      R => SS(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(21),
      Q => \^s2mm_dmacr\(14),
      R => SS(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(22),
      Q => \^s2mm_dmacr\(15),
      R => SS(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(23),
      Q => \^s2mm_dmacr\(16),
      R => SS(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(24),
      Q => \^s2mm_dmacr\(17),
      R => SS(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(25),
      Q => \^s2mm_dmacr\(18),
      R => SS(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(26),
      Q => \^s2mm_dmacr\(19),
      R => SS(0)
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_15_out,
      Q => irqdelay_wren_i,
      R => SS(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(11),
      Q => \^s2mm_dmacr\(4),
      S => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_1\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(12),
      Q => \^s2mm_dmacr\(5),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_1\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(13),
      Q => \^s2mm_dmacr\(6),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_1\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(14),
      Q => \^s2mm_dmacr\(7),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_1\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(15),
      Q => \^s2mm_dmacr\(8),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_1\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(16),
      Q => \^s2mm_dmacr\(9),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_1\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(17),
      Q => \^s2mm_dmacr\(10),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_1\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(18),
      Q => \^s2mm_dmacr\(11),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_1\(0)
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \^s2mm_dmacr\(10),
      I1 => D(17),
      I2 => \^s2mm_dmacr\(11),
      I3 => D(18),
      I4 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0\,
      I5 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^s2mm_dmacr\(6),
      I1 => D(13),
      I2 => \^s2mm_dmacr\(5),
      I3 => D(12),
      I4 => D(11),
      I5 => \^s2mm_dmacr\(4),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^s2mm_dmacr\(8),
      I1 => D(15),
      I2 => \^s2mm_dmacr\(9),
      I3 => D(16),
      I4 => D(14),
      I5 => \^s2mm_dmacr\(7),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_14_out,
      Q => irqthresh_wren_i,
      R => SS(0)
    );
\GEN_FOR_FLUSH.fsize_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FOR_FLUSH.fsize_err_reg_1\,
      Q => \^gen_for_flush.fsize_err_reg_0\,
      R => SS(0)
    );
\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1\,
      Q => \^gen_for_flush.s2mm_fsize_more_or_sof_late_bit_reg_0\,
      R => SS(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \^prmry_resetn_i_reg\,
      I1 => s2mm_vid2cdc_packet_sof,
      I2 => ch2_delay_cnt_en,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\(0),
      I4 => \^reset_counts\,
      I5 => irqdelay_wren_i,
      O => \^p_4_out\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0\,
      I1 => s_axis_cmd_tvalid_reg,
      I2 => ch2_dly_irq_set,
      I3 => \^dly_irq_reg_0\,
      I4 => \^halted_reg_0\,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\,
      O => \^prmry_resetn_i_reg\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^s2mm_dmacr\(16),
      I1 => \^s2mm_dmacr\(17),
      I2 => \^s2mm_dmacr\(14),
      I3 => \^s2mm_dmacr\(15),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^s2mm_dmacr\(13),
      I1 => \^s2mm_dmacr\(12),
      I2 => \^s2mm_dmacr\(18),
      I3 => \^s2mm_dmacr\(19),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_4_out\,
      I1 => \^p_12_out\,
      O => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000002"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\,
      I4 => Q(6),
      I5 => \^s2mm_dmacr\(18),
      O => \^p_12_out\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^s2mm_dmacr\(17),
      I1 => Q(5),
      I2 => Q(1),
      I3 => \^s2mm_dmacr\(13),
      I4 => Q(0),
      I5 => \^s2mm_dmacr\(12),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFFFBA"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0\,
      I1 => Q(2),
      I2 => \^s2mm_dmacr\(14),
      I3 => Q(3),
      I4 => \^s2mm_dmacr\(15),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^s2mm_dmacr\(19),
      I1 => Q(7),
      I2 => Q(4),
      I3 => \^s2mm_dmacr\(16),
      I4 => Q(2),
      I5 => \^s2mm_dmacr\(14),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000D000D000D"
    )
        port map (
      I0 => s2mm_tstvect_fsync,
      I1 => s2mm_valid_frame_sync,
      I2 => \^reset_counts\,
      I3 => irqthresh_wren_i,
      I4 => \^m_gen_dmacr_register.dmacr_i_reg[14]_0\(3),
      I5 => ch2_dly_irq_set,
      O => \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg\
    );
\GEN_NOSYNCEN_BIT.dmacr_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(10),
      Q => \^s2mm_dmacr\(3),
      R => SS(0)
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444004440404040"
    )
        port map (
      I0 => \^halted_reg_0\,
      I1 => s_axis_cmd_tvalid_reg,
      I2 => s2mm_prmtr_updt_complete,
      I3 => s_fsync_d2,
      I4 => s_fsync_d1,
      I5 => prmtr_update_complete,
      O => halted_reg_1
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]\(0),
      I1 => valid_frame_sync_d2,
      I2 => \^s2mm_dmacr\(1),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]_0\,
      O => \ptr_ref_i_reg[2]\(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => s_axis_cmd_tvalid_reg,
      I1 => \^halted_reg_0\,
      I2 => initial_frame,
      I3 => \^s2mm_dmacr\(1),
      O => prmry_resetn_i_reg_0(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s2mm_dmacr\(3),
      I1 => repeat_frame,
      O => \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]_0\
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(7),
      Q => \^m_gen_dmacr_register.dmacr_i_reg[14]_0\(2),
      R => SS(0)
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(8),
      Q => \^m_gen_dmacr_register.dmacr_i_reg[14]_0\(3),
      R => SS(0)
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(9),
      Q => \^m_gen_dmacr_register.dmacr_i_reg[14]_0\(4),
      R => SS(0)
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(4),
      Q => \^s2mm_dmacr\(2),
      R => SS(0)
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(5),
      Q => \^m_gen_dmacr_register.dmacr_i_reg[14]_0\(0),
      R => SS(0)
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(6),
      Q => \^m_gen_dmacr_register.dmacr_i_reg[14]_0\(1),
      R => SS(0)
    );
\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1\,
      Q => \^s2mm_err_for_irq.dma_interr_minus_frame_errors_reg_0\,
      R => SS(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^dma_interr_reg_0\,
      I1 => \^lsize_err_reg_0\,
      I2 => \^lsize_more_err_reg_0\,
      I3 => \^dma_slverr_reg_0\,
      I4 => \^dma_decerr_reg_0\,
      O => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(0),
      Q => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(0),
      R => SS(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(1),
      Q => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(1),
      R => SS(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(2),
      Q => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(2),
      R => SS(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(3),
      Q => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(3),
      R => SS(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(4),
      Q => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4),
      R => SS(0)
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => dly_irq_reg_1,
      Q => \^dly_irq_reg_0\,
      R => SS(0)
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => dma_decerr_reg_1,
      Q => \^dma_decerr_reg_0\,
      R => SS(0)
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => dma_interr_reg_1,
      Q => \^dma_interr_reg_0\,
      R => SS(0)
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => dma_slverr_reg_1,
      Q => \^dma_slverr_reg_0\,
      R => SS(0)
    );
\dmacr_i[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => s_axis_cmd_tvalid_reg,
      I2 => \dmacr_i[0]_i_2__0_n_0\,
      O => \dmacr_i[0]_i_1__0_n_0\
    );
\dmacr_i[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888FFF"
    )
        port map (
      I0 => \^s2mm_dmacr\(2),
      I1 => s2mm_ioc_irq_set,
      I2 => D(0),
      I3 => s2mm_axi2ip_wrce(0),
      I4 => \^s2mm_dmacr\(0),
      I5 => s2mm_stop,
      O => \dmacr_i[0]_i_2__0_n_0\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \dmacr_i[0]_i_1__0_n_0\,
      Q => \^s2mm_dmacr\(0),
      R => '0'
    );
\dmacr_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(1),
      Q => \^s2mm_dmacr\(1),
      S => SS(0)
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \dmacr_i_reg[2]_1\,
      Q => \^dmacr_i_reg[2]_0\,
      R => '0'
    );
\err_d1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
        port map (
      I0 => err_d1_i_2_n_0,
      I1 => err_d1_i_3_n_0,
      I2 => \^gen_for_flush.fsize_err_reg_0\,
      I3 => dma_irq_mask_i(0),
      I4 => \^s2mm_err_for_irq.dma_interr_minus_frame_errors_reg_0\,
      O => err
    );
err_d1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(2),
      I1 => \^lsize_more_err_reg_0\,
      I2 => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(0),
      I3 => \^lsize_err_reg_0\,
      O => err_d1_i_2_n_0
    );
err_d1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(1),
      I1 => \^gen_for_flush.s2mm_fsize_more_or_sof_late_bit_reg_0\,
      I2 => \^dma_slverr_reg_0\,
      I3 => \^dma_decerr_reg_0\,
      O => err_d1_i_3_n_0
    );
err_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => err,
      Q => err_d1,
      R => SS(0)
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2222"
    )
        port map (
      I0 => err,
      I1 => err_d1,
      I2 => D(9),
      I3 => s2mm_axi2ip_wrce(1),
      I4 => \^err_irq_reg_0\,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => \^err_irq_reg_0\,
      R => SS(0)
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => halted_reg_3,
      Q => \^halted_reg_0\,
      R => '0'
    );
\introut_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => s_axis_cmd_tvalid_reg,
      I2 => \introut_i_2__0_n_0\,
      O => \introut_i_1__0_n_0\
    );
\introut_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \^m_gen_dmacr_register.dmacr_i_reg[14]_0\(2),
      I1 => \^ioc_irq_reg_0\,
      I2 => \^m_gen_dmacr_register.dmacr_i_reg[14]_0\(3),
      I3 => \^dly_irq_reg_0\,
      I4 => \^err_irq_reg_0\,
      I5 => \^m_gen_dmacr_register.dmacr_i_reg[14]_0\(4),
      O => \introut_i_2__0_n_0\
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \introut_i_1__0_n_0\,
      Q => s2mm_ip2axi_introut,
      R => '0'
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ioc_irq_reg_1,
      Q => \^ioc_irq_reg_0\,
      R => SS(0)
    );
\ip2axi_rddata_int_inferred_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => \^s2mm_dmacr\(0),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \^halted_reg_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(1),
      I4 => dma_irq_mask_i(0),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2),
      O => \dmacr_i_reg[0]_0\
    );
lsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => lsize_err_reg_1,
      Q => \^lsize_err_reg_0\,
      R => SS(0)
    );
lsize_more_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => lsize_more_err_reg_1,
      Q => \^lsize_more_err_reg_0\,
      R => SS(0)
    );
reset_counts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => reset_counts_reg_0,
      Q => \^reset_counts\,
      R => '0'
    );
\s_axis_cmd_tdata[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^halted_reg_0\,
      I1 => s_axis_cmd_tvalid_reg,
      O => halted_reg_2(0)
    );
\s_soft_reset_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => prmry_in,
      I2 => s2mm_halt_cmplt,
      I3 => halt_reset,
      O => s_soft_reset_i0
    );
\stop_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => dma_err,
      O => stop_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    M_VALID : out STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err : out STD_LOGIC;
    s2mm_fsync_int : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]\ : out STD_LOGIC;
    sig_last_reg_out_reg_0 : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\ : out STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg\ : out STD_LOGIC;
    s2mm_tuser_fsync_top20_out : out STD_LOGIC;
    s2mm_fsize_more_or_sof_late_s : out STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_19_in : out STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg\ : out STD_LOGIC;
    strm_not_finished_no_dwidth : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    sig_m_valid_dup_reg_0 : out STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    delay_s2mm_fsync_core_till_mmap_done_flag : in STD_LOGIC;
    s_axis_s2mm_tuser_d1 : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    minusOp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s2mm_dmac2cdc_fsync_out : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[1]\ : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[1]_0\ : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[1]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    full : in STD_LOGIC;
    s2mm_axis_linebuf_reset_out_inv : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg\ : in STD_LOGIC;
    s2mm_fsize_mismatch_err : in STD_LOGIC;
    s2mm_fsize_less_err_flag_10 : in STD_LOGIC;
    s2mm_tuser_to_fsync_out : in STD_LOGIC;
    d_tready_before_fsync_clr_flag1 : in STD_LOGIC;
    d_tready_before_fsync : in STD_LOGIC;
    d_tready_sof_late : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tready_signal : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf is
  signal \^gen_sprt_for_s2mm.gen_flush_sof_tready.d_tready_before_fsync_reg\ : STD_LOGIC;
  signal \^gen_sprt_for_s2mm.gen_no_axis_s2mm_dwidth_conv.vsize_counter_no_dwidth_reg[0]\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal p_97_out : STD_LOGIC;
  signal \^s2mm_tuser_fsync_top20_out\ : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sig_last_reg_out_reg_0\ : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__3_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_reset_reg : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__3_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_user_skid_mux_out : STD_LOGIC;
  signal sig_user_skid_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[9]_i_1\ : label is "soft_lutpair77";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg\ <= \^gen_sprt_for_s2mm.gen_flush_sof_tready.d_tready_before_fsync_reg\;
  \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]\ <= \^gen_sprt_for_s2mm.gen_no_axis_s2mm_dwidth_conv.vsize_counter_no_dwidth_reg[0]\;
  M_VALID <= sig_m_valid_out;
  din(32 downto 0) <= \^din\(32 downto 0);
  s2mm_tuser_fsync_top20_out <= \^s2mm_tuser_fsync_top20_out\;
  s_axis_s2mm_tready <= sig_s_ready_out;
  sig_last_reg_out_reg_0 <= \^sig_last_reg_out_reg_0\;
  sig_m_valid_dup_reg_0 <= sig_m_valid_dup;
\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08088808"
    )
        port map (
      I0 => \^gen_sprt_for_s2mm.gen_flush_sof_tready.d_tready_before_fsync_reg\,
      I1 => sig_m_valid_out,
      I2 => s2mm_fsize_less_err_flag_10,
      I3 => p_97_out,
      I4 => s_axis_s2mm_tuser_d1,
      O => s2mm_fsize_more_or_sof_late_s
    );
\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888F8888"
    )
        port map (
      I0 => d_tready_before_fsync,
      I1 => d_tready_before_fsync_clr_flag1,
      I2 => \^s2mm_tuser_fsync_top20_out\,
      I3 => s2mm_tuser_to_fsync_out,
      I4 => d_tready_sof_late,
      I5 => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg\,
      O => \^gen_sprt_for_s2mm.gen_flush_sof_tready.d_tready_before_fsync_reg\
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => delay_s2mm_fsync_core_till_mmap_done_flag,
      I1 => s_axis_s2mm_tuser_d1,
      I2 => p_97_out,
      I3 => sig_m_valid_out,
      I4 => s2mm_dmacr(0),
      O => drop_fsync_d_pulse_gen_fsize_less_err
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s2mm_dmacr(0),
      I1 => sig_m_valid_out,
      I2 => p_97_out,
      I3 => s_axis_s2mm_tuser_d1,
      O => s2mm_fsync_int
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888888888"
    )
        port map (
      I0 => \out\,
      I1 => delay_s2mm_fsync_core_till_mmap_done_flag,
      I2 => s_axis_s2mm_tuser_d1,
      I3 => p_97_out,
      I4 => sig_m_valid_out,
      I5 => s2mm_dmacr(0),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s_axis_s2mm_tuser_d1,
      I1 => p_97_out,
      I2 => sig_m_valid_out,
      O => \^s2mm_tuser_fsync_top20_out\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E000E0E0E0"
    )
        port map (
      I0 => s2mm_fsize_mismatch_err,
      I1 => s2mm_fsize_less_err_flag_10,
      I2 => \out\,
      I3 => sig_m_valid_out,
      I4 => p_97_out,
      I5 => s_axis_s2mm_tuser_d1,
      O => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg\,
      I1 => p_97_out,
      I2 => sig_m_valid_out,
      I3 => \out\,
      I4 => d_tready_before_fsync_clr_flag1,
      I5 => d_tready_sof_late,
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => s2mm_tuser_to_fsync_out,
      I1 => \^s2mm_tuser_fsync_top20_out\,
      I2 => d_tready_before_fsync_clr_flag1,
      I3 => \out\,
      I4 => s2mm_dmac2cdc_fsync_out,
      O => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_97_out,
      I1 => sig_m_valid_out,
      O => p_19_in
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_sprt_for_s2mm.gen_no_axis_s2mm_dwidth_conv.vsize_counter_no_dwidth_reg[0]\,
      I1 => s2mm_dmac2cdc_fsync_out,
      O => strm_not_finished_no_dwidth
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(9),
      I1 => \^gen_sprt_for_s2mm.gen_no_axis_s2mm_dwidth_conv.vsize_counter_no_dwidth_reg[0]\,
      I2 => Q(9),
      I3 => s2mm_dmac2cdc_fsync_out,
      O => D(9)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(10),
      I1 => \^gen_sprt_for_s2mm.gen_no_axis_s2mm_dwidth_conv.vsize_counter_no_dwidth_reg[0]\,
      I2 => Q(10),
      I3 => s2mm_dmac2cdc_fsync_out,
      O => D(10)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00FFFFBF00BF00"
    )
        port map (
      I0 => s_axis_s2mm_tuser_d1,
      I1 => p_97_out,
      I2 => sig_m_valid_out,
      I3 => s2mm_fsize_less_err_flag_10,
      I4 => s2mm_dmac2cdc_fsync_out,
      I5 => s2mm_axis_linebuf_reset_out_inv,
      O => SR(0)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(11),
      I1 => \^gen_sprt_for_s2mm.gen_no_axis_s2mm_dwidth_conv.vsize_counter_no_dwidth_reg[0]\,
      I2 => Q(11),
      I3 => s2mm_dmac2cdc_fsync_out,
      O => D(11)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^din\(32),
      I1 => sig_m_valid_out,
      I2 => full,
      I3 => s2mm_axis_linebuf_reset_out_inv,
      I4 => s2mm_dmac2cdc_fsync_out,
      I5 => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg\,
      O => \^sig_last_reg_out_reg_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[1]\,
      I1 => \^sig_last_reg_out_reg_0\,
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[1]_0\,
      I3 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[1]_1\(0),
      I4 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[1]_1\(1),
      I5 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[1]_1\(2),
      O => \^gen_sprt_for_s2mm.gen_no_axis_s2mm_dwidth_conv.vsize_counter_no_dwidth_reg[0]\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(0),
      I1 => \^gen_sprt_for_s2mm.gen_no_axis_s2mm_dwidth_conv.vsize_counter_no_dwidth_reg[0]\,
      I2 => Q(0),
      I3 => s2mm_dmac2cdc_fsync_out,
      O => D(0)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(1),
      I1 => \^gen_sprt_for_s2mm.gen_no_axis_s2mm_dwidth_conv.vsize_counter_no_dwidth_reg[0]\,
      I2 => Q(1),
      I3 => s2mm_dmac2cdc_fsync_out,
      O => D(1)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(2),
      I1 => \^gen_sprt_for_s2mm.gen_no_axis_s2mm_dwidth_conv.vsize_counter_no_dwidth_reg[0]\,
      I2 => Q(2),
      I3 => s2mm_dmac2cdc_fsync_out,
      O => D(2)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(3),
      I1 => \^gen_sprt_for_s2mm.gen_no_axis_s2mm_dwidth_conv.vsize_counter_no_dwidth_reg[0]\,
      I2 => Q(3),
      I3 => s2mm_dmac2cdc_fsync_out,
      O => D(3)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(4),
      I1 => \^gen_sprt_for_s2mm.gen_no_axis_s2mm_dwidth_conv.vsize_counter_no_dwidth_reg[0]\,
      I2 => Q(4),
      I3 => s2mm_dmac2cdc_fsync_out,
      O => D(4)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(5),
      I1 => \^gen_sprt_for_s2mm.gen_no_axis_s2mm_dwidth_conv.vsize_counter_no_dwidth_reg[0]\,
      I2 => Q(5),
      I3 => s2mm_dmac2cdc_fsync_out,
      O => D(5)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(6),
      I1 => \^gen_sprt_for_s2mm.gen_no_axis_s2mm_dwidth_conv.vsize_counter_no_dwidth_reg[0]\,
      I2 => Q(6),
      I3 => s2mm_dmac2cdc_fsync_out,
      O => D(6)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(7),
      I1 => \^gen_sprt_for_s2mm.gen_no_axis_s2mm_dwidth_conv.vsize_counter_no_dwidth_reg[0]\,
      I2 => Q(7),
      I3 => s2mm_dmac2cdc_fsync_out,
      O => D(7)
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(8),
      I1 => \^gen_sprt_for_s2mm.gen_no_axis_s2mm_dwidth_conv.vsize_counter_no_dwidth_reg[0]\,
      I2 => Q(8),
      I3 => s2mm_dmac2cdc_fsync_out,
      O => D(8)
    );
s_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => full,
      I2 => s2mm_halt,
      I3 => s2mm_dmac2cdc_fsync_out,
      I4 => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg\,
      O => s_valid0
    );
\sig_data_reg_out[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(0),
      I1 => s_axis_s2mm_tdata(0),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(10),
      I1 => s_axis_s2mm_tdata(10),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(11),
      I1 => s_axis_s2mm_tdata(11),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(12),
      I1 => s_axis_s2mm_tdata(12),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(13),
      I1 => s_axis_s2mm_tdata(13),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(14),
      I1 => s_axis_s2mm_tdata(14),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(15),
      I1 => s_axis_s2mm_tdata(15),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(16),
      I1 => s_axis_s2mm_tdata(16),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(17),
      I1 => s_axis_s2mm_tdata(17),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(18),
      I1 => s_axis_s2mm_tdata(18),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(19),
      I1 => s_axis_s2mm_tdata(19),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(1),
      I1 => s_axis_s2mm_tdata(1),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(20),
      I1 => s_axis_s2mm_tdata(20),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(21),
      I1 => s_axis_s2mm_tdata(21),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(22),
      I1 => s_axis_s2mm_tdata(22),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(23),
      I1 => s_axis_s2mm_tdata(23),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(24),
      I1 => s_axis_s2mm_tdata(24),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(25),
      I1 => s_axis_s2mm_tdata(25),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(26),
      I1 => s_axis_s2mm_tdata(26),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(27),
      I1 => s_axis_s2mm_tdata(27),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(28),
      I1 => s_axis_s2mm_tdata(28),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(29),
      I1 => s_axis_s2mm_tdata(29),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(2),
      I1 => s_axis_s2mm_tdata(2),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(30),
      I1 => s_axis_s2mm_tdata(30),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(31),
      I1 => s_axis_s2mm_tdata(31),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(3),
      I1 => s_axis_s2mm_tdata(3),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(4),
      I1 => s_axis_s2mm_tdata(4),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(5),
      I1 => s_axis_s2mm_tdata(5),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(6),
      I1 => s_axis_s2mm_tdata(6),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(7),
      I1 => s_axis_s2mm_tdata(7),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(8),
      I1 => s_axis_s2mm_tdata(8),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(9),
      I1 => s_axis_s2mm_tdata(9),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(0),
      Q => \^din\(0),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(10),
      Q => \^din\(10),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(11),
      Q => \^din\(11),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(12),
      Q => \^din\(12),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(13),
      Q => \^din\(13),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(14),
      Q => \^din\(14),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(15),
      Q => \^din\(15),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(16),
      Q => \^din\(16),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(17),
      Q => \^din\(17),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(18),
      Q => \^din\(18),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(19),
      Q => \^din\(19),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(1),
      Q => \^din\(1),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(20),
      Q => \^din\(20),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(21),
      Q => \^din\(21),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(22),
      Q => \^din\(22),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(23),
      Q => \^din\(23),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(24),
      Q => \^din\(24),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(25),
      Q => \^din\(25),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(26),
      Q => \^din\(26),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(27),
      Q => \^din\(27),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(28),
      Q => \^din\(28),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(29),
      Q => \^din\(29),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(2),
      Q => \^din\(2),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(30),
      Q => \^din\(30),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(31),
      Q => \^din\(31),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(3),
      Q => \^din\(3),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(4),
      Q => \^din\(4),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(5),
      Q => \^din\(5),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(6),
      Q => \^din\(6),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(7),
      Q => \^din\(7),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(8),
      Q => \^din\(8),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(9),
      Q => \^din\(9),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(0),
      Q => sig_data_skid_reg(0),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(10),
      Q => sig_data_skid_reg(10),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(11),
      Q => sig_data_skid_reg(11),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(12),
      Q => sig_data_skid_reg(12),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(13),
      Q => sig_data_skid_reg(13),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(14),
      Q => sig_data_skid_reg(14),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(15),
      Q => sig_data_skid_reg(15),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(16),
      Q => sig_data_skid_reg(16),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(17),
      Q => sig_data_skid_reg(17),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(18),
      Q => sig_data_skid_reg(18),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(19),
      Q => sig_data_skid_reg(19),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(1),
      Q => sig_data_skid_reg(1),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(20),
      Q => sig_data_skid_reg(20),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(21),
      Q => sig_data_skid_reg(21),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(22),
      Q => sig_data_skid_reg(22),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(23),
      Q => sig_data_skid_reg(23),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(24),
      Q => sig_data_skid_reg(24),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(25),
      Q => sig_data_skid_reg(25),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(26),
      Q => sig_data_skid_reg(26),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(27),
      Q => sig_data_skid_reg(27),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(28),
      Q => sig_data_skid_reg(28),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(29),
      Q => sig_data_skid_reg(29),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(2),
      Q => sig_data_skid_reg(2),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(30),
      Q => sig_data_skid_reg(30),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(31),
      Q => sig_data_skid_reg(31),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(3),
      Q => sig_data_skid_reg(3),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(4),
      Q => sig_data_skid_reg(4),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(5),
      Q => sig_data_skid_reg(5),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(6),
      Q => sig_data_skid_reg(6),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(7),
      Q => sig_data_skid_reg(7),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(8),
      Q => sig_data_skid_reg(8),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(9),
      Q => sig_data_skid_reg(9),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_last_reg_out_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tlast,
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_last_skid_mux_out,
      Q => \^din\(32),
      R => s2mm_axis_linebuf_reset_out_inv
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tlast,
      Q => sig_last_skid_reg,
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_m_valid_dup_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF2A"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => s_axis_s2mm_tready_signal,
      I2 => sig_s_ready_dup,
      I3 => s_axis_s2mm_tvalid,
      I4 => sig_reset_reg,
      I5 => s2mm_axis_linebuf_reset_out_inv,
      O => \sig_m_valid_dup_i_1__3_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__3_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__3_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s2mm_axis_linebuf_reset_out_inv,
      Q => sig_reset_reg,
      R => '0'
    );
\sig_s_ready_dup_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBFAA"
    )
        port map (
      I0 => s_axis_s2mm_tready_signal,
      I1 => sig_m_valid_dup,
      I2 => s_axis_s2mm_tvalid,
      I3 => sig_s_ready_dup,
      I4 => sig_reset_reg,
      I5 => s2mm_axis_linebuf_reset_out_inv,
      O => \sig_s_ready_dup_i_1__3_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__3_n_0\,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__3_n_0\,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_user_reg_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tuser(0),
      I1 => sig_s_ready_dup,
      I2 => sig_user_skid_reg,
      O => sig_user_skid_mux_out
    );
\sig_user_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_user_skid_mux_out,
      Q => p_97_out,
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_user_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tuser(0),
      Q => sig_user_skid_reg,
      R => s2mm_axis_linebuf_reset_out_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf_51 is
  port (
    \out\ : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : out STD_LOGIC;
    m_axis_mm2s_tready_0 : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_fifo_ainit_nosync : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 33 downto 0 );
    empty : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    mm2s_axis_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf_51 : entity is "axi_vdma_skid_buf";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf_51 is
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__2_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_reset_reg : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__2_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_user_skid_mux_out : STD_LOGIC;
  signal sig_user_skid_reg : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \out\ <= sig_m_valid_out;
\s_valid_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_m_valid_out,
      I2 => mm2s_axis_resetn,
      O => m_axis_mm2s_tready_0
    );
\sig_data_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axis_mm2s_tdata(0),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axis_mm2s_tdata(10),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axis_mm2s_tdata(11),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axis_mm2s_tdata(12),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axis_mm2s_tdata(13),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axis_mm2s_tdata(14),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axis_mm2s_tdata(15),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axis_mm2s_tdata(16),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axis_mm2s_tdata(17),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axis_mm2s_tdata(18),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axis_mm2s_tdata(19),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axis_mm2s_tdata(1),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axis_mm2s_tdata(20),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axis_mm2s_tdata(21),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axis_mm2s_tdata(22),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axis_mm2s_tdata(23),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axis_mm2s_tdata(24),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axis_mm2s_tdata(25),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axis_mm2s_tdata(26),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axis_mm2s_tdata(27),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axis_mm2s_tdata(28),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axis_mm2s_tdata(29),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axis_mm2s_tdata(2),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axis_mm2s_tdata(30),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axis_mm2s_tdata(31),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axis_mm2s_tdata(3),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axis_mm2s_tdata(4),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axis_mm2s_tdata(5),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axis_mm2s_tdata(6),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axis_mm2s_tdata(7),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axis_mm2s_tdata(8),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axis_mm2s_tdata(9),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(0),
      Q => sig_data_skid_reg(0),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(10),
      Q => sig_data_skid_reg(10),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(11),
      Q => sig_data_skid_reg(11),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(12),
      Q => sig_data_skid_reg(12),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(13),
      Q => sig_data_skid_reg(13),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(14),
      Q => sig_data_skid_reg(14),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(15),
      Q => sig_data_skid_reg(15),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(16),
      Q => sig_data_skid_reg(16),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(17),
      Q => sig_data_skid_reg(17),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(18),
      Q => sig_data_skid_reg(18),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(19),
      Q => sig_data_skid_reg(19),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(1),
      Q => sig_data_skid_reg(1),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(20),
      Q => sig_data_skid_reg(20),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(21),
      Q => sig_data_skid_reg(21),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(22),
      Q => sig_data_skid_reg(22),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(23),
      Q => sig_data_skid_reg(23),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(24),
      Q => sig_data_skid_reg(24),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(25),
      Q => sig_data_skid_reg(25),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(26),
      Q => sig_data_skid_reg(26),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(27),
      Q => sig_data_skid_reg(27),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(28),
      Q => sig_data_skid_reg(28),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(29),
      Q => sig_data_skid_reg(29),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(2),
      Q => sig_data_skid_reg(2),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(30),
      Q => sig_data_skid_reg(30),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(31),
      Q => sig_data_skid_reg(31),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(3),
      Q => sig_data_skid_reg(3),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(4),
      Q => sig_data_skid_reg(4),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(5),
      Q => sig_data_skid_reg(5),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(6),
      Q => sig_data_skid_reg(6),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(7),
      Q => sig_data_skid_reg(7),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(8),
      Q => sig_data_skid_reg(8),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(9),
      Q => sig_data_skid_reg(9),
      R => m_axis_fifo_ainit_nosync
    );
\sig_last_reg_out_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(32),
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axis_mm2s_tlast,
      R => m_axis_fifo_ainit_nosync
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(32),
      Q => sig_last_skid_reg,
      R => m_axis_fifo_ainit_nosync
    );
\sig_m_valid_dup_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005DDD"
    )
        port map (
      I0 => empty,
      I1 => sig_m_valid_dup,
      I2 => m_axis_mm2s_tready,
      I3 => sig_s_ready_dup,
      I4 => m_axis_fifo_ainit_nosync,
      I5 => sig_reset_reg,
      O => \sig_m_valid_dup_i_1__2_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__2_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__2_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => m_axis_fifo_ainit_nosync,
      Q => sig_reset_reg,
      R => '0'
    );
\sig_s_ready_dup_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFA2"
    )
        port map (
      I0 => sig_s_ready_dup,
      I1 => sig_m_valid_dup,
      I2 => empty,
      I3 => m_axis_mm2s_tready,
      I4 => sig_reset_reg,
      I5 => m_axis_fifo_ainit_nosync,
      O => \sig_s_ready_dup_i_1__2_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_user_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(33),
      I1 => sig_s_ready_dup,
      I2 => sig_user_skid_reg,
      O => sig_user_skid_mux_out
    );
\sig_user_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_user_skid_mux_out,
      Q => m_axis_mm2s_tuser(0),
      R => m_axis_fifo_ainit_nosync
    );
\sig_user_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(33),
      Q => sig_user_skid_reg,
      R => m_axis_fifo_ainit_nosync
    );
xpm_fifo_sync_inst_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm is
  port (
    tstvect_fsync_d2 : out STD_LOGIC;
    frame_sync_reg : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ : out STD_LOGIC;
    zero_hsize_err : out STD_LOGIC;
    zero_vsize_err : out STD_LOGIC;
    axis_data_available : out STD_LOGIC;
    load_new_addr : out STD_LOGIC;
    p_39_out : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 48 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    zero_hsize_err0 : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\ : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dmacntrl_cs_reg[1]_0\ : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    p_78_out : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    zero_vsize_err1 : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    \cmnds_queued_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacntrl_ns0__3\ : in STD_LOGIC;
    \GEN_FREE_RUN_MODE.frame_sync_out_reg\ : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    crnt_start_address : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dma_interr_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_interr_reg_0 : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[2]_0\ : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cmnds_queued_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm is
  signal \FSM_sequential_dmacntrl_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_7_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \^gen_normal_dm_command.cmnd_wr_i_reg_0\ : STD_LOGIC;
  signal \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[19]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[19]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[19]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[19]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_6_n_0\ : STD_LOGIC;
  signal \^vflip_disable.dm_address_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \^axis_data_available\ : STD_LOGIC;
  signal cmnd_idle : STD_LOGIC;
  signal \cmnds_queued[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_2_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_3_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_4_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_5_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_6_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_2_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_4_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_5_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_6_n_0\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \cmnds_queued_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dm_address : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal dmacntrl_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dmacntrl_ns4 : STD_LOGIC;
  signal frame_sync_d3 : STD_LOGIC;
  signal \^frame_sync_reg\ : STD_LOGIC;
  signal \^load_new_addr\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \minusOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal minusOp_carry_i_1_n_0 : STD_LOGIC;
  signal minusOp_carry_i_2_n_0 : STD_LOGIC;
  signal minusOp_carry_i_3_n_0 : STD_LOGIC;
  signal minusOp_carry_i_4_n_0 : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal tstvect_fsync_d1 : STD_LOGIC;
  signal \^tstvect_fsync_d2\ : STD_LOGIC;
  signal vert_count : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \vert_count[12]_i_1_n_0\ : STD_LOGIC;
  signal write_cmnd_cmb : STD_LOGIC;
  signal \^zero_hsize_err\ : STD_LOGIC;
  signal \^zero_vsize_err\ : STD_LOGIC;
  signal zero_vsize_err0 : STD_LOGIC;
  signal \NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[2]_i_4\ : label is "soft_lutpair16";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[0]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[1]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[2]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \GEN_FREE_RUN_MODE.frame_sync_out_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SLAVE_MODE_FRAME_CNT.tstvect_fsync_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cmnds_queued[0]_i_1\ : label is "soft_lutpair17";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \cmnds_queued_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cmnds_queued_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[0]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[10]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[11]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[12]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[13]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[14]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[15]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[1]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[23]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[2]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[32]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[33]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[34]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[35]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[36]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[37]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[38]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[39]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[3]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[40]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[41]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[42]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[43]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[44]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[45]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[46]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[47]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[48]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[49]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[4]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[50]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[51]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[52]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[53]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[54]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[55]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[56]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[57]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[58]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[59]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[5]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[60]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[61]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[62]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_3__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[6]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[7]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[8]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[9]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \vert_count[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \vert_count[10]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \vert_count[11]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \vert_count[12]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \vert_count[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \vert_count[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \vert_count[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \vert_count[5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \vert_count[6]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \vert_count[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \vert_count[8]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \vert_count[9]_i_1\ : label is "soft_lutpair21";
begin
  \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ <= \^gen_normal_dm_command.cmnd_wr_i_reg_0\;
  \VFLIP_DISABLE.dm_address_reg[15]_0\(15 downto 0) <= \^vflip_disable.dm_address_reg[15]_0\(15 downto 0);
  axis_data_available <= \^axis_data_available\;
  frame_sync_reg <= \^frame_sync_reg\;
  load_new_addr <= \^load_new_addr\;
  tstvect_fsync_d2 <= \^tstvect_fsync_d2\;
  zero_hsize_err <= \^zero_hsize_err\;
  zero_vsize_err <= \^zero_vsize_err\;
\FSM_sequential_dmacntrl_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50FFFF3F300000"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs_reg[1]_0\,
      I1 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I2 => dmacntrl_cs(2),
      I3 => \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\,
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\,
      I5 => dmacntrl_cs(0),
      O => \FSM_sequential_dmacntrl_cs[0]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BB000000F0FFFF"
    )
        port map (
      I0 => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\,
      I1 => \^axis_data_available\,
      I2 => p_72_out(0),
      I3 => \FSM_sequential_dmacntrl_cs_reg[1]_0\,
      I4 => dmacntrl_cs(1),
      I5 => dmacntrl_cs(0),
      O => \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => dmacntrl_cs(0),
      I1 => \FSM_sequential_dmacntrl_cs_reg[1]_0\,
      I2 => dmacntrl_cs(2),
      I3 => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\,
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\,
      I5 => dmacntrl_cs(1),
      O => \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFF0B000"
    )
        port map (
      I0 => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\,
      I1 => \^axis_data_available\,
      I2 => dmacntrl_cs(1),
      I3 => dmacntrl_cs(0),
      I4 => p_72_out(0),
      I5 => \FSM_sequential_dmacntrl_cs_reg[1]_0\,
      O => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055FFFFC0000000"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I1 => dmacntrl_cs(1),
      I2 => \FSM_sequential_dmacntrl_cs_reg[2]_0\,
      I3 => dmacntrl_cs(0),
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\,
      I5 => dmacntrl_cs(2),
      O => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dmacntrl_ns4,
      I1 => \^frame_sync_reg\,
      I2 => dma_err,
      I3 => p_78_out,
      I4 => mm2s_halt,
      O => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F5E"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => dmacntrl_cs(0),
      I2 => dmacntrl_cs(2),
      I3 => \dmacntrl_ns0__3\,
      O => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\,
      I1 => \FSM_sequential_dmacntrl_cs[2]_i_7_n_0\,
      I2 => vert_count(6),
      I3 => vert_count(7),
      I4 => vert_count(4),
      I5 => vert_count(5),
      O => dmacntrl_ns4
    );
\FSM_sequential_dmacntrl_cs[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => vert_count(11),
      I1 => vert_count(9),
      I2 => vert_count(8),
      I3 => vert_count(12),
      I4 => vert_count(10),
      O => \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vert_count(2),
      I1 => vert_count(3),
      I2 => vert_count(0),
      I3 => vert_count(1),
      O => \FSM_sequential_dmacntrl_cs[2]_i_7_n_0\
    );
\FSM_sequential_dmacntrl_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_dmacntrl_cs[0]_i_1_n_0\,
      Q => dmacntrl_cs(0),
      R => p_0_in
    );
\FSM_sequential_dmacntrl_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\,
      Q => dmacntrl_cs(1),
      R => p_0_in
    );
\FSM_sequential_dmacntrl_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\,
      Q => dmacntrl_cs(2),
      R => p_0_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\,
      I1 => \cmnds_queued_reg__0\(7),
      I2 => \cmnds_queued_reg__0\(6),
      I3 => \cmnds_queued_reg__0\(4),
      I4 => \cmnds_queued_reg__0\(5),
      I5 => cmnd_idle,
      O => p_39_out
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(2),
      I1 => \cmnds_queued_reg__0\(3),
      I2 => \cmnds_queued_reg__0\(0),
      I3 => \cmnds_queued_reg__0\(1),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dmacntrl_cs(0),
      I1 => dmacntrl_cs(2),
      I2 => \dmacntrl_ns0__3\,
      I3 => dmacntrl_cs(1),
      O => cmnd_idle
    );
\GEN_FREE_RUN_MODE.frame_sync_out_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => tstvect_fsync_d1,
      I1 => mask_fsync_out_i,
      I2 => \GEN_FREE_RUN_MODE.frame_sync_out_reg\,
      O => p_2_out
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => write_cmnd_cmb,
      I1 => mm2s_prmry_resetn,
      I2 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => write_cmnd_cmb,
      I1 => mm2s_prmry_resetn,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\,
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      R => '0'
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(16),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(17),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(18),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(19),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(20),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(21),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(22),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(23),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(24),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(25),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(26),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(27),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(28),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(29),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(30),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(31),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      R => p_0_in
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\,
      I1 => \^axis_data_available\,
      I2 => \FSM_sequential_dmacntrl_cs_reg[1]_0\,
      I3 => dmacntrl_cs(2),
      I4 => dmacntrl_cs(0),
      I5 => dmacntrl_cs(1),
      O => write_cmnd_cmb
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => write_cmnd_cmb,
      Q => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      R => p_0_in
    );
\GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => mm2s_prmry_resetn,
      I1 => p_72_out(0),
      I2 => dmacntrl_cs(0),
      I3 => dmacntrl_cs(2),
      I4 => \dmacntrl_ns0__3\,
      I5 => dmacntrl_cs(1),
      O => \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0\
    );
\GEN_NO_STORE_AND_FORWARD.axis_data_available_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0\,
      Q => \^axis_data_available\,
      R => '0'
    );
\I_DMA_REGISTER/dma_interr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFF0"
    )
        port map (
      I0 => dma_interr_reg(0),
      I1 => mm2s_axi2ip_wrce(0),
      I2 => dma_interr_reg_0,
      I3 => \^zero_hsize_err\,
      I4 => \^zero_vsize_err\,
      I5 => dma_interr_reg_1,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\
    );
\SLAVE_MODE_FRAME_CNT.tstvect_fsync_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^tstvect_fsync_d2\,
      I1 => \GEN_FREE_RUN_MODE.frame_sync_out_reg\,
      O => p_4_out
    );
\VFLIP_DISABLE.dm_address[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(3),
      I1 => \^load_new_addr\,
      I2 => dm_address(19),
      O => \VFLIP_DISABLE.dm_address[19]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(2),
      I1 => \^load_new_addr\,
      I2 => dm_address(18),
      O => \VFLIP_DISABLE.dm_address[19]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(1),
      I1 => \^load_new_addr\,
      I2 => dm_address(17),
      O => \VFLIP_DISABLE.dm_address[19]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(0),
      I1 => \^load_new_addr\,
      I2 => dm_address(16),
      O => \VFLIP_DISABLE.dm_address[19]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(7),
      I1 => \^load_new_addr\,
      I2 => dm_address(23),
      O => \VFLIP_DISABLE.dm_address[23]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(6),
      I1 => \^load_new_addr\,
      I2 => dm_address(22),
      O => \VFLIP_DISABLE.dm_address[23]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(5),
      I1 => \^load_new_addr\,
      I2 => dm_address(21),
      O => \VFLIP_DISABLE.dm_address[23]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(4),
      I1 => \^load_new_addr\,
      I2 => dm_address(20),
      O => \VFLIP_DISABLE.dm_address[23]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(11),
      I1 => \^load_new_addr\,
      I2 => dm_address(27),
      O => \VFLIP_DISABLE.dm_address[27]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(10),
      I1 => \^load_new_addr\,
      I2 => dm_address(26),
      O => \VFLIP_DISABLE.dm_address[27]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(9),
      I1 => \^load_new_addr\,
      I2 => dm_address(25),
      O => \VFLIP_DISABLE.dm_address[27]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(8),
      I1 => \^load_new_addr\,
      I2 => dm_address(24),
      O => \VFLIP_DISABLE.dm_address[27]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003008"
    )
        port map (
      I0 => p_72_out(0),
      I1 => dmacntrl_cs(1),
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_cs(0),
      I4 => \FSM_sequential_dmacntrl_cs_reg[1]_0\,
      O => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(15),
      I1 => \^load_new_addr\,
      I2 => dm_address(31),
      O => \VFLIP_DISABLE.dm_address[31]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(14),
      I1 => \^load_new_addr\,
      I2 => dm_address(30),
      O => \VFLIP_DISABLE.dm_address[31]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(13),
      I1 => \^load_new_addr\,
      I2 => dm_address(29),
      O => \VFLIP_DISABLE.dm_address[31]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(12),
      I1 => \^load_new_addr\,
      I2 => dm_address(28),
      O => \VFLIP_DISABLE.dm_address[31]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(0),
      Q => \^vflip_disable.dm_address_reg[15]_0\(0),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(10),
      Q => \^vflip_disable.dm_address_reg[15]_0\(10),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(11),
      Q => \^vflip_disable.dm_address_reg[15]_0\(11),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(12),
      Q => \^vflip_disable.dm_address_reg[15]_0\(12),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(13),
      Q => \^vflip_disable.dm_address_reg[15]_0\(13),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(14),
      Q => \^vflip_disable.dm_address_reg[15]_0\(14),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(15),
      Q => \^vflip_disable.dm_address_reg[15]_0\(15),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7\,
      Q => dm_address(16),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6\,
      Q => dm_address(17),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5\,
      Q => dm_address(18),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4\,
      Q => dm_address(19),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[19]_i_2_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[19]_i_3_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[19]_i_4_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[19]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(1),
      Q => \^vflip_disable.dm_address_reg[15]_0\(1),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7\,
      Q => dm_address(20),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6\,
      Q => dm_address(21),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5\,
      Q => dm_address(22),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4\,
      Q => dm_address(23),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[23]_i_2_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[23]_i_3_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[23]_i_4_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[23]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7\,
      Q => dm_address(24),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6\,
      Q => dm_address(25),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5\,
      Q => dm_address(26),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4\,
      Q => dm_address(27),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[27]_i_2_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[27]_i_3_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[27]_i_4_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[27]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7\,
      Q => dm_address(28),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6\,
      Q => dm_address(29),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(2),
      Q => \^vflip_disable.dm_address_reg[15]_0\(2),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5\,
      Q => dm_address(30),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4\,
      Q => dm_address(31),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0\,
      CO(3) => \NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[31]_i_3_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[31]_i_4_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[31]_i_5_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[31]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(3),
      Q => \^vflip_disable.dm_address_reg[15]_0\(3),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(4),
      Q => \^vflip_disable.dm_address_reg[15]_0\(4),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(5),
      Q => \^vflip_disable.dm_address_reg[15]_0\(5),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(6),
      Q => \^vflip_disable.dm_address_reg[15]_0\(6),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(7),
      Q => \^vflip_disable.dm_address_reg[15]_0\(7),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(8),
      Q => \^vflip_disable.dm_address_reg[15]_0\(8),
      R => p_0_in
    );
\VFLIP_DISABLE.dm_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(9),
      Q => \^vflip_disable.dm_address_reg[15]_0\(9),
      R => p_0_in
    );
\cmnds_queued[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(0),
      O => \cmnds_queued[0]_i_1_n_0\
    );
\cmnds_queued[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(1),
      O => \cmnds_queued[4]_i_2_n_0\
    );
\cmnds_queued[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(3),
      I1 => \cmnds_queued_reg__0\(4),
      O => \cmnds_queued[4]_i_3_n_0\
    );
\cmnds_queued[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(2),
      I1 => \cmnds_queued_reg__0\(3),
      O => \cmnds_queued[4]_i_4_n_0\
    );
\cmnds_queued[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(1),
      I1 => \cmnds_queued_reg__0\(2),
      O => \cmnds_queued[4]_i_5_n_0\
    );
\cmnds_queued[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A655"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(1),
      I1 => p_58_out,
      I2 => \cmnds_queued_reg[0]_0\(0),
      I3 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      O => \cmnds_queued[4]_i_6_n_0\
    );
\cmnds_queued[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => p_58_out,
      I2 => \cmnds_queued_reg[0]_0\(0),
      O => \cmnds_queued[7]_i_2_n_0\
    );
\cmnds_queued[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(6),
      I1 => \cmnds_queued_reg__0\(7),
      O => \cmnds_queued[7]_i_4_n_0\
    );
\cmnds_queued[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(5),
      I1 => \cmnds_queued_reg__0\(6),
      O => \cmnds_queued[7]_i_5_n_0\
    );
\cmnds_queued[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(4),
      I1 => \cmnds_queued_reg__0\(5),
      O => \cmnds_queued[7]_i_6_n_0\
    );
\cmnds_queued_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued[0]_i_1_n_0\,
      Q => \cmnds_queued_reg__0\(0),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[4]_i_1_n_7\,
      Q => \cmnds_queued_reg__0\(1),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[4]_i_1_n_6\,
      Q => \cmnds_queued_reg__0\(2),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[4]_i_1_n_5\,
      Q => \cmnds_queued_reg__0\(3),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[4]_i_1_n_4\,
      Q => \cmnds_queued_reg__0\(4),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmnds_queued_reg[4]_i_1_n_0\,
      CO(2) => \cmnds_queued_reg[4]_i_1_n_1\,
      CO(1) => \cmnds_queued_reg[4]_i_1_n_2\,
      CO(0) => \cmnds_queued_reg[4]_i_1_n_3\,
      CYINIT => \cmnds_queued_reg__0\(0),
      DI(3 downto 1) => \cmnds_queued_reg__0\(3 downto 1),
      DI(0) => \cmnds_queued[4]_i_2_n_0\,
      O(3) => \cmnds_queued_reg[4]_i_1_n_4\,
      O(2) => \cmnds_queued_reg[4]_i_1_n_5\,
      O(1) => \cmnds_queued_reg[4]_i_1_n_6\,
      O(0) => \cmnds_queued_reg[4]_i_1_n_7\,
      S(3) => \cmnds_queued[4]_i_3_n_0\,
      S(2) => \cmnds_queued[4]_i_4_n_0\,
      S(1) => \cmnds_queued[4]_i_5_n_0\,
      S(0) => \cmnds_queued[4]_i_6_n_0\
    );
\cmnds_queued_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_7\,
      Q => \cmnds_queued_reg__0\(5),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_6\,
      Q => \cmnds_queued_reg__0\(6),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_5\,
      Q => \cmnds_queued_reg__0\(7),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmnds_queued_reg[4]_i_1_n_0\,
      CO(3 downto 2) => \NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cmnds_queued_reg[7]_i_3_n_2\,
      CO(0) => \cmnds_queued_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \cmnds_queued_reg__0\(5 downto 4),
      O(3) => \NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED\(3),
      O(2) => \cmnds_queued_reg[7]_i_3_n_5\,
      O(1) => \cmnds_queued_reg[7]_i_3_n_6\,
      O(0) => \cmnds_queued_reg[7]_i_3_n_7\,
      S(3) => '0',
      S(2) => \cmnds_queued[7]_i_4_n_0\,
      S(1) => \cmnds_queued[7]_i_5_n_0\,
      S(0) => \cmnds_queued[7]_i_6_n_0\
    );
frame_sync_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_24_out,
      Q => tstvect_fsync_d1,
      R => p_0_in
    );
frame_sync_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => tstvect_fsync_d1,
      Q => \^tstvect_fsync_d2\,
      R => p_0_in
    );
frame_sync_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^tstvect_fsync_d2\,
      Q => frame_sync_d3,
      R => p_0_in
    );
frame_sync_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_sync_d3,
      Q => \^frame_sync_reg\,
      R => p_0_in
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => vert_count(0),
      DI(3 downto 0) => vert_count(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => minusOp_carry_i_1_n_0,
      S(2) => minusOp_carry_i_2_n_0,
      S(1) => minusOp_carry_i_3_n_0,
      S(0) => minusOp_carry_i_4_n_0
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => vert_count(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \minusOp_carry__0_i_1_n_0\,
      S(2) => \minusOp_carry__0_i_2_n_0\,
      S(1) => \minusOp_carry__0_i_3_n_0\,
      S(0) => \minusOp_carry__0_i_4_n_0\
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(8),
      O => \minusOp_carry__0_i_1_n_0\
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(7),
      O => \minusOp_carry__0_i_2_n_0\
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(6),
      O => \minusOp_carry__0_i_3_n_0\
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(5),
      O => \minusOp_carry__0_i_4_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => vert_count(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \minusOp_carry__1_i_1_n_0\,
      S(2) => \minusOp_carry__1_i_2_n_0\,
      S(1) => \minusOp_carry__1_i_3_n_0\,
      S(0) => \minusOp_carry__1_i_4_n_0\
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(12),
      O => \minusOp_carry__1_i_1_n_0\
    );
\minusOp_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(11),
      O => \minusOp_carry__1_i_2_n_0\
    );
\minusOp_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(10),
      O => \minusOp_carry__1_i_3_n_0\
    );
\minusOp_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(9),
      O => \minusOp_carry__1_i_4_n_0\
    );
minusOp_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(4),
      O => minusOp_carry_i_1_n_0
    );
minusOp_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(3),
      O => minusOp_carry_i_2_n_0
    );
minusOp_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(2),
      O => minusOp_carry_i_3_n_0
    );
minusOp_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(1),
      O => minusOp_carry_i_4_n_0
    );
\s_axis_cmd_tdata[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      O => D(0)
    );
\s_axis_cmd_tdata[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      O => D(10)
    );
\s_axis_cmd_tdata[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      O => D(11)
    );
\s_axis_cmd_tdata[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      O => D(12)
    );
\s_axis_cmd_tdata[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      O => D(13)
    );
\s_axis_cmd_tdata[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      O => D(14)
    );
\s_axis_cmd_tdata[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      O => D(15)
    );
\s_axis_cmd_tdata[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      O => D(1)
    );
\s_axis_cmd_tdata[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => D(16)
    );
\s_axis_cmd_tdata[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      O => D(2)
    );
\s_axis_cmd_tdata[32]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      O => D(17)
    );
\s_axis_cmd_tdata[33]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      O => D(18)
    );
\s_axis_cmd_tdata[34]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      O => D(19)
    );
\s_axis_cmd_tdata[35]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      O => D(20)
    );
\s_axis_cmd_tdata[36]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      O => D(21)
    );
\s_axis_cmd_tdata[37]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      O => D(22)
    );
\s_axis_cmd_tdata[38]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      O => D(23)
    );
\s_axis_cmd_tdata[39]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      O => D(24)
    );
\s_axis_cmd_tdata[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      O => D(3)
    );
\s_axis_cmd_tdata[40]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      O => D(25)
    );
\s_axis_cmd_tdata[41]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      O => D(26)
    );
\s_axis_cmd_tdata[42]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      O => D(27)
    );
\s_axis_cmd_tdata[43]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      O => D(28)
    );
\s_axis_cmd_tdata[44]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      O => D(29)
    );
\s_axis_cmd_tdata[45]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      O => D(30)
    );
\s_axis_cmd_tdata[46]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      O => D(31)
    );
\s_axis_cmd_tdata[47]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      O => D(32)
    );
\s_axis_cmd_tdata[48]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      O => D(33)
    );
\s_axis_cmd_tdata[49]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      O => D(34)
    );
\s_axis_cmd_tdata[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      O => D(4)
    );
\s_axis_cmd_tdata[50]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      O => D(35)
    );
\s_axis_cmd_tdata[51]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      O => D(36)
    );
\s_axis_cmd_tdata[52]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      O => D(37)
    );
\s_axis_cmd_tdata[53]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      O => D(38)
    );
\s_axis_cmd_tdata[54]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      O => D(39)
    );
\s_axis_cmd_tdata[55]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      O => D(40)
    );
\s_axis_cmd_tdata[56]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      O => D(41)
    );
\s_axis_cmd_tdata[57]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      O => D(42)
    );
\s_axis_cmd_tdata[58]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      O => D(43)
    );
\s_axis_cmd_tdata[59]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      O => D(44)
    );
\s_axis_cmd_tdata[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      O => D(5)
    );
\s_axis_cmd_tdata[60]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      O => D(45)
    );
\s_axis_cmd_tdata[61]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      O => D(46)
    );
\s_axis_cmd_tdata[62]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      O => D(47)
    );
\s_axis_cmd_tdata[63]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      O => D(48)
    );
\s_axis_cmd_tdata[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      O => D(6)
    );
\s_axis_cmd_tdata[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      O => D(7)
    );
\s_axis_cmd_tdata[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      O => D(8)
    );
\s_axis_cmd_tdata[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      O => D(9)
    );
\vert_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => Q(0),
      I1 => vert_count(0),
      I2 => \^load_new_addr\,
      O => p_2_in(0)
    );
\vert_count[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(10),
      I1 => minusOp(10),
      I2 => \^load_new_addr\,
      O => p_2_in(10)
    );
\vert_count[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(11),
      I1 => minusOp(11),
      I2 => \^load_new_addr\,
      O => p_2_in(11)
    );
\vert_count[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^load_new_addr\,
      I1 => write_cmnd_cmb,
      O => \vert_count[12]_i_1_n_0\
    );
\vert_count[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(12),
      I1 => minusOp(12),
      I2 => \^load_new_addr\,
      O => p_2_in(12)
    );
\vert_count[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => dmacntrl_cs(0),
      I1 => dmacntrl_cs(2),
      I2 => dmacntrl_cs(1),
      I3 => \FSM_sequential_dmacntrl_cs_reg[1]_0\,
      I4 => p_72_out(0),
      O => \^load_new_addr\
    );
\vert_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(1),
      I1 => minusOp(1),
      I2 => \^load_new_addr\,
      O => p_2_in(1)
    );
\vert_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(2),
      I1 => minusOp(2),
      I2 => \^load_new_addr\,
      O => p_2_in(2)
    );
\vert_count[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(3),
      I1 => minusOp(3),
      I2 => \^load_new_addr\,
      O => p_2_in(3)
    );
\vert_count[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(4),
      I1 => minusOp(4),
      I2 => \^load_new_addr\,
      O => p_2_in(4)
    );
\vert_count[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(5),
      I1 => minusOp(5),
      I2 => \^load_new_addr\,
      O => p_2_in(5)
    );
\vert_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(6),
      I1 => minusOp(6),
      I2 => \^load_new_addr\,
      O => p_2_in(6)
    );
\vert_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(7),
      I1 => minusOp(7),
      I2 => \^load_new_addr\,
      O => p_2_in(7)
    );
\vert_count[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(8),
      I1 => minusOp(8),
      I2 => \^load_new_addr\,
      O => p_2_in(8)
    );
\vert_count[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => Q(9),
      I1 => minusOp(9),
      I2 => \^load_new_addr\,
      O => p_2_in(9)
    );
\vert_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(0),
      Q => vert_count(0),
      R => p_0_in
    );
\vert_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(10),
      Q => vert_count(10),
      R => p_0_in
    );
\vert_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(11),
      Q => vert_count(11),
      R => p_0_in
    );
\vert_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(12),
      Q => vert_count(12),
      R => p_0_in
    );
\vert_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(1),
      Q => vert_count(1),
      R => p_0_in
    );
\vert_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(2),
      Q => vert_count(2),
      R => p_0_in
    );
\vert_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(3),
      Q => vert_count(3),
      R => p_0_in
    );
\vert_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(4),
      Q => vert_count(4),
      R => p_0_in
    );
\vert_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(5),
      Q => vert_count(5),
      R => p_0_in
    );
\vert_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(6),
      Q => vert_count(6),
      R => p_0_in
    );
\vert_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(7),
      Q => vert_count(7),
      R => p_0_in
    );
\vert_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(8),
      Q => vert_count(8),
      R => p_0_in
    );
\vert_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_2_in(9),
      Q => vert_count(9),
      R => p_0_in
    );
zero_hsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => zero_hsize_err0,
      Q => \^zero_hsize_err\,
      R => p_0_in
    );
zero_vsize_err_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^load_new_addr\,
      I1 => zero_vsize_err1,
      O => zero_vsize_err0
    );
zero_vsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => zero_vsize_err0,
      Q => \^zero_vsize_err\,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm__parameterized0\ is
  port (
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\ : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0\ : out STD_LOGIC;
    tstvect_fsync_d2 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ : out STD_LOGIC;
    zero_hsize_err : out STD_LOGIC;
    zero_vsize_err : out STD_LOGIC;
    halt_i0 : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1\ : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_2\ : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\ : out STD_LOGIC;
    fsize_err_to_dm_halt_flag_ored : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    load_new_addr : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0\ : out STD_LOGIC;
    halted_set_i0 : out STD_LOGIC;
    s2mm_ftchcmdsts_idle : out STD_LOGIC;
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg\ : out STD_LOGIC;
    s2mm_dma_interr_set : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    \MASTER_MODE_FRAME_CNT.repeat_frame_reg\ : out STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_3\ : in STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    regdir_idle_i1 : in STD_LOGIC;
    s2mm_dmac2cdc_fsync_out : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    frame_sync_aligned : in STD_LOGIC;
    zero_vsize_err0 : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    run_stop_d1 : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1\ : in STD_LOGIC;
    s2mm_vid2cdc_packet_sof : in STD_LOGIC;
    ch2_irqthresh_decr_mask_sig : in STD_LOGIC;
    fsize_err_to_dm_halt_flag : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0\ : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    flag_to_repeat_after_fsize_less_err : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg_0\ : in STD_LOGIC;
    lsize_mismatch_err : in STD_LOGIC;
    lsize_more_mismatch_err : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    zero_hsize_err_reg_0 : in STD_LOGIC;
    \vert_count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2\ : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[2]_0\ : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC;
    datamover_idle : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[2]_1\ : in STD_LOGIC;
    mstr_reverse_order : in STD_LOGIC;
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ : in STD_LOGIC;
    s2mm_fsize_more_or_sof_late_s : in STD_LOGIC;
    \cmnds_queued_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.repeat_frame_reg_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    crnt_start_address : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1\ : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cmnds_queued_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm__parameterized0\ : entity is "axi_vdma_sm";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_dmacntrl_cs[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6_n_0\ : STD_LOGIC;
  signal \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\ : STD_LOGIC;
  signal \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1_n_0\ : STD_LOGIC;
  signal \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_flag_int_reg_0\ : STD_LOGIC;
  signal \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0\ : STD_LOGIC;
  signal \^gen_normal_dm_command.cmnd_wr_i_reg_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \^vflip_disable.dm_address_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_7\ : STD_LOGIC;
  signal \cmnds_queued[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_6__0_n_0\ : STD_LOGIC;
  signal cmnds_queued_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cmnds_queued_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3__0_n_2\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3__0_n_3\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3__0_n_5\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3__0_n_6\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3__0_n_7\ : STD_LOGIC;
  signal dm_address : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal dmacntrl_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dmacntrl_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal frame_sync_d3 : STD_LOGIC;
  signal frame_sync_reg : STD_LOGIC;
  signal fsize_mismatch_err_flag_int : STD_LOGIC;
  signal \^load_new_addr\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \minusOp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal \minusOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal s2mm_fsync_out_m_d1 : STD_LOGIC;
  signal \^s2mm_ftchcmdsts_idle\ : STD_LOGIC;
  signal \^tstvect_fsync_d2\ : STD_LOGIC;
  signal vert_count : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \vert_count[12]_i_1__0_n_0\ : STD_LOGIC;
  signal write_cmnd_cmb : STD_LOGIC;
  signal \^zero_hsize_err\ : STD_LOGIC;
  signal zero_hsize_err0 : STD_LOGIC;
  signal \^zero_vsize_err\ : STD_LOGIC;
  signal \NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cmnds_queued_reg[7]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cmnds_queued_reg[7]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[0]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[1]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[2]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \cmnds_queued[0]_i_1__0\ : label is "soft_lutpair79";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \cmnds_queued_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cmnds_queued_reg[7]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[10]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[11]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[12]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[13]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[14]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[15]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[1]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[23]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[32]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[33]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[34]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[35]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[36]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[37]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[38]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[39]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[40]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[41]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[42]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[43]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[44]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[45]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[46]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[47]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[48]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[49]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[50]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[51]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[52]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[53]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[54]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[55]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[56]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[57]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[58]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[59]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[60]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[61]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[62]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[7]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[8]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[9]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \vert_count[0]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \vert_count[10]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \vert_count[11]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \vert_count[12]_i_2__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \vert_count[1]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \vert_count[3]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \vert_count[4]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \vert_count[5]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \vert_count[6]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \vert_count[7]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \vert_count[8]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \vert_count[9]_i_1__0\ : label is "soft_lutpair86";
begin
  E(0) <= \^e\(0);
  \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\ <= \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\;
  \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1\ <= \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1\;
  \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0\ <= \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_flag_int_reg_0\;
  \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0\ <= \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\;
  \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ <= \^gen_normal_dm_command.cmnd_wr_i_reg_0\;
  \VFLIP_DISABLE.dm_address_reg[15]_0\(15 downto 0) <= \^vflip_disable.dm_address_reg[15]_0\(15 downto 0);
  load_new_addr <= \^load_new_addr\;
  s2mm_ftchcmdsts_idle <= \^s2mm_ftchcmdsts_idle\;
  tstvect_fsync_d2 <= \^tstvect_fsync_d2\;
  zero_hsize_err <= \^zero_hsize_err\;
  zero_vsize_err <= \^zero_vsize_err\;
\FSM_sequential_dmacntrl_cs[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD52A00"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0\,
      I1 => dmacntrl_cs(1),
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_ns(0),
      I4 => dmacntrl_cs(0),
      O => \FSM_sequential_dmacntrl_cs[0]_i_1__0_n_0\
    );
\FSM_sequential_dmacntrl_cs[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3030AA0F"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[0]_i_3_n_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0\,
      I2 => dmacntrl_cs(0),
      I3 => dmacntrl_cs(1),
      I4 => dmacntrl_cs(2),
      I5 => \FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0\,
      O => dmacntrl_ns(0)
    );
\FSM_sequential_dmacntrl_cs[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000B0008"
    )
        port map (
      I0 => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2\,
      I1 => dmacntrl_cs(0),
      I2 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_flag_int_reg_0\,
      I3 => frame_sync_reg,
      I4 => s2mm_dmacr(0),
      I5 => \FSM_sequential_dmacntrl_cs_reg[2]_0\,
      O => \FSM_sequential_dmacntrl_cs[0]_i_3_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEC4"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0\,
      I1 => dmacntrl_cs(1),
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_ns(1),
      O => \FSM_sequential_dmacntrl_cs[1]_i_1__0_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E5F0E0A55000000"
    )
        port map (
      I0 => dmacntrl_cs(2),
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2\,
      I2 => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0\,
      I3 => dmacntrl_cs(1),
      I4 => \FSM_sequential_dmacntrl_cs[1]_i_3__0_n_0\,
      I5 => dmacntrl_cs(0),
      O => dmacntrl_ns(1)
    );
\FSM_sequential_dmacntrl_cs[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_flag_int_reg_0\,
      I1 => frame_sync_reg,
      I2 => s2mm_dmacr(0),
      I3 => s2mm_halt,
      I4 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      I5 => s2mm_soft_reset,
      O => \FSM_sequential_dmacntrl_cs[1]_i_3__0_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAFAD0"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0\,
      I1 => dmacntrl_cs(1),
      I2 => dmacntrl_cs(2),
      I3 => write_cmnd_cmb,
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0\,
      O => \FSM_sequential_dmacntrl_cs[2]_i_1__0_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => fsize_mismatch_err_flag_int,
      I1 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1\,
      I2 => frame_sync_reg,
      I3 => \FSM_sequential_dmacntrl_cs_reg[2]_0\,
      I4 => dmacntrl_cs(0),
      I5 => \FSM_sequential_dmacntrl_cs[2]_i_3__0_n_0\,
      O => \FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => vert_count(0),
      I1 => vert_count(6),
      I2 => vert_count(7),
      I3 => \FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0\,
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0\,
      I5 => dmacntrl_cs(2),
      O => \FSM_sequential_dmacntrl_cs[2]_i_3__0_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vert_count(11),
      I1 => vert_count(4),
      I2 => vert_count(10),
      I3 => vert_count(9),
      O => \FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => vert_count(3),
      I1 => vert_count(2),
      I2 => vert_count(5),
      I3 => vert_count(8),
      I4 => vert_count(1),
      I5 => vert_count(12),
      O => \FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0\
    );
\FSM_sequential_dmacntrl_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_dmacntrl_cs[0]_i_1__0_n_0\,
      Q => dmacntrl_cs(0),
      R => regdir_idle_i1
    );
\FSM_sequential_dmacntrl_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_dmacntrl_cs[1]_i_1__0_n_0\,
      Q => dmacntrl_cs(1),
      R => regdir_idle_i1
    );
\FSM_sequential_dmacntrl_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_dmacntrl_cs[2]_i_1__0_n_0\,
      Q => dmacntrl_cs(2),
      R => regdir_idle_i1
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055545555"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0\,
      I1 => s2mm_soft_reset,
      I2 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      I3 => s2mm_halt,
      I4 => s2mm_dmacr(0),
      I5 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0\,
      O => \^s2mm_ftchcmdsts_idle\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => cmnds_queued_reg(3),
      I1 => cmnds_queued_reg(5),
      I2 => cmnds_queued_reg(4),
      I3 => cmnds_queued_reg(0),
      I4 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002000FFFFFFFF"
    )
        port map (
      I0 => s2mm_dmacr(0),
      I1 => \FSM_sequential_dmacntrl_cs_reg[2]_0\,
      I2 => \FSM_sequential_dmacntrl_cs_reg[2]_1\,
      I3 => frame_sync_reg,
      I4 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_flag_int_reg_0\,
      I5 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6_n_0\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cmnds_queued_reg(7),
      I1 => cmnds_queued_reg(6),
      I2 => cmnds_queued_reg(2),
      I3 => cmnds_queued_reg(1),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => dmacntrl_cs(2),
      I1 => dmacntrl_cs(1),
      I2 => dmacntrl_cs(0),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6_n_0\
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAA6A"
    )
        port map (
      I0 => mstr_reverse_order,
      I1 => \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\,
      I2 => s2mm_dmacr(1),
      I3 => fsize_mismatch_err_flag_int,
      I4 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1\,
      I5 => SR(0),
      O => \GENLOCK_FOR_MASTER.mstr_reverse_order_reg\
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => drop_fsync_d_pulse_gen_fsize_less_err,
      Q => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_3\
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => fsize_mismatch_err_flag_int,
      I1 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      I2 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      I3 => \out\,
      I4 => s2mm_fsync_out_m_d1,
      O => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1_n_0\
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1_n_0\,
      Q => fsize_mismatch_err_flag_int,
      R => '0'
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      I1 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      I2 => s2mm_halt,
      I3 => fsize_err_to_dm_halt_flag,
      O => fsize_err_to_dm_halt_flag_ored
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_3_out,
      Q => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_3\
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_dmac2cdc_fsync_out,
      Q => s2mm_fsync_out_m_d1,
      R => regdir_idle_i1
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808880888088A0A8"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\,
      I1 => ch2_delay_cnt_en,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1\,
      I3 => s2mm_vid2cdc_packet_sof,
      I4 => fsize_mismatch_err_flag_int,
      I5 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      I1 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      O => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      I1 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      I2 => fsize_mismatch_err_flag_int,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1\,
      I4 => ch2_irqthresh_decr_mask_sig,
      O => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_2\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => write_cmnd_cmb,
      I1 => \out\,
      I2 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1__0_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => write_cmnd_cmb,
      I1 => \out\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1__0_n_0\,
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      R => '0'
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => dm_address(16),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => dm_address(17),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => dm_address(18),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => dm_address(19),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => dm_address(20),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => dm_address(21),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => dm_address(22),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => dm_address(23),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => dm_address(24),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => dm_address(25),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => dm_address(26),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => dm_address(27),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => dm_address(28),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => dm_address(29),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => dm_address(30),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => dm_address(31),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      R => regdir_idle_i1
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => dmacntrl_cs(2),
      I1 => dmacntrl_cs(1),
      I2 => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2\,
      I3 => dmacntrl_cs(0),
      I4 => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0\,
      O => write_cmnd_cmb
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => fsize_mismatch_err_flag_int,
      I1 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1\,
      I2 => frame_sync_reg,
      I3 => s2mm_soft_reset,
      I4 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      I5 => s2mm_halt,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => write_cmnd_cmb,
      Q => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      R => regdir_idle_i1
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => fsize_mismatch_err_flag_int,
      I1 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      I2 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      O => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_flag_int_reg_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => fsize_err_to_dm_halt_flag,
      I1 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      I2 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0\,
      I4 => s2mm_halt,
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\
    );
\I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFF0"
    )
        port map (
      I0 => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\(0),
      I1 => s2mm_axi2ip_wrce(0),
      I2 => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\,
      I3 => \^zero_vsize_err\,
      I4 => \^zero_hsize_err\,
      I5 => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\
    );
\MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => flag_to_repeat_after_fsize_less_err,
      I1 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      I2 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      I3 => \out\,
      I4 => \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg_0\,
      O => \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.repeat_frame_reg_0\,
      I1 => \^e\(0),
      I2 => \out\,
      I3 => \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg_0\,
      I4 => flag_to_repeat_after_fsize_less_err,
      O => \MASTER_MODE_FRAME_CNT.repeat_frame_reg\
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => Q(0),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      I3 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      I4 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(0),
      O => D(0)
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => Q(1),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      I3 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      I4 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(1),
      O => D(1)
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => Q(2),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      I3 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      I4 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(2),
      O => D(2)
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => Q(3),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      I3 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      I4 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(3),
      O => D(3)
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      I1 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      I2 => flag_to_repeat_after_fsize_less_err,
      I3 => lsize_mismatch_err,
      I4 => lsize_more_mismatch_err,
      O => \^e\(0)
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => Q(4),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      I3 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      I4 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(4),
      O => D(4)
    );
\VFLIP_DISABLE.dm_address[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(3),
      I1 => \^load_new_addr\,
      I2 => dm_address(19),
      O => \VFLIP_DISABLE.dm_address[19]_i_2__0_n_0\
    );
\VFLIP_DISABLE.dm_address[19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(2),
      I1 => \^load_new_addr\,
      I2 => dm_address(18),
      O => \VFLIP_DISABLE.dm_address[19]_i_3__0_n_0\
    );
\VFLIP_DISABLE.dm_address[19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(1),
      I1 => \^load_new_addr\,
      I2 => dm_address(17),
      O => \VFLIP_DISABLE.dm_address[19]_i_4__0_n_0\
    );
\VFLIP_DISABLE.dm_address[19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(0),
      I1 => \^load_new_addr\,
      I2 => dm_address(16),
      O => \VFLIP_DISABLE.dm_address[19]_i_5__0_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(7),
      I1 => \^load_new_addr\,
      I2 => dm_address(23),
      O => \VFLIP_DISABLE.dm_address[23]_i_2__0_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(6),
      I1 => \^load_new_addr\,
      I2 => dm_address(22),
      O => \VFLIP_DISABLE.dm_address[23]_i_3__0_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(5),
      I1 => \^load_new_addr\,
      I2 => dm_address(21),
      O => \VFLIP_DISABLE.dm_address[23]_i_4__0_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(4),
      I1 => \^load_new_addr\,
      I2 => dm_address(20),
      O => \VFLIP_DISABLE.dm_address[23]_i_5__0_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(11),
      I1 => \^load_new_addr\,
      I2 => dm_address(27),
      O => \VFLIP_DISABLE.dm_address[27]_i_2__0_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(10),
      I1 => \^load_new_addr\,
      I2 => dm_address(26),
      O => \VFLIP_DISABLE.dm_address[27]_i_3__0_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(9),
      I1 => \^load_new_addr\,
      I2 => dm_address(25),
      O => \VFLIP_DISABLE.dm_address[27]_i_4__0_n_0\
    );
\VFLIP_DISABLE.dm_address[27]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(8),
      I1 => \^load_new_addr\,
      I2 => dm_address(24),
      O => \VFLIP_DISABLE.dm_address[27]_i_5__0_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => \^load_new_addr\,
      I1 => dmacntrl_cs(1),
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_cs(0),
      I4 => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2_n_0\,
      O => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(15),
      I1 => \^load_new_addr\,
      I2 => dm_address(31),
      O => \VFLIP_DISABLE.dm_address[31]_i_3__0_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(14),
      I1 => \^load_new_addr\,
      I2 => dm_address(30),
      O => \VFLIP_DISABLE.dm_address[31]_i_4__0_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(13),
      I1 => \^load_new_addr\,
      I2 => dm_address(29),
      O => \VFLIP_DISABLE.dm_address[31]_i_5__0_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crnt_start_address(12),
      I1 => \^load_new_addr\,
      I2 => dm_address(28),
      O => \VFLIP_DISABLE.dm_address[31]_i_6__0_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(0),
      Q => \^vflip_disable.dm_address_reg[15]_0\(0),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(10),
      Q => \^vflip_disable.dm_address_reg[15]_0\(10),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(11),
      Q => \^vflip_disable.dm_address_reg[15]_0\(11),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(12),
      Q => \^vflip_disable.dm_address_reg[15]_0\(12),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(13),
      Q => \^vflip_disable.dm_address_reg[15]_0\(13),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(14),
      Q => \^vflip_disable.dm_address_reg[15]_0\(14),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(15),
      Q => \^vflip_disable.dm_address_reg[15]_0\(15),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_7\,
      Q => dm_address(16),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_6\,
      Q => dm_address(17),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_5\,
      Q => dm_address(18),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_4\,
      Q => dm_address(19),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[19]_i_2__0_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[19]_i_3__0_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[19]_i_4__0_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[19]_i_5__0_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(1),
      Q => \^vflip_disable.dm_address_reg[15]_0\(1),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_7\,
      Q => dm_address(20),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_6\,
      Q => dm_address(21),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_5\,
      Q => dm_address(22),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_4\,
      Q => dm_address(23),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[23]_i_2__0_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[23]_i_3__0_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[23]_i_4__0_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[23]_i_5__0_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_7\,
      Q => dm_address(24),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_6\,
      Q => dm_address(25),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_5\,
      Q => dm_address(26),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_4\,
      Q => dm_address(27),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[27]_i_2__0_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[27]_i_3__0_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[27]_i_4__0_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[27]_i_5__0_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_7\,
      Q => dm_address(28),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_6\,
      Q => dm_address(29),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(2),
      Q => \^vflip_disable.dm_address_reg[15]_0\(2),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_5\,
      Q => dm_address(30),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_4\,
      Q => dm_address(31),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[31]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0\,
      CO(3) => \NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_4\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_5\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_6\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_7\,
      S(3) => \VFLIP_DISABLE.dm_address[31]_i_3__0_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[31]_i_4__0_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[31]_i_5__0_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[31]_i_6__0_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(3),
      Q => \^vflip_disable.dm_address_reg[15]_0\(3),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(4),
      Q => \^vflip_disable.dm_address_reg[15]_0\(4),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(5),
      Q => \^vflip_disable.dm_address_reg[15]_0\(5),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(6),
      Q => \^vflip_disable.dm_address_reg[15]_0\(6),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(7),
      Q => \^vflip_disable.dm_address_reg[15]_0\(7),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(8),
      Q => \^vflip_disable.dm_address_reg[15]_0\(8),
      R => regdir_idle_i1
    );
\VFLIP_DISABLE.dm_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(9),
      Q => \^vflip_disable.dm_address_reg[15]_0\(9),
      R => regdir_idle_i1
    );
\cmnds_queued[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cmnds_queued_reg(0),
      O => \cmnds_queued[0]_i_1__0_n_0\
    );
\cmnds_queued[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cmnds_queued_reg(1),
      O => \cmnds_queued[4]_i_2__0_n_0\
    );
\cmnds_queued[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cmnds_queued_reg(3),
      I1 => cmnds_queued_reg(4),
      O => \cmnds_queued[4]_i_3__0_n_0\
    );
\cmnds_queued[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cmnds_queued_reg(2),
      I1 => cmnds_queued_reg(3),
      O => \cmnds_queued[4]_i_4__0_n_0\
    );
\cmnds_queued[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cmnds_queued_reg(1),
      I1 => cmnds_queued_reg(2),
      O => \cmnds_queued[4]_i_5__0_n_0\
    );
\cmnds_queued[4]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A655"
    )
        port map (
      I0 => cmnds_queued_reg(1),
      I1 => m_axis_s2mm_sts_tready,
      I2 => \cmnds_queued_reg[0]_0\(0),
      I3 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      O => \cmnds_queued[4]_i_6__0_n_0\
    );
\cmnds_queued[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \cmnds_queued_reg[0]_0\(0),
      I2 => m_axis_s2mm_sts_tready,
      O => \cmnds_queued[7]_i_2__0_n_0\
    );
\cmnds_queued[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cmnds_queued_reg(6),
      I1 => cmnds_queued_reg(7),
      O => \cmnds_queued[7]_i_4__0_n_0\
    );
\cmnds_queued[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cmnds_queued_reg(5),
      I1 => cmnds_queued_reg(6),
      O => \cmnds_queued[7]_i_5__0_n_0\
    );
\cmnds_queued[7]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cmnds_queued_reg(4),
      I1 => cmnds_queued_reg(5),
      O => \cmnds_queued[7]_i_6__0_n_0\
    );
\cmnds_queued_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2__0_n_0\,
      D => \cmnds_queued[0]_i_1__0_n_0\,
      Q => cmnds_queued_reg(0),
      R => \cmnds_queued_reg[7]_0\(0)
    );
\cmnds_queued_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2__0_n_0\,
      D => \cmnds_queued_reg[4]_i_1__0_n_7\,
      Q => cmnds_queued_reg(1),
      R => \cmnds_queued_reg[7]_0\(0)
    );
\cmnds_queued_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2__0_n_0\,
      D => \cmnds_queued_reg[4]_i_1__0_n_6\,
      Q => cmnds_queued_reg(2),
      R => \cmnds_queued_reg[7]_0\(0)
    );
\cmnds_queued_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2__0_n_0\,
      D => \cmnds_queued_reg[4]_i_1__0_n_5\,
      Q => cmnds_queued_reg(3),
      R => \cmnds_queued_reg[7]_0\(0)
    );
\cmnds_queued_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2__0_n_0\,
      D => \cmnds_queued_reg[4]_i_1__0_n_4\,
      Q => cmnds_queued_reg(4),
      R => \cmnds_queued_reg[7]_0\(0)
    );
\cmnds_queued_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmnds_queued_reg[4]_i_1__0_n_0\,
      CO(2) => \cmnds_queued_reg[4]_i_1__0_n_1\,
      CO(1) => \cmnds_queued_reg[4]_i_1__0_n_2\,
      CO(0) => \cmnds_queued_reg[4]_i_1__0_n_3\,
      CYINIT => cmnds_queued_reg(0),
      DI(3 downto 1) => cmnds_queued_reg(3 downto 1),
      DI(0) => \cmnds_queued[4]_i_2__0_n_0\,
      O(3) => \cmnds_queued_reg[4]_i_1__0_n_4\,
      O(2) => \cmnds_queued_reg[4]_i_1__0_n_5\,
      O(1) => \cmnds_queued_reg[4]_i_1__0_n_6\,
      O(0) => \cmnds_queued_reg[4]_i_1__0_n_7\,
      S(3) => \cmnds_queued[4]_i_3__0_n_0\,
      S(2) => \cmnds_queued[4]_i_4__0_n_0\,
      S(1) => \cmnds_queued[4]_i_5__0_n_0\,
      S(0) => \cmnds_queued[4]_i_6__0_n_0\
    );
\cmnds_queued_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2__0_n_0\,
      D => \cmnds_queued_reg[7]_i_3__0_n_7\,
      Q => cmnds_queued_reg(5),
      R => \cmnds_queued_reg[7]_0\(0)
    );
\cmnds_queued_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2__0_n_0\,
      D => \cmnds_queued_reg[7]_i_3__0_n_6\,
      Q => cmnds_queued_reg(6),
      R => \cmnds_queued_reg[7]_0\(0)
    );
\cmnds_queued_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \cmnds_queued[7]_i_2__0_n_0\,
      D => \cmnds_queued_reg[7]_i_3__0_n_5\,
      Q => cmnds_queued_reg(7),
      R => \cmnds_queued_reg[7]_0\(0)
    );
\cmnds_queued_reg[7]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmnds_queued_reg[4]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_cmnds_queued_reg[7]_i_3__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cmnds_queued_reg[7]_i_3__0_n_2\,
      CO(0) => \cmnds_queued_reg[7]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => cmnds_queued_reg(5 downto 4),
      O(3) => \NLW_cmnds_queued_reg[7]_i_3__0_O_UNCONNECTED\(3),
      O(2) => \cmnds_queued_reg[7]_i_3__0_n_5\,
      O(1) => \cmnds_queued_reg[7]_i_3__0_n_6\,
      O(0) => \cmnds_queued_reg[7]_i_3__0_n_7\,
      S(3) => '0',
      S(2) => \cmnds_queued[7]_i_4__0_n_0\,
      S(1) => \cmnds_queued[7]_i_5__0_n_0\,
      S(0) => \cmnds_queued[7]_i_6__0_n_0\
    );
dma_interr_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^zero_hsize_err\,
      I1 => \^zero_vsize_err\,
      I2 => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\,
      I3 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      I4 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      I5 => s2mm_fsize_more_or_sof_late_s,
      O => s2mm_dma_interr_set
    );
frame_sync_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_sync_aligned,
      Q => \^tstvect_fsync_d2\,
      R => regdir_idle_i1
    );
frame_sync_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^tstvect_fsync_d2\,
      Q => frame_sync_d3,
      R => regdir_idle_i1
    );
frame_sync_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_sync_d3,
      Q => frame_sync_reg,
      R => regdir_idle_i1
    );
\halt_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1\,
      I1 => s2mm_soft_reset,
      I2 => soft_reset_d1,
      I3 => s2mm_stop,
      I4 => run_stop_d1,
      I5 => s2mm_dmacr(0),
      O => halt_i0
    );
\halted_set_i_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s2mm_ftchcmdsts_idle\,
      I1 => datamover_idle,
      I2 => s2mm_dmacr(0),
      O => halted_set_i0
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => vert_count(0),
      DI(3 downto 0) => vert_count(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \minusOp_carry_i_1__0_n_0\,
      S(2) => \minusOp_carry_i_2__0_n_0\,
      S(1) => \minusOp_carry_i_3__0_n_0\,
      S(0) => \minusOp_carry_i_4__0_n_0\
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => vert_count(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \minusOp_carry__0_i_1__0_n_0\,
      S(2) => \minusOp_carry__0_i_2__0_n_0\,
      S(1) => \minusOp_carry__0_i_3__0_n_0\,
      S(0) => \minusOp_carry__0_i_4__0_n_0\
    );
\minusOp_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(8),
      O => \minusOp_carry__0_i_1__0_n_0\
    );
\minusOp_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(7),
      O => \minusOp_carry__0_i_2__0_n_0\
    );
\minusOp_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(6),
      O => \minusOp_carry__0_i_3__0_n_0\
    );
\minusOp_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(5),
      O => \minusOp_carry__0_i_4__0_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => vert_count(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \minusOp_carry__1_i_1__0_n_0\,
      S(2) => \minusOp_carry__1_i_2__0_n_0\,
      S(1) => \minusOp_carry__1_i_3__0_n_0\,
      S(0) => \minusOp_carry__1_i_4__0_n_0\
    );
\minusOp_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(12),
      O => \minusOp_carry__1_i_1__0_n_0\
    );
\minusOp_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(11),
      O => \minusOp_carry__1_i_2__0_n_0\
    );
\minusOp_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(10),
      O => \minusOp_carry__1_i_3__0_n_0\
    );
\minusOp_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(9),
      O => \minusOp_carry__1_i_4__0_n_0\
    );
\minusOp_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(4),
      O => \minusOp_carry_i_1__0_n_0\
    );
\minusOp_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(3),
      O => \minusOp_carry_i_2__0_n_0\
    );
\minusOp_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(2),
      O => \minusOp_carry_i_3__0_n_0\
    );
\minusOp_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(1),
      O => \minusOp_carry_i_4__0_n_0\
    );
\s_axis_cmd_tdata[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(0)
    );
\s_axis_cmd_tdata[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(10)
    );
\s_axis_cmd_tdata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(11)
    );
\s_axis_cmd_tdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(12)
    );
\s_axis_cmd_tdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(13)
    );
\s_axis_cmd_tdata[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(14)
    );
\s_axis_cmd_tdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(15)
    );
\s_axis_cmd_tdata[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(1)
    );
\s_axis_cmd_tdata[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(16)
    );
\s_axis_cmd_tdata[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(2)
    );
\s_axis_cmd_tdata[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(17)
    );
\s_axis_cmd_tdata[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(18)
    );
\s_axis_cmd_tdata[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(19)
    );
\s_axis_cmd_tdata[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(20)
    );
\s_axis_cmd_tdata[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(21)
    );
\s_axis_cmd_tdata[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(22)
    );
\s_axis_cmd_tdata[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(23)
    );
\s_axis_cmd_tdata[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(24)
    );
\s_axis_cmd_tdata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(3)
    );
\s_axis_cmd_tdata[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(25)
    );
\s_axis_cmd_tdata[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(26)
    );
\s_axis_cmd_tdata[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(27)
    );
\s_axis_cmd_tdata[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(28)
    );
\s_axis_cmd_tdata[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(29)
    );
\s_axis_cmd_tdata[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(30)
    );
\s_axis_cmd_tdata[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(31)
    );
\s_axis_cmd_tdata[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(32)
    );
\s_axis_cmd_tdata[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(33)
    );
\s_axis_cmd_tdata[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(34)
    );
\s_axis_cmd_tdata[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(4)
    );
\s_axis_cmd_tdata[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(35)
    );
\s_axis_cmd_tdata[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(36)
    );
\s_axis_cmd_tdata[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(37)
    );
\s_axis_cmd_tdata[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(38)
    );
\s_axis_cmd_tdata[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(39)
    );
\s_axis_cmd_tdata[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(40)
    );
\s_axis_cmd_tdata[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(41)
    );
\s_axis_cmd_tdata[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(42)
    );
\s_axis_cmd_tdata[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(43)
    );
\s_axis_cmd_tdata[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(44)
    );
\s_axis_cmd_tdata[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(5)
    );
\s_axis_cmd_tdata[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(45)
    );
\s_axis_cmd_tdata[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(46)
    );
\s_axis_cmd_tdata[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(47)
    );
\s_axis_cmd_tdata[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(48)
    );
\s_axis_cmd_tdata[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(6)
    );
\s_axis_cmd_tdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(7)
    );
\s_axis_cmd_tdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(8)
    );
\s_axis_cmd_tdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(9)
    );
\vert_count[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => vert_count(0),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg[12]_0\(0),
      O => p_2_in(0)
    );
\vert_count[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(10),
      I1 => \^load_new_addr\,
      I2 => minusOp(10),
      O => p_2_in(10)
    );
\vert_count[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(11),
      I1 => \^load_new_addr\,
      I2 => minusOp(11),
      O => p_2_in(11)
    );
\vert_count[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^load_new_addr\,
      I1 => write_cmnd_cmb,
      O => \vert_count[12]_i_1__0_n_0\
    );
\vert_count[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(12),
      I1 => \^load_new_addr\,
      I2 => minusOp(12),
      O => p_2_in(12)
    );
\vert_count[12]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[1]_i_3__0_n_0\,
      I1 => dmacntrl_cs(0),
      I2 => dmacntrl_cs(1),
      I3 => dmacntrl_cs(2),
      O => \^load_new_addr\
    );
\vert_count[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(1),
      I1 => \^load_new_addr\,
      I2 => minusOp(1),
      O => p_2_in(1)
    );
\vert_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(2),
      I1 => \^load_new_addr\,
      I2 => minusOp(2),
      O => p_2_in(2)
    );
\vert_count[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(3),
      I1 => \^load_new_addr\,
      I2 => minusOp(3),
      O => p_2_in(3)
    );
\vert_count[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(4),
      I1 => \^load_new_addr\,
      I2 => minusOp(4),
      O => p_2_in(4)
    );
\vert_count[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(5),
      I1 => \^load_new_addr\,
      I2 => minusOp(5),
      O => p_2_in(5)
    );
\vert_count[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(6),
      I1 => \^load_new_addr\,
      I2 => minusOp(6),
      O => p_2_in(6)
    );
\vert_count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(7),
      I1 => \^load_new_addr\,
      I2 => minusOp(7),
      O => p_2_in(7)
    );
\vert_count[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(8),
      I1 => \^load_new_addr\,
      I2 => minusOp(8),
      O => p_2_in(8)
    );
\vert_count[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(9),
      I1 => \^load_new_addr\,
      I2 => minusOp(9),
      O => p_2_in(9)
    );
\vert_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1__0_n_0\,
      D => p_2_in(0),
      Q => vert_count(0),
      R => regdir_idle_i1
    );
\vert_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1__0_n_0\,
      D => p_2_in(10),
      Q => vert_count(10),
      R => regdir_idle_i1
    );
\vert_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1__0_n_0\,
      D => p_2_in(11),
      Q => vert_count(11),
      R => regdir_idle_i1
    );
\vert_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1__0_n_0\,
      D => p_2_in(12),
      Q => vert_count(12),
      R => regdir_idle_i1
    );
\vert_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1__0_n_0\,
      D => p_2_in(1),
      Q => vert_count(1),
      R => regdir_idle_i1
    );
\vert_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1__0_n_0\,
      D => p_2_in(2),
      Q => vert_count(2),
      R => regdir_idle_i1
    );
\vert_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1__0_n_0\,
      D => p_2_in(3),
      Q => vert_count(3),
      R => regdir_idle_i1
    );
\vert_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1__0_n_0\,
      D => p_2_in(4),
      Q => vert_count(4),
      R => regdir_idle_i1
    );
\vert_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1__0_n_0\,
      D => p_2_in(5),
      Q => vert_count(5),
      R => regdir_idle_i1
    );
\vert_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1__0_n_0\,
      D => p_2_in(6),
      Q => vert_count(6),
      R => regdir_idle_i1
    );
\vert_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1__0_n_0\,
      D => p_2_in(7),
      Q => vert_count(7),
      R => regdir_idle_i1
    );
\vert_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1__0_n_0\,
      D => p_2_in(8),
      Q => vert_count(8),
      R => regdir_idle_i1
    );
\vert_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \vert_count[12]_i_1__0_n_0\,
      D => p_2_in(9),
      Q => vert_count(9),
      R => regdir_idle_i1
    );
\zero_hsize_err_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^load_new_addr\,
      I1 => zero_hsize_err_reg_0,
      O => zero_hsize_err0
    );
zero_hsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => zero_hsize_err0,
      Q => \^zero_hsize_err\,
      R => regdir_idle_i1
    );
zero_vsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => zero_vsize_err0,
      Q => \^zero_vsize_err\,
      R => regdir_idle_i1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen is
  port (
    p_14_out : out STD_LOGIC;
    hold_sof_reg_0 : out STD_LOGIC;
    \SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\ : out STD_LOGIC;
    s_valid_reg_0 : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    irqdelay_wren_i : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_23_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen is
  signal hold_sof : STD_LOGIC;
  signal hold_sof_i_1_n_0 : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
  signal s_valid_d1_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of hold_sof_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of packet_sof_i : label is "soft_lutpair76";
begin
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEAE"
    )
        port map (
      I0 => p_50_out,
      I1 => ch1_delay_cnt_en,
      I2 => s_valid,
      I3 => s_valid_d1,
      I4 => hold_sof,
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\,
      O => \SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF10"
    )
        port map (
      I0 => hold_sof,
      I1 => s_valid_d1,
      I2 => s_valid,
      I3 => p_24_out,
      I4 => reset_counts,
      I5 => irqdelay_wren_i,
      O => hold_sof_reg_0
    );
hold_sof_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hold_sof,
      I1 => s_valid,
      I2 => s_valid_d1,
      I3 => \out\,
      I4 => p_23_out,
      O => hold_sof_i_1_n_0
    );
hold_sof_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => hold_sof_i_1_n_0,
      Q => hold_sof,
      R => '0'
    );
packet_sof_i: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_valid,
      I1 => s_valid_d1,
      I2 => hold_sof,
      O => p_14_out
    );
s_valid_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_valid,
      I1 => \out\,
      O => s_valid_d1_i_1_n_0
    );
s_valid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_valid_d1_i_1_n_0,
      Q => s_valid_d1,
      R => '0'
    );
s_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_valid_reg_0,
      Q => s_valid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen_0 is
  port (
    s2mm_vid2cdc_packet_sof : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\ : out STD_LOGIC;
    s_valid_d1_reg_0 : in STD_LOGIC;
    s_valid0 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    s2mm_dmac2cdc_fsync_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen_0 : entity is "axi_vdma_sof_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen_0 is
  signal hold_sof : STD_LOGIC;
  signal \hold_sof_i_1__0_n_0\ : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hold_sof_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of packet_sof_i : label is "soft_lutpair130";
begin
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555DFFFF555D555D"
    )
        port map (
      I0 => E(0),
      I1 => s_valid,
      I2 => s_valid_d1,
      I3 => hold_sof,
      I4 => s2mm_dmacr(0),
      I5 => Q(0),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\
    );
\hold_sof_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hold_sof,
      I1 => s_valid,
      I2 => s_valid_d1,
      I3 => \out\,
      I4 => s2mm_dmac2cdc_fsync_out,
      O => \hold_sof_i_1__0_n_0\
    );
hold_sof_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \hold_sof_i_1__0_n_0\,
      Q => hold_sof,
      R => '0'
    );
packet_sof_i: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_valid,
      I1 => s_valid_d1,
      I2 => hold_sof,
      O => s2mm_vid2cdc_packet_sof
    );
s_valid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_valid,
      Q => s_valid_d1,
      R => s_valid_d1_reg_0
    );
s_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_valid0,
      Q => s_valid,
      R => s_valid_d1_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr is
  port (
    datamover_idle : out STD_LOGIC;
    halted_set_i_reg_0 : out STD_LOGIC;
    regdir_idle_i1 : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    halted_set_i0 : in STD_LOGIC;
    datamover_idle_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr is
  signal p_26_out : STD_LOGIC;
  signal s2mm_halted_set : STD_LOGIC;
begin
datamover_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => datamover_idle_reg_0,
      Q => datamover_idle,
      R => regdir_idle_i1
    );
halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_dmacr(0),
      Q => p_26_out,
      R => regdir_idle_i1
    );
\halted_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => s2mm_halted_set,
      I1 => \out\,
      I2 => s2mm_dmasr(0),
      I3 => p_26_out,
      O => halted_set_i_reg_0
    );
halted_set_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => halted_set_i0,
      Q => s2mm_halted_set,
      R => regdir_idle_i1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr_57 is
  port (
    p_37_out : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    all_idle_reg_0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_reg_0 : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    p_71_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    halted_set_i_reg_0 : in STD_LOGIC;
    p_39_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr_57 : entity is "axi_vdma_sts_mngr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr_57 is
  signal \^datamover_idle\ : STD_LOGIC;
  signal halted_set_i0 : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
begin
  datamover_idle <= \^datamover_idle\;
all_idle_reg: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => all_idle_reg_0,
      Q => p_37_out,
      S => p_0_in
    );
datamover_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => datamover_idle_reg_0,
      Q => \^datamover_idle\,
      R => p_0_in
    );
halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_72_out(0),
      Q => p_27_out,
      R => p_0_in
    );
halted_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => mm2s_prmry_resetn,
      I1 => p_28_out,
      I2 => p_27_out,
      I3 => p_71_out,
      O => prmry_resetn_i_reg
    );
halted_set_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^datamover_idle\,
      I1 => p_72_out(0),
      I2 => \out\,
      I3 => halted_set_i_reg_0,
      I4 => p_39_out,
      O => halted_set_i0
    );
halted_set_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halted_set_i0,
      Q => p_28_out,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc is
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc is
  signal frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg : string;
  attribute async_reg of frame_ptr_in_d1_cdc_tig : signal is "true";
  signal frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_in_d2 : signal is "true";
  signal frame_ptr_out_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d1_cdc_tig : signal is "true";
  signal frame_ptr_out_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d2 : signal is "true";
  signal othrchnl_frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d1_cdc_tig : signal is "true";
  signal othrchnl_frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d2 : signal is "true";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(5)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(4)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(4)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(3)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(2)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(5)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(4)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(3)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(3)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(2)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(1)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(0)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(5)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(4)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(3)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(2)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(1)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(2)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(5)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(4)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(3)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(2)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(1)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(0)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(5)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(4)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(3)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc_1 is
  port (
    s_fsync_d1 : out STD_LOGIC;
    s_fsync_d2 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_valid_frame_sync_cmb : out STD_LOGIC;
    initial_frame_reg : out STD_LOGIC;
    s_fsync_d2_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_fsync_d2_reg_1 : in STD_LOGIC;
    s2mm_fsync_core : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s2mm_fsize_mismatch_err_flag : in STD_LOGIC;
    s2mm_dmac2cdc_fsync_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s2mm_valid_video_prmtrs : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc_1 : entity is "axi_vdma_vid_cdc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc_1 is
  signal frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg : string;
  attribute async_reg of frame_ptr_in_d1_cdc_tig : signal is "true";
  signal frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_in_d2 : signal is "true";
  signal frame_ptr_out_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d1_cdc_tig : signal is "true";
  signal frame_ptr_out_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d2 : signal is "true";
  signal othrchnl_frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d1_cdc_tig : signal is "true";
  signal othrchnl_frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d2 : signal is "true";
  signal \^s_fsync_d1\ : STD_LOGIC;
  signal \^s_fsync_d2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \initial_frame_i_1__0\ : label is "soft_lutpair131";
begin
  s_fsync_d1 <= \^s_fsync_d1\;
  s_fsync_d2 <= \^s_fsync_d2\;
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_fsync_d2\,
      I1 => \^s_fsync_d1\,
      O => s_fsync_d2_reg_0(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAABBBB"
    )
        port map (
      I0 => s2mm_fsize_mismatch_err_flag,
      I1 => s2mm_dmac2cdc_fsync_out,
      I2 => \^s_fsync_d1\,
      I3 => \^s_fsync_d2\,
      I4 => \out\,
      I5 => s2mm_halt,
      O => SR(0)
    );
\MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s_fsync_d1\,
      I1 => \^s_fsync_d2\,
      I2 => s2mm_valid_video_prmtrs,
      O => s2mm_valid_frame_sync_cmb
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(5)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(4)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(4)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(3)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(2)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(5)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(4)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(3)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(3)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(2)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(1)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(0)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(5)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(4)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(3)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(2)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(1)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(2)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(5)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(4)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(3)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(2)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(1)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(0)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(5)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(4)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(3)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(2)
    );
\initial_frame_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => initial_frame,
      I1 => \^s_fsync_d2\,
      I2 => \^s_fsync_d1\,
      I3 => \out\,
      I4 => s2mm_dmasr(0),
      O => initial_frame_reg
    );
s_fsync_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s2mm_fsync_core,
      Q => \^s_fsync_d1\,
      R => s_fsync_d2_reg_1
    );
s_fsync_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \^s_fsync_d1\,
      Q => \^s_fsync_d2\,
      R => s_fsync_d2_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister is
  port (
    zero_vsize_err0 : out STD_LOGIC;
    \vsize_vid_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hsize_vid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \hsize_vid_reg[9]_0\ : out STD_LOGIC;
    \hsize_vid_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \stride_vid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmtr_update_complete : in STD_LOGIC;
    s_fsync_d2 : in STD_LOGIC;
    s_fsync_d1 : in STD_LOGIC;
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0\ : in STD_LOGIC;
    load_new_addr : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s2mm_dmac2cdc_fsync_out : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \VFLIP_DISABLE.dm_address_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    regdir_idle_i1 : in STD_LOGIC;
    \vsize_vid_reg[12]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \hsize_vid_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister is
  signal \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \VFLIP_DISABLE.dm_address[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal crnt_start_address : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal crnt_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^hsize_vid_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal video_reg_update : STD_LOGIC;
  signal \^vsize_vid_reg[12]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \zero_hsize_err_i_3__0_n_0\ : STD_LOGIC;
  signal \zero_hsize_err_i_4__0_n_0\ : STD_LOGIC;
  signal \zero_hsize_err_i_5__0_n_0\ : STD_LOGIC;
  signal \zero_vsize_err_i_2__0_n_0\ : STD_LOGIC;
  signal \zero_vsize_err_i_3__0_n_0\ : STD_LOGIC;
  signal \zero_vsize_err_i_4__0_n_0\ : STD_LOGIC;
begin
  \hsize_vid_reg[15]_0\(15 downto 0) <= \^hsize_vid_reg[15]_0\(15 downto 0);
  \vsize_vid_reg[12]_0\(12 downto 0) <= \^vsize_vid_reg[12]_0\(12 downto 0);
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^vsize_vid_reg[12]_0\(0),
      I1 => s2mm_dmac2cdc_fsync_out,
      I2 => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]\(0),
      O => D(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(0),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(0),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(10),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(10),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(11),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(11),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(12),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(12),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(13),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(13),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(14),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(14),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(15),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(15),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(16),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(16),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(17),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(17),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(18),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(18),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(19),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(19),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(1),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(1),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(20),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(20),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(21),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(21),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(22),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(22),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(23),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(23),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(24),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(24),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(25),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(25),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(26),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(26),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(27),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(27),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(28),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(28),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(29),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(29),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(2),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(2),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(30),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(30),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(31),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(31),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(3),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(3),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(4),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(4),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(5),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(5),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(6),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(6),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(7),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(7),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(8),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(8),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(9),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(9),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(0),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(0),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(10),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(10),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(11),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(11),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(12),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(12),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(13),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(13),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(14),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(14),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(15),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(15),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(16),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(16),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(17),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(17),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(18),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(18),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(19),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(19),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(1),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(1),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(20),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(20),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(21),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(21),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(22),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(22),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(23),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(23),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(24),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(24),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(25),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(25),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(26),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(26),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(27),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(27),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(28),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(28),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(29),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(29),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(2),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(2),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(30),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(30),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(31),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(31),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(3),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(3),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(4),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(4),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(5),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(5),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(6),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(6),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(7),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(7),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(8),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(8),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(9),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(9),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(0),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(0),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(10),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(10),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(11),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(11),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(12),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(12),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(13),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(13),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(14),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(14),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(15),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(15),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(16),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(16),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(17),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(17),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(18),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(18),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(19),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(19),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(1),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(1),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(20),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(20),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(21),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(21),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(22),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(22),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(23),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(23),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(24),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(24),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(25),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(25),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(26),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(26),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(27),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(27),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(28),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(28),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(29),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(29),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(2),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(2),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(30),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(30),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(31),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(31),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(3),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(3),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(4),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(4),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(5),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(5),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(6),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(6),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(7),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(7),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(8),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(8),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(9),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(9),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(0),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(0),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(10),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(10),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(11),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(11),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(12),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(12),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(13),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(13),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(14),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(14),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(15),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(15),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(16),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(16),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(17),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(17),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(18),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(18),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(19),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(19),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(1),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(1),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(20),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(20),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(21),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(21),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(22),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(22),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(23),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(23),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(24),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(24),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(25),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(25),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(26),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(26),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(27),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(27),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(28),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(28),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(29),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(29),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(2),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(2),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(30),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(30),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(31),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(31),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(3),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(3),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(4),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(4),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(5),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(5),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(6),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(6),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(7),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(7),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(8),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(8),
      R => regdir_idle_i1
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(9),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(9),
      R => regdir_idle_i1
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(2),
      I1 => \^hsize_vid_reg[15]_0\(1),
      I2 => \^hsize_vid_reg[15]_0\(0),
      O => S(0)
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(2),
      I1 => \^hsize_vid_reg[15]_0\(1),
      I2 => \^hsize_vid_reg[15]_0\(0),
      O => \hsize_vid_reg[2]_0\(0)
    );
\VFLIP_DISABLE.dm_address[11]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(11),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(11),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(11),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(11),
      O => crnt_start_address(11)
    );
\VFLIP_DISABLE.dm_address[11]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(10),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(10),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(10),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(10),
      O => crnt_start_address(10)
    );
\VFLIP_DISABLE.dm_address[11]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(9),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(9),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(9),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(9),
      O => crnt_start_address(9)
    );
\VFLIP_DISABLE.dm_address[11]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(8),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(8),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(8),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(8),
      O => crnt_start_address(8)
    );
\VFLIP_DISABLE.dm_address[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(11),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_2__0_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(10),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_3__0_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(9),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_4__0_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(8),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_5__0_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(11),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(11),
      I2 => load_new_addr,
      I3 => crnt_start_address(11),
      O => \VFLIP_DISABLE.dm_address[11]_i_6__0_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(10),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(10),
      I2 => load_new_addr,
      I3 => crnt_start_address(10),
      O => \VFLIP_DISABLE.dm_address[11]_i_7__0_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(9),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(9),
      I2 => load_new_addr,
      I3 => crnt_start_address(9),
      O => \VFLIP_DISABLE.dm_address[11]_i_8__0_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(8),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(8),
      I2 => load_new_addr,
      I3 => crnt_start_address(8),
      O => \VFLIP_DISABLE.dm_address[11]_i_9__0_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(15),
      I1 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(15),
      I2 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(15),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(15),
      O => crnt_start_address(15)
    );
\VFLIP_DISABLE.dm_address[15]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(14),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(14),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(14),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(14),
      O => crnt_start_address(14)
    );
\VFLIP_DISABLE.dm_address[15]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(13),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(13),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(13),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(13),
      O => crnt_start_address(13)
    );
\VFLIP_DISABLE.dm_address[15]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(12),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(12),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(12),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(12),
      O => crnt_start_address(12)
    );
\VFLIP_DISABLE.dm_address[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(15),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_2__0_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(14),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_3__0_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(13),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_4__0_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(12),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_5__0_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(15),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(15),
      I2 => load_new_addr,
      I3 => crnt_start_address(15),
      O => \VFLIP_DISABLE.dm_address[15]_i_6__0_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(14),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(14),
      I2 => load_new_addr,
      I3 => crnt_start_address(14),
      O => \VFLIP_DISABLE.dm_address[15]_i_7__0_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(13),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(13),
      I2 => load_new_addr,
      I3 => crnt_start_address(13),
      O => \VFLIP_DISABLE.dm_address[15]_i_8__0_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(12),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(12),
      I2 => load_new_addr,
      I3 => crnt_start_address(12),
      O => \VFLIP_DISABLE.dm_address[15]_i_9__0_n_0\
    );
\VFLIP_DISABLE.dm_address[19]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(19),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(19),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(19),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(19),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(3)
    );
\VFLIP_DISABLE.dm_address[19]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(18),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(18),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(18),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(18),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(2)
    );
\VFLIP_DISABLE.dm_address[19]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(17),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(17),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(17),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(17),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(1)
    );
\VFLIP_DISABLE.dm_address[19]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(16),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(16),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(16),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(16),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(0)
    );
\VFLIP_DISABLE.dm_address[23]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(23),
      I1 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(23),
      I2 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(23),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(23),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(7)
    );
\VFLIP_DISABLE.dm_address[23]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(22),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(22),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(22),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(22),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(6)
    );
\VFLIP_DISABLE.dm_address[23]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(21),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(21),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(21),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(21),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(5)
    );
\VFLIP_DISABLE.dm_address[23]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(20),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(20),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(20),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(20),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(4)
    );
\VFLIP_DISABLE.dm_address[27]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(27),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(27),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(27),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(27),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(11)
    );
\VFLIP_DISABLE.dm_address[27]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(26),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(26),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(26),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(26),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(10)
    );
\VFLIP_DISABLE.dm_address[27]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(25),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(25),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(25),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(25),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(9)
    );
\VFLIP_DISABLE.dm_address[27]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(24),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(24),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(24),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(24),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(8)
    );
\VFLIP_DISABLE.dm_address[31]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(28),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(28),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(28),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(28),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(12)
    );
\VFLIP_DISABLE.dm_address[31]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(31),
      I1 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(31),
      I2 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(31),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(31),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(15)
    );
\VFLIP_DISABLE.dm_address[31]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(30),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(30),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(30),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(30),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(14)
    );
\VFLIP_DISABLE.dm_address[31]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(29),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(29),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(29),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(29),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(13)
    );
\VFLIP_DISABLE.dm_address[3]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(3),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(3),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(3),
      O => crnt_start_address(3)
    );
\VFLIP_DISABLE.dm_address[3]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(2),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(2),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(2),
      O => crnt_start_address(2)
    );
\VFLIP_DISABLE.dm_address[3]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(1),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(1),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(1),
      O => crnt_start_address(1)
    );
\VFLIP_DISABLE.dm_address[3]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(0),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(0),
      O => crnt_start_address(0)
    );
\VFLIP_DISABLE.dm_address[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(3),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_2__0_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(2),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_3__0_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(1),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_4__0_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(0),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_5__0_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(3),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(3),
      I2 => load_new_addr,
      I3 => crnt_start_address(3),
      O => \VFLIP_DISABLE.dm_address[3]_i_6__0_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(2),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(2),
      I2 => load_new_addr,
      I3 => crnt_start_address(2),
      O => \VFLIP_DISABLE.dm_address[3]_i_7__0_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(1),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(1),
      I2 => load_new_addr,
      I3 => crnt_start_address(1),
      O => \VFLIP_DISABLE.dm_address[3]_i_8__0_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(0),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(0),
      I2 => load_new_addr,
      I3 => crnt_start_address(0),
      O => \VFLIP_DISABLE.dm_address[3]_i_9__0_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(7),
      I1 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(7),
      I2 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(7),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(7),
      O => crnt_start_address(7)
    );
\VFLIP_DISABLE.dm_address[7]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(6),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(6),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(6),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(6),
      O => crnt_start_address(6)
    );
\VFLIP_DISABLE.dm_address[7]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(5),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(5),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(5),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(5),
      O => crnt_start_address(5)
    );
\VFLIP_DISABLE.dm_address[7]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(4),
      I1 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(4),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(4),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(4),
      O => crnt_start_address(4)
    );
\VFLIP_DISABLE.dm_address[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(7),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_2__0_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(6),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_3__0_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(5),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_4__0_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(4),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_5__0_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(7),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(7),
      I2 => load_new_addr,
      I3 => crnt_start_address(7),
      O => \VFLIP_DISABLE.dm_address[7]_i_6__0_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(6),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(6),
      I2 => load_new_addr,
      I3 => crnt_start_address(6),
      O => \VFLIP_DISABLE.dm_address[7]_i_7__0_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(5),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(5),
      I2 => load_new_addr,
      I3 => crnt_start_address(5),
      O => \VFLIP_DISABLE.dm_address[7]_i_8__0_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(4),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(4),
      I2 => load_new_addr,
      I3 => crnt_start_address(4),
      O => \VFLIP_DISABLE.dm_address[7]_i_9__0_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[11]_i_2__0_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[11]_i_3__0_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[11]_i_4__0_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[11]_i_5__0_n_0\,
      O(3 downto 0) => \stride_vid_reg[15]_0\(11 downto 8),
      S(3) => \VFLIP_DISABLE.dm_address[11]_i_6__0_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[11]_i_7__0_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[11]_i_8__0_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[11]_i_9__0_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0\,
      CO(3) => CO(0),
      CO(2) => \VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[15]_i_2__0_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[15]_i_3__0_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[15]_i_4__0_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[15]_i_5__0_n_0\,
      O(3 downto 0) => \stride_vid_reg[15]_0\(15 downto 12),
      S(3) => \VFLIP_DISABLE.dm_address[15]_i_6__0_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[15]_i_7__0_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[15]_i_8__0_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[15]_i_9__0_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[3]_i_2__0_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[3]_i_3__0_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[3]_i_4__0_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[3]_i_5__0_n_0\,
      O(3 downto 0) => \stride_vid_reg[15]_0\(3 downto 0),
      S(3) => \VFLIP_DISABLE.dm_address[3]_i_6__0_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[3]_i_7__0_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[3]_i_8__0_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[3]_i_9__0_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[7]_i_2__0_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[7]_i_3__0_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[7]_i_4__0_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[7]_i_5__0_n_0\,
      O(3 downto 0) => \stride_vid_reg[15]_0\(7 downto 4),
      S(3) => \VFLIP_DISABLE.dm_address[7]_i_6__0_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[7]_i_7__0_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[7]_i_8__0_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[7]_i_9__0_n_0\
    );
\hsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(0),
      Q => \^hsize_vid_reg[15]_0\(0),
      R => regdir_idle_i1
    );
\hsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(10),
      Q => \^hsize_vid_reg[15]_0\(10),
      R => regdir_idle_i1
    );
\hsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(11),
      Q => \^hsize_vid_reg[15]_0\(11),
      R => regdir_idle_i1
    );
\hsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(12),
      Q => \^hsize_vid_reg[15]_0\(12),
      R => regdir_idle_i1
    );
\hsize_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(13),
      Q => \^hsize_vid_reg[15]_0\(13),
      R => regdir_idle_i1
    );
\hsize_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(14),
      Q => \^hsize_vid_reg[15]_0\(14),
      R => regdir_idle_i1
    );
\hsize_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(15),
      Q => \^hsize_vid_reg[15]_0\(15),
      R => regdir_idle_i1
    );
\hsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(1),
      Q => \^hsize_vid_reg[15]_0\(1),
      R => regdir_idle_i1
    );
\hsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(2),
      Q => \^hsize_vid_reg[15]_0\(2),
      R => regdir_idle_i1
    );
\hsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(3),
      Q => \^hsize_vid_reg[15]_0\(3),
      R => regdir_idle_i1
    );
\hsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(4),
      Q => \^hsize_vid_reg[15]_0\(4),
      R => regdir_idle_i1
    );
\hsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(5),
      Q => \^hsize_vid_reg[15]_0\(5),
      R => regdir_idle_i1
    );
\hsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(6),
      Q => \^hsize_vid_reg[15]_0\(6),
      R => regdir_idle_i1
    );
\hsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(7),
      Q => \^hsize_vid_reg[15]_0\(7),
      R => regdir_idle_i1
    );
\hsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(8),
      Q => \^hsize_vid_reg[15]_0\(8),
      R => regdir_idle_i1
    );
\hsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(9),
      Q => \^hsize_vid_reg[15]_0\(9),
      R => regdir_idle_i1
    );
\stride_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(0),
      Q => crnt_stride(0),
      R => regdir_idle_i1
    );
\stride_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(10),
      Q => crnt_stride(10),
      R => regdir_idle_i1
    );
\stride_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(11),
      Q => crnt_stride(11),
      R => regdir_idle_i1
    );
\stride_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(12),
      Q => crnt_stride(12),
      R => regdir_idle_i1
    );
\stride_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(13),
      Q => crnt_stride(13),
      R => regdir_idle_i1
    );
\stride_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(14),
      Q => crnt_stride(14),
      R => regdir_idle_i1
    );
\stride_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(15),
      Q => crnt_stride(15),
      R => regdir_idle_i1
    );
\stride_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(1),
      Q => crnt_stride(1),
      R => regdir_idle_i1
    );
\stride_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(2),
      Q => crnt_stride(2),
      R => regdir_idle_i1
    );
\stride_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(3),
      Q => crnt_stride(3),
      R => regdir_idle_i1
    );
\stride_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(4),
      Q => crnt_stride(4),
      R => regdir_idle_i1
    );
\stride_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(5),
      Q => crnt_stride(5),
      R => regdir_idle_i1
    );
\stride_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(6),
      Q => crnt_stride(6),
      R => regdir_idle_i1
    );
\stride_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(7),
      Q => crnt_stride(7),
      R => regdir_idle_i1
    );
\stride_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(8),
      Q => crnt_stride(8),
      R => regdir_idle_i1
    );
\stride_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(9),
      Q => crnt_stride(9),
      R => regdir_idle_i1
    );
\vsize_vid[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => prmtr_update_complete,
      I1 => s_fsync_d2,
      I2 => s_fsync_d1,
      I3 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0\,
      O => video_reg_update
    );
\vsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_1\(0),
      Q => \^vsize_vid_reg[12]_0\(0),
      R => regdir_idle_i1
    );
\vsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_1\(10),
      Q => \^vsize_vid_reg[12]_0\(10),
      R => regdir_idle_i1
    );
\vsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_1\(11),
      Q => \^vsize_vid_reg[12]_0\(11),
      R => regdir_idle_i1
    );
\vsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_1\(12),
      Q => \^vsize_vid_reg[12]_0\(12),
      R => regdir_idle_i1
    );
\vsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_1\(1),
      Q => \^vsize_vid_reg[12]_0\(1),
      R => regdir_idle_i1
    );
\vsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_1\(2),
      Q => \^vsize_vid_reg[12]_0\(2),
      R => regdir_idle_i1
    );
\vsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_1\(3),
      Q => \^vsize_vid_reg[12]_0\(3),
      R => regdir_idle_i1
    );
\vsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_1\(4),
      Q => \^vsize_vid_reg[12]_0\(4),
      R => regdir_idle_i1
    );
\vsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_1\(5),
      Q => \^vsize_vid_reg[12]_0\(5),
      R => regdir_idle_i1
    );
\vsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_1\(6),
      Q => \^vsize_vid_reg[12]_0\(6),
      R => regdir_idle_i1
    );
\vsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_1\(7),
      Q => \^vsize_vid_reg[12]_0\(7),
      R => regdir_idle_i1
    );
\vsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_1\(8),
      Q => \^vsize_vid_reg[12]_0\(8),
      R => regdir_idle_i1
    );
\vsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_1\(9),
      Q => \^vsize_vid_reg[12]_0\(9),
      R => regdir_idle_i1
    );
\zero_hsize_err_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \zero_hsize_err_i_3__0_n_0\,
      I1 => \^hsize_vid_reg[15]_0\(9),
      I2 => \^hsize_vid_reg[15]_0\(10),
      I3 => \^hsize_vid_reg[15]_0\(8),
      I4 => \^hsize_vid_reg[15]_0\(11),
      I5 => \zero_hsize_err_i_4__0_n_0\,
      O => \hsize_vid_reg[9]_0\
    );
\zero_hsize_err_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(15),
      I1 => \^hsize_vid_reg[15]_0\(14),
      I2 => \^hsize_vid_reg[15]_0\(12),
      I3 => \^hsize_vid_reg[15]_0\(13),
      O => \zero_hsize_err_i_3__0_n_0\
    );
\zero_hsize_err_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(3),
      I1 => \^hsize_vid_reg[15]_0\(2),
      I2 => \^hsize_vid_reg[15]_0\(1),
      I3 => \^hsize_vid_reg[15]_0\(0),
      I4 => \zero_hsize_err_i_5__0_n_0\,
      O => \zero_hsize_err_i_4__0_n_0\
    );
\zero_hsize_err_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(4),
      I1 => \^hsize_vid_reg[15]_0\(5),
      I2 => \^hsize_vid_reg[15]_0\(6),
      I3 => \^hsize_vid_reg[15]_0\(7),
      O => \zero_hsize_err_i_5__0_n_0\
    );
\zero_vsize_err_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^vsize_vid_reg[12]_0\(11),
      I1 => load_new_addr,
      I2 => \zero_vsize_err_i_2__0_n_0\,
      O => zero_vsize_err0
    );
\zero_vsize_err_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^vsize_vid_reg[12]_0\(0),
      I1 => \^vsize_vid_reg[12]_0\(2),
      I2 => \^vsize_vid_reg[12]_0\(3),
      I3 => \^vsize_vid_reg[12]_0\(9),
      I4 => \zero_vsize_err_i_3__0_n_0\,
      I5 => \zero_vsize_err_i_4__0_n_0\,
      O => \zero_vsize_err_i_2__0_n_0\
    );
\zero_vsize_err_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^vsize_vid_reg[12]_0\(5),
      I1 => \^vsize_vid_reg[12]_0\(1),
      I2 => \^vsize_vid_reg[12]_0\(8),
      I3 => \^vsize_vid_reg[12]_0\(4),
      O => \zero_vsize_err_i_3__0_n_0\
    );
\zero_vsize_err_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^vsize_vid_reg[12]_0\(7),
      I1 => \^vsize_vid_reg[12]_0\(6),
      I2 => \^vsize_vid_reg[12]_0\(12),
      I3 => \^vsize_vid_reg[12]_0\(10),
      O => \zero_vsize_err_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister_59 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    zero_hsize_err0 : out STD_LOGIC;
    \hsize_vid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    zero_vsize_err1 : out STD_LOGIC;
    \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \frmdly_vid_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \frmdly_vid_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \frmdly_vid_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stride_vid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_23_out : in STD_LOGIC;
    load_new_addr : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    \frmdly_vid_reg[0]_0\ : in STD_LOGIC;
    \frmdly_vid_reg[0]_1\ : in STD_LOGIC;
    \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3_out : in STD_LOGIC;
    \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\ : in STD_LOGIC;
    \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\ : in STD_LOGIC;
    \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\ : in STD_LOGIC;
    \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\ : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address[3]_i_9_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slv_frame_ref_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    \vsize_vid_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \hsize_vid_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \frmdly_vid_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister_59 : entity is "axi_vdma_vregister";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister_59 is
  signal \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_2_n_0\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_5_n_0\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_6_n_0\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_7_n_0\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_8_n_0\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr[4]_i_2_n_0\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[11]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[3]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal crnt_start_address : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal crnt_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal frmdly_vid : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \^frmdly_vid_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^hsize_vid_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal video_reg_update : STD_LOGIC;
  signal zero_hsize_err_i_2_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_3_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_4_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_5_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_3_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_4_n_0 : STD_LOGIC;
  signal \NLW_SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr[4]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_7\ : label is "soft_lutpair54";
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \frmdly_vid_reg[1]_0\(1 downto 0) <= \^frmdly_vid_reg[1]_0\(1 downto 0);
  \hsize_vid_reg[15]_0\(15 downto 0) <= \^hsize_vid_reg[15]_0\(15 downto 0);
\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \^q\(0),
      I1 => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\(0),
      I2 => p_23_out,
      O => D(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(0),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(0),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(10),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(10),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(11),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(11),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(12),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(12),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(13),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(13),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(14),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(14),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(15),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(15),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(16),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(16),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(17),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(17),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(18),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(18),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(19),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(19),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(1),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(1),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(20),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(20),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(21),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(21),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(22),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(22),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(23),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(23),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(24),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(24),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(25),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(25),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(26),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(26),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(27),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(27),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(28),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(28),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(29),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(29),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(2),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(2),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(30),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(30),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(31),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(31),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(3),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(3),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(4),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(4),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(5),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(5),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(6),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(6),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(7),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(7),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(8),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(8),
      R => p_0_in
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(9),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(9),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(0),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(0),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(10),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(10),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(11),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(11),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(12),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(12),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(13),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(13),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(14),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(14),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(15),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(15),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(16),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(16),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(17),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(17),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(18),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(18),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(19),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(19),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(1),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(1),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(20),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(20),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(21),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(21),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(22),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(22),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(23),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(23),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(24),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(24),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(25),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(25),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(26),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(26),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(27),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(27),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(28),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(28),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(29),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(29),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(2),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(2),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(30),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(30),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(31),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(31),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(3),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(3),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(4),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(4),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(5),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(5),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(6),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(6),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(7),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(7),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(8),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(8),
      R => p_0_in
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(9),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(9),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(0),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(0),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(10),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(10),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(11),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(11),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(12),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(12),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(13),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(13),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(14),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(14),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(15),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(15),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(16),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(16),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(17),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(17),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(18),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(18),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(19),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(19),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(1),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(1),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(20),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(20),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(21),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(21),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(22),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(22),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(23),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(23),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(24),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(24),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(25),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(25),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(26),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(26),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(27),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(27),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(28),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(28),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(29),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(29),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(2),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(2),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(30),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(30),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(31),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(31),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(3),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(3),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(4),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(4),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(5),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(5),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(6),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(6),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(7),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(7),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(8),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(8),
      R => p_0_in
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(9),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(9),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(0),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(0),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(10),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(10),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(11),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(11),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(12),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(12),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(13),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(13),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(14),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(14),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(15),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(15),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(16),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(16),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(17),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(17),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(18),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(18),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(19),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(19),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(1),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(1),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(20),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(20),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(21),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(21),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(22),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(22),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(23),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(23),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(24),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(24),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(25),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(25),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(26),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(26),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(27),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(27),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(28),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(28),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(29),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(29),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(2),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(2),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(30),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(30),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(31),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(31),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(3),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(3),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(4),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(4),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(5),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(5),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(6),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(6),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(7),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(7),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(8),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(8),
      R => p_0_in
    );
\GEN_START_ADDR_REG[3].start_address_vid_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(9),
      Q => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(9),
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^frmdly_vid_reg[1]_0\(0),
      I1 => slv_frame_ref_out(0),
      I2 => slv_frame_ref_out(1),
      I3 => \^frmdly_vid_reg[1]_0\(1),
      O => \frmdly_vid_reg[2]_0\(0)
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frmdly_vid(2),
      O => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_2_n_0\
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frmdly_vid(4),
      O => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_5_n_0\
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => frmdly_vid(2),
      I1 => frmdly_vid(3),
      O => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_6_n_0\
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^frmdly_vid_reg[1]_0\(1),
      I1 => slv_frame_ref_out(1),
      I2 => frmdly_vid(2),
      O => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_7_n_0\
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^frmdly_vid_reg[1]_0\(0),
      I1 => slv_frame_ref_out(0),
      I2 => slv_frame_ref_out(1),
      I3 => \^frmdly_vid_reg[1]_0\(1),
      O => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_8_n_0\
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[4]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[4]_i_1_n_1\,
      CO(1) => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[4]_i_1_n_2\,
      CO(0) => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_2_n_0\,
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 1) => \frmdly_vid_reg[2]_0\(3 downto 1),
      O(0) => \NLW_SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_5_n_0\,
      S(2) => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_6_n_0\,
      S(1) => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_7_n_0\,
      S(0) => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_8_n_0\
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^frmdly_vid_reg[1]_0\(0),
      I1 => slv_frame_ref_out(0),
      I2 => \^frmdly_vid_reg[1]_0\(1),
      I3 => slv_frame_ref_out(1),
      O => \frmdly_vid_reg[3]_0\(0)
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0B40F4"
    )
        port map (
      I0 => slv_frame_ref_out(0),
      I1 => \^frmdly_vid_reg[1]_0\(0),
      I2 => \^frmdly_vid_reg[1]_0\(1),
      I3 => slv_frame_ref_out(1),
      I4 => frmdly_vid(2),
      O => \frmdly_vid_reg[3]_0\(1)
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0FBFFFF4F04"
    )
        port map (
      I0 => slv_frame_ref_out(0),
      I1 => \^frmdly_vid_reg[1]_0\(0),
      I2 => slv_frame_ref_out(1),
      I3 => \^frmdly_vid_reg[1]_0\(1),
      I4 => frmdly_vid(2),
      I5 => frmdly_vid(3),
      O => \frmdly_vid_reg[3]_0\(2)
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr[4]_i_2_n_0\,
      I1 => frmdly_vid(3),
      I2 => frmdly_vid(4),
      O => \frmdly_vid_reg[3]_0\(3)
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45550045"
    )
        port map (
      I0 => frmdly_vid(2),
      I1 => slv_frame_ref_out(0),
      I2 => \^frmdly_vid_reg[1]_0\(0),
      I3 => \^frmdly_vid_reg[1]_0\(1),
      I4 => slv_frame_ref_out(1),
      O => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr[4]_i_2_n_0\
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(0),
      I1 => \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0\,
      I2 => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(0),
      I3 => p_3_out,
      I4 => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\,
      O => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg[4]\(0)
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(1),
      I1 => \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0\,
      I2 => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(1),
      I3 => p_3_out,
      I4 => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\,
      O => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg[4]\(1)
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(2),
      I1 => \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0\,
      I2 => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(2),
      I3 => p_3_out,
      I4 => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\,
      O => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg[4]\(2)
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(3),
      I1 => \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0\,
      I2 => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(3),
      I3 => p_3_out,
      I4 => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\,
      O => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg[4]\(3)
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_7_n_0\,
      I1 => frmdly_vid(3),
      I2 => frmdly_vid(4),
      O => \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0\
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DF0D"
    )
        port map (
      I0 => \^frmdly_vid_reg[1]_0\(0),
      I1 => slv_frame_ref_out(0),
      I2 => \^frmdly_vid_reg[1]_0\(1),
      I3 => slv_frame_ref_out(1),
      I4 => frmdly_vid(2),
      O => \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(11),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(11),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(11),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(11),
      O => crnt_start_address(11)
    );
\VFLIP_DISABLE.dm_address[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(10),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(10),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(10),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(10),
      O => crnt_start_address(10)
    );
\VFLIP_DISABLE.dm_address[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(9),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(9),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(9),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(9),
      O => crnt_start_address(9)
    );
\VFLIP_DISABLE.dm_address[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(8),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(8),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(8),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(8),
      O => crnt_start_address(8)
    );
\VFLIP_DISABLE.dm_address[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(11),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(10),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(9),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(8),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[11]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(11),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(11),
      I2 => load_new_addr,
      I3 => crnt_start_address(11),
      O => \VFLIP_DISABLE.dm_address[11]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(10),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(10),
      I2 => load_new_addr,
      I3 => crnt_start_address(10),
      O => \VFLIP_DISABLE.dm_address[11]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(9),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(9),
      I2 => load_new_addr,
      I3 => crnt_start_address(9),
      O => \VFLIP_DISABLE.dm_address[11]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(8),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(8),
      I2 => load_new_addr,
      I3 => crnt_start_address(8),
      O => \VFLIP_DISABLE.dm_address[11]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(15),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(15),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(15),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(15),
      O => crnt_start_address(15)
    );
\VFLIP_DISABLE.dm_address[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(14),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(14),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(14),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(14),
      O => crnt_start_address(14)
    );
\VFLIP_DISABLE.dm_address[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(13),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(13),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(13),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(13),
      O => crnt_start_address(13)
    );
\VFLIP_DISABLE.dm_address[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(12),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(12),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(12),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(12),
      O => crnt_start_address(12)
    );
\VFLIP_DISABLE.dm_address[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(15),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(14),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(13),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(12),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(15),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(15),
      I2 => load_new_addr,
      I3 => crnt_start_address(15),
      O => \VFLIP_DISABLE.dm_address[15]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(14),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(14),
      I2 => load_new_addr,
      I3 => crnt_start_address(14),
      O => \VFLIP_DISABLE.dm_address[15]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(13),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(13),
      I2 => load_new_addr,
      I3 => crnt_start_address(13),
      O => \VFLIP_DISABLE.dm_address[15]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(12),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(12),
      I2 => load_new_addr,
      I3 => crnt_start_address(12),
      O => \VFLIP_DISABLE.dm_address[15]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(19),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(19),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(19),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(19),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(3)
    );
\VFLIP_DISABLE.dm_address[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(18),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(18),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(18),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(18),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(2)
    );
\VFLIP_DISABLE.dm_address[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(17),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(17),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(17),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(17),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(1)
    );
\VFLIP_DISABLE.dm_address[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(16),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(16),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(16),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(16),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(0)
    );
\VFLIP_DISABLE.dm_address[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(23),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(23),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(23),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(23),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(7)
    );
\VFLIP_DISABLE.dm_address[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(22),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(22),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(22),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(22),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(6)
    );
\VFLIP_DISABLE.dm_address[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(21),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(21),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(21),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(21),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(5)
    );
\VFLIP_DISABLE.dm_address[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(20),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(20),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(20),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(20),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(4)
    );
\VFLIP_DISABLE.dm_address[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(27),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(27),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(27),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(27),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(11)
    );
\VFLIP_DISABLE.dm_address[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(26),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(26),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(26),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(26),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(10)
    );
\VFLIP_DISABLE.dm_address[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(25),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(25),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(25),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(25),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(9)
    );
\VFLIP_DISABLE.dm_address[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(24),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(24),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(24),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(24),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(8)
    );
\VFLIP_DISABLE.dm_address[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(28),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(28),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(28),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(28),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(12)
    );
\VFLIP_DISABLE.dm_address[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(31),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(31),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(31),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(31),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(15)
    );
\VFLIP_DISABLE.dm_address[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(30),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(30),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(30),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(30),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(14)
    );
\VFLIP_DISABLE.dm_address[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(29),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(29),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(29),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(29),
      O => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(13)
    );
\VFLIP_DISABLE.dm_address[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(3),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(3),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(3),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(3),
      O => crnt_start_address(3)
    );
\VFLIP_DISABLE.dm_address[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(2),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(2),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(2),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(2),
      O => crnt_start_address(2)
    );
\VFLIP_DISABLE.dm_address[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(1),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(1),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(1),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(1),
      O => crnt_start_address(1)
    );
\VFLIP_DISABLE.dm_address[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(0),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(0),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(0),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(0),
      O => crnt_start_address(0)
    );
\VFLIP_DISABLE.dm_address[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(3),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(2),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(1),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(0),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[3]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(3),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(3),
      I2 => load_new_addr,
      I3 => crnt_start_address(3),
      O => \VFLIP_DISABLE.dm_address[3]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(2),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(2),
      I2 => load_new_addr,
      I3 => crnt_start_address(2),
      O => \VFLIP_DISABLE.dm_address[3]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(1),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(1),
      I2 => load_new_addr,
      I3 => crnt_start_address(1),
      O => \VFLIP_DISABLE.dm_address[3]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(0),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(0),
      I2 => load_new_addr,
      I3 => crnt_start_address(0),
      O => \VFLIP_DISABLE.dm_address[3]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(7),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(7),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(7),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(7),
      O => crnt_start_address(7)
    );
\VFLIP_DISABLE.dm_address[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(6),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(6),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(6),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(6),
      O => crnt_start_address(6)
    );
\VFLIP_DISABLE.dm_address[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(5),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(5),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(5),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(5),
      O => crnt_start_address(5)
    );
\VFLIP_DISABLE.dm_address[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_2\(4),
      I1 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_3\(4),
      I2 => \GEN_START_ADDR_REG[3].start_address_vid_reg[3]_0\(4),
      I3 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(1),
      I4 => \VFLIP_DISABLE.dm_address[3]_i_9_0\(0),
      I5 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_1\(4),
      O => crnt_start_address(4)
    );
\VFLIP_DISABLE.dm_address[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(7),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(6),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(5),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(4),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(7),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(7),
      I2 => load_new_addr,
      I3 => crnt_start_address(7),
      O => \VFLIP_DISABLE.dm_address[7]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(6),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(6),
      I2 => load_new_addr,
      I3 => crnt_start_address(6),
      O => \VFLIP_DISABLE.dm_address[7]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(5),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(5),
      I2 => load_new_addr,
      I3 => crnt_start_address(5),
      O => \VFLIP_DISABLE.dm_address[7]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(4),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(4),
      I2 => load_new_addr,
      I3 => crnt_start_address(4),
      O => \VFLIP_DISABLE.dm_address[7]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[11]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[11]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[11]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[11]_i_5_n_0\,
      O(3 downto 0) => \stride_vid_reg[15]_0\(11 downto 8),
      S(3) => \VFLIP_DISABLE.dm_address[11]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[11]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[11]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[11]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0\,
      CO(3) => CO(0),
      CO(2) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[15]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[15]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[15]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[15]_i_5_n_0\,
      O(3 downto 0) => \stride_vid_reg[15]_0\(15 downto 12),
      S(3) => \VFLIP_DISABLE.dm_address[15]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[15]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[15]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[15]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[3]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[3]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[3]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[3]_i_5_n_0\,
      O(3 downto 0) => \stride_vid_reg[15]_0\(3 downto 0),
      S(3) => \VFLIP_DISABLE.dm_address[3]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[3]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[3]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[3]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[7]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[7]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[7]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[7]_i_5_n_0\,
      O(3 downto 0) => \stride_vid_reg[15]_0\(7 downto 4),
      S(3) => \VFLIP_DISABLE.dm_address[7]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[7]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[7]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[7]_i_9_n_0\
    );
\frmdly_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \frmdly_vid_reg[4]_0\(0),
      Q => \^frmdly_vid_reg[1]_0\(0),
      R => SR(0)
    );
\frmdly_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \frmdly_vid_reg[4]_0\(1),
      Q => \^frmdly_vid_reg[1]_0\(1),
      R => SR(0)
    );
\frmdly_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \frmdly_vid_reg[4]_0\(2),
      Q => frmdly_vid(2),
      R => SR(0)
    );
\frmdly_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \frmdly_vid_reg[4]_0\(3),
      Q => frmdly_vid(3),
      R => SR(0)
    );
\frmdly_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \frmdly_vid_reg[4]_0\(4),
      Q => frmdly_vid(4),
      R => SR(0)
    );
\hsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(0),
      Q => \^hsize_vid_reg[15]_0\(0),
      R => p_0_in
    );
\hsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(10),
      Q => \^hsize_vid_reg[15]_0\(10),
      R => p_0_in
    );
\hsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(11),
      Q => \^hsize_vid_reg[15]_0\(11),
      R => p_0_in
    );
\hsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(12),
      Q => \^hsize_vid_reg[15]_0\(12),
      R => p_0_in
    );
\hsize_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(13),
      Q => \^hsize_vid_reg[15]_0\(13),
      R => p_0_in
    );
\hsize_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(14),
      Q => \^hsize_vid_reg[15]_0\(14),
      R => p_0_in
    );
\hsize_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(15),
      Q => \^hsize_vid_reg[15]_0\(15),
      R => p_0_in
    );
\hsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(1),
      Q => \^hsize_vid_reg[15]_0\(1),
      R => p_0_in
    );
\hsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(2),
      Q => \^hsize_vid_reg[15]_0\(2),
      R => p_0_in
    );
\hsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(3),
      Q => \^hsize_vid_reg[15]_0\(3),
      R => p_0_in
    );
\hsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(4),
      Q => \^hsize_vid_reg[15]_0\(4),
      R => p_0_in
    );
\hsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(5),
      Q => \^hsize_vid_reg[15]_0\(5),
      R => p_0_in
    );
\hsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(6),
      Q => \^hsize_vid_reg[15]_0\(6),
      R => p_0_in
    );
\hsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(7),
      Q => \^hsize_vid_reg[15]_0\(7),
      R => p_0_in
    );
\hsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(8),
      Q => \^hsize_vid_reg[15]_0\(8),
      R => p_0_in
    );
\hsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(9),
      Q => \^hsize_vid_reg[15]_0\(9),
      R => p_0_in
    );
\stride_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(0),
      Q => crnt_stride(0),
      R => p_0_in
    );
\stride_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(10),
      Q => crnt_stride(10),
      R => p_0_in
    );
\stride_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(11),
      Q => crnt_stride(11),
      R => p_0_in
    );
\stride_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(12),
      Q => crnt_stride(12),
      R => p_0_in
    );
\stride_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(13),
      Q => crnt_stride(13),
      R => p_0_in
    );
\stride_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(14),
      Q => crnt_stride(14),
      R => p_0_in
    );
\stride_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(15),
      Q => crnt_stride(15),
      R => p_0_in
    );
\stride_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(1),
      Q => crnt_stride(1),
      R => p_0_in
    );
\stride_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(2),
      Q => crnt_stride(2),
      R => p_0_in
    );
\stride_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(3),
      Q => crnt_stride(3),
      R => p_0_in
    );
\stride_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(4),
      Q => crnt_stride(4),
      R => p_0_in
    );
\stride_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(5),
      Q => crnt_stride(5),
      R => p_0_in
    );
\stride_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(6),
      Q => crnt_stride(6),
      R => p_0_in
    );
\stride_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(7),
      Q => crnt_stride(7),
      R => p_0_in
    );
\stride_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(8),
      Q => crnt_stride(8),
      R => p_0_in
    );
\stride_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(9),
      Q => crnt_stride(9),
      R => p_0_in
    );
\vsize_vid[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => p_24_out,
      I1 => \frmdly_vid_reg[0]_0\,
      I2 => \frmdly_vid_reg[0]_1\,
      O => video_reg_update
    );
\vsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(0),
      Q => \^q\(0),
      R => p_0_in
    );
\vsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(10),
      Q => \^q\(10),
      R => p_0_in
    );
\vsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(11),
      Q => \^q\(11),
      R => p_0_in
    );
\vsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(12),
      Q => \^q\(12),
      R => p_0_in
    );
\vsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(1),
      Q => \^q\(1),
      R => p_0_in
    );
\vsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(2),
      Q => \^q\(2),
      R => p_0_in
    );
\vsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(3),
      Q => \^q\(3),
      R => p_0_in
    );
\vsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(4),
      Q => \^q\(4),
      R => p_0_in
    );
\vsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(5),
      Q => \^q\(5),
      R => p_0_in
    );
\vsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(6),
      Q => \^q\(6),
      R => p_0_in
    );
\vsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(7),
      Q => \^q\(7),
      R => p_0_in
    );
\vsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(8),
      Q => \^q\(8),
      R => p_0_in
    );
\vsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(9),
      Q => \^q\(9),
      R => p_0_in
    );
zero_hsize_err_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => load_new_addr,
      I1 => zero_hsize_err_i_2_n_0,
      I2 => zero_hsize_err_i_3_n_0,
      O => zero_hsize_err0
    );
zero_hsize_err_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(5),
      I1 => \^hsize_vid_reg[15]_0\(4),
      I2 => \^hsize_vid_reg[15]_0\(7),
      I3 => \^hsize_vid_reg[15]_0\(6),
      I4 => zero_hsize_err_i_4_n_0,
      O => zero_hsize_err_i_2_n_0
    );
zero_hsize_err_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(13),
      I1 => \^hsize_vid_reg[15]_0\(12),
      I2 => \^hsize_vid_reg[15]_0\(14),
      I3 => \^hsize_vid_reg[15]_0\(15),
      I4 => zero_hsize_err_i_5_n_0,
      O => zero_hsize_err_i_3_n_0
    );
zero_hsize_err_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(2),
      I1 => \^hsize_vid_reg[15]_0\(3),
      I2 => \^hsize_vid_reg[15]_0\(0),
      I3 => \^hsize_vid_reg[15]_0\(1),
      O => zero_hsize_err_i_4_n_0
    );
zero_hsize_err_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(10),
      I1 => \^hsize_vid_reg[15]_0\(11),
      I2 => \^hsize_vid_reg[15]_0\(8),
      I3 => \^hsize_vid_reg[15]_0\(9),
      O => zero_hsize_err_i_5_n_0
    );
zero_vsize_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => zero_vsize_err_i_3_n_0,
      I1 => zero_vsize_err_i_4_n_0,
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => zero_vsize_err1
    );
zero_vsize_err_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(9),
      I2 => \^q\(8),
      I3 => \^q\(12),
      I4 => \^q\(10),
      O => zero_vsize_err_i_3_n_0
    );
zero_vsize_err_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => zero_vsize_err_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync is
  port (
    p_1_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    p_3_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync is
  signal \^p_1_out\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_1_out <= \^p_1_out\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_1_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => scndry_out,
      I2 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\,
      I3 => prmry_min_assert_sftrst,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_1_out\,
      I1 => p_3_out,
      O => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_11 is
  port (
    p_1_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    p_3_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_11 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_11 is
  signal \^p_1_out\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_1_out <= \^p_1_out\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_1_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => scndry_out,
      I2 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\,
      I3 => prmry_min_assert_sftrst,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_1_out\,
      I1 => p_3_out,
      O => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_14 is
  port (
    p_3_out : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\ : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    axis_min_assert_sftrst : in STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_14 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_14 is
  signal \^p_3_out\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_3_out <= \^p_3_out\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_3_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => s_soft_reset_i_d1,
      I2 => s_soft_reset_i,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => axis_min_assert_sftrst,
      I1 => \^p_3_out\,
      I2 => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0\,
      I3 => p_1_out,
      O => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_15 is
  port (
    p_4_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    p_6_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_15 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_15 is
  signal \^p_4_out\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_4_out <= \^p_4_out\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_4_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => scndry_out,
      I2 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\,
      I3 => prmry_min_assert_sftrst,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_4_out\,
      I1 => p_6_out,
      O => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_18 is
  port (
    p_6_out : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\ : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    lite_min_assert_sftrst : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    p_4_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_18 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_18 is
  signal \^p_6_out\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_6_out <= \^p_6_out\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_6_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => s_soft_reset_i_d1,
      I2 => s_soft_reset_i,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => lite_min_assert_sftrst,
      I1 => \^p_6_out\,
      I2 => p_8_out,
      I3 => p_4_out,
      O => \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_4 is
  port (
    p_3_out : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    axis_min_assert_sftrst : in STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_4 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_4 is
  signal \^p_3_out\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_3_out <= \^p_3_out\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_3_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => s_soft_reset_i_d1,
      I2 => s_soft_reset_i,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => axis_min_assert_sftrst,
      I1 => \^p_3_out\,
      I2 => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0\,
      I3 => p_1_out,
      O => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5 is
  port (
    p_4_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    p_6_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5 is
  signal \^p_4_out\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_4_out <= \^p_4_out\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_4_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => scndry_out,
      I2 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\,
      I3 => prmry_min_assert_sftrst,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_4_out\,
      I1 => p_6_out,
      O => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_8 is
  port (
    p_6_out : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    lite_min_assert_sftrst : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    p_4_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_8 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_8 is
  signal \^p_6_out\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_6_out <= \^p_6_out\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_6_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => s_soft_reset_i_d1,
      I2 => s_soft_reset_i,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => lite_min_assert_sftrst,
      I1 => \^p_6_out\,
      I2 => p_8_out,
      I3 => p_4_out,
      O => \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\ is
  port (
    scndry_out : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_10\ is
  port (
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    prmry_reset2_1 : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    halt_i_reg : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    halt_i_reg_0 : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_stop : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    assert_sftrst_d1 : in STD_LOGIC;
    halt_i_reg_1 : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    reset_counts_4 : in STD_LOGIC;
    reset_counts_reg_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_10\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_10\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal \^prmry_in\ : STD_LOGIC;
  signal s2mm_hrd_resetn : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of sig_s2mm_dm_prmry_resetn_inferred_i_1 : label is "soft_lutpair317";
begin
  prmry_in <= \^prmry_in\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s2mm_hrd_resetn,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s2mm_hrd_resetn,
      I2 => min_assert_sftrst,
      O => \^prmry_in\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s2mm_hrd_resetn,
      O => prmry_reset2_1
    );
\I_DMA_REGISTER/reset_counts_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE000000AE00"
    )
        port map (
      I0 => reset_counts_4,
      I1 => s2mm_soft_reset,
      I2 => reset_counts_reg_0,
      I3 => s2mm_hrd_resetn,
      I4 => assert_sftrst_d1,
      I5 => min_assert_sftrst,
      O => reset_counts_reg
    );
\dmacr_i[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EA000000EA00"
    )
        port map (
      I0 => s2mm_soft_reset,
      I1 => s2mm_axi2ip_wrce(0),
      I2 => \dmacr_i_reg[2]_0\(0),
      I3 => s2mm_hrd_resetn,
      I4 => assert_sftrst_d1,
      I5 => min_assert_sftrst,
      O => \dmacr_i_reg[2]\
    );
\halt_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0888"
    )
        port map (
      I0 => \^prmry_in\,
      I1 => halt_i_reg_1,
      I2 => halt_i_reg_0,
      I3 => s2mm_dmacr(0),
      I4 => halt_i0,
      O => halt_i_reg
    );
\run_stop_d1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => s2mm_dmacr(0),
      I1 => s_soft_reset_i,
      I2 => s2mm_hrd_resetn,
      I3 => min_assert_sftrst,
      I4 => s2mm_stop,
      I5 => s2mm_soft_reset,
      O => \dmacr_i_reg[0]\
    );
sig_s2mm_dm_prmry_resetn_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => s2mm_hrd_resetn,
      I2 => s_soft_reset_i,
      I3 => halt_i_reg_0,
      O => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_12\ is
  port (
    scndry_out : out STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_12\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_12\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_13\ is
  port (
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_soft_reset_i_reg : out STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    axis_min_assert_sftrst : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_13\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_13\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_min_assert_sftrst,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8FFFFAAA8AAA8"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => \^scndry_out\,
      I2 => prmry_min_assert_sftrst,
      I3 => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\,
      I4 => s_soft_reset_i_d1,
      I5 => s_soft_reset_i,
      O => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFFF2F2F2F2"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s_soft_reset_i_d1,
      I2 => p_11_out,
      I3 => \^scndry_out\,
      I4 => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\,
      I5 => prmry_min_assert_sftrst,
      O => s_soft_reset_i_reg
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\,
      I2 => prmry_min_assert_sftrst,
      I3 => s_soft_reset_i_d1,
      I4 => s_soft_reset_i,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_16\ is
  port (
    scndry_out : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_16\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_16\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_17\ is
  port (
    scndry_out : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    lite_min_assert_sftrst : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_17\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_17\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_min_assert_sftrst,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_19\ is
  port (
    scndry_out : out STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_19\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_19\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_20\ is
  port (
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    prmry_reset2 : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    halt_i_reg : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    halt_i_reg_0 : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_36_out : in STD_LOGIC;
    p_78_out : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    assert_sftrst_d1 : in STD_LOGIC;
    halt_i_reg_1 : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_20\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_20\ is
  signal mm2s_hrd_resetn : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal \^prmry_in\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of sig_mm2s_dm_prmry_resetn_inferred_i_1 : label is "soft_lutpair306";
begin
  prmry_in <= \^prmry_in\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => mm2s_hrd_resetn,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => mm2s_hrd_resetn,
      I2 => min_assert_sftrst,
      O => \^prmry_in\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mm2s_hrd_resetn,
      O => prmry_reset2
    );
\I_DMA_REGISTER/reset_counts_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE000000AE00"
    )
        port map (
      I0 => reset_counts,
      I1 => p_78_out,
      I2 => \out\,
      I3 => mm2s_hrd_resetn,
      I4 => assert_sftrst_d1,
      I5 => min_assert_sftrst,
      O => reset_counts_reg
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EA000000EA00"
    )
        port map (
      I0 => p_78_out,
      I1 => mm2s_axi2ip_wrce(0),
      I2 => D(0),
      I3 => mm2s_hrd_resetn,
      I4 => assert_sftrst_d1,
      I5 => min_assert_sftrst,
      O => \dmacr_i_reg[2]\
    );
halt_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0888"
    )
        port map (
      I0 => \^prmry_in\,
      I1 => halt_i_reg_1,
      I2 => halt_i_reg_0,
      I3 => p_72_out(0),
      I4 => halt_i0,
      O => halt_i_reg
    );
run_stop_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => p_72_out(0),
      I1 => s_soft_reset_i,
      I2 => mm2s_hrd_resetn,
      I3 => min_assert_sftrst,
      I4 => p_36_out,
      I5 => p_78_out,
      O => \dmacr_i_reg[0]\
    );
sig_mm2s_dm_prmry_resetn_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => mm2s_hrd_resetn,
      I2 => s_soft_reset_i,
      I3 => halt_i_reg_0,
      O => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_3\ is
  port (
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_soft_reset_i_reg : out STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    axis_min_assert_sftrst : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_3\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_3\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => axis_min_assert_sftrst,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8FFFFAAA8AAA8"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => \^scndry_out\,
      I2 => prmry_min_assert_sftrst,
      I3 => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\,
      I4 => s_soft_reset_i_d1,
      I5 => s_soft_reset_i,
      O => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFFF2F2F2F2"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s_soft_reset_i_d1,
      I2 => p_11_out,
      I3 => \^scndry_out\,
      I4 => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\,
      I5 => prmry_min_assert_sftrst,
      O => s_soft_reset_i_reg
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\,
      I2 => prmry_min_assert_sftrst,
      I3 => s_soft_reset_i_d1,
      I4 => s_soft_reset_i,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_6\ is
  port (
    scndry_out : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_6\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_6\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_7\ is
  port (
    scndry_out : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    lite_min_assert_sftrst : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_7\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_7\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_min_assert_sftrst,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_9\ is
  port (
    scndry_out : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_9\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_9\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\ is
  port (
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mm2s_prmry_resetn : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    prepare_wrce_d1 : in STD_LOGIC;
    lite_wr_addr_phase_finished_data_phase_started : in STD_LOGIC;
    wvalid : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    ioc_irq_reg : in STD_LOGIC;
    ch1_dly_irq_set : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\ is
  signal \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_NUM_FSTORES_4.reg_module_start_address2_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \dmacr_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^mm2s_axi2ip_wrce\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal \reg_module_vsize[12]_i_2_n_0\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_4.reg_module_start_address1_i[31]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_4.reg_module_start_address2_i[31]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_4.reg_module_start_address2_i[31]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_4.reg_module_start_address3_i[31]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \reg_module_hsize[15]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \reg_module_vsize[12]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \reg_module_vsize[12]_i_2\ : label is "soft_lutpair3";
begin
  mm2s_axi2ip_wrce(9 downto 0) <= \^mm2s_axi2ip_wrce\(9 downto 0);
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => D(4),
      I1 => D(3),
      I2 => D(2),
      I3 => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\,
      I4 => mm2s_prmry_resetn,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => D(5),
      I1 => D(6),
      I2 => D(7),
      I3 => D(8),
      I4 => D(9),
      I5 => \^mm2s_axi2ip_wrce\(0),
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => p_0_out,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => prepare_wrce_d1,
      I2 => lite_wr_addr_phase_finished_data_phase_started,
      I3 => wvalid,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \reg_module_vsize[12]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(6)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \GEN_NUM_FSTORES_4.reg_module_start_address2_i[31]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(7)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \out\(5),
      I1 => p_0_out,
      I2 => \out\(4),
      O => \GEN_NUM_FSTORES_4.reg_module_start_address2_i[31]_i_2_n_0\
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(2),
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \GEN_NUM_FSTORES_4.reg_module_start_address2_i[31]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(8)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \GEN_NUM_FSTORES_4.reg_module_start_address2_i[31]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(9)
    );
\I_DMA_REGISTER/dly_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(1),
      I1 => \^mm2s_axi2ip_wrce\(1),
      I2 => ch1_dly_irq_set,
      I3 => dly_irq_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\
    );
\I_DMA_REGISTER/ioc_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(0),
      I1 => \^mm2s_axi2ip_wrce\(1),
      I2 => mm2s_ioc_irq_set,
      I3 => ioc_irq_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\
    );
\S_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \reg_module_vsize[12]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(5)
    );
dma_interr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \dmacr_i[1]_i_2_n_0\,
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \out\(0),
      I4 => \out\(2),
      I5 => \out\(4),
      O => \^mm2s_axi2ip_wrce\(1)
    );
\dmacr_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(3),
      I4 => \out\(4),
      I5 => \dmacr_i[1]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(0)
    );
\dmacr_i[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_out,
      I1 => \out\(5),
      O => \dmacr_i[1]_i_2_n_0\
    );
prmtr_updt_complete_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \reg_module_vsize[12]_i_2_n_0\,
      I4 => p_72_out(0),
      I5 => mm2s_prmry_resetn,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\
    );
\ptr_ref_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \dmacr_i[1]_i_2_n_0\,
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => \out\(3),
      I5 => \out\(4),
      O => \^mm2s_axi2ip_wrce\(2)
    );
\reg_module_hsize[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \reg_module_vsize[12]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(4)
    );
\reg_module_vsize[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(3),
      I3 => \reg_module_vsize[12]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(3)
    );
\reg_module_vsize[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \out\(4),
      I1 => p_0_out,
      I2 => \out\(5),
      I3 => \out\(2),
      O => \reg_module_vsize[12]_i_2_n_0\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_62\ is
  port (
    p_15_out : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\ : out STD_LOGIC;
    p_14_out : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ : out STD_LOGIC;
    s2mm_axi2ip_wrce : out STD_LOGIC_VECTOR ( 8 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s2mm_prmry_resetn : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    prepare_wrce_d1 : in STD_LOGIC;
    lite_wr_addr_phase_finished_data_phase_started : in STD_LOGIC;
    wvalid : in STD_LOGIC;
    s2mm_dma_interr_set : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err_d1 : in STD_LOGIC;
    fsize_mismatch_err_s1 : in STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg\ : in STD_LOGIC;
    lsize_mismatch_err : in STD_LOGIC;
    lsize_err_reg : in STD_LOGIC;
    s2mm_fsize_more_or_sof_late_s : in STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    ioc_irq_reg : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC;
    lsize_more_mismatch_err : in STD_LOGIC;
    lsize_more_err_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_62\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_62\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_62\ is
  signal \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0\ : STD_LOGIC;
  signal \dmacr_i[1]_i_2__0_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal \reg_module_hsize[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_module_vsize[12]_i_2__0_n_0\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1__0\ : label is "soft_lutpair11";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_4.reg_module_start_address1_i[31]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_4.reg_module_start_address2_i[31]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_4.reg_module_start_address3_i[31]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_4.reg_module_start_address4_i[31]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dma_interr_i_2__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \dmacr_i[1]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dmacr_i[1]_i_2__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \prmtr_updt_complete_i_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ptr_ref_i[4]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \reg_module_hsize[15]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \reg_module_vsize[12]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \reg_module_vsize[12]_i_2__0\ : label is "soft_lutpair4";
begin
  \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\ <= \^gen_lite_is_async.gen_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\;
  \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0\ <= \^gen_lite_is_async.gen_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0\;
\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(2),
      I3 => \dmacr_i[1]_i_2__0_n_0\,
      O => s2mm_axi2ip_wrce(1)
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\,
      I1 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\,
      O => p_15_out
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0\,
      I1 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(10),
      I2 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(9),
      I3 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(11),
      I4 => s2mm_prmry_resetn,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\,
      I1 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(8),
      I2 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(7),
      I3 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(12),
      I4 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(13),
      I5 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(14),
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\,
      I1 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\,
      O => p_14_out
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => p_1_out,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => prepare_wrce_d1,
      I2 => lite_wr_addr_phase_finished_data_phase_started,
      I3 => wvalid,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => prmry_reset2_0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => prmry_reset2_0
    );
\GEN_NUM_FSTORES_4.reg_module_start_address1_i[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(2),
      I3 => \reg_module_hsize[15]_i_2_n_0\,
      O => s2mm_axi2ip_wrce(5)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address2_i[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \reg_module_vsize[12]_i_2__0_n_0\,
      I1 => \out\(1),
      I2 => \out\(2),
      O => s2mm_axi2ip_wrce(6)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address3_i[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \reg_module_hsize[15]_i_2_n_0\,
      O => s2mm_axi2ip_wrce(7)
    );
\GEN_NUM_FSTORES_4.reg_module_start_address4_i[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \reg_module_vsize[12]_i_2__0_n_0\,
      O => s2mm_axi2ip_wrce(8)
    );
\I_DMA_REGISTER/GEN_FOR_FLUSH.fsize_err_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFF0"
    )
        port map (
      I0 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(1),
      I1 => \^gen_lite_is_async.gen_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0\,
      I2 => drop_fsync_d_pulse_gen_fsize_less_err_d1,
      I3 => fsize_mismatch_err_s1,
      I4 => \GEN_FOR_FLUSH.fsize_err_reg\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\
    );
\I_DMA_REGISTER/GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(3),
      I1 => \^gen_lite_is_async.gen_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0\,
      I2 => s2mm_fsize_more_or_sof_late_s,
      I3 => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\
    );
\I_DMA_REGISTER/dly_irq_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(5),
      I1 => \^gen_lite_is_async.gen_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0\,
      I2 => ch2_dly_irq_set,
      I3 => dly_irq_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\
    );
\I_DMA_REGISTER/dma_interr_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(0),
      I1 => \^gen_lite_is_async.gen_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0\,
      I2 => s2mm_dma_interr_set,
      I3 => dma_interr_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\
    );
\I_DMA_REGISTER/ioc_irq_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(4),
      I1 => \^gen_lite_is_async.gen_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0\,
      I2 => s2mm_ioc_irq_set,
      I3 => ioc_irq_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\
    );
\I_DMA_REGISTER/lsize_err_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(2),
      I1 => \^gen_lite_is_async.gen_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0\,
      I2 => lsize_mismatch_err,
      I3 => lsize_err_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\
    );
\I_DMA_REGISTER/lsize_more_err_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(6),
      I1 => \^gen_lite_is_async.gen_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0\,
      I2 => lsize_more_mismatch_err,
      I3 => lsize_more_err_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \reg_module_vsize[12]_i_2__0_n_0\,
      O => s2mm_axi2ip_wrce(4)
    );
\dma_interr_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \dmacr_i[1]_i_2__0_n_0\,
      O => \^gen_lite_is_async.gen_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0\
    );
\dmacr_i[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \dmacr_i[1]_i_2__0_n_0\,
      O => \^gen_lite_is_async.gen_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\
    );
\dmacr_i[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \out\(4),
      I1 => p_1_out,
      I2 => \out\(3),
      I3 => \out\(5),
      O => \dmacr_i[1]_i_2__0_n_0\
    );
\prmtr_updt_complete_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \reg_module_vsize[12]_i_2__0_n_0\,
      I3 => s2mm_prmry_resetn,
      I4 => s2mm_dmacr(0),
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\
    );
\ptr_ref_i[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(2),
      I3 => \dmacr_i[1]_i_2__0_n_0\,
      O => s2mm_axi2ip_wrce(0)
    );
\reg_module_hsize[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(2),
      I3 => \reg_module_hsize[15]_i_2_n_0\,
      O => s2mm_axi2ip_wrce(3)
    );
\reg_module_hsize[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \out\(4),
      I1 => p_1_out,
      I2 => \out\(3),
      I3 => \out\(5),
      O => \reg_module_hsize[15]_i_2_n_0\
    );
\reg_module_vsize[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \reg_module_vsize[12]_i_2__0_n_0\,
      O => s2mm_axi2ip_wrce(2)
    );
\reg_module_vsize[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(3),
      I2 => p_1_out,
      I3 => \out\(4),
      I4 => \out\(0),
      O => \reg_module_vsize[12]_i_2__0_n_0\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\ is
  port (
    mm2s_introut : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => mm2s_introut,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_79_out,
      Q => p_level_in_d1_cdc_from,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2_61\ is
  port (
    s2mm_introut : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2_0 : in STD_LOGIC;
    s2mm_ip2axi_introut : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2_61\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2_61\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2_61\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s2mm_introut,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_ip2axi_introut,
      Q => p_level_in_d1_cdc_from,
      R => prmry_reset2_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f is
  port (
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_last_mmap_dbeat_reg_reg : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    sig_clr_dqual_reg : out STD_LOGIC;
    sig_dqual_reg_full_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : out STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_next_calc_error_reg_i_5_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_addr_posted_cntr_reg[0]\ : STD_LOGIC;
  signal \^sig_dqual_reg_full_reg\ : STD_LOGIC;
  signal \^sig_last_dbeat_reg\ : STD_LOGIC;
  signal \^sig_last_mmap_dbeat_reg_reg\ : STD_LOGIC;
  signal sig_next_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal sig_next_calc_error_reg_i_7_n_0 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__7\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__7\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__7\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2__1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sig_ld_new_cmd_reg_i_1__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_1 : label is "soft_lutpair298";
begin
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \sig_addr_posted_cntr_reg[0]\ <= \^sig_addr_posted_cntr_reg[0]\;
  sig_dqual_reg_full_reg <= \^sig_dqual_reg_full_reg\;
  sig_last_dbeat_reg <= \^sig_last_dbeat_reg\;
  sig_last_mmap_dbeat_reg_reg <= \^sig_last_mmap_dbeat_reg_reg\;
\FIFO_Full_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30410000"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\,
      I2 => \^q\(0),
      I3 => \^sig_last_dbeat_reg\,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => p_11_out,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A69AA6A6A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_last_dbeat_reg\,
      I2 => \^q\(0),
      I3 => p_11_out,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I5 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A060A"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^q\(1),
      I2 => \^sig_last_dbeat_reg\,
      I3 => \^q\(0),
      I4 => \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => p_11_out,
      O => \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => SR(0)
    );
\sig_dbeat_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(1),
      I1 => \sig_dbeat_cntr_reg[7]\(0),
      I2 => \^sig_last_dbeat_reg\,
      I3 => \out\(0),
      O => D(0)
    );
\sig_dbeat_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(2),
      I1 => \sig_dbeat_cntr_reg[7]\(0),
      I2 => \sig_dbeat_cntr_reg[7]\(1),
      I3 => \^sig_last_dbeat_reg\,
      I4 => \out\(1),
      O => D(1)
    );
\sig_dbeat_cntr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(3),
      I1 => \sig_dbeat_cntr_reg[7]\(1),
      I2 => \sig_dbeat_cntr_reg[7]\(0),
      I3 => \sig_dbeat_cntr_reg[7]\(2),
      I4 => \^sig_last_dbeat_reg\,
      I5 => \out\(2),
      O => D(2)
    );
\sig_dbeat_cntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(4),
      I1 => \sig_dbeat_cntr_reg[4]\,
      I2 => \^sig_last_dbeat_reg\,
      I3 => \out\(3),
      O => D(3)
    );
\sig_dbeat_cntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(5),
      I1 => \sig_dbeat_cntr_reg[5]\,
      I2 => \^sig_last_dbeat_reg\,
      I3 => \out\(4),
      O => D(4)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => \sig_dbeat_cntr_reg[6]\,
      I2 => \sig_dbeat_cntr_reg[7]\(6),
      O => D(5)
    );
\sig_dbeat_cntr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CAF0CAE0CAE0CAE"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[0]\,
      I1 => sig_dqual_reg_empty,
      I2 => sig_next_calc_error_reg_i_5_n_0,
      I3 => \^sig_last_mmap_dbeat_reg_reg\,
      I4 => sig_next_sequential_reg,
      I5 => sig_dqual_reg_empty_reg,
      O => \^e\(0)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => \sig_dbeat_cntr_reg[7]\(6),
      I2 => \sig_dbeat_cntr_reg[6]\,
      I3 => \sig_dbeat_cntr_reg[7]\(7),
      O => D(6)
    );
\sig_halt_cmplt_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_next_calc_error_reg,
      O => \^sig_addr_posted_cntr_reg[0]\
    );
\sig_last_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => sig_last_dbeat_reg_0,
      I1 => \^sig_last_dbeat_reg\,
      I2 => sig_last_dbeat_reg_1,
      I3 => \^e\(0),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_dqual_reg_empty_reg,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\
    );
\sig_ld_new_cmd_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \^sig_last_dbeat_reg\,
      O => sig_ld_new_cmd_reg_reg
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => sig_next_cmd_cmplt_reg_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_clr_dqual_reg
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0008"
    )
        port map (
      I0 => sig_dqual_reg_empty_reg,
      I1 => sig_next_sequential_reg,
      I2 => \^sig_last_mmap_dbeat_reg_reg\,
      I3 => sig_next_calc_error_reg_i_5_n_0,
      I4 => sig_dqual_reg_empty,
      O => \^sig_last_dbeat_reg\
    );
sig_next_calc_error_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8BFFFF"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_halt_reg,
      I2 => sig_dqual_reg_empty_reg_0,
      I3 => \^sig_dqual_reg_full_reg\,
      I4 => sig_dqual_reg_empty_reg_1,
      O => \^sig_last_mmap_dbeat_reg_reg\
    );
sig_next_calc_error_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_7_n_0,
      I1 => sig_next_calc_error_reg,
      I2 => sig_rd_empty,
      I3 => sig_wdc_status_going_full,
      O => sig_next_calc_error_reg_i_5_n_0
    );
sig_next_calc_error_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555575"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_last_mmap_dbeat_reg,
      I3 => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\,
      I4 => sig_addr_posted_cntr(2),
      I5 => \^sig_addr_posted_cntr_reg[0]\,
      O => \^sig_dqual_reg_full_reg\
    );
sig_next_calc_error_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8A8A8A8A8A8A8A"
    )
        port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => sig_next_calc_error_reg_i_5_0,
      I2 => sig_inhibit_rdy_n_1,
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(0),
      O => sig_next_calc_error_reg_i_7_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_22 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_22 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_22 is
  signal \INFERRED_GEN.cnt_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__3\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2\ : label is "soft_lutpair292";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A6005100000000"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i[2]_i_2_n_0\,
      I1 => sig_input_reg_empty,
      I2 => sig_psm_halt,
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66966666"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \^q\(0),
      I2 => s_axis_s2mm_cmd_tvalid,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I4 => sig_inhibit_rdy_n,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF20FF0020DF00"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => s_axis_s2mm_cmd_tvalid,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00DF0F0F0F0F2F0"
    )
        port map (
      I0 => sig_input_reg_empty,
      I1 => sig_psm_halt,
      I2 => \^q\(2),
      I3 => \INFERRED_GEN.cnt_i[2]_i_2_n_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => s_axis_s2mm_cmd_tvalid,
      O => \INFERRED_GEN.cnt_i[2]_i_2_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_23 is
  port (
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fifo_full_p1 : out STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_23 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_23 is
  signal \INFERRED_GEN.cnt_i[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__8\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__8\ : label is "soft_lutpair290";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06010000"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i[2]_i_2__2_n_0\,
      I1 => m_axis_s2mm_sts_tready,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => s2mm_halt,
      I1 => dma_err,
      I2 => s2mm_soft_reset,
      I3 => \^q\(2),
      I4 => CO(0),
      I5 => \out\(0),
      O => p_9_out
    );
\INFERRED_GEN.cnt_i[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2D22DD2D2D2D2D2"
    )
        port map (
      I0 => m_axis_s2mm_sts_tready,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => sig_wsc2stat_status_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I5 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9AA69A9A9A9A9A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => sig_wsc2stat_status_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I5 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A1F0F0F8"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i[2]_i_2__2_n_0\,
      I1 => m_axis_s2mm_sts_tready,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_wsc2stat_status_valid,
      O => \INFERRED_GEN.cnt_i[2]_i_2__2_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_24 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_24 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_24 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_inhibit_rdy_n_reg\ : STD_LOGIC;
  signal \^sig_push_addr_reg1_out\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__6\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair289";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_inhibit_rdy_n_reg <= \^sig_inhibit_rdy_n_reg\;
  sig_push_addr_reg1_out <= \^sig_push_addr_reg1_out\;
\FIFO_Full_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A6005100000000"
    )
        port map (
      I0 => \^sig_inhibit_rdy_n_reg\,
      I1 => FIFO_Full_reg,
      I2 => sig_halt_reg,
      I3 => sig_rd_empty,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66966666"
    )
        port map (
      I0 => \^sig_push_addr_reg1_out\,
      I1 => \^q\(0),
      I2 => p_22_out,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF20FF0020DF00"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => p_22_out,
      I3 => \^sig_push_addr_reg1_out\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00DF0F0F0F0F2F0"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_halt_reg,
      I2 => sig_rd_empty,
      I3 => \^sig_inhibit_rdy_n_reg\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => p_22_out,
      O => \^sig_inhibit_rdy_n_reg\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => SR(0)
    );
\sig_next_addr_reg[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_halt_reg,
      I2 => sig_rd_empty,
      O => \^sig_push_addr_reg1_out\
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => sig_halt_reg,
      I2 => FIFO_Full_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \INFERRED_GEN.cnt_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_25 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_7_out : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_25 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_25 is
  signal \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__9\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_1__9\ : label is "soft_lutpair287";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41100000"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_sm_pop_cmd_fifo,
      I2 => sig_wr_fifo,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0ADDDD0A0AFFDD"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(0),
      I1 => \^q\(2),
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(1),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\,
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2),
      I5 => \out\(0),
      O => D(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00A400AE"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(1),
      I1 => p_7_out,
      I2 => \^q\(2),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0\,
      I4 => sig_need_cmd_flush,
      I5 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\,
      O => D(1)
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(0),
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2),
      I2 => \^q\(2),
      I3 => \out\(0),
      O => \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0\
    );
\INFERRED_GEN.cnt_i[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40BF4040BFBF40"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => p_9_out_0,
      I3 => \^q\(0),
      I4 => sig_sm_pop_cmd_fifo,
      I5 => \^q\(2),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6AA96A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sig_wr_fifo,
      I3 => sig_sm_pop_cmd_fifo,
      I4 => \^q\(2),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F0180"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_wr_fifo,
      I2 => \^q\(0),
      I3 => sig_sm_pop_cmd_fifo,
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_34 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_coelsc_reg_full_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]\ : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_last_dbeat : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_34 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_34 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_addr_posted_cntr_reg[1]\ : STD_LOGIC;
  signal \^sig_last_dbeat_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_4_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_5_n_0 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_1 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_5 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_7 : label is "soft_lutpair187";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \sig_addr_posted_cntr_reg[1]\ <= \^sig_addr_posted_cntr_reg[1]\;
  sig_last_dbeat_reg <= \^sig_last_dbeat_reg\;
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C1100000"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^sig_last_dbeat_reg\,
      I2 => \^q\(0),
      I3 => sig_wr_fifo,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65559AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => sig_mstr2data_cmd_valid,
      I4 => \^sig_last_dbeat_reg\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => sig_mstr2data_cmd_valid,
      I4 => \^sig_last_dbeat_reg\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"017F0180"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_wr_fifo,
      I2 => \^q\(0),
      I3 => \^sig_last_dbeat_reg\,
      I4 => sig_rd_empty,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[5]\,
      I1 => \sig_dbeat_cntr_reg[7]\(0),
      I2 => \sig_dbeat_cntr_reg[7]\(1),
      I3 => \^sig_last_dbeat_reg\,
      O => D(0)
    );
\sig_dbeat_cntr[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55450010"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => \sig_dbeat_cntr_reg[7]\(0),
      I2 => \sig_dbeat_cntr_reg[5]\,
      I3 => \sig_dbeat_cntr_reg[7]\(1),
      I4 => \sig_dbeat_cntr_reg[7]\(2),
      O => D(1)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => \sig_dbeat_cntr_reg[5]\,
      I2 => sig_last_dbeat_reg_0,
      I3 => sig_last_dbeat_reg_1,
      O => E(0)
    );
\sig_dbeat_cntr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545500000100"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => \sig_dbeat_cntr_reg[7]\(2),
      I2 => \sig_dbeat_cntr_reg[7]\(1),
      I3 => \sig_dbeat_cntr_reg[5]\,
      I4 => \sig_dbeat_cntr_reg[7]\(0),
      I5 => \sig_dbeat_cntr_reg[7]\(3),
      O => D(2)
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_ld_new_cmd_reg,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => m_axi_mm2s_rlast,
      I2 => sig_last_dbeat_reg_1,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => m_axi_mm2s_rlast_0
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sig_last_dbeat_reg_1,
      I1 => sig_last_dbeat,
      I2 => sig_next_sequential_reg,
      I3 => sig_dqual_reg_empty,
      I4 => sig_next_cmd_cmplt_reg_i_4_n_0,
      O => \^sig_last_dbeat_reg\
    );
sig_next_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFD0"
    )
        port map (
      I0 => sig_inhibit_rdy_n_0,
      I1 => sig_dqual_reg_empty_reg,
      I2 => sig_rsc2stat_status_valid,
      I3 => sig_next_cmd_cmplt_reg_i_5_n_0,
      I4 => sig_dqual_reg_empty_reg_0,
      I5 => sig_rd_empty,
      O => sig_next_cmd_cmplt_reg_i_4_n_0
    );
sig_next_cmd_cmplt_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      O => sig_next_cmd_cmplt_reg_i_5_n_0
    );
xpm_fifo_sync_inst_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg_i_3,
      I1 => sig_dqual_reg_full,
      I2 => sig_dqual_reg_empty_reg_0,
      I3 => \^sig_addr_posted_cntr_reg[1]\,
      I4 => m_axi_mm2s_rvalid,
      O => sig_coelsc_reg_full_reg
    );
xpm_fifo_sync_inst_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg\,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      O => \^sig_addr_posted_cntr_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_38 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    FIFO_Full_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    p_56_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_38 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_38 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_1 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1\ : label is "soft_lutpair151";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
FIFO_Full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C1100000"
    )
        port map (
      I0 => \^q\(2),
      I1 => FIFO_Full_reg,
      I2 => sig_wr_fifo,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666696666"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => sig_calc_error_pushed,
      I3 => \^q\(2),
      I4 => sig_input_reg_empty,
      I5 => sig_sm_halt_reg,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAA66A66666"
    )
        port map (
      I0 => \^q\(1),
      I1 => FIFO_Full_reg,
      I2 => p_56_out,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => sig_inhibit_rdy_n,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15574002"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sig_wr_fifo,
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_40 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_2\ : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_40 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_40 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__2\ : label is "soft_lutpair149";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09020000"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => p_58_out,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF20DF2020DF20"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => p_58_out,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAF7FF51550800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => sig_rsc2stat_status_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_2\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7078F1F0"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => p_58_out,
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_44 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_44 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_44 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_push_addr_reg1_out\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sig_posted_to_axi_2_i_1__0\ : label is "soft_lutpair146";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_push_addr_reg1_out <= \^sig_push_addr_reg1_out\;
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020220222020000"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_rd_empty,
      I2 => sig_addr_reg_empty,
      I3 => FIFO_Full_reg,
      I4 => \^q\(0),
      I5 => sig_wr_fifo,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65559AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => sig_mstr2addr_cmd_valid,
      I4 => \^sig_push_addr_reg1_out\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA6666A666"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_push_addr_reg1_out\,
      I2 => sig_mstr2addr_cmd_valid,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77778088FFFF0100"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => FIFO_Full_reg,
      I3 => sig_addr_reg_empty,
      I4 => sig_rd_empty,
      I5 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_next_addr_reg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => sig_addr_reg_empty,
      I2 => FIFO_Full_reg,
      O => \^sig_push_addr_reg1_out\
    );
\sig_posted_to_axi_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_addr_reg_empty,
      I2 => sig_rd_empty,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_halt_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FIFO_Full_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0401010800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_push_coelsc_reg,
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^sig_wr_fifo\,
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBBBBB4B444444"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_push_coelsc_reg,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => sig_inhibit_rdy_n,
      I4 => m_axi_s2mm_bvalid,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA65559AAAAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_inhibit_rdy_n,
      I3 => m_axi_s2mm_bvalid,
      I4 => \^q\(0),
      I5 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6A6AAAA9AAAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^sig_wr_fifo\,
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => sig_push_coelsc_reg,
      I5 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46CCCCCCCCCCCCDC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => sig_push_coelsc_reg,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^sig_wr_fifo\,
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \INFERRED_GEN.cnt_i_reg[3]_1\(0),
      I2 => sig_coelsc_reg_empty,
      O => \INFERRED_GEN.cnt_i_reg[3]_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => SR(0)
    );
\INFERRED_GEN.data_reg[5][1]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => sig_inhibit_rdy_n,
      I2 => m_axi_s2mm_bvalid,
      O => \^sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_21\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_1\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_21\ : entity is "cntr_incr_decr_addn_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_21\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\FIFO_Full_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014004200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => FIFO_Full_reg,
      I3 => \^q\(3),
      I4 => \INFERRED_GEN.cnt_i_reg[3]_1\,
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65559AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => sig_data2wsc_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF755510008AAA"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => sig_data2wsc_valid,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_coelsc_reg_empty,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\(0),
      O => \INFERRED_GEN.cnt_i_reg[3]_0\
    );
\INFERRED_GEN.cnt_i[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAA6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => FIFO_Full_reg,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2CCCCCCCCCCCCCCD"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[3]_1\,
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => FIFO_Full_reg,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1\ is
  port (
    sig_cmd_full_reg : out STD_LOGIC;
    sig_eop_halt_xfer_reg : out STD_LOGIC;
    sig_cmd_empty_reg : out STD_LOGIC;
    ld_btt_cntr_reg1_reg : out STD_LOGIC;
    sig_btt_cntr0 : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_btt_eq_0_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_full : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    \sig_btt_cntr_dup_reg[0]\ : in STD_LOGIC;
    sig_cmd_empty_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_cmd_empty_reg_1 : in STD_LOGIC;
    sig_ld_cmd : in STD_LOGIC;
    ld_btt_cntr_reg1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_valid_fifo_ld12_out : in STD_LOGIC;
    \sig_btt_cntr_dup_reg[0]_0\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    \sig_btt_cntr_dup_reg[0]_1\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_btt_cntr_dup_reg[0]_2\ : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\ : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_btt_eq_0_reg_0 : in STD_LOGIC;
    sig_btt_eq_0_reg_1 : in STD_LOGIC;
    sig_btt_eq_0_reg_2 : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1\ : entity is "cntr_incr_decr_addn_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1\ is
  signal FIFO_Full_i_2_n_0 : STD_LOGIC;
  signal FIFO_Full_i_3_n_0 : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^sig_btt_cntr0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_4_n_0\ : STD_LOGIC;
  signal \^sig_eop_halt_xfer_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_3 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][0]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__10\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__10\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[4]_i_3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of sig_clr_dbc_reg_i_3 : label is "soft_lutpair280";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  SS(0) <= \^ss\(0);
  sig_btt_cntr0 <= \^sig_btt_cntr0\;
  sig_eop_halt_xfer_reg <= \^sig_eop_halt_xfer_reg\;
\FIFO_Full_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008880008000000"
    )
        port map (
      I0 => addr_i_p1(2),
      I1 => FIFO_Full_i_2_n_0,
      I2 => \^q\(4),
      I3 => FIFO_Full_i_3_n_0,
      I4 => \sig_btt_cntr_dup_reg[0]_0\,
      I5 => \^q\(3),
      O => fifo_full_p1
    );
FIFO_Full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8828888811811111"
    )
        port map (
      I0 => \^q\(1),
      I1 => \sig_btt_cntr_dup_reg[0]_0\,
      I2 => slice_insert_valid,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I5 => \^q\(0),
      O => FIFO_Full_i_2_n_0
    );
FIFO_Full_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"73333331"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i[3]_i_2__0_n_0\,
      I1 => \sig_btt_cntr_dup_reg[0]_0\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => FIFO_Full_i_3_n_0
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080AA80"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => lsig_cmd_fetch_pause,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_2_n_0\,
      I3 => sig_need_cmd_flush,
      I4 => sig_sm_pop_cmd_fifo,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_2_n_0\,
      I1 => lsig_0ffset_cntr,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I3 => sig_sf_strt_addr_offset,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_2_n_0\,
      I1 => lsig_0ffset_cntr,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I3 => sig_sf_strt_addr_offset,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[0]_1\,
      I1 => \^q\(4),
      I2 => \sig_btt_cntr_dup_reg[0]_2\,
      I3 => \sig_btt_cntr_dup_reg[0]_0\,
      O => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_2_n_0\
    );
\INFERRED_GEN.cnt_i[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AA5955"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[0]_0\,
      I1 => slice_insert_valid,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFF20200000DF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => slice_insert_valid,
      I3 => \sig_btt_cntr_dup_reg[0]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AA9AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \INFERRED_GEN.cnt_i[3]_i_2__0_n_0\,
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA96AAAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \sig_btt_cntr_dup_reg[0]_0\,
      I5 => \INFERRED_GEN.cnt_i[3]_i_2__0_n_0\,
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => slice_insert_valid,
      O => \INFERRED_GEN.cnt_i[3]_i_2__0_n_0\
    );
\INFERRED_GEN.cnt_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_eop_sent_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \^ss\(0)
    );
\INFERRED_GEN.cnt_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"488888888888888B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \sig_btt_cntr_dup_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i[4]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => addr_i_p1(4)
    );
\INFERRED_GEN.cnt_i[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF0020"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => slice_insert_valid,
      I3 => \sig_btt_cntr_dup_reg[0]_0\,
      I4 => \^q\(0),
      O => \INFERRED_GEN.cnt_i[4]_i_3_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(4),
      Q => \^q\(4),
      S => \^ss\(0)
    );
ld_btt_cntr_reg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AE00AE00AE"
    )
        port map (
      I0 => ld_btt_cntr_reg1,
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => \^sig_btt_cntr0\,
      I4 => CO(0),
      I5 => sig_valid_fifo_ld12_out,
      O => ld_btt_cntr_reg1_reg
    );
\sig_btt_cntr[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404FF04FFFFFFFF"
    )
        port map (
      I0 => \sig_btt_cntr[15]_i_4_n_0\,
      I1 => \sig_btt_cntr_dup_reg[0]_2\,
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \sig_btt_cntr_dup_reg[0]\,
      I4 => lsig_absorb2tlast,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \^sig_btt_cntr0\
    );
\sig_btt_cntr[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[0]_1\,
      I1 => \^q\(4),
      O => \sig_btt_cntr[15]_i_4_n_0\
    );
sig_btt_eq_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECECECECECECECE"
    )
        port map (
      I0 => sig_btt_eq_0,
      I1 => \^sig_btt_cntr0\,
      I2 => E(0),
      I3 => sig_btt_eq_0_reg_0,
      I4 => sig_btt_eq_0_reg_1,
      I5 => sig_btt_eq_0_reg_2,
      O => sig_btt_eq_0_reg
    );
sig_clr_dbc_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEFF"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[0]_0\,
      I1 => \sig_btt_cntr_dup_reg[0]_1\,
      I2 => \^q\(4),
      I3 => \out\(0),
      I4 => \sig_btt_cntr_dup_reg[0]_2\,
      O => \^sig_eop_halt_xfer_reg\
    );
sig_cmd_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222FFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_cmd_empty_reg_1,
      I1 => sig_ld_cmd,
      I2 => \^sig_eop_halt_xfer_reg\,
      I3 => \sig_btt_cntr_dup_reg[0]\,
      I4 => sig_cmd_empty_reg_0,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_cmd_empty_reg
    );
sig_cmd_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => sig_cmd_full,
      I1 => sig_sm_ld_dre_cmd,
      I2 => \^sig_eop_halt_xfer_reg\,
      I3 => \sig_btt_cntr_dup_reg[0]\,
      I4 => sig_cmd_empty_reg_0,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_cmd_full_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    sig_input_burst_type_reg_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \sig_input_addr_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f is
  signal sig_wr_fifo : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(42),
      Q => \out\(43)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(41),
      Q => \out\(42)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(40),
      Q => \out\(41)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(39),
      Q => \out\(40)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(38),
      Q => \out\(39)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(37),
      Q => \out\(38)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(36),
      Q => \out\(37)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(35),
      Q => \out\(36)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(34),
      Q => \out\(35)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(33),
      Q => \out\(34)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(32),
      Q => \out\(33)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(31),
      Q => \out\(32)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(30),
      Q => \out\(31)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(29),
      Q => \out\(30)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(28),
      Q => \out\(29)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(27),
      Q => \out\(28)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(26),
      Q => \out\(27)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(25),
      Q => \out\(26)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(24),
      Q => \out\(25)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(23),
      Q => \out\(24)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(22),
      Q => \out\(23)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(21),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(20),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(19),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(18),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(17),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(16),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(16),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(48),
      Q => \out\(49)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(15),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(14),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(13),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(12),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(11),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(10),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(9),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(8),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(47),
      Q => \out\(48)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(7),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(6),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(5),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(4),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(3),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(2),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(1),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(0),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][67]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axis_s2mm_cmd_tvalid,
      I1 => sig_input_burst_type_reg_reg,
      I2 => sig_inhibit_rdy_n,
      O => sig_wr_fifo
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(46),
      Q => \out\(47)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(45),
      Q => \out\(46)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(44),
      Q => \out\(45)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]\(43),
      Q => \out\(44)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f_39 is
  port (
    sig_wr_fifo : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    p_56_out : in STD_LOGIC;
    \sig_addr_cntr_lsh_kh_reg[31]\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f_39 : entity is "dynshreg_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f_39 is
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(42),
      Q => \out\(43)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(41),
      Q => \out\(42)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(40),
      Q => \out\(41)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(39),
      Q => \out\(40)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(38),
      Q => \out\(39)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(37),
      Q => \out\(38)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(36),
      Q => \out\(37)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(35),
      Q => \out\(36)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(34),
      Q => \out\(35)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(33),
      Q => \out\(34)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(32),
      Q => \out\(33)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(31),
      Q => \out\(32)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(30),
      Q => \out\(31)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(29),
      Q => \out\(30)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(28),
      Q => \out\(29)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(27),
      Q => \out\(28)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(26),
      Q => \out\(27)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(25),
      Q => \out\(26)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(24),
      Q => \out\(25)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(23),
      Q => \out\(24)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \out\(23)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(48),
      Q => \out\(49)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(47),
      Q => \out\(48)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][67]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_56_out,
      I1 => \sig_addr_cntr_lsh_kh_reg[31]\,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(46),
      Q => \out\(47)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(45),
      Q => \out\(46)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(44),
      Q => \out\(45)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(43),
      Q => \out\(44)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ is
  signal m_axis_mm2s_sts_tdata : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of decerr_i_i_1 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of interr_i_i_1 : label is "soft_lutpair150";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => slverr_i_reg(2),
      Q => m_axis_mm2s_sts_tdata(6)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => slverr_i_reg(1),
      Q => m_axis_mm2s_sts_tdata(5)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => slverr_i_reg(0),
      Q => m_axis_mm2s_sts_tdata(4)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => FIFO_Full_reg,
      I2 => FIFO_Full_reg_0,
      O => \^sig_wr_fifo\
    );
decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(5),
      I1 => Q(2),
      O => \INFERRED_GEN.cnt_i_reg[2]_0\
    );
interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(4),
      I1 => Q(2),
      O => \INFERRED_GEN.cnt_i_reg[2]\
    );
slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(6),
      I1 => Q(2),
      O => \INFERRED_GEN.cnt_i_reg[2]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ is
  port (
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    p_22_out : in STD_LOGIC;
    \sig_next_addr_reg_reg[0]\ : in STD_LOGIC;
    \sig_next_addr_reg_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal sig_wr_fifo : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \out\(41 downto 0) <= \^out\(41 downto 0);
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(38),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => '1',
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => '1',
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(37),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_22_out,
      I1 => \sig_next_addr_reg_reg[0]\,
      I2 => \sig_next_addr_reg_reg[0]_0\,
      O => sig_wr_fifo
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(39),
      Q => \^out\(41)
    );
\sig_addr_valid_reg_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(41),
      O => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_45\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_45\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_45\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \out\(39 downto 0) <= \^out\(39 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(37),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => '1',
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => sig_calc_error_reg_reg_0,
      I2 => sig_calc_error_reg_reg_1,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(38),
      Q => \^out\(39)
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(39),
      O => sig_calc_error_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_dbeat_cntr_reg[3]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_last_dbeat_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ is
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 10 downto 6 );
  signal sig_last_dbeat_i_3_n_0 : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair188";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => sig_cmd_fifo_data_out(10)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => sig_cmd_fifo_data_out(9)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => sig_cmd_fifo_data_out(8)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => sig_cmd_fifo_data_out(7)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => sig_cmd_fifo_data_out(6)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => sig_next_calc_error_reg_reg,
      I2 => sig_next_calc_error_reg_reg_0,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \out\(0)
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(6),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(0),
      O => D(0)
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => D(2)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(3)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(10),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(4),
      I3 => \sig_dbeat_cntr_reg[4]\,
      O => D(4)
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0535"
    )
        port map (
      I0 => sig_last_dbeat_reg,
      I1 => sig_last_dbeat_i_3_n_0,
      I2 => \sig_dbeat_cntr_reg[1]\,
      I3 => sig_cmd_fifo_data_out(9),
      O => \sig_dbeat_cntr_reg[3]\
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(10),
      I1 => sig_cmd_fifo_data_out(8),
      I2 => sig_cmd_fifo_data_out(7),
      I3 => sig_cmd_fifo_data_out(6),
      O => sig_last_dbeat_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_wsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.data_reg[3][0]_srl4_0\ : in STD_LOGIC;
    \INFERRED_GEN.data_reg[3][0]_srl4_1\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\ is
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3\ : STD_LOGIC;
  signal m_axis_s2mm_sts_tdata : STD_LOGIC_VECTOR ( 23 downto 4 );
  signal sig_wr_fifo : STD_LOGIC;
  signal \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \decerr_i_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \slverr_i_i_1__0\ : label is "soft_lutpair291";
begin
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(23),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(12),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(22),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(11),
      I2 => m_axis_s2mm_sts_tdata(21),
      I3 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(10),
      I4 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(9),
      I5 => m_axis_s2mm_sts_tdata(20),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(19),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(8),
      I2 => m_axis_s2mm_sts_tdata(17),
      I3 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(6),
      I4 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(7),
      I5 => m_axis_s2mm_sts_tdata(18),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(16),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(5),
      I2 => m_axis_s2mm_sts_tdata(14),
      I3 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(3),
      I4 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(4),
      I5 => m_axis_s2mm_sts_tdata(15),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(13),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(2),
      I2 => m_axis_s2mm_sts_tdata(11),
      I3 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(0),
      I4 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(1),
      I5 => m_axis_s2mm_sts_tdata(12),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0\,
      CO(3 downto 2) => \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \hsize_vid_reg[15]\(0),
      CO(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0\,
      S(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0\,
      CO(2) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1\,
      CO(1) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2\,
      CO(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0\,
      S(2) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0\,
      S(1) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0\,
      S(0) => S(0)
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(23),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(12),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(22),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(11),
      I2 => m_axis_s2mm_sts_tdata(21),
      I3 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(10),
      I4 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(9),
      I5 => m_axis_s2mm_sts_tdata(20),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(19),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(8),
      I2 => m_axis_s2mm_sts_tdata(17),
      I3 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(6),
      I4 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(7),
      I5 => m_axis_s2mm_sts_tdata(18),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(16),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(5),
      I2 => m_axis_s2mm_sts_tdata(14),
      I3 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(3),
      I4 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(4),
      I5 => m_axis_s2mm_sts_tdata(15),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(13),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(2),
      I2 => m_axis_s2mm_sts_tdata(11),
      I3 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(0),
      I4 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(1),
      I5 => m_axis_s2mm_sts_tdata(12),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0\,
      CO(3 downto 2) => \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0\,
      S(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0\,
      CO(2) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1\,
      CO(1) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2\,
      CO(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0\,
      S(2) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0\,
      S(1) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0\,
      S(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_1\(0)
    );
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => m_axis_s2mm_sts_tdata(21)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => m_axis_s2mm_sts_tdata(20)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => m_axis_s2mm_sts_tdata(19)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => m_axis_s2mm_sts_tdata(18)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => m_axis_s2mm_sts_tdata(17)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => m_axis_s2mm_sts_tdata(16)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => m_axis_s2mm_sts_tdata(15)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => m_axis_s2mm_sts_tdata(14)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => m_axis_s2mm_sts_tdata(13)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => m_axis_s2mm_sts_tdata(12)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => m_axis_s2mm_sts_tdata(11)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => m_axis_s2mm_sts_tdata(6)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => m_axis_s2mm_sts_tdata(5)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => m_axis_s2mm_sts_tdata(4)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => \INFERRED_GEN.data_reg[3][0]_srl4_0\,
      I2 => \INFERRED_GEN.data_reg[3][0]_srl4_1\,
      O => sig_wr_fifo
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => m_axis_s2mm_sts_tdata(23)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => m_axis_s2mm_sts_tdata(22)
    );
\decerr_i_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(5),
      I1 => Q(2),
      O => \INFERRED_GEN.cnt_i_reg[2]\
    );
\interr_i_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(4),
      I1 => Q(2),
      O => \INFERRED_GEN.cnt_i_reg[2]_1\
    );
\slverr_i_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(6),
      I1 => Q(2),
      O => \INFERRED_GEN.cnt_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\ is
  port (
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 2 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\ is
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair303";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
begin
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F08"
    )
        port map (
      I0 => sig_wresp_sfifo_out(0),
      I1 => sig_wresp_sfifo_out(1),
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      I3 => \in\(0),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => sig_wresp_sfifo_out(1),
      I1 => sig_wresp_sfifo_out(0),
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      I3 => \in\(1),
      O => p_2_out
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(1),
      Q => sig_wresp_sfifo_out(1)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\ is
  port (
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2\ : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\ is
  signal \^fifo_full_reg\ : STD_LOGIC;
  signal \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2\ : label is "soft_lutpair302";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][10]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][10]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][11]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][11]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][12]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][12]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][13]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][13]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][17]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][17]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][17]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][18]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][18]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][18]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][7]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][7]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][8]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][8]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][9]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][9]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 ";
begin
  FIFO_Full_reg <= \^fifo_full_reg\;
  \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ <= \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\;
  \out\(15 downto 0) <= \^out\(15 downto 0);
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(0),
      I1 => \in\(0),
      O => p_4_out
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \^out\(0),
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      I3 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(3),
      O => \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => p_0_in
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[5][18]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\,
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2\,
      I2 => sig_data2wsc_valid,
      O => \^fifo_full_reg\
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3\(6),
      Q => \^out\(6)
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96869696C3C3C3C3"
    )
        port map (
      I0 => \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      I5 => \^fifo_full_reg\,
      O => D(0)
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E718EE11"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\,
      I3 => Q(2),
      I4 => \^fifo_full_reg\,
      O => D(1)
    );
\sig_wdc_statcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55455555AAAAAAA8"
    )
        port map (
      I0 => \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      I5 => \^fifo_full_reg\,
      O => E(0)
    );
\sig_wdc_statcnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC6CCCCCC3CCC9"
    )
        port map (
      I0 => \^fifo_full_reg\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\,
      I5 => Q(2),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : out STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ : in STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\ : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6\ is
  signal \^fsm_sequential_sig_cmdcntl_sm_state_reg[2]\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ <= \^fsm_sequential_sig_cmdcntl_sm_state_reg[2]\;
  \out\(18 downto 0) <= \^out\(18 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sig_cmd_fifo_data_out(24),
      I3 => Q(2),
      O => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\
    );
\FSM_sequential_sig_cmdcntl_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F0000EA00"
    )
        port map (
      I0 => \^out\(17),
      I1 => sig_need_cmd_flush,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(2),
      I5 => Q(2),
      O => D(0)
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA002000000000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_need_cmd_flush,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_fifo_data_out(24),
      I4 => lsig_cmd_fetch_pause,
      I5 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\
    );
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\,
      I1 => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\,
      I2 => p_9_out_0,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => sig_cmd_fifo_data_out(24)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
sig_sm_ld_dre_cmd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^fsm_sequential_sig_cmdcntl_sm_state_reg[2]\,
      I1 => p_7_out,
      I2 => Q(1),
      I3 => sig_need_cmd_flush,
      O => sig_sm_ld_dre_cmd_ns
    );
sig_sm_pop_cmd_fifo_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^out\(17),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(2),
      O => \^fsm_sequential_sig_cmdcntl_sm_state_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized7\ is
  port (
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_eop_sent : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]_0\ : out STD_LOGIC;
    sig_eop_sent_reg_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_eop_sent_reg_reg_0 : in STD_LOGIC;
    sig_eop_sent_reg_reg_1 : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    sig_eop_sent_reg_reg_2 : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INFERRED_GEN.data_reg[15][0]_srl16_0\ : in STD_LOGIC;
    \INFERRED_GEN.data_reg[15][0]_srl16_1\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 4 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized7\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized7\ is
  signal \^inferred_gen.cnt_i_reg[4]_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_tstrb_fifo_data_out : STD_LOGIC_VECTOR ( 3 to 3 );
  signal sig_wr_fifo : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 ";
begin
  \INFERRED_GEN.cnt_i_reg[4]_0\ <= \^inferred_gen.cnt_i_reg[4]_0\;
  \out\(3 downto 0) <= \^out\(3 downto 0);
\INCLUDE_PACKING.lsig_first_dbeat_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000E0000000E"
    )
        port map (
      I0 => sig_eop_sent_reg_reg,
      I1 => \^out\(3),
      I2 => Q(4),
      I3 => sig_eop_sent_reg_reg_0,
      I4 => sig_eop_sent_reg_reg_1,
      I5 => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      O => \INFERRED_GEN.cnt_i_reg[4]\
    );
\INFERRED_GEN.data_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => sig_tstrb_fifo_data_out(3)
    );
\INFERRED_GEN.data_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => slice_insert_valid,
      I1 => \INFERRED_GEN.data_reg[15][0]_srl16_0\,
      I2 => \INFERRED_GEN.data_reg[15][0]_srl16_1\,
      O => sig_wr_fifo
    );
\sig_btt_cntr[15]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004040400040"
    )
        port map (
      I0 => Q(4),
      I1 => sig_eop_sent_reg_reg_2,
      I2 => sig_tstrb_fifo_data_out(3),
      I3 => sig_strm_tlast,
      I4 => \^out\(2),
      I5 => sig_eop_sent_reg_reg,
      O => \^inferred_gen.cnt_i_reg[4]_0\
    );
sig_eop_sent_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444F44"
    )
        port map (
      I0 => lsig_absorb2tlast,
      I1 => \^inferred_gen.cnt_i_reg[4]_0\,
      I2 => sig_eop_sent_reg_reg_1,
      I3 => sig_eop_sent_reg_reg,
      I4 => Q(4),
      I5 => sig_eop_sent_reg_reg_0,
      O => sig_eop_sent
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized8\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_next_sequential_reg_reg : in STD_LOGIC;
    sig_next_sequential_reg_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized8\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized8\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 7 to 7 );
  signal sig_last_dbeat_i_4_n_0 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
begin
  \out\(7 downto 0) <= \^out\(7 downto 0);
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(8),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(7),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(5),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(4),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(3),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(2),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(1),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(0),
      Q => sig_cmd_fifo_data_out(7)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_11_out,
      I1 => sig_next_sequential_reg_reg,
      I2 => sig_next_sequential_reg_reg_0,
      O => sig_wr_fifo
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(6),
      Q => \^out\(5)
    );
\sig_dbeat_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(0),
      O => D(0)
    );
\sig_last_dbeat_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sig_last_dbeat_i_4_n_0,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_cmd_fifo_data_out(7),
      I3 => \^out\(0),
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^out\(4),
      I1 => \^out\(3),
      I2 => \^out\(2),
      I3 => \^out\(1),
      O => sig_last_dbeat_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[2]_i_2_n_0\ : STD_LOGIC;
begin
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0609060A0A050005"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_1\(0),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[1]_2\(0),
      I5 => \count_value_i_reg[1]_2\(1),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222202"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[1]_1\(0),
      I2 => ram_empty_i,
      I3 => \count_value_i_reg[1]_2\(0),
      I4 => \count_value_i_reg[1]_2\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFF755500008AA"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[1]_2\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_2\(1),
      I4 => ram_empty_i,
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\gwdc.wr_data_count_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \grdc.rd_data_count_i_reg[2]\(0),
      I2 => Q(0),
      O => D(0)
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      I1 => Q(1),
      I2 => \grdc.rd_data_count_i_reg[2]\(1),
      I3 => \^count_value_i\(1),
      I4 => Q(2),
      I5 => \grdc.rd_data_count_i_reg[2]\(2),
      O => D(1)
    );
\gwdc.wr_data_count_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696009696FF9696"
    )
        port map (
      I0 => \^count_value_i\(1),
      I1 => \grdc.rd_data_count_i_reg[2]\(1),
      I2 => Q(1),
      I3 => \^count_value_i\(0),
      I4 => \grdc.rd_data_count_i_reg[2]\(0),
      I5 => Q(0),
      O => \gwdc.wr_data_count_i[2]_i_2_n_0\
    );
\gwdc.wr_data_count_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DFFFF4D004D4D00"
    )
        port map (
      I0 => \^count_value_i\(1),
      I1 => \grdc.rd_data_count_i_reg[2]\(1),
      I2 => Q(1),
      I3 => \grdc.rd_data_count_i_reg[2]\(2),
      I4 => Q(2),
      I5 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      O => \count_value_i_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_28 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gwdc.wr_data_count_i_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_28 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_28 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \gwdc.wr_data_count_i[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \gwdc.wr_data_count_i[3]_i_8\ : label is "lutpair0";
begin
  DI(0) <= \^di\(0);
  \count_value_i_reg[1]_0\(0) <= \^count_value_i_reg[1]_0\(0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005A88A655"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \count_value_i_reg[0]_1\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A8AA"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[0]_1\(0),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFF755500008AA"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \^count_value_i_reg[1]_0\(0),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => count_value_i(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[1]_0\(0),
      R => '0'
    );
\gwdc.wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => count_value_i(0),
      I1 => Q(0),
      O => \^di\(0)
    );
\gwdc.wr_data_count_i[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => Q(1),
      I2 => \^count_value_i_reg[1]_0\(0),
      I3 => \gwdc.wr_data_count_i_reg[3]\(1),
      O => S(1)
    );
\gwdc.wr_data_count_i[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => count_value_i(0),
      I1 => Q(0),
      I2 => \gwdc.wr_data_count_i_reg[3]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_46 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_46 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_46 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \gwdc.wr_data_count_i[3]_i_4\ : label is "lutpair2";
  attribute HLUTNM of \gwdc.wr_data_count_i[3]_i_8\ : label is "lutpair2";
begin
  DI(0) <= \^di\(0);
  \count_value_i_reg[1]_0\(0) <= \^count_value_i_reg[1]_0\(0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005A88A655"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \count_value_i_reg[0]_1\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A8AA"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[0]_1\(0),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFF755500008AA"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \^count_value_i_reg[1]_0\(0),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => count_value_i(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[1]_0\(0),
      R => '0'
    );
\gwdc.wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => count_value_i(0),
      I1 => Q(0),
      O => \^di\(0)
    );
\gwdc.wr_data_count_i[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => Q(1),
      I2 => \^count_value_i_reg[1]_0\(0),
      I3 => \grdc.rd_data_count_i_reg[3]\(1),
      O => S(1)
    );
\gwdc.wr_data_count_i[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => count_value_i(0),
      I1 => Q(0),
      I2 => \grdc.rd_data_count_i_reg[3]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_52 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_52 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_52 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \gwdc.wr_data_count_i[3]_i_4\ : label is "lutpair1";
  attribute HLUTNM of \gwdc.wr_data_count_i[3]_i_8\ : label is "lutpair1";
begin
  DI(0) <= \^di\(0);
  \count_value_i_reg[1]_0\(0) <= \^count_value_i_reg[1]_0\(0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0609060A0A050005"
    )
        port map (
      I0 => count_value_i(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_1\(0),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[1]_2\(0),
      I5 => \count_value_i_reg[1]_2\(1),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222202"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[1]_1\(0),
      I2 => ram_empty_i,
      I3 => \count_value_i_reg[1]_2\(0),
      I4 => \count_value_i_reg[1]_2\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFD5BFF5402A400A"
    )
        port map (
      I0 => count_value_i(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_2\(1),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[1]_2\(0),
      I5 => \^count_value_i_reg[1]_0\(0),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => count_value_i(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[1]_0\(0),
      R => '0'
    );
\gwdc.wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => count_value_i(0),
      I1 => Q(0),
      O => \^di\(0)
    );
\gwdc.wr_data_count_i[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => Q(1),
      I2 => \grdc.rd_data_count_i_reg[3]\(1),
      I3 => \^count_value_i_reg[1]_0\(0),
      O => S(1)
    );
\gwdc.wr_data_count_i[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => count_value_i(0),
      I1 => Q(0),
      I2 => \grdc.rd_data_count_i_reg[3]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_value_i_reg[8]_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \grdc.rd_data_count_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[9]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair60";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[9]_0\(0),
      I2 => \count_value_i_reg[9]_0\(1),
      I3 => rd_en,
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66666A66"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[9]_0\(1),
      I4 => \count_value_i_reg[9]_0\(0),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I3 => \^q\(0),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__1_n_0\,
      I4 => \^q\(3),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \count_value_i[6]_i_2__1_n_0\,
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5575FFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[9]_0\(1),
      I3 => \count_value_i_reg[9]_0\(0),
      I4 => ram_empty_i,
      I5 => \^q\(1),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(5),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \count_value_i[9]_i_2__0_n_0\,
      I5 => \^q\(5),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[9]_0\(1),
      I2 => \count_value_i_reg[9]_0\(0),
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_7_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_8_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_9_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[8]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3\,
      CYINIT => DI(0),
      DI(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\,
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0\,
      DI(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4_n_0\,
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5_n_0\,
      O(3 downto 0) => \count_value_i_reg[8]_1\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6_n_0\,
      S(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_7_n_0\,
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_8_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2_n_0\,
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3_n_0\,
      DI(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4_n_0\,
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5_n_0\,
      O(3 downto 0) => \count_value_i_reg[8]_1\(7 downto 4),
      S(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_6_n_0\,
      S(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_7_n_0\,
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_8_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_9_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_value_i_reg[8]_1\(8),
      S(3 downto 1) => B"000",
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[8]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2),
      I3 => \^q\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1),
      I3 => \^q\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(6),
      I3 => \^q\(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(4),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5),
      I3 => \^q\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(4),
      I3 => \^q\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3),
      I3 => \^q\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\,
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\,
      DI(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5_n_0\,
      S(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\,
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\,
      DI(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\,
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\,
      S(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\,
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(8),
      S(3 downto 1) => B"000",
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\(0)
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5545"
    )
        port map (
      I0 => ram_empty_i,
      I1 => \count_value_i_reg[9]_0\(0),
      I2 => \count_value_i_reg[9]_0\(1),
      I3 => rd_en,
      O => \^e\(0)
    );
\gwdc.wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(2),
      O => \gwdc.wr_data_count_i[3]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(1),
      O => \gwdc.wr_data_count_i[3]_i_3_n_0\
    );
\gwdc.wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(1),
      I2 => \grdc.rd_data_count_i_reg[9]_0\(2),
      I3 => \^q\(3),
      O => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(6),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(5),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(4),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(3),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(5),
      I2 => \grdc.rd_data_count_i_reg[9]_0\(6),
      I3 => \^q\(7),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(4),
      I2 => \grdc.rd_data_count_i_reg[9]_0\(5),
      I3 => \^q\(6),
      O => \gwdc.wr_data_count_i[7]_i_7_n_0\
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(3),
      I2 => \grdc.rd_data_count_i_reg[9]_0\(4),
      I3 => \^q\(5),
      O => \gwdc.wr_data_count_i[7]_i_8_n_0\
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(2),
      I2 => \grdc.rd_data_count_i_reg[9]_0\(3),
      I3 => \^q\(4),
      O => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(7),
      O => \gwdc.wr_data_count_i[9]_i_2_n_0\
    );
\gwdc.wr_data_count_i[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(6),
      I2 => \grdc.rd_data_count_i_reg[9]_0\(7),
      I3 => \^q\(8),
      O => \gwdc.wr_data_count_i[9]_i_4_n_0\
    );
\gwdc.wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gwdc.wr_data_count_i[3]_i_2_n_0\,
      DI(2) => \gwdc.wr_data_count_i[3]_i_3_n_0\,
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => \count_value_i_reg[8]_0\(3 downto 0),
      S(3) => \gwdc.wr_data_count_i[3]_i_5_n_0\,
      S(2 downto 0) => \grdc.rd_data_count_i_reg[3]\(2 downto 0)
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      DI(2) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      DI(1) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      DI(0) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      O(3 downto 0) => \count_value_i_reg[8]_0\(7 downto 4),
      S(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_7_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_8_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gwdc.wr_data_count_i_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gwdc.wr_data_count_i[9]_i_2_n_0\,
      O(3 downto 2) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \count_value_i_reg[8]_0\(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \grdc.rd_data_count_i_reg[9]\(0),
      S(0) => \gwdc.wr_data_count_i[9]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_54\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \grdc.rd_data_count_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_54\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_54\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_3\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair65";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\,
      I3 => \^q\(1),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[9]\,
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \count_value_i[9]_i_2_n_0\,
      I4 => \^q\(6),
      I5 => \^q\(8),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[9]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[9]\,
      R => \count_value_i_reg[9]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C4F4C4C4"
    )
        port map (
      I0 => leaving_empty0,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\,
      I4 => CO(0),
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[9]\(8),
      I2 => \grdc.rd_data_count_i_reg[9]\(6),
      I3 => \^q\(6),
      I4 => \grdc.rd_data_count_i_reg[9]\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[9]\(5),
      I2 => \grdc.rd_data_count_i_reg[9]\(3),
      I3 => \^q\(3),
      I4 => \grdc.rd_data_count_i_reg[9]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[9]\(1),
      I2 => \grdc.rd_data_count_i_reg[9]\(2),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[9]\(0),
      I5 => \^q\(0),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_CO_UNCONNECTED\(3),
      CO(2) => leaving_empty0,
      CO(1) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_2\,
      CO(0) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\,
      S(1) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0\,
      S(0) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCC4444"
    )
        port map (
      I0 => leaving_empty0,
      I1 => ram_empty_i,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I3 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\,
      O => ram_empty_i0
    );
\gwdc.wr_data_count_i[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[9]\(1),
      I2 => \grdc.rd_data_count_i_reg[3]\(0),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[9]\(2),
      O => \count_value_i_reg[1]_0\(0)
    );
\gwdc.wr_data_count_i[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[9]\(8),
      I2 => \grdc.rd_data_count_i_reg[9]\(9),
      I3 => \count_value_i_reg_n_0_[9]\,
      O => \count_value_i_reg[8]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[2]_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair62";
begin
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => rd_en,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => rd_en,
      I4 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => \count_value_i_reg_n_0_[1]\,
      I4 => \count_value_i_reg_n_0_[3]\,
      I5 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[6]\,
      I1 => \count_value_i_reg_n_0_[4]\,
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \count_value_i[6]_i_2__0_n_0\,
      I4 => \count_value_i_reg_n_0_[2]\,
      I5 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5575FFFFFFFF"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => rd_en,
      I2 => Q(1),
      I3 => Q(0),
      I4 => ram_empty_i,
      I5 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => \count_value_i_reg_n_0_[5]\,
      I2 => \count_value_i[8]_i_2__0_n_0\,
      I3 => \count_value_i_reg_n_0_[6]\,
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[8]\,
      I1 => \count_value_i_reg_n_0_[6]\,
      I2 => \count_value_i[8]_i_2__0_n_0\,
      I3 => \count_value_i_reg_n_0_[5]\,
      I4 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg[2]_0\,
      I4 => \count_value_i_reg_n_0_[0]\,
      I5 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[6]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(7),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(8),
      I3 => \count_value_i_reg_n_0_[8]\,
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(6),
      I5 => \count_value_i_reg_n_0_[6]\,
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[5]\,
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(5),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(4),
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(3),
      I5 => \count_value_i_reg_n_0_[3]\,
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(1),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(2),
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\,
      CO(0) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      S(1) => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      S(0) => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized11\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized11\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized11\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair203";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized12\ is
  port (
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    leaving_empty0 : out STD_LOGIC;
    \count_value_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    rst : in STD_LOGIC;
    almost_full : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gwdc.wr_data_count_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized12\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized12\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal going_afull : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair193";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(7 downto 0) <= \^q\(7 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \count_value_i_reg_n_0_[8]\,
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F7000000F0"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\,
      I1 => going_full1,
      I2 => going_afull,
      I3 => clr_full,
      I4 => rst,
      I5 => almost_full,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\,
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\,
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => ram_wr_en_pf,
      O => going_afull
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(0),
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(3),
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(6),
      I2 => \^q\(7),
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(7),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\,
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_pf,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[8]\(7),
      I1 => \^q\(7),
      I2 => \grdc.rd_data_count_i_reg[8]\(6),
      I3 => \^q\(6),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(7),
      I1 => \^q\(7),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(6),
      I3 => \^q\(6),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[8]\(3),
      I2 => \grdc.rd_data_count_i_reg[8]\(5),
      I3 => \^q\(5),
      I4 => \grdc.rd_data_count_i_reg[8]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[8]\(0),
      I2 => \grdc.rd_data_count_i_reg[8]\(2),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[8]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[8]\(3),
      O => \count_value_i_reg[3]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[8]\(2),
      O => \count_value_i_reg[3]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[8]\(1),
      O => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[8]\(7),
      O => \count_value_i_reg[7]_1\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[8]\(6),
      O => \count_value_i_reg[7]_1\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[8]\(5),
      O => \count_value_i_reg[7]_1\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[8]\(4),
      O => \count_value_i_reg[7]_1\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(0),
      O => DI(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2),
      I2 => \^q\(3),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3),
      O => \count_value_i_reg[2]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1),
      I2 => \^q\(2),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2),
      O => \count_value_i_reg[2]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(6),
      I2 => \^q\(7),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(7),
      O => S(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5),
      I2 => \^q\(6),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(6),
      O => S(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(4),
      I2 => \^q\(5),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5),
      O => S(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3),
      I2 => \^q\(4),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(4),
      O => S(0)
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
\gwdc.wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[3]\(0),
      I2 => \grdc.rd_data_count_i_reg[8]\(1),
      O => \count_value_i_reg[1]_0\(0)
    );
\gwdc.wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[8]\(2),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[8]\(3),
      O => \count_value_i_reg[2]_1\(0)
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[8]\(6),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[8]\(7),
      O => \count_value_i_reg[6]_0\(3)
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[8]\(5),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[8]\(6),
      O => \count_value_i_reg[6]_0\(2)
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[8]\(4),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[8]\(5),
      O => \count_value_i_reg[6]_0\(1)
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[8]\(3),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[8]\(4),
      O => \count_value_i_reg[6]_0\(0)
    );
\gwdc.wr_data_count_i[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[8]\(7),
      I2 => \count_value_i_reg_n_0_[8]\,
      I3 => \grdc.rd_data_count_i_reg[8]\(8),
      O => \count_value_i_reg[7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized12_30\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gwdc.wr_data_count_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized12_30\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized12_30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized12_30\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair198";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[8]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[8]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[8]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => ram_wr_en_pf,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(7),
      I1 => \^q\(7),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I3 => \^q\(6),
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I5 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 1) => \^q\(3 downto 1),
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(0),
      O(3 downto 0) => \count_value_i_reg[6]_0\(3 downto 0),
      S(3 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(3 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(3) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(6 downto 4),
      O(3 downto 0) => \count_value_i_reg[6]_0\(7 downto 4),
      S(3 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(3 downto 0)
    );
\gwdc.wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(1),
      O => \gwdc.wr_data_count_i[3]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[3]\(0),
      I2 => \grdc.rd_data_count_i_reg[7]_0\(0),
      I3 => \grdc.rd_data_count_i_reg[7]_0\(1),
      I4 => \^q\(2),
      O => \gwdc.wr_data_count_i[3]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(5),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(4),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(3),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(2),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gwdc.wr_data_count_i[3]_i_2_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => S(2),
      S(2) => \gwdc.wr_data_count_i[3]_i_6_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      DI(2) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      DI(1) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      DI(0) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \grdc.rd_data_count_i_reg[7]\(3 downto 0)
    );
\gwdc.wr_data_count_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(8),
      S(3 downto 1) => B"000",
      S(0) => \grdc.rd_data_count_i_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized13\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized13\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized13\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair195";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__3_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__3_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized13_31\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized13_31\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized13_31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized13_31\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair201";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F75108AE08AEF751"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_wr_en_pf,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(0),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(0),
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\,
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\,
      DI(1) => DI(0),
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(1 downto 0),
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\,
      DI(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\,
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_55\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \count_value_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[2]_0\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_55\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_55\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_11_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_5_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_5_n_3\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair70";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => \^q\(0),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \count_value_i_reg[2]_0\,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \^q\(1),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2_n_0\,
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => rst_d1,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[6]_0\,
      I4 => wr_en,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \count_value_i[8]_i_2_n_0\,
      I3 => \^q\(5),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[8]\,
      I1 => \^q\(5),
      I2 => \count_value_i[8]_i_2_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[2]_0\,
      I4 => \count_value_i_reg_n_0_[0]\,
      I5 => \^q\(1),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\(5),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\(3),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\(4),
      I5 => \^q\(3),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\(1),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\(0),
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\(2),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_11_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[8]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\(8),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\(7),
      I3 => \^q\(6),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\(6),
      I5 => \^q\(5),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_5_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_5_n_2\,
      CO(0) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_5_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0\,
      S(1) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10_n_0\,
      S(0) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_11_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF0B40F440F4BF0B"
    )
        port map (
      I0 => \count_value_i_reg[2]_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\(0),
      I4 => \^q\(0),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\(1),
      O => S(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\(0),
      O => S(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[8]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\(8),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\(7),
      I3 => \^q\(6),
      O => \count_value_i_reg[8]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    ram_full_i0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \grdc.rd_data_count_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \count_value_i[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_11_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_3\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \NLW_count_value_i_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_value_i_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  CO(0) <= \^co\(0);
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(11 downto 0) <= \^q\(11 downto 0);
\count_value_i[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[3]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_7\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[11]_i_1__0_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[11]_i_1__0_n_4\,
      Q => \^q\(11),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(3) => \count_value_i_reg[11]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[11]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[11]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[11]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[11]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[11]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[11]_i_1__0_n_7\,
      S(3 downto 0) => \^q\(11 downto 8)
    );
\count_value_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[12]_i_1__0_n_7\,
      Q => \count_value_i_reg_n_0_[12]\,
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[11]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_count_value_i_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_value_i_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_value_i_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \count_value_i_reg_n_0_[12]\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__0_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i[3]_i_2__0_n_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__0_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[11]_i_1__0_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[11]_i_1__0_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => ram_wr_en_pf,
      I1 => going_full1,
      I2 => \^co\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[12]\(3),
      I2 => \grdc.rd_data_count_i_reg[12]\(5),
      I3 => \^q\(5),
      I4 => \grdc.rd_data_count_i_reg[12]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[12]\(0),
      I2 => \grdc.rd_data_count_i_reg[12]\(2),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[12]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_11_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(9),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(11),
      I3 => \^q\(11),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(10),
      I5 => \^q\(10),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(6),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(3),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \grdc.rd_data_count_i_reg[12]\(9),
      I2 => \grdc.rd_data_count_i_reg[12]\(11),
      I3 => \^q\(11),
      I4 => \grdc.rd_data_count_i_reg[12]\(10),
      I5 => \^q\(10),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[12]\(6),
      I2 => \grdc.rd_data_count_i_reg[12]\(8),
      I3 => \^q\(8),
      I4 => \grdc.rd_data_count_i_reg[12]\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => going_full1,
      CO(2) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_1\,
      CO(1) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_2\,
      CO(0) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      S(2) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      S(1) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\,
      S(0) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_1\,
      CO(1) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_2\,
      CO(0) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0\,
      S(2) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0\,
      S(1) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10_n_0\,
      S(0) => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_11_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \grdc.rd_data_count_i_reg[12]\(11),
      O => \count_value_i_reg[11]_1\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \grdc.rd_data_count_i_reg[12]\(10),
      O => \count_value_i_reg[11]_1\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \grdc.rd_data_count_i_reg[12]\(9),
      O => \count_value_i_reg[11]_1\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[12]\(8),
      O => \count_value_i_reg[11]_1\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[12]\(3),
      O => \count_value_i_reg[3]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[12]\(2),
      O => \count_value_i_reg[3]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[12]\(1),
      O => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[12]\(7),
      O => \count_value_i_reg[7]_0\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[12]\(6),
      O => \count_value_i_reg[7]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[12]\(5),
      O => \count_value_i_reg[7]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[12]\(4),
      O => \count_value_i_reg[7]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(10),
      I2 => \^q\(11),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(11),
      O => S(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(10),
      O => S(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(8),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(9),
      O => S(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(7),
      I2 => \^q\(8),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(8),
      O => S(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(0),
      O => DI(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(2),
      I2 => \^q\(3),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(3),
      O => \count_value_i_reg[2]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(1),
      I2 => \^q\(2),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(2),
      O => \count_value_i_reg[2]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(6),
      I2 => \^q\(7),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(7),
      O => \count_value_i_reg[6]_0\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(5),
      I2 => \^q\(6),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(6),
      O => \count_value_i_reg[6]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(4),
      I2 => \^q\(5),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(5),
      O => \count_value_i_reg[6]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(3),
      I2 => \^q\(4),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(4),
      O => \count_value_i_reg[6]_0\(0)
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
\gwdc.wr_data_count_i[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(10),
      I1 => \grdc.rd_data_count_i_reg[12]\(10),
      I2 => \^q\(11),
      I3 => \grdc.rd_data_count_i_reg[12]\(11),
      O => \count_value_i_reg[10]_0\(3)
    );
\gwdc.wr_data_count_i[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(9),
      I1 => \grdc.rd_data_count_i_reg[12]\(9),
      I2 => \^q\(10),
      I3 => \grdc.rd_data_count_i_reg[12]\(10),
      O => \count_value_i_reg[10]_0\(2)
    );
\gwdc.wr_data_count_i[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[12]\(8),
      I2 => \^q\(9),
      I3 => \grdc.rd_data_count_i_reg[12]\(9),
      O => \count_value_i_reg[10]_0\(1)
    );
\gwdc.wr_data_count_i[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[12]\(7),
      I2 => \^q\(8),
      I3 => \grdc.rd_data_count_i_reg[12]\(8),
      O => \count_value_i_reg[10]_0\(0)
    );
\gwdc.wr_data_count_i[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(11),
      I1 => \grdc.rd_data_count_i_reg[12]\(11),
      I2 => \count_value_i_reg_n_0_[12]\,
      I3 => \grdc.rd_data_count_i_reg[12]\(12),
      O => \count_value_i_reg[11]_0\(0)
    );
\gwdc.wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[3]\(0),
      I2 => \grdc.rd_data_count_i_reg[12]\(1),
      O => \count_value_i_reg[1]_0\(0)
    );
\gwdc.wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[12]\(2),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[12]\(3),
      O => \count_value_i_reg[2]_1\(0)
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[12]\(6),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[12]\(7),
      O => \count_value_i_reg[6]_1\(3)
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[12]\(5),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[12]\(6),
      O => \count_value_i_reg[6]_1\(2)
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[12]\(4),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[12]\(5),
      O => \count_value_i_reg[6]_1\(1)
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[12]\(3),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[12]\(4),
      O => \count_value_i_reg[6]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_48\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \count_value_i_reg[10]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_wr_en_pf : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_value_i_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_48\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_48\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \count_value_i_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_value_i_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gwdc.wr_data_count_i_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[3]_i_1_n_7\,
      Q => \^q\(0),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[11]_i_1_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[11]_i_1_n_4\,
      Q => \^q\(11),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1_n_0\,
      CO(3) => \count_value_i_reg[11]_i_1_n_0\,
      CO(2) => \count_value_i_reg[11]_i_1_n_1\,
      CO(1) => \count_value_i_reg[11]_i_1_n_2\,
      CO(0) => \count_value_i_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[11]_i_1_n_4\,
      O(2) => \count_value_i_reg[11]_i_1_n_5\,
      O(1) => \count_value_i_reg[11]_i_1_n_6\,
      O(0) => \count_value_i_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^q\(11 downto 8)
    );
\count_value_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[12]_i_1_n_7\,
      Q => \^q\(12),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[11]_i_1_n_0\,
      CO(3 downto 0) => \NLW_count_value_i_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_value_i_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_value_i_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \^q\(12)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[3]_i_1_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[3]_i_1_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[3]_i_1_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1_n_4\,
      O(2) => \count_value_i_reg[3]_i_1_n_5\,
      O(1) => \count_value_i_reg[3]_i_1_n_6\,
      O(0) => \count_value_i_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => S(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[7]_i_1_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[7]_i_1_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[7]_i_1_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[7]_i_1_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1_n_4\,
      O(2) => \count_value_i_reg[7]_i_1_n_5\,
      O(1) => \count_value_i_reg[7]_i_1_n_6\,
      O(0) => \count_value_i_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[11]_i_1_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[11]_i_1_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[12]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => CO(0),
      I3 => ram_wr_en_pf,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(9),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(11),
      I3 => \^q\(11),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(10),
      I5 => \^q\(10),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => going_empty1,
      CO(2) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1\,
      CO(1) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\,
      CO(0) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      S(2) => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      S(1) => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      S(0) => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(3) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(10 downto 8),
      O(3 downto 0) => \count_value_i_reg[10]_0\(11 downto 8),
      S(3 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]\(3 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 1) => \^q\(3 downto 1),
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(0),
      O(3 downto 0) => \count_value_i_reg[10]_0\(3 downto 0),
      S(3 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(3 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => \count_value_i_reg[10]_0\(7 downto 4),
      S(3 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(3 downto 0)
    );
\gwdc.wr_data_count_i[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      I1 => \grdc.rd_data_count_i_reg[11]_0\(9),
      O => \gwdc.wr_data_count_i[11]_i_2_n_0\
    );
\gwdc.wr_data_count_i[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      I1 => \grdc.rd_data_count_i_reg[11]_0\(8),
      O => \gwdc.wr_data_count_i[11]_i_3_n_0\
    );
\gwdc.wr_data_count_i[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[11]_0\(7),
      O => \gwdc.wr_data_count_i[11]_i_4_n_0\
    );
\gwdc.wr_data_count_i[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[11]_0\(6),
      O => \gwdc.wr_data_count_i[11]_i_5_n_0\
    );
\gwdc.wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[11]_0\(1),
      O => \gwdc.wr_data_count_i[3]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[3]_0\(0),
      I2 => \grdc.rd_data_count_i_reg[11]_0\(0),
      I3 => \grdc.rd_data_count_i_reg[11]_0\(1),
      I4 => \^q\(2),
      O => \gwdc.wr_data_count_i[3]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[11]_0\(5),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[11]_0\(4),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[11]_0\(3),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[11]_0\(2),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(3) => \gwdc.wr_data_count_i_reg[11]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[11]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[11]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gwdc.wr_data_count_i[11]_i_2_n_0\,
      DI(2) => \gwdc.wr_data_count_i[11]_i_3_n_0\,
      DI(1) => \gwdc.wr_data_count_i[11]_i_4_n_0\,
      DI(0) => \gwdc.wr_data_count_i[11]_i_5_n_0\,
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \grdc.rd_data_count_i_reg[11]\(3 downto 0)
    );
\gwdc.wr_data_count_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[11]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gwdc.wr_data_count_i_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gwdc.wr_data_count_i_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(12),
      S(3 downto 1) => B"000",
      S(0) => \grdc.rd_data_count_i_reg[12]\(0)
    );
\gwdc.wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gwdc.wr_data_count_i[3]_i_2_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \grdc.rd_data_count_i_reg[3]\(2),
      S(2) => \gwdc.wr_data_count_i[3]_i_6_n_0\,
      S(1 downto 0) => \grdc.rd_data_count_i_reg[3]\(1 downto 0)
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      DI(2) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      DI(1) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      DI(0) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \grdc.rd_data_count_i_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_1\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \count_value_i[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[11]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\count_value_i[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[3]_0\(0),
      I3 => \count_value_i_reg[3]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[3]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_1\,
      D => \count_value_i_reg[3]_i_1__1_n_7\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_1\,
      D => \count_value_i_reg[11]_i_1__1_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_1\,
      D => \count_value_i_reg[11]_i_1__1_n_4\,
      Q => \^q\(11),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__1_n_0\,
      CO(3) => \NLW_count_value_i_reg[11]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \count_value_i_reg[11]_i_1__1_n_1\,
      CO(1) => \count_value_i_reg[11]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[11]_i_1__1_n_4\,
      O(2) => \count_value_i_reg[11]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[11]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[11]_i_1__1_n_7\,
      S(3 downto 0) => \^q\(11 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_1\,
      D => \count_value_i_reg[3]_i_1__1_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_1\,
      D => \count_value_i_reg[3]_i_1__1_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_1\,
      D => \count_value_i_reg[3]_i_1__1_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__1_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__1_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__1_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__1_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i[3]_i_2__1_n_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_1\,
      D => \count_value_i_reg[7]_i_1__1_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_1\,
      D => \count_value_i_reg[7]_i_1__1_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_1\,
      D => \count_value_i_reg[7]_i_1__1_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_1\,
      D => \count_value_i_reg[7]_i_1__1_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__1_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__1_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__1_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__1_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__1_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_1\,
      D => \count_value_i_reg[11]_i_1__1_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_1\,
      D => \count_value_i_reg[11]_i_1__1_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_49\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_49\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_49\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \count_value_i_reg[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[11]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[3]_i_1__2_n_7\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[11]_i_1__2_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[11]_i_1__2_n_4\,
      Q => \^q\(11),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__2_n_0\,
      CO(3) => \NLW_count_value_i_reg[11]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \count_value_i_reg[11]_i_1__2_n_1\,
      CO(1) => \count_value_i_reg[11]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[11]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[11]_i_1__2_n_4\,
      O(2) => \count_value_i_reg[11]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[11]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[11]_i_1__2_n_7\,
      S(3 downto 0) => \^q\(11 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[3]_i_1__2_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[3]_i_1__2_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[3]_i_1__2_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__2_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__2_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__2_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__2_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[7]_i_1__2_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[7]_i_1__2_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[7]_i_1__2_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[7]_i_1__2_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__2_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__2_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__2_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__2_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__2_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[11]_i_1__2_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[11]_i_1__2_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(9),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(8),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F75108AE08AEF751"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_wr_en_pf,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(0),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(0),
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(3) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_2_n_0\,
      DI(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_3_n_0\,
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[12]_i_4_n_0\,
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => S(3 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\,
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\,
      DI(1) => DI(0),
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(1 downto 0),
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\,
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\,
      DI(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\,
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\ is
  port (
    sig_clr_dbc_reg_reg : out STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\ is
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5\ : label is "soft_lutpair221";
begin
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ram_wr_en_pf,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\,
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\,
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\,
      O => sig_clr_dbc_reg_reg
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => Q(2),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => Q(0),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : out STD_LOGIC;
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\ : in STD_LOGIC;
    \count_value_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \^gen_pntr_flags_cc.ram_empty_i_reg\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair208";
begin
  E(0) <= \^e\(0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  \gen_pntr_flags_cc.ram_empty_i_reg\ <= \^gen_pntr_flags_cc.ram_empty_i_reg\;
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[4]_0\(0),
      I2 => \count_value_i_reg[4]_0\(1),
      I3 => rd_en,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[4]_0\(0),
      I2 => \count_value_i_reg[4]_0\(1),
      I3 => rd_en,
      I4 => \^q\(0),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^gen_pntr_flags_cc.ram_empty_i_reg\,
      I3 => \^q\(1),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^gen_pntr_flags_cc.ram_empty_i_reg\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^gen_pntr_flags_cc.ram_empty_i_reg\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[4]_0\(1),
      I3 => \count_value_i_reg[4]_0\(0),
      O => \^gen_pntr_flags_cc.ram_empty_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6FFFFFFFFFFF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I4 => \^q\(3),
      I5 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(3),
      O => \count_value_i_reg[0]_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\(1),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0\,
      I3 => \^q\(0),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\(0),
      O => \count_value_i_reg[1]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D400FFD42BFF002B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\,
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(1),
      I4 => \^q\(1),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0\,
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \count_value_i_reg[4]_0\(0),
      I1 => \count_value_i_reg[4]_0\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8_26\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    \count_value_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\ : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC;
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8_26\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8_26\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC;
  signal \^count_value_i_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[3]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_2\ : label is "soft_lutpair217";
begin
  \count_value_i_reg[1]_0\ <= \^count_value_i_reg[1]_0\;
  \count_value_i_reg[3]_0\(3 downto 0) <= \^count_value_i_reg[3]_0\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(1),
      I1 => \^count_value_i_reg[3]_0\(0),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(2),
      I1 => \^count_value_i_reg[3]_0\(1),
      I2 => \^count_value_i_reg[3]_0\(0),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(1),
      I1 => \^count_value_i_reg[3]_0\(0),
      I2 => \^count_value_i_reg[3]_0\(2),
      I3 => \^count_value_i_reg[3]_0\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \^count_value_i_reg[3]_0\(1),
      I2 => \^count_value_i_reg[3]_0\(0),
      I3 => \^count_value_i_reg[3]_0\(2),
      I4 => \^count_value_i_reg[3]_0\(3),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i_reg[3]_0\(0),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[3]_0\(1),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^count_value_i_reg[3]_0\(2),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^count_value_i_reg[3]_0\(3),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[4]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DFFFF7D"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\,
      I1 => \^count_value_i_reg[3]_0\(1),
      I2 => Q(1),
      I3 => \^count_value_i_reg[3]_0\(0),
      I4 => Q(0),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\,
      O => \^count_value_i_reg[1]_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88CF88CC"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\,
      I1 => ram_empty_i,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\,
      I3 => ram_wr_en_pf,
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAA9"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\,
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\,
      I4 => Q(0),
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A5959599A9A9A59"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\,
      I1 => Q(1),
      I2 => \^count_value_i_reg[3]_0\(1),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\,
      I4 => Q(0),
      I5 => \^count_value_i_reg[3]_0\(0),
      O => D(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(2),
      I1 => Q(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A665A665A66565"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\,
      I1 => Q(2),
      I2 => \^count_value_i_reg[3]_0\(2),
      I3 => Q(1),
      I4 => \^count_value_i_reg[3]_0\(1),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0\,
      O => D(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(3),
      I1 => Q(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB2"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      I1 => Q(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\,
      I3 => ram_wr_en_pf,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0\
    );
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699696699696"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(1),
      I1 => Q(1),
      I2 => count_value_i(1),
      I3 => count_value_i(0),
      I4 => Q(0),
      I5 => \^count_value_i_reg[3]_0\(0),
      O => \count_value_i_reg[4]_0\(0)
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[4]\,
      I1 => \^count_value_i_reg[3]_0\(3),
      I2 => Q(3),
      I3 => \^count_value_i_reg[3]_0\(2),
      I4 => Q(2),
      O => \count_value_i_reg[4]_0\(1)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4D22D2DD24BB4"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\,
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => Q(4),
      I4 => \^count_value_i_reg[3]_0\(3),
      I5 => Q(3),
      O => \count_value_i_reg[4]_0\(2)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(2),
      I1 => Q(2),
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized9\ is
  port (
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    \count_value_i_reg[2]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized9\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized9\ is
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair210";
begin
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => rd_en,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \count_value_i_reg[1]_0\(0),
      I4 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => Q(3),
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => Q(0),
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => \count_value_i_reg[3]_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => Q(2),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized9_27\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized9_27\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized9_27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized9_27\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3\ : label is "soft_lutpair219";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999966666999"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(1),
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\,
      I4 => \^q\(0),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(0),
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696699696966"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(3),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(2),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\,
      O => D(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFFFF66666FFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(1),
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\,
      I4 => \^q\(0),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    write_only : out STD_LOGIC;
    ram_wr_en_pf : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\ : out STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    almost_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_pf_q : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0\ : STD_LOGIC;
  signal ram_afull_i : STD_LOGIC;
  signal \^ram_wr_en_pf\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair212";
begin
  ram_wr_en_pf <= \^ram_wr_en_pf\;
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FE000000AA"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\,
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0\,
      I3 => ram_afull_i,
      I4 => rst,
      I5 => almost_full,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => \^ram_wr_en_pf\,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF08CC08"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\,
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\,
      I3 => \gof.overflow_i_reg\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\,
      I5 => ram_afull_i,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => rst,
      O => ram_afull_i
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101000101"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      I1 => \^ram_wr_en_pf\,
      I2 => ram_empty_i,
      I3 => rd_en,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(1),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(0),
      O => \gen_fwft.empty_fwft_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88888A88"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(1),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(0),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      O => write_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0\(0),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1\(0),
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => \^ram_wr_en_pf\,
      O => \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51551000"
    )
        port map (
      I0 => ram_afull_i,
      I1 => ram_rd_en_pf_q,
      I2 => ram_wr_en_pf_q,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\,
      I4 => prog_full,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \^rst_d1\,
      I2 => Q(0),
      I3 => \gof.overflow_i_reg\,
      O => \^ram_wr_en_pf\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => wr_en,
      I1 => \^rst_d1\,
      I2 => Q(0),
      I3 => \gof.overflow_i_reg\,
      O => overflow_i0
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_29 is
  port (
    rst_d1 : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_out_reg_0 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    write_only : out STD_LOGIC;
    read_only : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    prog_full_i216_in : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    prog_full : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_29 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_29 is
  signal \^clr_full\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \gwack.wr_ack_i_i_1\ : label is "soft_lutpair197";
begin
  clr_full <= \^clr_full\;
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => \^clr_full\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0010FFFF"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => wr_en,
      I3 => \gof.overflow_i_reg\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      O => DI(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      I4 => \^rst_d1\,
      O => read_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000404"
    )
        port map (
      I0 => \gof.overflow_i_reg\,
      I1 => wr_en,
      I2 => \^rst_d1\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      O => write_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550040"
    )
        port map (
      I0 => \^clr_full\,
      I1 => prog_full_i216_in,
      I2 => ram_wr_en_pf_q,
      I3 => ram_rd_en_pf_q,
      I4 => prog_full,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
\gwack.wr_ack_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => \gof.overflow_i_reg\,
      I2 => wr_en,
      I3 => Q(0),
      I4 => rst,
      O => d_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_47 is
  port (
    rst_d1 : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_out_reg_0 : out STD_LOGIC;
    write_only : out STD_LOGIC;
    read_only : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_out_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_47 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_47 is
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \gwack.wr_ack_i_i_1\ : label is "soft_lutpair119";
begin
  rst_d1 <= \^rst_d1\;
\count_value_i[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      I4 => \count_value_i_reg[3]\(0),
      O => S(0)
    );
\count_value_i[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      I4 => \count_value_i_reg[3]_0\(0),
      O => d_out_reg_1(0)
    );
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0010FFFF"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => wr_en,
      I3 => \gof.overflow_i_reg\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      O => DI(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      I4 => \^rst_d1\,
      O => read_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000404"
    )
        port map (
      I0 => \gof.overflow_i_reg\,
      I1 => wr_en,
      I2 => \^rst_d1\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      O => write_only
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
\gwack.wr_ack_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => \gof.overflow_i_reg\,
      I2 => wr_en,
      I3 => Q(0),
      I4 => rst,
      O => d_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_53 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    d_out_reg_1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    rst : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_53 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_53 is
  signal \^d_out_reg_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair64";
begin
  d_out_reg_0 <= \^d_out_reg_0\;
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      O => \^d_out_reg_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => \^d_out_reg_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(0),
      O => \gen_fwft.empty_fwft_i_reg\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FB00000000"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0\(1),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0\(0),
      I3 => ram_empty_i,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\,
      I5 => \^d_out_reg_0\,
      O => \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555550010"
    )
        port map (
      I0 => \^d_out_reg_0\,
      I1 => rd_en,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0\(1),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0\(0),
      I4 => ram_empty_i,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\,
      O => \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA2A2000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0\,
      I1 => ram_rd_en_pf_q,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\,
      I3 => ram_wr_en_pf_q,
      I4 => prog_full,
      I5 => Q(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      O => d_out_reg_1
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rst : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    read_only_q : in STD_LOGIC;
    prog_empty : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\ : in STD_LOGIC;
    write_only_q : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair223";
begin
  Q(0) <= \^q\(0);
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCACE"
    )
        port map (
      I0 => read_only_q,
      I1 => prog_empty,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\,
      I3 => write_only_q,
      I4 => \^q\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\grdc.rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[1]\(0),
      I2 => \grdc.rd_data_count_i_reg[1]\(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_en,
      I1 => \guf.underflow_i_reg\,
      I2 => \^q\(0),
      O => underflow_i0
    );
\gwack.wr_ack_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => rst,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      I4 => wr_en,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_32 is
  port (
    \gen_pntr_flags_cc.ram_empty_i_reg\ : out STD_LOGIC;
    ram_wr_en_pf : out STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[7]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    write_only_q : in STD_LOGIC;
    prog_empty : in STD_LOGIC;
    prog_empty_i1 : in STD_LOGIC;
    read_only_q : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_32 : entity is "xpm_fifo_rst";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_32 is
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^ram_wr_en_pf\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[8]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair205";
begin
  \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0) <= \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0);
  ram_wr_en_pf <= \^ram_wr_en_pf\;
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^ram_wr_en_pf\,
      O => \gen_pntr_flags_cc.ram_empty_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F00D0"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => \count_value_i_reg[7]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\,
      I3 => \guf.underflow_i_reg\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(0),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFC4C"
    )
        port map (
      I0 => write_only_q,
      I1 => prog_empty,
      I2 => prog_empty_i1,
      I3 => read_only_q,
      I4 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[7]\,
      I2 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I3 => rst_d1,
      O => \^ram_wr_en_pf\
    );
\grdc.rd_data_count_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I1 => Q(0),
      I2 => Q(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_50 is
  port (
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ : out STD_LOGIC;
    ram_wr_en_pf : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : out STD_LOGIC;
    prog_full : in STD_LOGIC;
    prog_full_i215_in : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[11]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0\ : in STD_LOGIC;
    write_only_q : in STD_LOGIC;
    prog_empty : in STD_LOGIC;
    read_only_q : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_50 : entity is "xpm_fifo_rst";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_50 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^ram_wr_en_pf\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[12]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair120";
begin
  Q(0) <= \^q\(0);
  ram_wr_en_pf <= \^ram_wr_en_pf\;
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F00D0"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => \count_value_i_reg[11]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\,
      I3 => \guf.underflow_i_reg\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(0),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF22DF00"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0\,
      I2 => write_only_q,
      I3 => prog_empty,
      I4 => read_only_q,
      I5 => \^q\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A2EA"
    )
        port map (
      I0 => prog_full,
      I1 => prog_full_i215_in,
      I2 => ram_wr_en_pf_q,
      I3 => ram_rd_en_pf_q,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      I2 => rst,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[11]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => \^ram_wr_en_pf\
    );
\grdc.rd_data_count_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[0]\(0),
      I2 => \grdc.rd_data_count_i_reg[0]\(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^q\(0),
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_56 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[8]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    read_only_q : in STD_LOGIC;
    prog_empty : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\ : in STD_LOGIC;
    write_only_q : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_56 : entity is "xpm_fifo_rst";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_56 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[9]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair71";
begin
  Q(0) <= \^q\(0);
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCACE"
    )
        port map (
      I0 => read_only_q,
      I1 => prog_empty,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\,
      I3 => write_only_q,
      I4 => \^q\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[8]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\grdc.rd_data_count_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[0]\(0),
      I2 => \grdc.rd_data_count_i_reg[0]\(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_en,
      I1 => \guf.underflow_i_reg\,
      I2 => \^q\(0),
      O => underflow_i0
    );
\gwack.wr_ack_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => rst,
      I1 => wr_en,
      I2 => \count_value_i_reg[8]\,
      I3 => \^q\(0),
      I4 => rst_d1,
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 33 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 33 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 33 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 33 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 17408;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p2_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 33;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p2_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 33;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 17408;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 33;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 33;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => addrb(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => addra(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(15 downto 0) => dina(31 downto 16),
      DIPADIP(1 downto 0) => dina(33 downto 32),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => doutb(15 downto 0),
      DOBDO(15 downto 0) => doutb(31 downto 16),
      DOPADOP(1 downto 0) => doutb(33 downto 32),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => ena,
      WEBWE(2) => ena,
      WEBWE(1) => ena,
      WEBWE(0) => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 32 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 32 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 32 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 32 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 12;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 12;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 33;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 33;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 135168;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4096;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 33;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 33;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 33;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 33;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 33;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 12;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 12;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 12;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 12;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 33;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 33;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 33;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 33;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 33;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 33;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 4095;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p1_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 8;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 4095;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p1_d8";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 8;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 135168;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 4095;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 8;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 4095;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p1_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 9;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 17;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 4095;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p1_d8";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 9;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 135168;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 4095;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 9;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 17;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 4095;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 9;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 17;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 4095;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "p1_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 18;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 26;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 4095;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "p1_d8";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 18;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 26;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 135168;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 4095;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 18;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 26;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 4095;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 18;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 26;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 4095;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is "p0_d6";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 27;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 32;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 4095;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is "p0_d6";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 27;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 32;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 135168;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 4095;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 27;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 32;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 4095;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 27;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 32;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb(8),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\,
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(16 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(17),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb(16 downto 9),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb(17),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\,
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_2\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(25 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(26),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => doutb(25 downto 18),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => doutb(26),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED\,
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_3\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED\,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => dina(32 downto 27),
      DIBDI(31 downto 0) => B"00000000000000000000000000111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 6) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOBDO_UNCONNECTED\(31 downto 6),
      DOBDO(5 downto 0) => doutb(32 downto 27),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED\,
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 10 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 11;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 11;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 176;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 11;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 11;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 11;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 11;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 11;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 11;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 11;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 11;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 11;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 11;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 11;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \gen_rd_b.doutb_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_10_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_10_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 15;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_10\ : label is "";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_10\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_10\ : label is 15;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_10\ : label is 6;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_10\ : label is 10;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[0]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[10]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[1]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[2]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[3]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[4]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[5]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[6]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[7]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[8]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[9]\,
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[0]\,
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[10]\,
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[1]\,
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[2]\,
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[3]\,
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[4]\,
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[5]\,
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[6]\,
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[7]\,
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[8]\,
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[9]\,
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_6_10\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(7 downto 6),
      DIB(1 downto 0) => dina(9 downto 8),
      DIC(1) => '0',
      DIC(0) => dina(10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOC(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_10_DOC_UNCONNECTED\(1),
      DOC(0) => \gen_rd_b.doutb_reg0\(10),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_10_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 65 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 65 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 65 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 65 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 66;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 66;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 16896;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 66;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 66;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 66;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 66;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 66;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 66;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 66;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 66;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 66;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 66;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 66;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p2_d64";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 65;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p2_d64";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 65;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 16896;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 65;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 65;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 6) => addrb(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 14) => B"10",
      ADDRBWRADDR(13 downto 6) => addra(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => dina(63 downto 32),
      DIPADIP(3 downto 2) => B"11",
      DIPADIP(1 downto 0) => dina(65 downto 64),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => doutb(31 downto 0),
      DOBDO(31 downto 0) => doutb(63 downto 32),
      DOPADOP(3 downto 2) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1 downto 0) => doutb(65 downto 64),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ena,
      WEBWE(6) => ena,
      WEBWE(5) => ena,
      WEBWE(4) => ena,
      WEBWE(3) => ena,
      WEBWE(2) => ena,
      WEBWE(1) => ena,
      WEBWE(0) => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr is
  port (
    \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\ : out STD_LOGIC;
    \GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[0]_0\ : out STD_LOGIC;
    slv_frame_ref_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    num_fstore_minus1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_frame_sync_d2 : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    p_71_out : in STD_LOGIC;
    \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s2mm_frame_ptr_out : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr is
  signal \GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2\ : STD_LOGIC;
  signal \GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv_n_0\ : STD_LOGIC;
  signal \GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\ : STD_LOGIC;
  signal \GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0\ : STD_LOGIC;
  signal \GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \^slave_mode_frame_cnt.frame_number_i_reg[4]\ : STD_LOGIC;
  signal binary_frame_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data1 : STD_LOGIC;
  signal data2 : STD_LOGIC;
  signal mstr_reverse_order : STD_LOGIC;
  signal mstr_reverse_order_d1 : STD_LOGIC;
  signal mstr_reverse_order_d2 : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal raw_frame_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_binary_frame_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_mstr_reverse_order_d1 : STD_LOGIC;
  signal \^slv_frame_ref_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[0]_inv_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[1]_inv_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1\ : label is "soft_lutpair52";
begin
  \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\ <= \^slave_mode_frame_cnt.frame_number_i_reg[4]\;
  slv_frame_ref_out(1 downto 0) <= \^slv_frame_ref_out\(1 downto 0);
\GENLOCK_FOR_SLAVE.GENLOCK_MUX_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mux
     port map (
      D(1) => data1,
      D(0) => \GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2\,
      data2 => data2,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_0_in => p_0_in,
      s2mm_frame_ptr_out(2 downto 0) => s2mm_frame_ptr_out(2 downto 0)
    );
\GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.GREY_CODER_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder_60
     port map (
      D(1 downto 0) => p_3_out(1 downto 0),
      Q(2 downto 0) => binary_frame_ptr(2 downto 0)
    );
\GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv_n_0\,
      Q => binary_frame_ptr(0),
      R => p_0_in
    );
\GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\,
      Q => binary_frame_ptr(1),
      R => p_0_in
    );
\GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2]\,
      Q => binary_frame_ptr(2),
      R => p_0_in
    );
\GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[0]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => Q(0),
      I1 => mstr_reverse_order,
      I2 => num_fstore_minus1(0),
      O => raw_frame_ptr(0)
    );
\GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[1]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => Q(1),
      I1 => mstr_reverse_order,
      I2 => num_fstore_minus1(0),
      O => raw_frame_ptr(1)
    );
\GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => raw_frame_ptr(0),
      Q => \GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv_n_0\,
      S => p_0_in
    );
\GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => raw_frame_ptr(1),
      Q => \GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\,
      S => p_0_in
    );
\GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => Q(2),
      Q => \GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2]\,
      R => p_0_in
    );
\GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mstr_reverse_order_d2,
      O => \GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_2_n_0\
    );
\GENLOCK_FOR_SLAVE.frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_3_out(0),
      Q => mm2s_frame_ptr_out(0),
      R => p_0_in
    );
\GENLOCK_FOR_SLAVE.frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_3_out(1),
      Q => mm2s_frame_ptr_out(1),
      R => p_0_in
    );
\GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_2_n_0\,
      Q => mm2s_frame_ptr_out(2),
      R => p_0_in
    );
\GENLOCK_FOR_SLAVE.mstr_reverse_order_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mstr_reverse_order,
      Q => mstr_reverse_order_d1,
      S => p_0_in
    );
\GENLOCK_FOR_SLAVE.mstr_reverse_order_d2_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mstr_reverse_order_d1,
      Q => mstr_reverse_order_d2,
      S => p_0_in
    );
\GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6AAAFFFF"
    )
        port map (
      I0 => mstr_reverse_order,
      I1 => p_72_out(0),
      I2 => valid_frame_sync_d2,
      I3 => \^slave_mode_frame_cnt.frame_number_i_reg[4]\,
      I4 => mm2s_prmry_resetn,
      I5 => p_71_out,
      O => \GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0\
    );
\GENLOCK_FOR_SLAVE.mstr_reverse_order_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0\,
      Q => mstr_reverse_order,
      R => '0'
    );
\GENLOCK_FOR_SLAVE.s_binary_frame_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2\,
      Q => s_binary_frame_ptr(0),
      R => p_0_in
    );
\GENLOCK_FOR_SLAVE.s_binary_frame_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => data1,
      Q => s_binary_frame_ptr(1),
      R => p_0_in
    );
\GENLOCK_FOR_SLAVE.s_mstr_reverse_order_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => data2,
      Q => s_mstr_reverse_order_d1,
      S => p_0_in
    );
\GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4800"
    )
        port map (
      I0 => s_binary_frame_ptr(0),
      I1 => mm2s_prmry_resetn,
      I2 => s_mstr_reverse_order_d1,
      I3 => num_fstore_minus1(0),
      O => \GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1_n_0\
    );
\GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4800"
    )
        port map (
      I0 => s_binary_frame_ptr(1),
      I1 => mm2s_prmry_resetn,
      I2 => s_mstr_reverse_order_d1,
      I3 => num_fstore_minus1(0),
      O => \GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0\
    );
\GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1_n_0\,
      Q => \^slv_frame_ref_out\(0),
      R => '0'
    );
\GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0\,
      Q => \^slv_frame_ref_out\(1),
      R => '0'
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^slv_frame_ref_out\(0),
      I1 => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[4]\(0),
      O => \GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[0]_0\
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^slv_frame_ref_out\(1),
      I1 => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[4]\(1),
      O => DI(1)
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^slv_frame_ref_out\(0),
      I1 => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[4]\(0),
      O => DI(0)
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(2),
      I3 => num_fstore_minus1(0),
      I4 => Q(1),
      I5 => Q(3),
      O => \^slave_mode_frame_cnt.frame_number_i_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr__parameterized0\ is
  port (
    s2mm_valid_frame_sync : out STD_LOGIC;
    mstr_reverse_order : out STD_LOGIC;
    \num_fstore_minus1_reg[1]\ : out STD_LOGIC;
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    regdir_idle_i1 : in STD_LOGIC;
    \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\ : in STD_LOGIC;
    num_fstore_minus1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr__parameterized0\ : entity is "axi_vdma_genlock_mngr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr__parameterized0\ is
  signal \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv_n_0\ : STD_LOGIC;
  signal \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\ : STD_LOGIC;
  signal \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_8_n_0\ : STD_LOGIC;
  signal binary_frame_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^mstr_reverse_order\ : STD_LOGIC;
  signal mstr_reverse_order_d1 : STD_LOGIC;
  signal mstr_reverse_order_d2 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal raw_frame_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[0]_inv_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4\ : label is "soft_lutpair115";
begin
  mstr_reverse_order <= \^mstr_reverse_order\;
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder
     port map (
      D(1 downto 0) => p_0_out(1 downto 0),
      Q(2 downto 0) => binary_frame_ptr(2 downto 0)
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv_n_0\,
      Q => binary_frame_ptr(0),
      R => regdir_idle_i1
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\,
      Q => binary_frame_ptr(1),
      R => regdir_idle_i1
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2]\,
      Q => binary_frame_ptr(2),
      R => regdir_idle_i1
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[0]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => Q(0),
      I1 => num_fstore_minus1(0),
      I2 => \^mstr_reverse_order\,
      O => raw_frame_ptr(0)
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[1]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => Q(1),
      I1 => num_fstore_minus1(0),
      I2 => \^mstr_reverse_order\,
      O => raw_frame_ptr(1)
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => raw_frame_ptr(0),
      Q => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv_n_0\,
      S => regdir_idle_i1
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => raw_frame_ptr(1),
      Q => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\,
      S => regdir_idle_i1
    );
\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => Q(2),
      Q => \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2]\,
      R => regdir_idle_i1
    );
\GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mstr_reverse_order_d2,
      O => \GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_2_n_0\
    );
\GENLOCK_FOR_MASTER.frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_0_out(0),
      Q => s2mm_frame_ptr_out(0),
      R => regdir_idle_i1
    );
\GENLOCK_FOR_MASTER.frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_0_out(1),
      Q => s2mm_frame_ptr_out(1),
      R => regdir_idle_i1
    );
\GENLOCK_FOR_MASTER.frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_2_n_0\,
      Q => s2mm_frame_ptr_out(2),
      R => regdir_idle_i1
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^mstr_reverse_order\,
      Q => mstr_reverse_order_d1,
      S => regdir_idle_i1
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_d2_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => mstr_reverse_order_d1,
      Q => mstr_reverse_order_d2,
      S => regdir_idle_i1
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\,
      Q => \^mstr_reverse_order\,
      R => '0'
    );
\GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\,
      Q => s2mm_valid_frame_sync,
      R => regdir_idle_i1
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0081"
    )
        port map (
      I0 => num_fstore_minus1(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_8_n_0\,
      O => \num_fstore_minus1_reg[1]\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\,
      I3 => Q(3),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 9 downto 0 );
    in0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_15_out : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0\ : out STD_LOGIC;
    p_14_out : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_1\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0\ : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_axi2ip_wrce : out STD_LOGIC_VECTOR ( 8 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    prmry_reset2_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]_0\ : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_0\ : in STD_LOGIC;
    p_78_out : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_71_out : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1\ : in STD_LOGIC;
    ioc_irq_reg : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_irqdelay_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ch2_irqdelay_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]_0\ : in STD_LOGIC;
    lsize_more_err_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dly_irq_reg_0 : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_2\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_2\ : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0\ : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    \ip2axi_rddata_int_inferred_i_51__0_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ip2axi_rddata_int_inferred_i_51__0_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ip2axi_rddata_int_inferred_i_51__0_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ip2axi_rddata_int_inferred_i_50__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ip2axi_rddata_int_inferred_i_50__0_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ : in STD_LOGIC;
    lsize_err_reg : in STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg\ : in STD_LOGIC;
    s2mm_prmry_resetn : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    ch1_dly_irq_set : in STD_LOGIC;
    s2mm_dma_interr_set : in STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err_d1 : in STD_LOGIC;
    fsize_mismatch_err_s1 : in STD_LOGIC;
    lsize_mismatch_err : in STD_LOGIC;
    s2mm_fsize_more_or_sof_late_s : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    lsize_more_mismatch_err : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if is
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\ : STD_LOGIC;
  signal arvalid : STD_LOGIC;
  signal awaddr : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal awvalid : STD_LOGIC;
  signal axi2ip_rdaddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg : string;
  attribute async_reg of axi2ip_rdaddr_captured_mm2s_cdc_tig : signal is "true";
  signal \axi2ip_rdaddr_captured_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[7]\ : STD_LOGIC;
  signal axi2ip_rdaddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_rdaddr_captured_s2mm_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal axi2ip_wraddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_mm2s_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_s2mm_cdc_tig : signal is "true";
  signal bvalid_out_i_i_1_n_0 : STD_LOGIC;
  signal ip2axi_rddata_captured : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ip2axi_rddata_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_mm2s_cdc_tig : signal is "true";
  signal ip2axi_rddata_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_s2mm_cdc_tig : signal is "true";
  signal ip2axi_rddata_int_inferred_i_100_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_102_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_103_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_106_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_108_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_110_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_111_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_112_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_113__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_114_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_33__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_33_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_34__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_34_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_35__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_35_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_36__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_36_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_37__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_37_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_38__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_38_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_39__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_39_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_40__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_41__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_41_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_42__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_42_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_43__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_43_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_44__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_45__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_45_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_46__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_46_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_47__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_48__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_48_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_49__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_49_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_50__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_51__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_51_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_52__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_52_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_53__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_54__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_54_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_55_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_56_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_57__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_57_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_58_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_59__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_59_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_60__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_60_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_61_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_62__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_62_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_63_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_64__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_64_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_65__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_65_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_66__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_66_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_67__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_67_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_68_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_69__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_69_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_70__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_70_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_71_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_72__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_74_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_75_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_76__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_77_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_78__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_78_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_79_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_81_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_82_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_84_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_86_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_87_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_89_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_91_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_93_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_95__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_95_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_96__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_96_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_97__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_97_n_0 : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_98__0_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_int_inferred_i_99__0_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_99_n_0 : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started_i_1_n_0 : STD_LOGIC;
  signal mm2s_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of mm2s_axi2ip_wrdata_cdc_tig : signal is "true";
  signal mm2s_ip2axi_rddata_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal prepare_wrce : STD_LOGIC;
  signal prepare_wrce_d1 : STD_LOGIC;
  signal prepare_wrce_pulse_lite : STD_LOGIC;
  signal prepare_wrce_pulse_lite_d6 : STD_LOGIC;
  signal read_has_started_i : STD_LOGIC;
  signal read_has_started_i_i_1_n_0 : STD_LOGIC;
  signal s2mm_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s2mm_axi2ip_wrdata_cdc_tig : signal is "true";
  signal s2mm_ip2axi_rddata_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal \^s_axi_lite_rvalid\ : STD_LOGIC;
  signal \^s_axi_lite_wready\ : STD_LOGIC;
  signal sig_arvalid_arrived_d1 : STD_LOGIC;
  signal sig_arvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal sig_arvalid_arrived_d4 : STD_LOGIC;
  signal \sig_arvalid_detected__0\ : STD_LOGIC;
  signal sig_awvalid_arrived_d1 : STD_LOGIC;
  signal sig_awvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal \sig_awvalid_detected__0\ : STD_LOGIC;
  signal wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal write_has_started : STD_LOGIC;
  signal write_has_started_i_1_n_0 : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4\ : label is "soft_lutpair12";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1\ : label is "soft_lutpair13";
  attribute srl_name : string;
  attribute srl_name of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6\ : label is "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 ";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1\ : label is "soft_lutpair13";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9]\ : label is "yes";
  attribute srl_name of \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3\ : label is "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 ";
  attribute SOFT_HLUTNM of sig_arvalid_arrived_d1_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of sig_awvalid_arrived_d1_i_1 : label is "soft_lutpair14";
begin
  D(31 downto 0) <= mm2s_axi2ip_wrdata_cdc_tig(31 downto 0);
  \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\(2 downto 0) <= axi2ip_rdaddr_captured_s2mm_cdc_tig(4 downto 2);
  \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]_0\(31 downto 0) <= s2mm_axi2ip_wrdata_cdc_tig(31 downto 0);
  \out\(1 downto 0) <= axi2ip_rdaddr_captured_mm2s_cdc_tig(3 downto 2);
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
  s_axi_lite_rvalid <= \^s_axi_lite_rvalid\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => s2mm_dmacr(18),
      I1 => s2mm_axi2ip_wrdata_cdc_tig(30),
      I2 => s2mm_dmacr(19),
      I3 => s2mm_axi2ip_wrdata_cdc_tig(31),
      I4 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0\,
      I5 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0\,
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => s2mm_axi2ip_wrdata_cdc_tig(24),
      I1 => s2mm_dmacr(12),
      I2 => s2mm_dmacr(13),
      I3 => s2mm_axi2ip_wrdata_cdc_tig(25),
      I4 => s2mm_dmacr(14),
      I5 => s2mm_axi2ip_wrdata_cdc_tig(26),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => s2mm_axi2ip_wrdata_cdc_tig(27),
      I1 => s2mm_dmacr(15),
      I2 => s2mm_dmacr(17),
      I3 => s2mm_axi2ip_wrdata_cdc_tig(29),
      I4 => s2mm_dmacr(16),
      I5 => s2mm_axi2ip_wrdata_cdc_tig(28),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\
     port map (
      D(9 downto 2) => mm2s_axi2ip_wrdata_cdc_tig(23 downto 16),
      D(1 downto 0) => mm2s_axi2ip_wrdata_cdc_tig(13 downto 12),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\(0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0\(0),
      SR(0) => SR(0),
      ch1_dly_irq_set => ch1_dly_irq_set,
      dly_irq_reg => dly_irq_reg,
      ioc_irq_reg => ioc_irq_reg,
      lite_wr_addr_phase_finished_data_phase_started => lite_wr_addr_phase_finished_data_phase_started,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(9 downto 0) => mm2s_axi2ip_wrce(9 downto 0),
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\(5 downto 0) => axi2ip_wraddr_captured_mm2s_cdc_tig(7 downto 2),
      p_72_out(0) => p_72_out(0),
      prepare_wrce_d1 => prepare_wrce_d1,
      prmry_reset2 => prmry_reset2,
      s_axi_lite_aclk => s_axi_lite_aclk,
      wvalid => wvalid
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_62\
     port map (
      \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\ => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_n_0\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(14 downto 6) => s2mm_axi2ip_wrdata_cdc_tig(23 downto 15),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(5 downto 3) => s2mm_axi2ip_wrdata_cdc_tig(13 downto 11),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(2 downto 1) => s2mm_axi2ip_wrdata_cdc_tig(8 downto 7),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\(0) => s2mm_axi2ip_wrdata_cdc_tig(4),
      \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\,
      \GEN_FOR_FLUSH.fsize_err_reg\ => \GEN_FOR_FLUSH.fsize_err_reg\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_1\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]\(0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]_0\(0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0\,
      SR(0) => SR(0),
      ch2_dly_irq_set => ch2_dly_irq_set,
      dly_irq_reg => dly_irq_reg_0,
      dma_interr_reg => dma_interr_reg,
      drop_fsync_d_pulse_gen_fsize_less_err_d1 => drop_fsync_d_pulse_gen_fsize_less_err_d1,
      fsize_mismatch_err_s1 => fsize_mismatch_err_s1,
      ioc_irq_reg => ioc_irq_reg_0,
      lite_wr_addr_phase_finished_data_phase_started => lite_wr_addr_phase_finished_data_phase_started,
      lsize_err_reg => lsize_err_reg,
      lsize_mismatch_err => lsize_mismatch_err,
      lsize_more_err_reg => lsize_more_err_reg,
      lsize_more_mismatch_err => lsize_more_mismatch_err,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 0) => axi2ip_wraddr_captured_s2mm_cdc_tig(7 downto 2),
      p_14_out => p_14_out,
      p_15_out => p_15_out,
      prepare_wrce_d1 => prepare_wrce_d1,
      prmry_reset2_0 => prmry_reset2_0,
      s2mm_axi2ip_wrce(8 downto 0) => s2mm_axi2ip_wrce(8 downto 0),
      s2mm_dma_interr_set => s2mm_dma_interr_set,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_fsize_more_or_sof_late_s => s2mm_fsize_more_or_sof_late_s,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      wvalid => wvalid
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.arready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d4,
      Q => \^s_axi_lite_arready\,
      R => SR(0)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_2_out(2),
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_2_out(3),
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_2_out(2),
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_2_out(3),
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(2),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(3),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(4),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(5),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(6),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(7),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(2),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(3),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(4),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(5),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(6),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(7),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(0),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(0),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(0)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(10),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(10),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(10)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(11),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(11),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(11)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(12),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(12),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(12)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAACCCCCAA0CC"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(13),
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(13),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(13)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAACCCCCAA0CC"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(14),
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(14),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(14)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAACCCCCAA0CC"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(15),
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(15),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(15)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(16),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(16),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(16)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(1),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(17),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(17),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(17)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(18),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(18),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(18)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(19),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(19),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(19)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(1),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(1),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(1),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(1)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(20),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(20),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(20)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAACCCCCAA0CC"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(21),
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(21),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(21)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAACCCCCAA0CC"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(22),
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(22),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(22)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAACCCCCAA0CC"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(23),
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(23),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(23)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(24),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(24),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(24)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(25),
      I2 => ip2axi_rddata_captured_s2mm_cdc_tig(25),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2_n_0\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      O => ip2axi_rddata_captured(25)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => p_2_out(3),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0\(1),
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(26),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(26),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(26)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(27),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(27),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(27)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0\(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(28),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(28),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(28)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => p_2_out(3),
      I5 => p_2_out(2),
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      I2 => ip2axi_rddata_captured_s2mm_cdc_tig(29),
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(29),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      O => ip2axi_rddata_captured(29)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(2),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(2),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(2)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      I2 => ip2axi_rddata_captured_s2mm_cdc_tig(30),
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(30),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      O => ip2axi_rddata_captured(30)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => p_2_out(3),
      I5 => p_2_out(2),
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"38AC"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03E3"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAACCCCCAA0CC"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(31),
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(31),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(31)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(3),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(3),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(3)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(4),
      I2 => ip2axi_rddata_captured_s2mm_cdc_tig(4),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2_n_0\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      O => ip2axi_rddata_captured(4)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => p_2_out(3),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(4),
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAACCCCCAA0CC"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(5),
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(5),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(5)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      I2 => ip2axi_rddata_captured_s2mm_cdc_tig(6),
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(6),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      O => ip2axi_rddata_captured(6)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAACCCCCAA0CC"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(7),
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(7),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I5 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(7)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(8),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(8),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(8)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\(1),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(9),
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(9),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0\,
      O => ip2axi_rddata_captured(9)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(0),
      Q => s_axi_lite_rdata(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(10),
      Q => s_axi_lite_rdata(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(11),
      Q => s_axi_lite_rdata(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(12),
      Q => s_axi_lite_rdata(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(13),
      Q => s_axi_lite_rdata(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(14),
      Q => s_axi_lite_rdata(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(15),
      Q => s_axi_lite_rdata(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(16),
      Q => s_axi_lite_rdata(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(17),
      Q => s_axi_lite_rdata(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(18),
      Q => s_axi_lite_rdata(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(19),
      Q => s_axi_lite_rdata(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(1),
      Q => s_axi_lite_rdata(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(20),
      Q => s_axi_lite_rdata(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(21),
      Q => s_axi_lite_rdata(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(22),
      Q => s_axi_lite_rdata(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(23),
      Q => s_axi_lite_rdata(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(24),
      Q => s_axi_lite_rdata(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(25),
      Q => s_axi_lite_rdata(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(26),
      Q => s_axi_lite_rdata(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(27),
      Q => s_axi_lite_rdata(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(28),
      Q => s_axi_lite_rdata(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(29),
      Q => s_axi_lite_rdata(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(2),
      Q => s_axi_lite_rdata(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(30),
      Q => s_axi_lite_rdata(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(31),
      Q => s_axi_lite_rdata(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(3),
      Q => s_axi_lite_rdata(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(4),
      Q => s_axi_lite_rdata(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(5),
      Q => s_axi_lite_rdata(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(6),
      Q => s_axi_lite_rdata(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(7),
      Q => s_axi_lite_rdata(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(8),
      Q => s_axi_lite_rdata(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(9),
      Q => s_axi_lite_rdata(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(0),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(10),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(11),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(12),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(13),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(14),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(15),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(16),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(17),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(18),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(19),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(1),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(20),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(21),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(22),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(23),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(24),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(25),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(26),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(27),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(28),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(29),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(2),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(30),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(31),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(3),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(4),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(5),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(6),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(7),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(8),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(9),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(0),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(10),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(11),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(12),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(13),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(14),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(15),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(16),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(17),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(18),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(19),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(1),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(20),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(21),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(22),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(23),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(24),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(25),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(26),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(27),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(28),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(29),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(2),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(30),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(31),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(3),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(4),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(5),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(6),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(7),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(8),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(9),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(0),
      Q => mm2s_axi2ip_wrdata_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(10),
      Q => mm2s_axi2ip_wrdata_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(11),
      Q => mm2s_axi2ip_wrdata_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(12),
      Q => mm2s_axi2ip_wrdata_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(13),
      Q => mm2s_axi2ip_wrdata_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(14),
      Q => mm2s_axi2ip_wrdata_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(15),
      Q => mm2s_axi2ip_wrdata_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(16),
      Q => mm2s_axi2ip_wrdata_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(17),
      Q => mm2s_axi2ip_wrdata_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(18),
      Q => mm2s_axi2ip_wrdata_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(19),
      Q => mm2s_axi2ip_wrdata_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(1),
      Q => mm2s_axi2ip_wrdata_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(20),
      Q => mm2s_axi2ip_wrdata_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(21),
      Q => mm2s_axi2ip_wrdata_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(22),
      Q => mm2s_axi2ip_wrdata_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(23),
      Q => mm2s_axi2ip_wrdata_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(24),
      Q => mm2s_axi2ip_wrdata_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(25),
      Q => mm2s_axi2ip_wrdata_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(26),
      Q => mm2s_axi2ip_wrdata_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(27),
      Q => mm2s_axi2ip_wrdata_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(28),
      Q => mm2s_axi2ip_wrdata_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(29),
      Q => mm2s_axi2ip_wrdata_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(2),
      Q => mm2s_axi2ip_wrdata_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(30),
      Q => mm2s_axi2ip_wrdata_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(31),
      Q => mm2s_axi2ip_wrdata_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(3),
      Q => mm2s_axi2ip_wrdata_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(4),
      Q => mm2s_axi2ip_wrdata_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(5),
      Q => mm2s_axi2ip_wrdata_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(6),
      Q => mm2s_axi2ip_wrdata_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(7),
      Q => mm2s_axi2ip_wrdata_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(8),
      Q => mm2s_axi2ip_wrdata_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(9),
      Q => mm2s_axi2ip_wrdata_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(0),
      Q => mm2s_ip2axi_rddata_d1(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(10),
      Q => mm2s_ip2axi_rddata_d1(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(11),
      Q => mm2s_ip2axi_rddata_d1(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(12),
      Q => mm2s_ip2axi_rddata_d1(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(13),
      Q => mm2s_ip2axi_rddata_d1(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(14),
      Q => mm2s_ip2axi_rddata_d1(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(15),
      Q => mm2s_ip2axi_rddata_d1(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(16),
      Q => mm2s_ip2axi_rddata_d1(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(17),
      Q => mm2s_ip2axi_rddata_d1(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(18),
      Q => mm2s_ip2axi_rddata_d1(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(19),
      Q => mm2s_ip2axi_rddata_d1(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(1),
      Q => mm2s_ip2axi_rddata_d1(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(20),
      Q => mm2s_ip2axi_rddata_d1(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(21),
      Q => mm2s_ip2axi_rddata_d1(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(22),
      Q => mm2s_ip2axi_rddata_d1(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(23),
      Q => mm2s_ip2axi_rddata_d1(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(24),
      Q => mm2s_ip2axi_rddata_d1(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(25),
      Q => mm2s_ip2axi_rddata_d1(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(26),
      Q => mm2s_ip2axi_rddata_d1(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(27),
      Q => mm2s_ip2axi_rddata_d1(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(28),
      Q => mm2s_ip2axi_rddata_d1(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(29),
      Q => mm2s_ip2axi_rddata_d1(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(2),
      Q => mm2s_ip2axi_rddata_d1(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(30),
      Q => mm2s_ip2axi_rddata_d1(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(31),
      Q => mm2s_ip2axi_rddata_d1(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(3),
      Q => mm2s_ip2axi_rddata_d1(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(4),
      Q => mm2s_ip2axi_rddata_d1(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(5),
      Q => mm2s_ip2axi_rddata_d1(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(6),
      Q => mm2s_ip2axi_rddata_d1(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(7),
      Q => mm2s_ip2axi_rddata_d1(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(8),
      Q => mm2s_ip2axi_rddata_d1(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(9),
      Q => mm2s_ip2axi_rddata_d1(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => wvalid,
      O => prepare_wrce
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prepare_wrce,
      Q => prepare_wrce_d1,
      R => SR(0)
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => s_axi_lite_aclk,
      D => prepare_wrce_pulse_lite,
      Q => prepare_wrce_pulse_lite_d6
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wvalid,
      I1 => lite_wr_addr_phase_finished_data_phase_started,
      I2 => prepare_wrce_d1,
      O => prepare_wrce_pulse_lite
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_arready\,
      I1 => s_axi_lite_resetn,
      I2 => s_axi_lite_rready,
      I3 => \^s_axi_lite_rvalid\,
      O => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\,
      Q => \^s_axi_lite_rvalid\,
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(0),
      Q => s2mm_axi2ip_wrdata_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(10),
      Q => s2mm_axi2ip_wrdata_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(11),
      Q => s2mm_axi2ip_wrdata_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(12),
      Q => s2mm_axi2ip_wrdata_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(13),
      Q => s2mm_axi2ip_wrdata_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(14),
      Q => s2mm_axi2ip_wrdata_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(15),
      Q => s2mm_axi2ip_wrdata_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(16),
      Q => s2mm_axi2ip_wrdata_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(17),
      Q => s2mm_axi2ip_wrdata_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(18),
      Q => s2mm_axi2ip_wrdata_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(19),
      Q => s2mm_axi2ip_wrdata_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(1),
      Q => s2mm_axi2ip_wrdata_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(20),
      Q => s2mm_axi2ip_wrdata_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(21),
      Q => s2mm_axi2ip_wrdata_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(22),
      Q => s2mm_axi2ip_wrdata_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(23),
      Q => s2mm_axi2ip_wrdata_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(24),
      Q => s2mm_axi2ip_wrdata_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(25),
      Q => s2mm_axi2ip_wrdata_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(26),
      Q => s2mm_axi2ip_wrdata_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(27),
      Q => s2mm_axi2ip_wrdata_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(28),
      Q => s2mm_axi2ip_wrdata_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(29),
      Q => s2mm_axi2ip_wrdata_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(2),
      Q => s2mm_axi2ip_wrdata_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(30),
      Q => s2mm_axi2ip_wrdata_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(31),
      Q => s2mm_axi2ip_wrdata_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(3),
      Q => s2mm_axi2ip_wrdata_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(4),
      Q => s2mm_axi2ip_wrdata_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(5),
      Q => s2mm_axi2ip_wrdata_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(6),
      Q => s2mm_axi2ip_wrdata_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(7),
      Q => s2mm_axi2ip_wrdata_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(8),
      Q => s2mm_axi2ip_wrdata_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(9),
      Q => s2mm_axi2ip_wrdata_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(0),
      Q => s2mm_ip2axi_rddata_d1(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(10),
      Q => s2mm_ip2axi_rddata_d1(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(11),
      Q => s2mm_ip2axi_rddata_d1(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(12),
      Q => s2mm_ip2axi_rddata_d1(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(13),
      Q => s2mm_ip2axi_rddata_d1(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(14),
      Q => s2mm_ip2axi_rddata_d1(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(15),
      Q => s2mm_ip2axi_rddata_d1(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(16),
      Q => s2mm_ip2axi_rddata_d1(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(17),
      Q => s2mm_ip2axi_rddata_d1(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(18),
      Q => s2mm_ip2axi_rddata_d1(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(19),
      Q => s2mm_ip2axi_rddata_d1(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(1),
      Q => s2mm_ip2axi_rddata_d1(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(20),
      Q => s2mm_ip2axi_rddata_d1(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(21),
      Q => s2mm_ip2axi_rddata_d1(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(22),
      Q => s2mm_ip2axi_rddata_d1(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(23),
      Q => s2mm_ip2axi_rddata_d1(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(24),
      Q => s2mm_ip2axi_rddata_d1(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(25),
      Q => s2mm_ip2axi_rddata_d1(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(26),
      Q => s2mm_ip2axi_rddata_d1(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(27),
      Q => s2mm_ip2axi_rddata_d1(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(28),
      Q => s2mm_ip2axi_rddata_d1(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(29),
      Q => s2mm_ip2axi_rddata_d1(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(2),
      Q => s2mm_ip2axi_rddata_d1(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(30),
      Q => s2mm_ip2axi_rddata_d1(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(31),
      Q => s2mm_ip2axi_rddata_d1(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(3),
      Q => s2mm_ip2axi_rddata_d1(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(4),
      Q => s2mm_ip2axi_rddata_d1(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(5),
      Q => s2mm_ip2axi_rddata_d1(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(6),
      Q => s2mm_ip2axi_rddata_d1(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(7),
      Q => s2mm_ip2axi_rddata_d1(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(8),
      Q => s2mm_ip2axi_rddata_d1(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(9),
      Q => s2mm_ip2axi_rddata_d1(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_lite_aclk,
      D => sig_arvalid_arrived_d1,
      Q => sig_arvalid_arrived_d4
    );
\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.wready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prepare_wrce_pulse_lite_d6,
      Q => \^s_axi_lite_wready\,
      R => SR(0)
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => \p_2_in__0\(0),
      R => SR(0)
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => \p_2_in__0\(1),
      R => SR(0)
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => \p_2_in__0\(2),
      R => SR(0)
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => \p_2_in__0\(3),
      R => SR(0)
    );
\araddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(4),
      Q => \p_2_in__0\(4),
      R => SR(0)
    );
\araddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(5),
      Q => \p_2_in__0\(5),
      R => SR(0)
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => SR(0)
    );
\awaddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(0),
      Q => awaddr(2),
      R => SR(0)
    );
\awaddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(1),
      Q => awaddr(3),
      R => SR(0)
    );
\awaddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(2),
      Q => awaddr(4),
      R => SR(0)
    );
\awaddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(3),
      Q => awaddr(5),
      R => SR(0)
    );
\awaddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(4),
      Q => awaddr(6),
      R => SR(0)
    );
\awaddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(5),
      Q => awaddr(7),
      R => SR(0)
    );
awready_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \sig_awvalid_detected__0\,
      Q => \^s_axi_lite_awready\,
      R => SR(0)
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => \p_2_in__0\(0),
      Q => p_2_out(2),
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => \p_2_in__0\(1),
      Q => p_2_out(3),
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => \p_2_in__0\(2),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => \p_2_in__0\(3),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => \p_2_in__0\(4),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => \p_2_in__0\(5),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(2),
      Q => axi2ip_wraddr_captured(2),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(3),
      Q => axi2ip_wraddr_captured(3),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(4),
      Q => axi2ip_wraddr_captured(4),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(5),
      Q => axi2ip_wraddr_captured(5),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(6),
      Q => axi2ip_wraddr_captured(6),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(7),
      Q => axi2ip_wraddr_captured(7),
      R => SR(0)
    );
bvalid_out_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_wready\,
      I1 => s_axi_lite_resetn,
      I2 => s_axi_lite_bready,
      I3 => \^s_axi_lite_bvalid\,
      O => bvalid_out_i_i_1_n_0
    );
bvalid_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => bvalid_out_i_i_1_n_0,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
ip2axi_rddata_int_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFEEE"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(15),
      I3 => ip2axi_rddata_int_inferred_i_35_n_0,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => in0(31)
    );
ip2axi_rddata_int_inferred_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFEEE"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_58_n_0,
      I1 => ip2axi_rddata_int_inferred_i_59_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(6),
      I3 => ip2axi_rddata_int_inferred_i_35_n_0,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => in0(22)
    );
ip2axi_rddata_int_inferred_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\(0),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_100_n_0
    );
ip2axi_rddata_int_inferred_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(4),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(4),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(4),
      O => ip2axi_rddata_int_inferred_i_102_n_0
    );
ip2axi_rddata_int_inferred_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1\,
      I1 => p_72_out(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_103_n_0
    );
ip2axi_rddata_int_inferred_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_114_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(3),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(3),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(3),
      O => ip2axi_rddata_int_inferred_i_106_n_0
    );
ip2axi_rddata_int_inferred_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_114_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(2),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(2),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(2),
      O => ip2axi_rddata_int_inferred_i_108_n_0
    );
\ip2axi_rddata_int_inferred_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(6),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => s2mm_dmacr(10),
      I4 => \ip2axi_rddata_int_inferred_i_43__0_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(22)
    );
ip2axi_rddata_int_inferred_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFEEE"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_60_n_0,
      I1 => ip2axi_rddata_int_inferred_i_61_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(5),
      I3 => ip2axi_rddata_int_inferred_i_35_n_0,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => in0(21)
    );
ip2axi_rddata_int_inferred_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_114_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(1),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(1),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(1),
      O => ip2axi_rddata_int_inferred_i_110_n_0
    );
ip2axi_rddata_int_inferred_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(0),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(0),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(0),
      O => ip2axi_rddata_int_inferred_i_111_n_0
    );
ip2axi_rddata_int_inferred_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => p_71_out,
      I1 => p_72_out(0),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_112_n_0
    );
\ip2axi_rddata_int_inferred_i_113__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => \ip2axi_rddata_int_inferred_i_51__0_0\(0),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => \ip2axi_rddata_int_inferred_i_51__0_1\(0),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I5 => \ip2axi_rddata_int_inferred_i_51__0_2\(0),
      O => \ip2axi_rddata_int_inferred_i_113__0_n_0\
    );
ip2axi_rddata_int_inferred_i_114: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      O => ip2axi_rddata_int_inferred_i_114_n_0
    );
\ip2axi_rddata_int_inferred_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(5),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => s2mm_dmacr(9),
      I4 => \ip2axi_rddata_int_inferred_i_44__0_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(21)
    );
ip2axi_rddata_int_inferred_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFEEE"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_62_n_0,
      I1 => ip2axi_rddata_int_inferred_i_63_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(4),
      I3 => ip2axi_rddata_int_inferred_i_35_n_0,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => in0(20)
    );
\ip2axi_rddata_int_inferred_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(4),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => s2mm_dmacr(8),
      I4 => \ip2axi_rddata_int_inferred_i_45__0_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(20)
    );
ip2axi_rddata_int_inferred_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFEEE"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_64_n_0,
      I1 => ip2axi_rddata_int_inferred_i_65_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(3),
      I3 => ip2axi_rddata_int_inferred_i_35_n_0,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => in0(19)
    );
\ip2axi_rddata_int_inferred_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(3),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => s2mm_dmacr(7),
      I4 => \ip2axi_rddata_int_inferred_i_46__0_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(19)
    );
ip2axi_rddata_int_inferred_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFEEE"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_66_n_0,
      I1 => ip2axi_rddata_int_inferred_i_67_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(2),
      I3 => ip2axi_rddata_int_inferred_i_35_n_0,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => in0(18)
    );
\ip2axi_rddata_int_inferred_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(2),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => s2mm_dmacr(6),
      I4 => \ip2axi_rddata_int_inferred_i_47__0_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(18)
    );
ip2axi_rddata_int_inferred_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFEEE"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_68_n_0,
      I1 => ip2axi_rddata_int_inferred_i_69_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(1),
      I3 => ip2axi_rddata_int_inferred_i_35_n_0,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => in0(17)
    );
\ip2axi_rddata_int_inferred_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(1),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => s2mm_dmacr(5),
      I4 => \ip2axi_rddata_int_inferred_i_48__0_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(17)
    );
ip2axi_rddata_int_inferred_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFEEE"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_70_n_0,
      I1 => ip2axi_rddata_int_inferred_i_71_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(0),
      I3 => ip2axi_rddata_int_inferred_i_35_n_0,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => in0(16)
    );
\ip2axi_rddata_int_inferred_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(0),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => s2mm_dmacr(4),
      I4 => \ip2axi_rddata_int_inferred_i_49__0_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(16)
    );
ip2axi_rddata_int_inferred_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000CA00000"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1\,
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => in0(15)
    );
\ip2axi_rddata_int_inferred_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_50__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I2 => lsize_more_err_reg,
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => s2mm_dmacr(3),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(15)
    );
ip2axi_rddata_int_inferred_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEAAAAAAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_74_n_0,
      I1 => ip2axi_rddata_int_inferred_i_75_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => ip2axi_rddata_int_inferred_i_77_n_0,
      O => in0(14)
    );
\ip2axi_rddata_int_inferred_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_51__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0\,
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1\(4),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(14)
    );
ip2axi_rddata_int_inferred_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEAAAAAAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_78_n_0,
      I1 => ip2axi_rddata_int_inferred_i_79_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]_0\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => ip2axi_rddata_int_inferred_i_77_n_0,
      O => in0(13)
    );
\ip2axi_rddata_int_inferred_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_52__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I2 => dly_irq_reg_0,
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1\(3),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(13)
    );
\ip2axi_rddata_int_inferred_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I1 => ch2_irqdelay_status(7),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => s2mm_dmacr(19),
      I4 => \ip2axi_rddata_int_inferred_i_34__0_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(31)
    );
ip2axi_rddata_int_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFEEE"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_36_n_0,
      I1 => ip2axi_rddata_int_inferred_i_37_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(14),
      I3 => ip2axi_rddata_int_inferred_i_35_n_0,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => in0(30)
    );
ip2axi_rddata_int_inferred_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEAAAAAAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_81_n_0,
      I1 => ip2axi_rddata_int_inferred_i_82_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => ip2axi_rddata_int_inferred_i_77_n_0,
      O => in0(12)
    );
\ip2axi_rddata_int_inferred_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_53__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I2 => ioc_irq_reg_0,
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1\(2),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(12)
    );
ip2axi_rddata_int_inferred_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_84_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\,
      I2 => ip2axi_rddata_int_inferred_i_86_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\(6),
      I4 => ip2axi_rddata_int_inferred_i_87_n_0,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => in0(11)
    );
\ip2axi_rddata_int_inferred_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C000A0"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_54__0_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0\,
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(11)
    );
ip2axi_rddata_int_inferred_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_84_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]_0\,
      I2 => ip2axi_rddata_int_inferred_i_89_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\(5),
      I4 => ip2axi_rddata_int_inferred_i_87_n_0,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => in0(10)
    );
\ip2axi_rddata_int_inferred_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0000000000"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0\,
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I2 => \ip2axi_rddata_int_inferred_i_57__0_n_0\,
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(10)
    );
ip2axi_rddata_int_inferred_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_84_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]_0\,
      I2 => ip2axi_rddata_int_inferred_i_91_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\(4),
      I4 => ip2axi_rddata_int_inferred_i_87_n_0,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => in0(9)
    );
\ip2axi_rddata_int_inferred_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0000000000"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_0\,
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I2 => \ip2axi_rddata_int_inferred_i_59__0_n_0\,
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(9)
    );
ip2axi_rddata_int_inferred_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_84_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]_0\,
      I2 => ip2axi_rddata_int_inferred_i_93_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\(3),
      I4 => ip2axi_rddata_int_inferred_i_87_n_0,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => in0(8)
    );
\ip2axi_rddata_int_inferred_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C000A0"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_60__0_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8]_0\,
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(8)
    );
ip2axi_rddata_int_inferred_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_84_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0\,
      I2 => ip2axi_rddata_int_inferred_i_95_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\(2),
      I4 => ip2axi_rddata_int_inferred_i_87_n_0,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => in0(7)
    );
\ip2axi_rddata_int_inferred_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C000A0"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_62__0_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0\,
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(7)
    );
ip2axi_rddata_int_inferred_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEAAAAAAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_96_n_0,
      I1 => ip2axi_rddata_int_inferred_i_97_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => ip2axi_rddata_int_inferred_i_77_n_0,
      O => in0(6)
    );
\ip2axi_rddata_int_inferred_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_64__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0\,
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1\(1),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(6)
    );
ip2axi_rddata_int_inferred_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEAAAAAAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_99_n_0,
      I1 => ip2axi_rddata_int_inferred_i_100_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => ip2axi_rddata_int_inferred_i_77_n_0,
      O => in0(5)
    );
\ip2axi_rddata_int_inferred_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_65__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\,
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1\(0),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(5)
    );
ip2axi_rddata_int_inferred_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEAAAAAAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_102_n_0,
      I1 => ip2axi_rddata_int_inferred_i_103_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => ip2axi_rddata_int_inferred_i_77_n_0,
      O => in0(4)
    );
\ip2axi_rddata_int_inferred_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_66__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I2 => dma_interr_reg,
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => s2mm_dmacr(2),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(4)
    );
ip2axi_rddata_int_inferred_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_84_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]_0\,
      I2 => ip2axi_rddata_int_inferred_i_106_n_0,
      I3 => p_72_out(2),
      I4 => ip2axi_rddata_int_inferred_i_87_n_0,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => in0(3)
    );
\ip2axi_rddata_int_inferred_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF400040"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_67__0_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0\(2),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1\,
      I5 => \ip2axi_rddata_int_inferred_i_69__0_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(3)
    );
\ip2axi_rddata_int_inferred_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I1 => ch2_irqdelay_status(6),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => s2mm_dmacr(18),
      I4 => \ip2axi_rddata_int_inferred_i_35__0_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(30)
    );
ip2axi_rddata_int_inferred_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFEEE"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_38_n_0,
      I1 => ip2axi_rddata_int_inferred_i_39_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(13),
      I3 => ip2axi_rddata_int_inferred_i_35_n_0,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => in0(29)
    );
ip2axi_rddata_int_inferred_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_84_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_0\,
      I2 => ip2axi_rddata_int_inferred_i_108_n_0,
      I3 => p_78_out,
      I4 => ip2axi_rddata_int_inferred_i_87_n_0,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => in0(2)
    );
\ip2axi_rddata_int_inferred_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C000A0"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_70__0_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_0\,
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(2)
    );
ip2axi_rddata_int_inferred_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_84_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]_0\,
      I2 => ip2axi_rddata_int_inferred_i_110_n_0,
      I3 => p_72_out(1),
      I4 => ip2axi_rddata_int_inferred_i_87_n_0,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => in0(1)
    );
\ip2axi_rddata_int_inferred_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C000A0"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_72__0_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\,
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(1)
    );
ip2axi_rddata_int_inferred_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEAAAAAAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_111_n_0,
      I1 => ip2axi_rddata_int_inferred_i_112_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0\,
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => ip2axi_rddata_int_inferred_i_77_n_0,
      O => in0(0)
    );
\ip2axi_rddata_int_inferred_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A000C000A000C0"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_1\,
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I5 => \ip2axi_rddata_int_inferred_i_76__0_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(0)
    );
ip2axi_rddata_int_inferred_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(25),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(25),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(25),
      O => ip2axi_rddata_int_inferred_i_33_n_0
    );
\ip2axi_rddata_int_inferred_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      O => \ip2axi_rddata_int_inferred_i_33__0_n_0\
    );
ip2axi_rddata_int_inferred_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => ch1_irqdelay_status(7),
      I1 => p_72_out(19),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_34_n_0
    );
\ip2axi_rddata_int_inferred_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(18),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I5 => \ip2axi_rddata_int_inferred_i_78__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_34__0_n_0\
    );
ip2axi_rddata_int_inferred_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      O => ip2axi_rddata_int_inferred_i_35_n_0
    );
\ip2axi_rddata_int_inferred_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(17),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I5 => \ip2axi_rddata_int_inferred_i_78__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_35__0_n_0\
    );
ip2axi_rddata_int_inferred_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(24),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(24),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(24),
      O => ip2axi_rddata_int_inferred_i_36_n_0
    );
\ip2axi_rddata_int_inferred_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(16),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I5 => \ip2axi_rddata_int_inferred_i_78__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_36__0_n_0\
    );
ip2axi_rddata_int_inferred_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => ch1_irqdelay_status(6),
      I1 => p_72_out(18),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_37_n_0
    );
\ip2axi_rddata_int_inferred_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(15),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I5 => \ip2axi_rddata_int_inferred_i_78__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_37__0_n_0\
    );
ip2axi_rddata_int_inferred_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(23),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(23),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(23),
      O => ip2axi_rddata_int_inferred_i_38_n_0
    );
\ip2axi_rddata_int_inferred_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(14),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I5 => \ip2axi_rddata_int_inferred_i_78__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_38__0_n_0\
    );
ip2axi_rddata_int_inferred_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => ch1_irqdelay_status(5),
      I1 => p_72_out(17),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_39_n_0
    );
\ip2axi_rddata_int_inferred_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(13),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I5 => \ip2axi_rddata_int_inferred_i_78__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_39__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I1 => ch2_irqdelay_status(5),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => s2mm_dmacr(17),
      I4 => \ip2axi_rddata_int_inferred_i_36__0_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(29)
    );
ip2axi_rddata_int_inferred_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888FFF8"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]_1\,
      I1 => ip2axi_rddata_int_inferred_i_41_n_0,
      I2 => ip2axi_rddata_int_inferred_i_42_n_0,
      I3 => ip2axi_rddata_int_inferred_i_43_n_0,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => in0(28)
    );
\ip2axi_rddata_int_inferred_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(12),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I5 => \ip2axi_rddata_int_inferred_i_78__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_40__0_n_0\
    );
ip2axi_rddata_int_inferred_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => ip2axi_rddata_int_inferred_i_41_n_0
    );
\ip2axi_rddata_int_inferred_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(11),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I5 => \ip2axi_rddata_int_inferred_i_78__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_41__0_n_0\
    );
ip2axi_rddata_int_inferred_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000C00000000000"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(12),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]_0\(4),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_42_n_0
    );
\ip2axi_rddata_int_inferred_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_1\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(10),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I5 => \ip2axi_rddata_int_inferred_i_78__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_42__0_n_0\
    );
ip2axi_rddata_int_inferred_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => ch1_irqdelay_status(4),
      I1 => p_72_out(16),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_43_n_0
    );
\ip2axi_rddata_int_inferred_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(9),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I5 => \ip2axi_rddata_int_inferred_i_78__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_43__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(8),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I5 => \ip2axi_rddata_int_inferred_i_78__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_44__0_n_0\
    );
ip2axi_rddata_int_inferred_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000C00000000000"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(11),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]_0\(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_45_n_0
    );
\ip2axi_rddata_int_inferred_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(7),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I5 => \ip2axi_rddata_int_inferred_i_78__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_45__0_n_0\
    );
ip2axi_rddata_int_inferred_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => ch1_irqdelay_status(3),
      I1 => p_72_out(15),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_46_n_0
    );
\ip2axi_rddata_int_inferred_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(6),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I5 => \ip2axi_rddata_int_inferred_i_78__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_46__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(5),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I5 => \ip2axi_rddata_int_inferred_i_78__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_47__0_n_0\
    );
ip2axi_rddata_int_inferred_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000C00000000000"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(10),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]_0\(2),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_48_n_0
    );
\ip2axi_rddata_int_inferred_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(4),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I5 => \ip2axi_rddata_int_inferred_i_78__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_48__0_n_0\
    );
ip2axi_rddata_int_inferred_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => ch1_irqdelay_status(2),
      I1 => p_72_out(14),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_49_n_0
    );
\ip2axi_rddata_int_inferred_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(3),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I5 => \ip2axi_rddata_int_inferred_i_78__0_n_0\,
      O => \ip2axi_rddata_int_inferred_i_49__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I1 => ch2_irqdelay_status(4),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => s2mm_dmacr(16),
      I4 => \ip2axi_rddata_int_inferred_i_37__0_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(28)
    );
ip2axi_rddata_int_inferred_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888FFF8"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27]_0\,
      I1 => ip2axi_rddata_int_inferred_i_41_n_0,
      I2 => ip2axi_rddata_int_inferred_i_45_n_0,
      I3 => ip2axi_rddata_int_inferred_i_46_n_0,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => in0(27)
    );
\ip2axi_rddata_int_inferred_i_50__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\,
      I1 => \ip2axi_rddata_int_inferred_i_95__0_n_0\,
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      O => \ip2axi_rddata_int_inferred_i_50__0_n_0\
    );
ip2axi_rddata_int_inferred_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000C00000000000"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(9),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]_0\(1),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_51_n_0
    );
\ip2axi_rddata_int_inferred_i_51__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_96__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_97__0_n_0\,
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      O => \ip2axi_rddata_int_inferred_i_51__0_n_0\
    );
ip2axi_rddata_int_inferred_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => ch1_irqdelay_status(1),
      I1 => p_72_out(13),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_52_n_0
    );
\ip2axi_rddata_int_inferred_i_52__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_98__0_n_0\,
      I1 => \ip2axi_rddata_int_inferred_i_99__0_n_0\,
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      O => \ip2axi_rddata_int_inferred_i_52__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0000000000"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\,
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_1\,
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      O => \ip2axi_rddata_int_inferred_i_53__0_n_0\
    );
ip2axi_rddata_int_inferred_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000C00000000000"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(8),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]_0\(0),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_54_n_0
    );
\ip2axi_rddata_int_inferred_i_54__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\,
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      O => \ip2axi_rddata_int_inferred_i_54__0_n_0\
    );
ip2axi_rddata_int_inferred_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => ch1_irqdelay_status(0),
      I1 => p_72_out(12),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_55_n_0
    );
ip2axi_rddata_int_inferred_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(22),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(22),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(22),
      O => ip2axi_rddata_int_inferred_i_56_n_0
    );
ip2axi_rddata_int_inferred_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(7),
      I1 => p_72_out(11),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_57_n_0
    );
\ip2axi_rddata_int_inferred_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => \ip2axi_rddata_int_inferred_i_51__0_0\(2),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => \ip2axi_rddata_int_inferred_i_51__0_1\(2),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I5 => \ip2axi_rddata_int_inferred_i_51__0_2\(2),
      O => \ip2axi_rddata_int_inferred_i_57__0_n_0\
    );
ip2axi_rddata_int_inferred_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(21),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(21),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(21),
      O => ip2axi_rddata_int_inferred_i_58_n_0
    );
ip2axi_rddata_int_inferred_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(6),
      I1 => p_72_out(10),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_59_n_0
    );
\ip2axi_rddata_int_inferred_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => \ip2axi_rddata_int_inferred_i_51__0_0\(1),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => \ip2axi_rddata_int_inferred_i_51__0_1\(1),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I5 => \ip2axi_rddata_int_inferred_i_51__0_2\(1),
      O => \ip2axi_rddata_int_inferred_i_59__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I1 => ch2_irqdelay_status(3),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => s2mm_dmacr(15),
      I4 => \ip2axi_rddata_int_inferred_i_38__0_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(27)
    );
ip2axi_rddata_int_inferred_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888FFF8"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26]_0\,
      I1 => ip2axi_rddata_int_inferred_i_41_n_0,
      I2 => ip2axi_rddata_int_inferred_i_48_n_0,
      I3 => ip2axi_rddata_int_inferred_i_49_n_0,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => in0(26)
    );
ip2axi_rddata_int_inferred_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(20),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(20),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(20),
      O => ip2axi_rddata_int_inferred_i_60_n_0
    );
\ip2axi_rddata_int_inferred_i_60__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => lsize_err_reg,
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      O => \ip2axi_rddata_int_inferred_i_60__0_n_0\
    );
ip2axi_rddata_int_inferred_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(5),
      I1 => p_72_out(9),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_61_n_0
    );
ip2axi_rddata_int_inferred_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(19),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(19),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(19),
      O => ip2axi_rddata_int_inferred_i_62_n_0
    );
\ip2axi_rddata_int_inferred_i_62__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => \GEN_FOR_FLUSH.fsize_err_reg\,
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      O => \ip2axi_rddata_int_inferred_i_62__0_n_0\
    );
ip2axi_rddata_int_inferred_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(4),
      I1 => p_72_out(8),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_63_n_0
    );
ip2axi_rddata_int_inferred_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(18),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(18),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(18),
      O => ip2axi_rddata_int_inferred_i_64_n_0
    );
\ip2axi_rddata_int_inferred_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0000000000"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_1\,
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_2\,
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      O => \ip2axi_rddata_int_inferred_i_64__0_n_0\
    );
ip2axi_rddata_int_inferred_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(3),
      I1 => p_72_out(7),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_65_n_0
    );
\ip2axi_rddata_int_inferred_i_65__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0000000000"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_1\,
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_2\,
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      O => \ip2axi_rddata_int_inferred_i_65__0_n_0\
    );
ip2axi_rddata_int_inferred_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(17),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(17),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(17),
      O => ip2axi_rddata_int_inferred_i_66_n_0
    );
\ip2axi_rddata_int_inferred_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0000000000"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4]_0\,
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I2 => \ip2axi_rddata_int_inferred_i_113__0_n_0\,
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      O => \ip2axi_rddata_int_inferred_i_66__0_n_0\
    );
ip2axi_rddata_int_inferred_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(2),
      I1 => p_72_out(6),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_67_n_0
    );
\ip2axi_rddata_int_inferred_i_67__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      O => \ip2axi_rddata_int_inferred_i_67__0_n_0\
    );
ip2axi_rddata_int_inferred_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(16),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(16),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(16),
      O => ip2axi_rddata_int_inferred_i_68_n_0
    );
ip2axi_rddata_int_inferred_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(1),
      I1 => p_72_out(5),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_69_n_0
    );
\ip2axi_rddata_int_inferred_i_69__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      O => \ip2axi_rddata_int_inferred_i_69__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I1 => ch2_irqdelay_status(2),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => s2mm_dmacr(14),
      I4 => \ip2axi_rddata_int_inferred_i_39__0_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(26)
    );
ip2axi_rddata_int_inferred_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888FFF8"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]_0\,
      I1 => ip2axi_rddata_int_inferred_i_41_n_0,
      I2 => ip2axi_rddata_int_inferred_i_51_n_0,
      I3 => ip2axi_rddata_int_inferred_i_52_n_0,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => in0(25)
    );
ip2axi_rddata_int_inferred_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(15),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(15),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(15),
      O => ip2axi_rddata_int_inferred_i_70_n_0
    );
\ip2axi_rddata_int_inferred_i_70__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0080008"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => s2mm_soft_reset,
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0\(1),
      O => \ip2axi_rddata_int_inferred_i_70__0_n_0\
    );
ip2axi_rddata_int_inferred_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(0),
      I1 => p_72_out(4),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_71_n_0
    );
\ip2axi_rddata_int_inferred_i_72__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"800A8000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0\(0),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I4 => s2mm_dmacr(1),
      O => \ip2axi_rddata_int_inferred_i_72__0_n_0\
    );
ip2axi_rddata_int_inferred_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(14),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(14),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(14),
      O => ip2axi_rddata_int_inferred_i_74_n_0
    );
ip2axi_rddata_int_inferred_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\(9),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_75_n_0
    );
\ip2axi_rddata_int_inferred_i_76__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      O => \ip2axi_rddata_int_inferred_i_76__0_n_0\
    );
ip2axi_rddata_int_inferred_i_77: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => ip2axi_rddata_int_inferred_i_77_n_0
    );
ip2axi_rddata_int_inferred_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(13),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(13),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(13),
      O => ip2axi_rddata_int_inferred_i_78_n_0
    );
\ip2axi_rddata_int_inferred_i_78__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      O => \ip2axi_rddata_int_inferred_i_78__0_n_0\
    );
ip2axi_rddata_int_inferred_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => dly_irq_reg,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\(8),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_79_n_0
    );
\ip2axi_rddata_int_inferred_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I1 => ch2_irqdelay_status(1),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => s2mm_dmacr(13),
      I4 => \ip2axi_rddata_int_inferred_i_40__0_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(25)
    );
ip2axi_rddata_int_inferred_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888FFF8"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24]_0\,
      I1 => ip2axi_rddata_int_inferred_i_41_n_0,
      I2 => ip2axi_rddata_int_inferred_i_54_n_0,
      I3 => ip2axi_rddata_int_inferred_i_55_n_0,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => in0(24)
    );
ip2axi_rddata_int_inferred_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(12),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(12),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(12),
      O => ip2axi_rddata_int_inferred_i_81_n_0
    );
ip2axi_rddata_int_inferred_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => ioc_irq_reg,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\(7),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_82_n_0
    );
ip2axi_rddata_int_inferred_i_84: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => ip2axi_rddata_int_inferred_i_84_n_0
    );
ip2axi_rddata_int_inferred_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_114_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(11),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(11),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(11),
      O => ip2axi_rddata_int_inferred_i_86_n_0
    );
ip2axi_rddata_int_inferred_i_87: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => ip2axi_rddata_int_inferred_i_87_n_0
    );
ip2axi_rddata_int_inferred_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_114_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(10),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(10),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(10),
      O => ip2axi_rddata_int_inferred_i_89_n_0
    );
\ip2axi_rddata_int_inferred_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I1 => ch2_irqdelay_status(0),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => s2mm_dmacr(12),
      I4 => \ip2axi_rddata_int_inferred_i_41__0_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(24)
    );
ip2axi_rddata_int_inferred_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFEEE"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_56_n_0,
      I1 => ip2axi_rddata_int_inferred_i_57_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(7),
      I3 => ip2axi_rddata_int_inferred_i_35_n_0,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      O => in0(23)
    );
ip2axi_rddata_int_inferred_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_114_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(9),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(9),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(9),
      O => ip2axi_rddata_int_inferred_i_91_n_0
    );
ip2axi_rddata_int_inferred_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_114_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(8),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(8),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(8),
      O => ip2axi_rddata_int_inferred_i_93_n_0
    );
ip2axi_rddata_int_inferred_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_114_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(7),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(7),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(7),
      O => ip2axi_rddata_int_inferred_i_95_n_0
    );
\ip2axi_rddata_int_inferred_i_95__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015051550155515"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => \ip2axi_rddata_int_inferred_i_50__0_0\(2),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I4 => \ip2axi_rddata_int_inferred_i_50__0_1\(2),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(2),
      O => \ip2axi_rddata_int_inferred_i_95__0_n_0\
    );
ip2axi_rddata_int_inferred_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(6),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(6),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(6),
      O => ip2axi_rddata_int_inferred_i_96_n_0
    );
\ip2axi_rddata_int_inferred_i_96__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFAEAAFEAAAEA"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => \ip2axi_rddata_int_inferred_i_50__0_0\(1),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I4 => \ip2axi_rddata_int_inferred_i_50__0_1\(1),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(1),
      O => \ip2axi_rddata_int_inferred_i_96__0_n_0\
    );
ip2axi_rddata_int_inferred_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A000C"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\(1),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_97_n_0
    );
\ip2axi_rddata_int_inferred_i_97__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => \ip2axi_rddata_int_inferred_i_51__0_0\(4),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => \ip2axi_rddata_int_inferred_i_51__0_1\(4),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I5 => \ip2axi_rddata_int_inferred_i_51__0_2\(4),
      O => \ip2axi_rddata_int_inferred_i_97__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_98__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFAEAAFEAAAEA"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => \ip2axi_rddata_int_inferred_i_50__0_0\(0),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I4 => \ip2axi_rddata_int_inferred_i_50__0_1\(0),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(0),
      O => \ip2axi_rddata_int_inferred_i_98__0_n_0\
    );
ip2axi_rddata_int_inferred_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(5),
      I4 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(5),
      I5 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(5),
      O => ip2axi_rddata_int_inferred_i_99_n_0
    );
\ip2axi_rddata_int_inferred_i_99__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I1 => \ip2axi_rddata_int_inferred_i_51__0_0\(3),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => \ip2axi_rddata_int_inferred_i_51__0_1\(3),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I5 => \ip2axi_rddata_int_inferred_i_51__0_2\(3),
      O => \ip2axi_rddata_int_inferred_i_99__0_n_0\
    );
\ip2axi_rddata_int_inferred_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \ip2axi_rddata_int_inferred_i_33__0_n_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(7),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I3 => s2mm_dmacr(11),
      I4 => \ip2axi_rddata_int_inferred_i_42__0_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(23)
    );
lite_wr_addr_phase_finished_data_phase_started_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => \^s_axi_lite_awready\,
      I2 => s_axi_lite_resetn,
      I3 => \^s_axi_lite_wready\,
      O => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0
    );
lite_wr_addr_phase_finished_data_phase_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0,
      Q => lite_wr_addr_phase_finished_data_phase_started,
      R => '0'
    );
read_has_started_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => read_has_started_i,
      I1 => arvalid,
      I2 => sig_arvalid_arrived_d1,
      I3 => s_axi_lite_resetn,
      I4 => s_axi_lite_rready,
      I5 => \^s_axi_lite_rvalid\,
      O => read_has_started_i_i_1_n_0
    );
read_has_started_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => read_has_started_i_i_1_n_0,
      Q => read_has_started_i,
      R => '0'
    );
sig_arvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => arvalid,
      I1 => s_axi_lite_resetn,
      I2 => read_has_started_i,
      O => sig_arvalid_arrived_d1_i_1_n_0
    );
sig_arvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d1_i_1_n_0,
      Q => sig_arvalid_arrived_d1,
      R => '0'
    );
sig_arvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_has_started_i,
      I1 => arvalid,
      I2 => sig_arvalid_arrived_d1,
      O => \sig_arvalid_detected__0\
    );
sig_awvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => awvalid,
      I1 => s_axi_lite_resetn,
      I2 => write_has_started,
      O => sig_awvalid_arrived_d1_i_1_n_0
    );
sig_awvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_awvalid_arrived_d1_i_1_n_0,
      Q => sig_awvalid_arrived_d1,
      R => '0'
    );
sig_awvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_awvalid_arrived_d1,
      I1 => awvalid,
      I2 => write_has_started,
      O => \sig_awvalid_detected__0\
    );
\wdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(0),
      Q => wdata(0),
      R => SR(0)
    );
\wdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(10),
      Q => wdata(10),
      R => SR(0)
    );
\wdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(11),
      Q => wdata(11),
      R => SR(0)
    );
\wdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(12),
      Q => wdata(12),
      R => SR(0)
    );
\wdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(13),
      Q => wdata(13),
      R => SR(0)
    );
\wdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(14),
      Q => wdata(14),
      R => SR(0)
    );
\wdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(15),
      Q => wdata(15),
      R => SR(0)
    );
\wdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(16),
      Q => wdata(16),
      R => SR(0)
    );
\wdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(17),
      Q => wdata(17),
      R => SR(0)
    );
\wdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(18),
      Q => wdata(18),
      R => SR(0)
    );
\wdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(19),
      Q => wdata(19),
      R => SR(0)
    );
\wdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(1),
      Q => wdata(1),
      R => SR(0)
    );
\wdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(20),
      Q => wdata(20),
      R => SR(0)
    );
\wdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(21),
      Q => wdata(21),
      R => SR(0)
    );
\wdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(22),
      Q => wdata(22),
      R => SR(0)
    );
\wdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(23),
      Q => wdata(23),
      R => SR(0)
    );
\wdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(24),
      Q => wdata(24),
      R => SR(0)
    );
\wdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(25),
      Q => wdata(25),
      R => SR(0)
    );
\wdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(26),
      Q => wdata(26),
      R => SR(0)
    );
\wdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(27),
      Q => wdata(27),
      R => SR(0)
    );
\wdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(28),
      Q => wdata(28),
      R => SR(0)
    );
\wdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(29),
      Q => wdata(29),
      R => SR(0)
    );
\wdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(2),
      Q => wdata(2),
      R => SR(0)
    );
\wdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(30),
      Q => wdata(30),
      R => SR(0)
    );
\wdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(31),
      Q => wdata(31),
      R => SR(0)
    );
\wdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(3),
      Q => wdata(3),
      R => SR(0)
    );
\wdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(4),
      Q => wdata(4),
      R => SR(0)
    );
\wdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(5),
      Q => wdata(5),
      R => SR(0)
    );
\wdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(6),
      Q => wdata(6),
      R => SR(0)
    );
\wdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(7),
      Q => wdata(7),
      R => SR(0)
    );
\wdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(8),
      Q => wdata(8),
      R => SR(0)
    );
\wdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(9),
      Q => wdata(9),
      R => SR(0)
    );
write_has_started_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA00BA00BA00"
    )
        port map (
      I0 => write_has_started,
      I1 => sig_awvalid_arrived_d1,
      I2 => awvalid,
      I3 => s_axi_lite_resetn,
      I4 => s_axi_lite_bready,
      I5 => \^s_axi_lite_bvalid\,
      O => write_has_started_i_1_n_0
    );
write_has_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => write_has_started_i_1_n_0,
      Q => write_has_started,
      R => '0'
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_72_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    reset_counts : out STD_LOGIC;
    irqdelay_wren_i : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    p_78_out : out STD_LOGIC;
    p_71_out : out STD_LOGIC;
    p_79_out : out STD_LOGIC;
    p_68_out : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_resetn_i_reg : out STD_LOGIC;
    ch1_delay_zero : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    err_irq_reg : out STD_LOGIC;
    \reg_module_hsize_reg[0]\ : out STD_LOGIC;
    \reg_module_hsize_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_module_vsize_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_module_hsize_reg[1]\ : out STD_LOGIC;
    \reg_module_hsize_reg[2]\ : out STD_LOGIC;
    \reg_module_hsize_reg[3]\ : out STD_LOGIC;
    \reg_module_hsize_reg[4]\ : out STD_LOGIC;
    \reg_module_hsize_reg[5]\ : out STD_LOGIC;
    \reg_module_hsize_reg[6]\ : out STD_LOGIC;
    \reg_module_hsize_reg[7]\ : out STD_LOGIC;
    \reg_module_hsize_reg[8]\ : out STD_LOGIC;
    \reg_module_hsize_reg[9]\ : out STD_LOGIC;
    \reg_module_hsize_reg[10]\ : out STD_LOGIC;
    \reg_module_hsize_reg[11]\ : out STD_LOGIC;
    \reg_module_hsize_reg[12]\ : out STD_LOGIC;
    \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]\ : out STD_LOGIC;
    \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\ : out STD_LOGIC;
    \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[15]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[24]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[25]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[26]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[27]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[28]\ : out STD_LOGIC;
    prmtr_updt_complete_i_reg : out STD_LOGIC;
    \dmacr_i_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : out STD_LOGIC;
    \GEN_SYNCEN_BIT.dmacr_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    halted_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \S_GEN_DLYSTRIDE_REGISTER.reg_module_frmdly_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ptr_ref_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    reset_counts_reg : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    halted_reg_0 : in STD_LOGIC;
    prmtr_updt_complete_i_reg_0 : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    \frmdly_vid_reg[4]\ : in STD_LOGIC;
    ch1_dly_irq_set : in STD_LOGIC;
    p_25_out : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    p_45_out : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    prmtr_update_complete : in STD_LOGIC;
    tstvect_fsync_d2 : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module is
  signal \^p_71_out\ : STD_LOGIC;
  signal \^p_72_out\ : STD_LOGIC_VECTOR ( 19 downto 0 );
begin
  p_71_out <= \^p_71_out\;
  p_72_out(19 downto 0) <= \^p_72_out\(19 downto 0);
\GEN_REG_DIRECT_MODE.REGDIRECT_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect
     port map (
      D(31 downto 0) => D(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1 downto 0),
      \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[31]_0\(31 downto 0) => \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[15]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[15]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[24]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[24]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[25]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[25]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[26]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[26]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[27]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[27]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[28]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[28]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]_0\(31 downto 0) => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[31]_0\(31 downto 0) => \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[31]_0\(31 downto 0) => \GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[31]\(31 downto 0),
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \frmdly_vid_reg[4]\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ => \^p_71_out\,
      SR(0) => SR(0),
      \S_GEN_DLYSTRIDE_REGISTER.reg_module_frmdly_reg[4]_0\(4 downto 0) => \S_GEN_DLYSTRIDE_REGISTER.reg_module_frmdly_reg[4]\(4 downto 0),
      \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]_0\ => \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]\,
      \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]_0\ => \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\,
      \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(15 downto 0) => \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0),
      \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1\ => \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(6 downto 0) => mm2s_axi2ip_wrce(9 downto 3),
      p_24_out => p_24_out,
      p_36_out => p_36_out,
      p_68_out => p_68_out,
      prmtr_update_complete => prmtr_update_complete,
      prmtr_updt_complete_i_reg_0 => prmtr_updt_complete_i_reg,
      prmtr_updt_complete_i_reg_1 => prmtr_updt_complete_i_reg_0,
      \reg_module_hsize_reg[0]_0\ => \reg_module_hsize_reg[0]\,
      \reg_module_hsize_reg[10]_0\ => \reg_module_hsize_reg[10]\,
      \reg_module_hsize_reg[11]_0\ => \reg_module_hsize_reg[11]\,
      \reg_module_hsize_reg[12]_0\ => \reg_module_hsize_reg[12]\,
      \reg_module_hsize_reg[15]_0\(15 downto 0) => \reg_module_hsize_reg[15]\(15 downto 0),
      \reg_module_hsize_reg[1]_0\ => \reg_module_hsize_reg[1]\,
      \reg_module_hsize_reg[2]_0\ => \reg_module_hsize_reg[2]\,
      \reg_module_hsize_reg[3]_0\ => \reg_module_hsize_reg[3]\,
      \reg_module_hsize_reg[4]_0\ => \reg_module_hsize_reg[4]\,
      \reg_module_hsize_reg[5]_0\ => \reg_module_hsize_reg[5]\,
      \reg_module_hsize_reg[6]_0\ => \reg_module_hsize_reg[6]\,
      \reg_module_hsize_reg[7]_0\ => \reg_module_hsize_reg[7]\,
      \reg_module_hsize_reg[8]_0\ => \reg_module_hsize_reg[8]\,
      \reg_module_hsize_reg[9]_0\ => \reg_module_hsize_reg[9]\,
      \reg_module_vsize_reg[12]_0\(12 downto 0) => \reg_module_vsize_reg[12]\(12 downto 0),
      run_stop_d1_reg_0 => \^p_72_out\(0)
    );
I_DMA_REGISTER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register
     port map (
      D(29 downto 14) => D(31 downto 16),
      D(13 downto 2) => D(14 downto 3),
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\(0) => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\(0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\(0) => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\(0),
      \GEN_SYNCEN_BIT.dmacr_i_reg[3]_0\ => \^p_72_out\(2),
      \GEN_SYNCEN_BIT.dmacr_i_reg[3]_1\(0) => \GEN_SYNCEN_BIT.dmacr_i_reg[3]\(0),
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0) => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0),
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(4 downto 0) => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      SR(0) => SR(0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_delay_zero => ch1_delay_zero,
      ch1_dly_irq_set => ch1_dly_irq_set,
      dly_irq_reg_0 => dly_irq_reg,
      dly_irq_reg_1 => dly_irq_reg_0,
      dma_decerr_reg_0 => dma_decerr_reg,
      dma_decerr_reg_1 => dma_decerr_reg_0,
      dma_interr_reg_0 => dma_interr_reg,
      dma_interr_reg_1 => dma_interr_reg_0,
      dma_slverr_reg_0 => dma_slverr_reg,
      dma_slverr_reg_1 => dma_slverr_reg_0,
      \dmacr_i_reg[1]_0\ => \^p_72_out\(1),
      \dmacr_i_reg[1]_1\(0) => \dmacr_i_reg[1]\(0),
      \dmacr_i_reg[2]_0\ => p_78_out,
      \dmacr_i_reg[2]_1\ => \dmacr_i_reg[2]\,
      err_irq_reg_0 => err_irq_reg,
      \frmdly_vid_reg[4]\ => \frmdly_vid_reg[4]\,
      halt_reset => halt_reset,
      halted_reg_0 => \^p_71_out\,
      halted_reg_1(0) => halted_reg(0),
      halted_reg_2 => halted_reg_0,
      initial_frame => initial_frame,
      ioc_irq_reg_0 => ioc_irq_reg,
      ioc_irq_reg_1 => ioc_irq_reg_0,
      irqdelay_wren_i => irqdelay_wren_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      p_13_out => p_13_out,
      p_14_out => p_14_out,
      p_24_out => p_24_out,
      p_25_out => p_25_out,
      p_36_out => p_36_out,
      p_3_out => p_3_out,
      p_45_out => p_45_out,
      p_50_out => p_50_out,
      p_72_out(17 downto 1) => \^p_72_out\(19 downto 3),
      p_72_out(0) => \^p_72_out\(0),
      p_79_out => p_79_out,
      prmry_in => prmry_in,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      reset_counts_reg_0 => reset_counts,
      reset_counts_reg_1 => reset_counts_reg,
      s_soft_reset_i0 => s_soft_reset_i0,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      valid_frame_sync_d2 => valid_frame_sync_d2
    );
LITE_READ_MUX_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux
     port map (
      in0(31 downto 0) => in0(31 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0)
    );
\ptr_ref_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(0),
      Q => \ptr_ref_i_reg[4]_0\(0),
      R => SR(0)
    );
\ptr_ref_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(1),
      Q => \ptr_ref_i_reg[4]_0\(1),
      R => SR(0)
    );
\ptr_ref_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(2),
      Q => \ptr_ref_i_reg[4]_0\(2),
      R => SR(0)
    );
\ptr_ref_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(3),
      Q => \ptr_ref_i_reg[4]_0\(3),
      R => SR(0)
    );
\ptr_ref_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(4),
      Q => \ptr_ref_i_reg[4]_0\(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module__parameterized0\ is
  port (
    s2mm_dmacr : out STD_LOGIC_VECTOR ( 19 downto 0 );
    s2mm_soft_reset : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset_counts : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg\ : out STD_LOGIC;
    lsize_err_reg : out STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    err_irq_reg : out STD_LOGIC;
    lsize_more_err_reg : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ : out STD_LOGIC;
    s2mm_dmasr : out STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_ip2axi_introut : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg\ : out STD_LOGIC;
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\ : out STD_LOGIC;
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[5]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[6]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[12]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[12]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_module_hsize_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_module_vsize_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[10]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[9]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[6]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[5]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[4]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_2\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_3\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_4\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_5\ : out STD_LOGIC;
    halted_reg : out STD_LOGIC;
    stop_i : out STD_LOGIC;
    prmry_resetn_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    halted_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ptr_ref_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ptr_ref_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]\ : out STD_LOGIC;
    prmtr_updt_complete_i_reg : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[30]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[29]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[28]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[27]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[26]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[25]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[24]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[23]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[22]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[21]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[20]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[19]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[18]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[17]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[16]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[15]\ : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    reset_counts_reg : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg_0\ : in STD_LOGIC;
    lsize_err_reg_0 : in STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    lsize_more_err_reg_0 : in STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ : in STD_LOGIC;
    halted_reg_1 : in STD_LOGIC;
    prmtr_updt_complete_i_reg_0 : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s2mm_vid2cdc_packet_sof : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\ : in STD_LOGIC;
    s2mm_tstvect_fsync : in STD_LOGIC;
    s2mm_valid_frame_sync : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_fsync_d2 : in STD_LOGIC;
    s_fsync_d1 : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]\ : in STD_LOGIC;
    repeat_frame : in STD_LOGIC;
    d_tready_before_fsync_clr_flag1 : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module__parameterized0\ : entity is "axi_vdma_reg_module";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module__parameterized0\ is
  signal \^ptr_ref_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^s2mm_dmasr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s2mm_prmtr_updt_complete : STD_LOGIC;
begin
  \ptr_ref_i_reg[4]_0\(4 downto 0) <= \^ptr_ref_i_reg[4]_0\(4 downto 0);
  s2mm_dmasr(0) <= \^s2mm_dmasr\(0);
\GEN_REG_DIRECT_MODE.REGDIRECT_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect__parameterized0\
     port map (
      D(31 downto 0) => D(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_2\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_2\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_3\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_3\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_4\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_4\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_5\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_5\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2 downto 0),
      \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[10]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[10]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[12]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[12]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[31]_0\(31 downto 0) => \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[4]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[4]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[5]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[5]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[6]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[6]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[9]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[9]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[15]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[15]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[16]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[16]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[17]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[17]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[18]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[18]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[19]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[19]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[20]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[20]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[21]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[21]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[22]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[22]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[23]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[23]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[24]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[24]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[25]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[25]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[26]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[26]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[27]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[27]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[28]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[28]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[29]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[29]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[30]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[30]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]_0\(31 downto 0) => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]_1\ => \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]_0\,
      \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[12]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[12]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[31]_0\(31 downto 0) => \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[5]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[5]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[6]_0\ => \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[6]\,
      \GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[31]_0\(31 downto 0) => \GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[31]\(31 downto 0),
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\ => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg_0\ => \^s2mm_dmasr\(0),
      \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(15 downto 0) => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0),
      SS(0) => SS(0),
      d_tready_before_fsync_clr_flag1 => d_tready_before_fsync_clr_flag1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmtr_updt_complete_i_reg_0 => prmtr_updt_complete_i_reg,
      prmtr_updt_complete_i_reg_1 => prmtr_updt_complete_i_reg_0,
      \reg_module_hsize_reg[15]_0\(15 downto 0) => \reg_module_hsize_reg[15]\(15 downto 0),
      \reg_module_vsize_reg[12]_0\(12 downto 0) => \reg_module_vsize_reg[12]\(12 downto 0),
      s2mm_axi2ip_wrce(6 downto 0) => s2mm_axi2ip_wrce(10 downto 4),
      s2mm_prmtr_updt_complete => s2mm_prmtr_updt_complete
    );
I_DMA_REGISTER: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register__parameterized0\
     port map (
      D(26 downto 7) => D(31 downto 12),
      D(6 downto 0) => D(6 downto 0),
      \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0\(2 downto 0) => \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\(2 downto 0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\ => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_1\(0) => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\(0),
      \GEN_FOR_FLUSH.fsize_err_reg_0\ => \GEN_FOR_FLUSH.fsize_err_reg\,
      \GEN_FOR_FLUSH.fsize_err_reg_1\ => \GEN_FOR_FLUSH.fsize_err_reg_0\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1\ => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\(0) => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\(0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2 downto 0),
      \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]_0\ => \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]\,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]\(0) => \^ptr_ref_i_reg[4]_0\(2),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]_0\ => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]\,
      \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg\ => \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg\,
      \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0\(4 downto 0) => \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(4 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1\ => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0) => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0),
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(4 downto 0) => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_dly_irq_set => ch2_dly_irq_set,
      dly_irq_reg_0 => dly_irq_reg,
      dly_irq_reg_1 => dly_irq_reg_0,
      dma_decerr_reg_0 => dma_decerr_reg,
      dma_decerr_reg_1 => dma_decerr_reg_0,
      dma_err => dma_err,
      dma_interr_reg_0 => dma_interr_reg,
      dma_interr_reg_1 => dma_interr_reg_0,
      dma_slverr_reg_0 => dma_slverr_reg,
      dma_slverr_reg_1 => dma_slverr_reg_0,
      \dmacr_i_reg[0]_0\ => \dmacr_i_reg[0]\,
      \dmacr_i_reg[2]_0\ => s2mm_soft_reset,
      \dmacr_i_reg[2]_1\ => \dmacr_i_reg[2]\,
      err_irq_reg_0 => err_irq_reg,
      halt_reset => halt_reset,
      halted_reg_0 => \^s2mm_dmasr\(0),
      halted_reg_1 => halted_reg,
      halted_reg_2(0) => halted_reg_0(0),
      halted_reg_3 => halted_reg_1,
      initial_frame => initial_frame,
      ioc_irq_reg_0 => ioc_irq_reg,
      ioc_irq_reg_1 => ioc_irq_reg_0,
      lsize_err_reg_0 => lsize_err_reg,
      lsize_err_reg_1 => lsize_err_reg_0,
      lsize_more_err_reg_0 => lsize_more_err_reg,
      lsize_more_err_reg_1 => lsize_more_err_reg_0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_12_out => p_12_out,
      p_14_out => p_14_out,
      p_15_out => p_15_out,
      p_4_out => p_4_out,
      prmry_in => prmry_in,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      prmry_resetn_i_reg_0(0) => prmry_resetn_i_reg_0(0),
      prmtr_update_complete => prmtr_update_complete,
      \ptr_ref_i_reg[2]\(0) => \ptr_ref_i_reg[2]_0\(0),
      repeat_frame => repeat_frame,
      reset_counts => reset_counts,
      reset_counts_reg_0 => reset_counts_reg,
      s2mm_axi2ip_wrce(2 downto 0) => s2mm_axi2ip_wrce(3 downto 1),
      s2mm_dmacr(19 downto 0) => s2mm_dmacr(19 downto 0),
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_ip2axi_introut => s2mm_ip2axi_introut,
      s2mm_prmtr_updt_complete => s2mm_prmtr_updt_complete,
      s2mm_stop => s2mm_stop,
      s2mm_tstvect_fsync => s2mm_tstvect_fsync,
      s2mm_valid_frame_sync => s2mm_valid_frame_sync,
      s2mm_vid2cdc_packet_sof => s2mm_vid2cdc_packet_sof,
      s_axis_cmd_tvalid_reg => s_axis_cmd_tvalid_reg,
      s_fsync_d1 => s_fsync_d1,
      s_fsync_d2 => s_fsync_d2,
      s_soft_reset_i0 => s_soft_reset_i0,
      stop_i => stop_i,
      valid_frame_sync_d2 => valid_frame_sync_d2
    );
LITE_READ_MUX_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux__parameterized0\
     port map (
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(31 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(31 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0)
    );
\ptr_ref_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(8),
      Q => \^ptr_ref_i_reg[4]_0\(0),
      R => SS(0)
    );
\ptr_ref_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(9),
      Q => \^ptr_ref_i_reg[4]_0\(1),
      R => SS(0)
    );
\ptr_ref_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(10),
      Q => \^ptr_ref_i_reg[4]_0\(2),
      R => SS(0)
    );
\ptr_ref_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(11),
      Q => \^ptr_ref_i_reg[4]_0\(3),
      R => SS(0)
    );
\ptr_ref_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(12),
      Q => \^ptr_ref_i_reg[4]_0\(4),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset is
  port (
    in0 : out STD_LOGIC;
    halt_i_reg_0 : out STD_LOGIC;
    halt_reset_reg_0 : out STD_LOGIC;
    sig_mm2s_dm_prmry_resetn : out STD_LOGIC;
    prmry_reset2 : out STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_last_mmap_dbeat : out STD_LOGIC;
    prmry_resetn_i_reg_0 : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    halt_i_reg_1 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_fifo_ainit_nosync : out STD_LOGIC;
    rst : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC;
    m_axis_mm2s_tready_0 : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    err_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    halt_i_reg_2 : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    p_78_out : in STD_LOGIC;
    s_soft_reset_i0 : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_36_out : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    full : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    m_axi_mm2s_rready_0 : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    sig_last_reg_out_reg_0 : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    m_axis_mm2s_tlast : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset is
  signal \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal axis_all_idle : STD_LOGIC;
  signal axis_min_assert_sftrst : STD_LOGIC;
  signal axis_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal halt_i0 : STD_LOGIC;
  signal \^halt_i_reg_0\ : STD_LOGIC;
  signal halt_reset_i_1_n_0 : STD_LOGIC;
  signal \^halt_reset_reg_0\ : STD_LOGIC;
  signal lite_all_idle : STD_LOGIC;
  signal lite_min_assert_sftrst : STD_LOGIC;
  signal lite_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal min_assert_sftrst : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal prmry_min_assert_sftrst : STD_LOGIC;
  signal prmry_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^prmry_resetn_i_reg_0\ : STD_LOGIC;
  signal resetn_i : STD_LOGIC;
  signal run_stop_d1 : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  signal soft_reset_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \cmnds_queued[7]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sig_data_reg_out[31]_i_1__2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_1 : label is "soft_lutpair307";
begin
  halt_i_reg_0 <= \^halt_i_reg_0\;
  halt_reset_reg_0 <= \^halt_reset_reg_0\;
  prmry_resetn_i_reg_0 <= \^prmry_resetn_i_reg_0\;
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => \out\,
      I2 => p_24_out,
      I3 => din(0),
      I4 => wr_en,
      O => halt_i_reg_1
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => m_axis_mm2s_tlast,
      I1 => \^halt_i_reg_0\,
      I2 => sig_last_reg_out_reg_0,
      I3 => p_23_out,
      O => sig_last_reg_out_reg
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => \^halt_i_reg_0\,
      I2 => sig_last_reg_out_reg_0,
      I3 => p_23_out,
      O => m_axis_mm2s_tready_0
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => m_axis_mm2s_tvalid,
      I1 => \^halt_i_reg_0\,
      I2 => sig_last_reg_out_reg_0,
      I3 => p_23_out,
      O => sig_m_valid_out_reg
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_last_reg_out_reg_0,
      I1 => \^halt_i_reg_0\,
      I2 => p_23_out,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\(0)
    );
\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_11
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => p_5_out,
      SR(0) => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      p_1_out => p_1_out,
      p_3_out => p_3_out,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      scndry_out => p_2_out
    );
\GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_12\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      scndry_out => axis_all_idle
    );
\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_13\
     port map (
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ => p_5_out,
      SR(0) => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\,
      axis_min_assert_sftrst => axis_min_assert_sftrst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      min_assert_sftrst => min_assert_sftrst,
      p_11_out => p_11_out,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1,
      s_soft_reset_i_reg => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3\,
      scndry_out => p_2_out
    );
\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_14
     port map (
      \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\,
      \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0\ => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0\,
      axis_min_assert_sftrst => axis_min_assert_sftrst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      p_1_out => p_1_out,
      p_3_out => p_3_out,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_15
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => p_5_out,
      SR(0) => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_4_out => p_4_out,
      p_6_out => p_6_out,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => p_2_out
    );
\GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_16\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => lite_all_idle
    );
\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_17\
     port map (
      lite_min_assert_sftrst => lite_min_assert_sftrst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => p_5_out
    );
\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_18
     port map (
      \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\,
      lite_min_assert_sftrst => lite_min_assert_sftrst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_4_out => p_4_out,
      p_6_out => p_6_out,
      p_8_out => p_8_out,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axis_min_assert_sftrst,
      I1 => axis_min_count(1),
      I2 => axis_min_count(0),
      I3 => axis_min_count(2),
      I4 => axis_min_count(3),
      O => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\,
      Q => axis_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(1),
      I3 => axis_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF0"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BCCC"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => axis_all_idle,
      I1 => axis_min_count(3),
      I2 => axis_min_count(2),
      I3 => axis_min_count(0),
      I4 => axis_min_count(1),
      I5 => axis_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\,
      Q => axis_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\,
      Q => axis_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\,
      Q => axis_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\,
      Q => axis_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => lite_min_assert_sftrst,
      I1 => lite_min_count(1),
      I2 => lite_min_count(0),
      I3 => lite_min_count(2),
      I4 => lite_min_count(3),
      O => p_8_out
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\,
      Q => lite_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(1),
      I3 => lite_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF0"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BCCC"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => lite_all_idle,
      I1 => lite_min_count(3),
      I2 => lite_min_count(2),
      I3 => lite_min_count(0),
      I4 => lite_min_count(1),
      I5 => lite_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\,
      Q => lite_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\,
      Q => lite_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\,
      Q => lite_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\,
      Q => lite_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => prmry_min_assert_sftrst,
      I1 => prmry_min_count(1),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(2),
      I4 => prmry_min_count(3),
      O => p_11_out
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3\,
      Q => prmry_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(2),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF0"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(2),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BCCC"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(2),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      I1 => prmry_min_count(3),
      I2 => prmry_min_count(2),
      I3 => prmry_min_count(0),
      I4 => prmry_min_count(1),
      I5 => prmry_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(2),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\,
      Q => prmry_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\,
      Q => prmry_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\,
      Q => prmry_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\,
      Q => prmry_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\
    );
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => sig_rst2all_stop_request,
      O => halt_i_reg_2
    );
\GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_19\
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      prmry_in => resetn_i,
      scndry_out => scndry_out
    );
\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_20\
     port map (
      D(0) => D(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => prmry_in,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => sig_mm2s_dm_prmry_resetn,
      assert_sftrst_d1 => assert_sftrst_d1,
      \dmacr_i_reg[0]\ => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      halt_i0 => halt_i0,
      halt_i_reg => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5\,
      halt_i_reg_0 => \^halt_reset_reg_0\,
      halt_i_reg_1 => \^halt_i_reg_0\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      min_assert_sftrst => min_assert_sftrst,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      \out\ => \out\,
      p_36_out => p_36_out,
      p_72_out(0) => p_72_out(0),
      p_78_out => p_78_out,
      prmry_in => resetn_i,
      prmry_reset2 => prmry_reset2,
      reset_counts => reset_counts,
      reset_counts_reg => reset_counts_reg,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
\cmnds_queued[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => dma_err,
      I1 => p_78_out,
      I2 => \^halt_i_reg_0\,
      I3 => \out\,
      O => err_i_reg(0)
    );
halt_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => soft_reset_d1,
      I1 => p_78_out,
      I2 => p_36_out,
      I3 => run_stop_d1,
      I4 => p_72_out(0),
      O => halt_i0
    );
halt_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5\,
      Q => \^halt_i_reg_0\,
      R => '0'
    );
halt_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222F2222222222"
    )
        port map (
      I0 => \^halt_reset_reg_0\,
      I1 => p_72_out(0),
      I2 => p_78_out,
      I3 => \^halt_i_reg_0\,
      I4 => p_36_out,
      I5 => mm2s_halt_cmplt,
      O => halt_reset_i_1_n_0
    );
halt_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halt_reset_i_1_n_0,
      Q => \^halt_reset_reg_0\,
      R => '0'
    );
m_axi_mm2s_rready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
        port map (
      I0 => \out\,
      I1 => \^halt_i_reg_0\,
      I2 => full,
      I3 => p_24_out,
      I4 => sig_data2addr_stop_req,
      I5 => m_axi_mm2s_rready_0,
      O => m_axi_mm2s_rready
    );
prmry_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => resetn_i,
      Q => in0,
      R => '0'
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\,
      Q => run_stop_d1,
      R => '0'
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_soft_reset_i,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
s_soft_reset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_soft_reset_i0,
      Q => s_soft_reset_i,
      R => '0'
    );
\sig_data_reg_out[31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => sig_last_reg_out_reg_0,
      O => m_axis_fifo_ainit_nosync
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_mm2s_rlast,
      I1 => \^prmry_resetn_i_reg_0\,
      O => sig_last_mmap_dbeat
    );
sig_next_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
        port map (
      I0 => \out\,
      I1 => \^halt_i_reg_0\,
      I2 => full,
      I3 => p_24_out,
      I4 => sig_data2addr_stop_req,
      I5 => sig_last_mmap_dbeat_reg_reg,
      O => \^prmry_resetn_i_reg_0\
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_78_out,
      Q => soft_reset_d1,
      R => '0'
    );
xpm_fifo_sync_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => \out\,
      O => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset_2 is
  port (
    soft_reset_d1 : out STD_LOGIC;
    in0 : out STD_LOGIC;
    run_stop_d1 : out STD_LOGIC;
    halt_i_reg_0 : out STD_LOGIC;
    halt_reset_reg_0 : out STD_LOGIC;
    sig_s2mm_dm_prmry_resetn : out STD_LOGIC;
    prmry_reset2_1 : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    halt_i_reg_1 : out STD_LOGIC;
    s_axis_s2mm_tready_signal : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axis_linebuf_reset_out_inv : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    halt_i_reg_2 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    s_soft_reset_i0_2 : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_stop : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_user_reg_out_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_dmac2cdc_fsync_out : in STD_LOGIC;
    \sig_user_reg_out_reg[0]_0\ : in STD_LOGIC;
    M_VALID : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_err_3 : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_user_reg_out_reg[0]_1\ : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    \sig_user_reg_out_reg[0]_2\ : in STD_LOGIC;
    reset_counts_reg_0 : in STD_LOGIC;
    reset_counts_4 : in STD_LOGIC;
    sig_rst2all_stop_request_5 : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset_2 : entity is "axi_vdma_reset";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset_2 is
  signal \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal axis_all_idle : STD_LOGIC;
  signal axis_min_assert_sftrst : STD_LOGIC;
  signal axis_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^halt_i_reg_0\ : STD_LOGIC;
  signal \halt_reset_i_1__0_n_0\ : STD_LOGIC;
  signal \^halt_reset_reg_0\ : STD_LOGIC;
  signal lite_all_idle : STD_LOGIC;
  signal lite_min_assert_sftrst : STD_LOGIC;
  signal lite_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal min_assert_sftrst : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal prmry_min_assert_sftrst : STD_LOGIC;
  signal prmry_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal resetn_i : STD_LOGIC;
  signal \^s_axis_s2mm_tready_signal\ : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \GEN_STS_GRTR_THAN_8.undrflo_err_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \cmnds_queued[7]_i_1__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \xpm_fifo_sync_inst_i_1__0\ : label is "soft_lutpair322";
begin
  halt_i_reg_0 <= \^halt_i_reg_0\;
  halt_reset_reg_0 <= \^halt_reset_reg_0\;
  s_axis_s2mm_tready_signal <= \^s_axis_s2mm_tready_signal\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => dma_err_3,
      I2 => s2mm_soft_reset,
      O => halt_i_reg_1
    );
\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => p_5_out,
      SR(0) => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_1_out => p_1_out,
      p_3_out => p_3_out,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_out => p_2_out
    );
\GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_out => axis_all_idle
    );
\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_3\
     port map (
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ => p_5_out,
      SR(0) => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\,
      axis_min_assert_sftrst => axis_min_assert_sftrst,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      min_assert_sftrst => min_assert_sftrst,
      p_11_out => p_11_out,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1,
      s_soft_reset_i_reg => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3\,
      scndry_out => p_2_out
    );
\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_4
     port map (
      \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\,
      \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0\ => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0_n_0\,
      axis_min_assert_sftrst => axis_min_assert_sftrst,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_1_out => p_1_out,
      p_3_out => p_3_out,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => p_5_out,
      SR(0) => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_4_out => p_4_out,
      p_6_out => p_6_out,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => p_2_out
    );
\GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_6\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => lite_all_idle
    );
\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_7\
     port map (
      lite_min_assert_sftrst => lite_min_assert_sftrst,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => p_5_out
    );
\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_8
     port map (
      \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\,
      lite_min_assert_sftrst => lite_min_assert_sftrst,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_4_out => p_4_out,
      p_6_out => p_6_out,
      p_8_out => p_8_out,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axis_min_assert_sftrst,
      I1 => axis_min_count(1),
      I2 => axis_min_count(0),
      I3 => axis_min_count(2),
      I4 => axis_min_count(3),
      O => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\,
      Q => axis_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(1),
      I3 => axis_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF0"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BCCC"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => axis_all_idle,
      I1 => axis_min_count(3),
      I2 => axis_min_count(2),
      I3 => axis_min_count(0),
      I4 => axis_min_count(1),
      I5 => axis_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0\,
      Q => axis_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\,
      Q => axis_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\,
      Q => axis_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\,
      Q => axis_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => lite_min_assert_sftrst,
      I1 => lite_min_count(1),
      I2 => lite_min_count(0),
      I3 => lite_min_count(2),
      I4 => lite_min_count(3),
      O => p_8_out
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\,
      Q => lite_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(1),
      I3 => lite_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF0"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BCCC"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => lite_all_idle,
      I1 => lite_min_count(3),
      I2 => lite_min_count(2),
      I3 => lite_min_count(0),
      I4 => lite_min_count(1),
      I5 => lite_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0\,
      Q => lite_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\,
      Q => lite_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\,
      Q => lite_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\,
      Q => lite_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => prmry_min_assert_sftrst,
      I1 => prmry_min_count(1),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(2),
      I4 => prmry_min_count(3),
      O => p_11_out
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3\,
      Q => prmry_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(2),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF0"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(2),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BCCC"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(2),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      I1 => prmry_min_count(3),
      I2 => prmry_min_count(2),
      I3 => prmry_min_count(0),
      I4 => prmry_min_count(1),
      I5 => prmry_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(2),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0\,
      Q => prmry_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\,
      Q => prmry_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\,
      Q => prmry_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\,
      Q => prmry_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\
    );
\GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_9\
     port map (
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_in => resetn_i,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_out => scndry_out
    );
\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_10\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => prmry_in,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => sig_s2mm_dm_prmry_resetn,
      assert_sftrst_d1 => assert_sftrst_d1,
      \dmacr_i_reg[0]\ => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      \dmacr_i_reg[2]_0\(0) => \dmacr_i_reg[2]_1\(0),
      halt_i0 => halt_i0,
      halt_i_reg => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5\,
      halt_i_reg_0 => \^halt_reset_reg_0\,
      halt_i_reg_1 => \^halt_i_reg_0\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      min_assert_sftrst => min_assert_sftrst,
      prmry_in => resetn_i,
      prmry_reset2_1 => prmry_reset2_1,
      reset_counts_4 => reset_counts_4,
      reset_counts_reg => reset_counts_reg,
      reset_counts_reg_0 => reset_counts_reg_0,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(0),
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_stop => s2mm_stop,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => CO(0),
      I1 => \^halt_i_reg_0\,
      I2 => dma_err_3,
      I3 => s2mm_soft_reset,
      I4 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg\(0),
      O => p_12_out
    );
\I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => sig_rst2all_stop_request_5,
      O => halt_i_reg_2
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
\cmnds_queued[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => s2mm_soft_reset,
      I1 => dma_err_3,
      I2 => \^halt_i_reg_0\,
      I3 => reset_counts_reg_0,
      O => \dmacr_i_reg[2]_0\(0)
    );
halt_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5\,
      Q => \^halt_i_reg_0\,
      R => '0'
    );
\halt_reset_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222F2222222222"
    )
        port map (
      I0 => \^halt_reset_reg_0\,
      I1 => s2mm_dmacr(0),
      I2 => s2mm_soft_reset,
      I3 => \^halt_i_reg_0\,
      I4 => s2mm_stop,
      I5 => s2mm_halt_cmplt,
      O => \halt_reset_i_1__0_n_0\
    );
halt_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \halt_reset_i_1__0_n_0\,
      Q => \^halt_reset_reg_0\,
      R => '0'
    );
prmry_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => resetn_i,
      Q => in0,
      R => '0'
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\,
      Q => run_stop_d1,
      R => '0'
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_soft_reset_i,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
s_soft_reset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_soft_reset_i0_2,
      Q => s_soft_reset_i,
      R => '0'
    );
\sig_last_reg_out_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_s2mm_tready_signal\,
      I1 => \sig_user_reg_out_reg[0]_2\,
      O => E(0)
    );
\sig_last_reg_out_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAEAAAA"
    )
        port map (
      I0 => \sig_user_reg_out_reg[0]_1\,
      I1 => \sig_user_reg_out_reg[0]_0\,
      I2 => s2mm_dmac2cdc_fsync_out,
      I3 => \^halt_i_reg_0\,
      I4 => \out\,
      I5 => \sig_user_reg_out_reg[0]\,
      O => \^s_axis_s2mm_tready_signal\
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_soft_reset,
      Q => soft_reset_d1,
      R => '0'
    );
\xpm_fifo_sync_inst_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => \out\,
      O => s2mm_axis_linebuf_reset_out_inv
    );
\xpm_fifo_sync_inst_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \sig_user_reg_out_reg[0]\,
      I1 => \out\,
      I2 => \^halt_i_reg_0\,
      I3 => s2mm_dmac2cdc_fsync_out,
      I4 => \sig_user_reg_out_reg[0]_0\,
      I5 => M_VALID,
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module is
  port (
    prmtr_update_complete : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ : out STD_LOGIC;
    zero_vsize_err0 : out STD_LOGIC;
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_10_out : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \hsize_vid_reg[9]\ : out STD_LOGIC;
    \hsize_vid_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1\ : out STD_LOGIC;
    \stride_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_fsync_d1 : in STD_LOGIC;
    s_fsync_d2 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 0 to 0 );
    load_new_addr : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tstvect_fsync_d2 : in STD_LOGIC;
    s2mm_dmac2cdc_fsync_out : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    flag_to_repeat_after_fsize_less_err : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\ : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\ : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    regdir_idle_i1 : in STD_LOGIC;
    \vsize_vid_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \hsize_vid_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module is
  signal \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0_n_0\ : STD_LOGIC;
  signal \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\ : STD_LOGIC;
  signal \^prmtr_update_complete\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1\ : label is "soft_lutpair116";
begin
  \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ <= \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\;
  prmtr_update_complete <= \^prmtr_update_complete\;
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => mask_fsync_out_i,
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1\
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]\(0) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]\(0),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0\ => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(31 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(15 downto 0) => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(15 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(31 downto 0) => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(31 downto 0),
      \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(31 downto 0) => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0),
      \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(31 downto 0) => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]\(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0) => \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0),
      \hsize_vid_reg[15]_0\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      \hsize_vid_reg[15]_1\(15 downto 0) => \hsize_vid_reg[15]_0\(15 downto 0),
      \hsize_vid_reg[2]_0\(0) => \hsize_vid_reg[2]\(0),
      \hsize_vid_reg[9]_0\ => \hsize_vid_reg[9]\,
      load_new_addr => load_new_addr,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmtr_update_complete => \^prmtr_update_complete\,
      regdir_idle_i1 => regdir_idle_i1,
      s2mm_dmac2cdc_fsync_out => s2mm_dmac2cdc_fsync_out,
      s_fsync_d1 => s_fsync_d1,
      s_fsync_d2 => s_fsync_d2,
      \stride_vid_reg[15]_0\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      \stride_vid_reg[15]_1\(15 downto 0) => \stride_vid_reg[15]_0\(15 downto 0),
      \vsize_vid_reg[12]_0\(12 downto 0) => \vsize_vid_reg[12]\(12 downto 0),
      \vsize_vid_reg[12]_1\(12 downto 0) => \vsize_vid_reg[12]_0\(12 downto 0),
      zero_vsize_err0 => zero_vsize_err0
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAA0000"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => \^prmtr_update_complete\,
      I2 => s_fsync_d1,
      I3 => s_fsync_d2,
      I4 => \out\,
      I5 => s2mm_dmasr(0),
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0_n_0\
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0_n_0\,
      Q => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      R => '0'
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\,
      Q => \^prmtr_update_complete\,
      R => '0'
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555055555510"
    )
        port map (
      I0 => flag_to_repeat_after_fsize_less_err,
      I1 => s2mm_dmacr(0),
      I2 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\,
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\,
      I4 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\,
      I5 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      O => E(0)
    );
\MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => tstvect_fsync_d2,
      O => p_10_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module_58 is
  port (
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1\ : out STD_LOGIC;
    zero_hsize_err0 : out STD_LOGIC;
    \dmacntrl_ns0__3\ : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    zero_vsize_err1 : out STD_LOGIC;
    \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \frmdly_vid_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \frmdly_vid_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \frmdly_vid_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stride_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_23_out : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    p_39_out : in STD_LOGIC;
    all_idle_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    load_new_addr : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    p_78_out : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    frame_sync_reg : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3_out : in STD_LOGIC;
    \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\ : in STD_LOGIC;
    \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\ : in STD_LOGIC;
    \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\ : in STD_LOGIC;
    \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\ : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address[3]_i_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slv_frame_ref_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_prmry_resetn : in STD_LOGIC;
    p_71_out : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    \vsize_vid_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \hsize_vid_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \frmdly_vid_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module_58 : entity is "axi_vdma_vidreg_module";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module_58 is
  signal \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\ : STD_LOGIC;
  signal \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\ : STD_LOGIC;
begin
  \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ <= \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\;
  \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ <= \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\;
\GEN_NO_STORE_AND_FORWARD.axis_data_available_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => p_78_out,
      I2 => dma_err,
      I3 => frame_sync_reg,
      I4 => mm2s_halt,
      I5 => p_72_out(0),
      O => \dmacntrl_ns0__3\
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister_59
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(1 downto 0) => DI(1 downto 0),
      \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\(0) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\(0),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(31 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(15 downto 0) => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(15 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1\(31 downto 0) => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(31 downto 0),
      \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0\(31 downto 0) => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0),
      \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]_0\(31 downto 0) => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]\(31 downto 0),
      Q(12 downto 0) => Q(12 downto 0),
      \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg[4]\(3 downto 0) => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg[4]\(3 downto 0),
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\ => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\,
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\ => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\,
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\ => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\,
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(3 downto 0) => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(3 downto 0),
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(3 downto 0) => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(3 downto 0),
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\ => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\,
      SR(0) => SR(0),
      \VFLIP_DISABLE.dm_address[3]_i_9_0\(1 downto 0) => \VFLIP_DISABLE.dm_address[3]_i_9\(1 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0) => \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0),
      \frmdly_vid_reg[0]_0\ => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      \frmdly_vid_reg[0]_1\ => \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\,
      \frmdly_vid_reg[1]_0\(1 downto 0) => \frmdly_vid_reg[1]\(1 downto 0),
      \frmdly_vid_reg[2]_0\(3 downto 0) => \frmdly_vid_reg[2]\(3 downto 0),
      \frmdly_vid_reg[3]_0\(3 downto 0) => \frmdly_vid_reg[3]\(3 downto 0),
      \frmdly_vid_reg[4]_0\(4 downto 0) => \frmdly_vid_reg[4]\(4 downto 0),
      \hsize_vid_reg[15]_0\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      \hsize_vid_reg[15]_1\(15 downto 0) => \hsize_vid_reg[15]_0\(15 downto 0),
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_0_in => p_0_in,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_3_out => p_3_out,
      slv_frame_ref_out(1 downto 0) => slv_frame_ref_out(1 downto 0),
      \stride_vid_reg[15]_0\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      \stride_vid_reg[15]_1\(15 downto 0) => \stride_vid_reg[15]_0\(15 downto 0),
      \vsize_vid_reg[12]_0\(12 downto 0) => \vsize_vid_reg[12]\(12 downto 0),
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err1 => zero_vsize_err1
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => p_24_out,
      I2 => \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\,
      I3 => mm2s_prmry_resetn,
      I4 => p_71_out,
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\,
      Q => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      R => '0'
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1\,
      Q => \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\,
      R => '0'
    );
all_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA000000"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => p_68_out,
      I2 => \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\,
      I3 => p_39_out,
      I4 => all_idle_reg,
      I5 => \out\,
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f is
  port (
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    cmnd_wr_1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    \sig_input_addr_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_22
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => FIFO_Full_reg_n_0,
      Q(2) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt
    );
DYNSHREG_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_input_addr_reg_reg[31]\(48 downto 0) => \sig_input_addr_reg_reg[31]\(48 downto 0),
      sig_input_burst_type_reg_reg => FIFO_Full_reg_n_0
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => SR(0)
    );
\s_axis_cmd_tdata[63]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBA"
    )
        port map (
      I0 => cmnd_wr_1,
      I1 => FIFO_Full_reg_n_0,
      I2 => sig_inhibit_rdy_n,
      I3 => s2mm_halt,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f_37 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    p_56_out : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f_37 : entity is "srl_fifo_rbu_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f_37 is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_38
     port map (
      FIFO_Full_reg => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => FIFO_Full_reg_n_0,
      Q(2) => Q(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_56_out => p_56_out,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f_39
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_56_out => p_56_out,
      \sig_addr_cntr_lsh_kh_reg[31]\ => FIFO_Full_reg_n_0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
\s_axis_cmd_tdata[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => cmnd_wr,
      I1 => sig_inhibit_rdy_n,
      I2 => FIFO_Full_reg_n_0,
      I3 => mm2s_halt,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_40
     port map (
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_2\ => \INFERRED_GEN.cnt_i_reg[1]_0\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_58_out => p_58_out,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\
     port map (
      FIFO_Full_reg => \^fifo_full_reg_0\,
      FIFO_Full_reg_0 => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_wr_fifo => sig_wr_fifo,
      slverr_i_reg(2 downto 0) => slverr_i_reg(2 downto 0)
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
sig_rd_sts_reg_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]\,
      I1 => \^fifo_full_reg_0\,
      I2 => sig_rsc2stat_status_valid,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_inhibit_rdy_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_24
     port map (
      FIFO_Full_reg => FIFO_Full_reg_1,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_22_out => p_22_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(39 downto 0) => \in\(39 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(41 downto 0) => \out\(41 downto 0),
      p_0_in => p_0_in,
      p_22_out => p_22_out,
      \sig_next_addr_reg_reg[0]\ => \^fifo_full_reg_0\,
      \sig_next_addr_reg_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_43\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    FIFO_Full_reg_1 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    sig_halt_reg_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    FIFO_Full_reg_2 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_43\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_43\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_44
     port map (
      FIFO_Full_reg => FIFO_Full_reg_2,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_45\
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \in\(38 downto 0) => \in\(38 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(39 downto 0) => \out\(39 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[0]\,
      sig_calc_error_reg_reg_1 => \^fifo_full_reg_0\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^fifo_full_reg_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]\,
      O => FIFO_Full_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_coelsc_reg_full_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]\ : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_last_dbeat_reg_2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_last_dbeat : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sig_last_dbeat_reg\ : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_last_dbeat_reg <= \^sig_last_dbeat_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_34
     port map (
      D(2 downto 0) => D(7 downto 5),
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      \gen_wr_a.gen_word_narrow.mem_reg\ => \gen_wr_a.gen_word_narrow.mem_reg\,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => m_axi_mm2s_rlast_0,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \sig_addr_posted_cntr_reg[1]\ => \sig_addr_posted_cntr_reg[1]\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      sig_coelsc_reg_full_reg => sig_coelsc_reg_full_reg,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[7]\(3 downto 0) => Q(7 downto 4),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_last_dbeat => sig_last_dbeat,
      sig_last_dbeat_reg => \^sig_last_dbeat_reg\,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_1,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_2,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_cmd_cmplt_reg_i_3 => sig_next_cmd_cmplt_reg_i_3,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\
     port map (
      D(4 downto 0) => D(4 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      \in\(8 downto 0) => \in\(8 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(3 downto 0) => \out\(3 downto 0),
      \sig_dbeat_cntr_reg[1]\ => \^sig_last_dbeat_reg\,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_last_dbeat_reg => sig_last_dbeat_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \INFERRED_GEN.cnt_i_reg[0]\,
      sig_next_calc_error_reg_reg_0 => \^fifo_full_reg_0\,
      sig_next_calc_error_reg_reg_1(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      sig_next_calc_error_reg_reg_1(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/p_3_in\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal m_axis_s2mm_sts_tdata : STD_LOGIC_VECTOR ( 31 to 31 );
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_23
     port map (
      CO(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/p_3_in\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      dma_err => dma_err,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      \out\(0) => m_axis_s2mm_sts_tdata(31),
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      s2mm_soft_reset => s2mm_soft_reset,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3\
     port map (
      CO(0) => CO(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(12 downto 0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_1\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(0),
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      \INFERRED_GEN.data_reg[3][0]_srl4_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.data_reg[3][0]_srl4_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      S(0) => S(0),
      \hsize_vid_reg[15]\(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/p_3_in\,
      \in\(16 downto 0) => \in\(16 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => m_axis_s2mm_sts_tdata(31),
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => \^fifo_full_reg_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]_0\,
      \INFERRED_GEN.cnt_i_reg[3]_1\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      Q(3) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      addr(2) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      \in\(1 downto 0) => \in\(1 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      p_2_out => p_2_out,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => SR(0)
    );
m_axi_s2mm_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => FIFO_Full_reg_n_0,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_halt_reg,
      O => m_axi_s2mm_bready
    );
\sig_addr_posted_cntr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F00F000F0FF0F"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \out\,
      I3 => sig_wr_fifo,
      I4 => Q(0),
      I5 => Q(1),
      O => D(0)
    );
\sig_addr_posted_cntr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AADAAAAAAAAA55A5"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \out\,
      I3 => sig_wr_fifo,
      I4 => Q(0),
      I5 => Q(1),
      O => D(1)
    );
\sig_addr_posted_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F700FF00FF00EF0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \out\,
      I3 => sig_wr_fifo,
      I4 => Q(0),
      I5 => Q(1),
      O => E(0)
    );
\sig_addr_posted_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0080EEFE1101"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \out\,
      I3 => sig_wr_fifo,
      I4 => Q(3),
      I5 => Q(2),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sel : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ <= \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\;
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_21\
     port map (
      FIFO_Full_reg => \^sel\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\,
      \INFERRED_GEN.cnt_i_reg[1]_1\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]\,
      \INFERRED_GEN.cnt_i_reg[3]_1\ => \INFERRED_GEN.cnt_i_reg[3]_0\,
      Q(3) => sig_rd_empty,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => \^sel\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(3) => sig_rd_empty,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\ => \^fifo_full_reg_0\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3\(15 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(15 downto 0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\,
      Q(3 downto 0) => Q(3 downto 0),
      \in\(0) => \in\(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(15 downto 0) => \out\(15 downto 0),
      p_0_in => p_0_in,
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_7_out : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal DYNSHREG_F_I_n_24 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 25 to 25 );
  signal sig_rd_empty : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_25
     port map (
      D(1 downto 0) => D(1 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0) => Q(2 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ => DYNSHREG_F_I_n_24,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(2) => sig_rd_empty,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => sig_cmd_fifo_data_out(25),
      p_7_out => p_7_out,
      p_9_out_0 => p_9_out_0,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6\
     port map (
      D(0) => D(2),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ => DYNSHREG_F_I_n_24,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(2) => sig_rd_empty,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]_0\(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ => \^fifo_full_reg_0\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      \in\(19 downto 0) => \in\(19 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(18) => \out\(17),
      \out\(17) => sig_cmd_fifo_data_out(25),
      \out\(16 downto 0) => \out\(16 downto 0),
      p_7_out => p_7_out,
      p_9_out_0 => p_9_out_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized7\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_full_reg : out STD_LOGIC;
    sig_eop_halt_xfer_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]_0\ : out STD_LOGIC;
    sig_cmd_empty_reg : out STD_LOGIC;
    ld_btt_cntr_reg1_reg : out STD_LOGIC;
    sig_btt_cntr0 : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_btt_eq_0_reg : out STD_LOGIC;
    sig_eop_sent : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_eop_sent_reg_reg : in STD_LOGIC;
    sig_eop_sent_reg_reg_0 : in STD_LOGIC;
    sig_eop_sent_reg_reg_1 : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_cmd_empty_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_cmd_empty_reg_1 : in STD_LOGIC;
    sig_ld_cmd : in STD_LOGIC;
    ld_btt_cntr_reg1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_valid_fifo_ld12_out : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_btt_eq_0_reg_0 : in STD_LOGIC;
    sig_btt_eq_0_reg_1 : in STD_LOGIC;
    sig_btt_eq_0_reg_2 : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    sig_eop_sent_reg_reg_2 : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized7\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized7\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_10 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_7 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_8 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_9 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[4]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  \INFERRED_GEN.cnt_i_reg[4]_0\ <= \^inferred_gen.cnt_i_reg[4]_0\;
  Q(0) <= \^q\(0);
  SS(0) <= \^ss\(0);
  \out\(3 downto 0) <= \^out\(3 downto 0);
CNTR_INCR_DECR_ADDN_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1\
     port map (
      CO(0) => CO(0),
      E(0) => E(0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(0),
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(4) => \^q\(0),
      Q(3) => CNTR_INCR_DECR_ADDN_F_I_n_7,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_8,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_9,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_10,
      SS(0) => \^ss\(0),
      fifo_full_p1 => fifo_full_p1,
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg1_reg => ld_btt_cntr_reg1_reg,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => \^out\(3),
      sig_btt_cntr0 => sig_btt_cntr0,
      \sig_btt_cntr_dup_reg[0]\ => \^inferred_gen.cnt_i_reg[4]_0\,
      \sig_btt_cntr_dup_reg[0]_0\ => sig_eop_sent_reg_reg_1,
      \sig_btt_cntr_dup_reg[0]_1\ => sig_eop_sent_reg_reg_0,
      \sig_btt_cntr_dup_reg[0]_2\ => sig_eop_sent_reg_reg,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_btt_eq_0_reg => sig_btt_eq_0_reg,
      sig_btt_eq_0_reg_0 => sig_btt_eq_0_reg_0,
      sig_btt_eq_0_reg_1 => sig_btt_eq_0_reg_1,
      sig_btt_eq_0_reg_2 => sig_btt_eq_0_reg_2,
      sig_cmd_empty_reg => sig_cmd_empty_reg,
      sig_cmd_empty_reg_0 => sig_cmd_empty_reg_0,
      sig_cmd_empty_reg_1 => sig_cmd_empty_reg_1,
      sig_cmd_full => sig_cmd_full,
      sig_cmd_full_reg => sig_cmd_full_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_ld_cmd => sig_ld_cmd,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_valid_fifo_ld12_out => sig_valid_fifo_ld12_out,
      slice_insert_valid => slice_insert_valid
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized7\
     port map (
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INFERRED_GEN.cnt_i_reg[4]\ => \INFERRED_GEN.cnt_i_reg[4]\,
      \INFERRED_GEN.cnt_i_reg[4]_0\ => \^inferred_gen.cnt_i_reg[4]_0\,
      \INFERRED_GEN.data_reg[15][0]_srl16_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.data_reg[15][0]_srl16_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(4) => \^q\(0),
      Q(3) => CNTR_INCR_DECR_ADDN_F_I_n_7,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_8,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_9,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_10,
      \in\(0 to 4) => \in\(0 to 4),
      lsig_absorb2tlast => lsig_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(3 downto 0) => \^out\(3 downto 0),
      sig_eop_sent => sig_eop_sent,
      sig_eop_sent_reg_reg => sig_eop_sent_reg_reg,
      sig_eop_sent_reg_reg_0 => sig_eop_sent_reg_reg_0,
      sig_eop_sent_reg_reg_1 => sig_eop_sent_reg_reg_1,
      sig_eop_sent_reg_reg_2 => sig_eop_sent_reg_reg_2,
      sig_strm_tlast => sig_strm_tlast,
      slice_insert_valid => slice_insert_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized8\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_last_mmap_dbeat_reg_reg : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    sig_clr_dqual_reg : out STD_LOGIC;
    sig_dqual_reg_full_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_next_calc_error_reg_i_5 : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\ : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized8\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized8\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_5 : STD_LOGIC;
  signal DYNSHREG_F_I_n_9 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal \^sig_last_dbeat_reg\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_last_dbeat_reg <= \^sig_last_dbeat_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f
     port map (
      D(6 downto 0) => D(7 downto 1),
      E(0) => E(0),
      \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\ => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(4 downto 0) => sig_cmd_fifo_data_out(12 downto 8),
      p_11_out => p_11_out,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_addr_posted_cntr_reg[0]\ => \sig_addr_posted_cntr_reg[0]\,
      sig_clr_dqual_reg => sig_clr_dqual_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      \sig_dbeat_cntr_reg[7]\(7 downto 0) => Q(7 downto 0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_dqual_reg_full_reg => sig_dqual_reg_full_reg,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n_1 => sig_inhibit_rdy_n_1,
      sig_last_dbeat_reg => \^sig_last_dbeat_reg\,
      sig_last_dbeat_reg_0 => DYNSHREG_F_I_n_9,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_0,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_last_mmap_dbeat_reg_reg => sig_last_mmap_dbeat_reg_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_i_5_0 => sig_next_calc_error_reg_i_5,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized8\
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(7 downto 5) => \out\(2 downto 0),
      \out\(4 downto 0) => sig_cmd_fifo_data_out(12 downto 8),
      p_11_out => p_11_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => DYNSHREG_F_I_n_9,
      \sig_dbeat_cntr_reg[0]\ => \^sig_last_dbeat_reg\,
      sig_next_calc_error_reg_reg(8 downto 0) => sig_next_calc_error_reg_reg(8 downto 0),
      sig_next_calc_error_reg_reg_0(1) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      sig_next_calc_error_reg_reg_0(0) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      sig_next_sequential_reg_reg => \^fifo_full_reg_0\,
      sig_next_sequential_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[0]\
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
\sig_xfer_addr_reg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^fifo_full_reg_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]\,
      O => FIFO_Full_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 33 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0001011100010111";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 512;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 17408;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 34;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1717";
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 34;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_pf : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal read_only_q : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal rst_d1_inst_n_3 : STD_LOGIC;
  signal rst_d1_inst_n_4 : STD_LOGIC;
  signal rst_d1_inst_n_5 : STD_LOGIC;
  signal rst_d1_inst_n_6 : STD_LOGIC;
  signal rst_d1_inst_n_7 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal write_only_q : STD_LOGIC;
  signal wrp_inst_n_11 : STD_LOGIC;
  signal wrp_inst_n_12 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_10 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_3 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair72";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.gdvld_fwft.data_valid_fwft_i_1\ : label is "soft_lutpair72";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 17408;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6899"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => curr_fwft_state(1),
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AF80"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15DD"
    )
        port map (
      I0 => \^empty\,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => curr_fwft_state(1),
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_52
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(1 downto 0) => rd_pntr_ext(1 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_0\,
      S(0) => \gen_fwft.rdpp1_inst_n_1\,
      \count_value_i_reg[1]_0\(0) => count_value_i(1),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_2\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[3]\(1 downto 0) => wr_pntr_ext(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(8),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_3,
      Q => \^prog_empty\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_5,
      Q => read_only_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_6,
      Q => write_only_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => diff_pntr_pf_q(9),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\,
      I2 => diff_pntr_pf_q(8),
      I3 => diff_pntr_pf_q(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => diff_pntr_pf_q(6),
      I1 => diff_pntr_pf_q(3),
      I2 => diff_pntr_pf_q(5),
      I3 => diff_pntr_pf_q(1),
      I4 => diff_pntr_pf_q(2),
      I5 => diff_pntr_pf_q(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_rd_en_pf,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(8 downto 0) => wr_pntr_ext(8 downto 0),
      addrb(8 downto 0) => rd_pntr_ext(8 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(33 downto 0) => din(33 downto 0),
      dinb(33 downto 0) => B"0000000000000000000000000000000000",
      douta(33 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(33 downto 0),
      doutb(33 downto 0) => dout(33 downto 0),
      ena => ram_wr_en_pf,
      enb => ram_rd_en_pf,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_7,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(0),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(7),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(8),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => rd_data_count(9),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwack.wr_ack_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_2,
      Q => wr_ack,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(0),
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => wr_data_count(5),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => wr_data_count(6),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => wr_data_count(7),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => wr_data_count(8),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => wr_data_count(9),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\
     port map (
      D(8 downto 0) => diff_pntr_pf_q0(9 downto 1),
      DI(1) => \gen_fwft.rdpp1_inst_n_2\,
      DI(0) => wr_pntr_ext(0),
      E(0) => ram_rd_en_pf,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_11,
      Q(9) => rdp_inst_n_0,
      Q(8 downto 0) => rd_pntr_ext(8 downto 0),
      S(1) => wrpp1_inst_n_9,
      S(0) => wrpp1_inst_n_10,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[8]_0\(9 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(9 downto 0),
      \count_value_i_reg[8]_1\(8 downto 0) => diff_pntr_pe(8 downto 0),
      \count_value_i_reg[9]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(0) => rst_d1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(6) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(4) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(0) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\(0) => wrpp1_inst_n_7,
      \grdc.rd_data_count_i_reg[3]\(2) => wrp_inst_n_12,
      \grdc.rd_data_count_i_reg[3]\(1) => \gen_fwft.rdpp1_inst_n_0\,
      \grdc.rd_data_count_i_reg[3]\(0) => \gen_fwft.rdpp1_inst_n_1\,
      \grdc.rd_data_count_i_reg[9]\(0) => wrp_inst_n_11,
      \grdc.rd_data_count_i_reg[9]_0\(7 downto 0) => wr_pntr_ext(8 downto 1),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      CO(0) => going_empty1,
      E(0) => ram_rd_en_pf,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[2]_0\ => rdp_inst_n_11,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(8 downto 0) => wr_pntr_ext(8 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_53
     port map (
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rst_d1_inst_n_5,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]_0\ => rst_d1_inst_n_6,
      Q(0) => xpm_fifo_rst_inst_n_1,
      d_out_reg_0 => rst_d1_inst_n_4,
      d_out_reg_1 => rst_d1_inst_n_7,
      \gen_fwft.empty_fwft_i_reg\(0) => rst_d1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ => rdp_inst_n_11,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(0) => rd_pntr_ext(0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\ => rst_d1_inst_n_1,
      \gof.overflow_i_reg\ => \^full\,
      prog_full => \^prog_full\,
      ram_empty_i => ram_empty_i,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_54\
     port map (
      CO(0) => going_full1,
      E(0) => ram_wr_en_pf,
      Q(8 downto 0) => wr_pntr_ext(8 downto 0),
      \count_value_i_reg[1]_0\(0) => wrp_inst_n_12,
      \count_value_i_reg[8]_0\(0) => wrp_inst_n_11,
      \count_value_i_reg[9]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ => rdp_inst_n_11,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\ => rst_d1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => going_empty1,
      \grdc.rd_data_count_i_reg[3]\(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[9]\(9) => rdp_inst_n_0,
      \grdc.rd_data_count_i_reg[9]\(8 downto 0) => rd_pntr_ext(8 downto 0),
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_full_i0 => ram_full_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_55\
     port map (
      CO(0) => going_full1,
      E(0) => ram_wr_en_pf,
      Q(6) => wrpp1_inst_n_0,
      Q(5) => wrpp1_inst_n_1,
      Q(4) => wrpp1_inst_n_2,
      Q(3) => wrpp1_inst_n_3,
      Q(2) => wrpp1_inst_n_4,
      Q(1) => wrpp1_inst_n_5,
      Q(0) => wrpp1_inst_n_6,
      S(1) => wrpp1_inst_n_9,
      S(0) => wrpp1_inst_n_10,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[2]_0\ => rst_d1_inst_n_4,
      \count_value_i_reg[6]_0\ => \^full\,
      \count_value_i_reg[8]_0\(0) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\ => rdp_inst_n_11,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\(8 downto 0) => rd_pntr_ext(8 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_56
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[8]\ => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => xpm_fifo_rst_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\ => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\ => xpm_fifo_rst_inst_n_3,
      \grdc.rd_data_count_i_reg[0]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \guf.underflow_i_reg\ => \^empty\,
      prog_empty => \^prog_empty\,
      rd_en => rd_en,
      read_only_q => read_only_q,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      write_only_q => write_only_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 32 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "16'b0001011100010111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4096;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 135168;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4096;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4091;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4091;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 13;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 13;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 12;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 33;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1717";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 33;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 13;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 13;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 12;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 12;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[11]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_5_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal prog_full_i215_in : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_16 : STD_LOGIC;
  signal rdp_inst_n_17 : STD_LOGIC;
  signal rdp_inst_n_18 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdp_inst_n_24 : STD_LOGIC;
  signal rdp_inst_n_25 : STD_LOGIC;
  signal rdp_inst_n_26 : STD_LOGIC;
  signal rdp_inst_n_27 : STD_LOGIC;
  signal rdp_inst_n_28 : STD_LOGIC;
  signal rdp_inst_n_29 : STD_LOGIC;
  signal rdp_inst_n_30 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_32 : STD_LOGIC;
  signal rdp_inst_n_33 : STD_LOGIC;
  signal rdp_inst_n_34 : STD_LOGIC;
  signal rdp_inst_n_35 : STD_LOGIC;
  signal rdp_inst_n_36 : STD_LOGIC;
  signal rdp_inst_n_37 : STD_LOGIC;
  signal rdp_inst_n_38 : STD_LOGIC;
  signal rdp_inst_n_39 : STD_LOGIC;
  signal rdp_inst_n_40 : STD_LOGIC;
  signal rdp_inst_n_41 : STD_LOGIC;
  signal rdp_inst_n_42 : STD_LOGIC;
  signal rdp_inst_n_43 : STD_LOGIC;
  signal rdp_inst_n_44 : STD_LOGIC;
  signal rdp_inst_n_45 : STD_LOGIC;
  signal rdp_inst_n_46 : STD_LOGIC;
  signal rdp_inst_n_47 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_10 : STD_LOGIC;
  signal rdpp1_inst_n_11 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rdpp1_inst_n_8 : STD_LOGIC;
  signal rdpp1_inst_n_9 : STD_LOGIC;
  signal read_only : STD_LOGIC;
  signal read_only_q : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_3 : STD_LOGIC;
  signal rst_d1_inst_n_6 : STD_LOGIC;
  signal rst_d1_inst_n_7 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal write_only : STD_LOGIC;
  signal write_only_q : STD_LOGIC;
  signal wrp_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_10 : STD_LOGIC;
  signal wrpp1_inst_n_11 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_6 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_7 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair122";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.gdvld_fwft.data_valid_fwft_i_1\ : label is "soft_lutpair122";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 4095;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 135168;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 4096;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_2
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_2
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3575"
    )
        port map (
      I0 => \^empty\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_46
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(1 downto 0) => rd_pntr_ext(1 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_0\,
      S(0) => \gen_fwft.rdpp1_inst_n_1\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[1]_0\(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[3]\(1 downto 0) => wr_pntr_ext(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(10),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[10]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(11),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[11]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(8),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(9),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[10]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[11]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_7,
      Q => \^prog_empty\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => read_only,
      Q => read_only_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => write_only,
      Q => write_only_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(10),
      Q => diff_pntr_pf_q(10),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(11),
      Q => diff_pntr_pf_q(11),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(12),
      Q => diff_pntr_pf_q(12),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => diff_pntr_pf_q(10),
      I1 => diff_pntr_pf_q(9),
      I2 => diff_pntr_pf_q(11),
      I3 => diff_pntr_pf_q(4),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_5_n_0\,
      O => prog_full_i215_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => diff_pntr_pf_q(3),
      I1 => diff_pntr_pf_q(1),
      I2 => diff_pntr_pf_q(12),
      I3 => diff_pntr_pf_q(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => diff_pntr_pf_q(7),
      I1 => diff_pntr_pf_q(8),
      I2 => diff_pntr_pf_q(5),
      I3 => diff_pntr_pf_q(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_0,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_13,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\
     port map (
      addra(11 downto 0) => wr_pntr_ext(11 downto 0),
      addrb(11 downto 0) => rd_pntr_ext(11 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(32 downto 0) => din(32 downto 0),
      dinb(32 downto 0) => B"000000000000000000000000000000000",
      douta(32 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(32 downto 0),
      doutb(32 downto 0) => dout(32 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_13,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_2,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(0),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(10),
      Q => rd_data_count(10),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(11),
      Q => rd_data_count(11),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(12),
      Q => rd_data_count(12),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(7),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(8),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => rd_data_count(9),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwack.wr_ack_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_3,
      Q => wr_ack,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(0),
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(10),
      Q => wr_data_count(10),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(11),
      Q => wr_data_count(11),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(12),
      Q => wr_data_count(12),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(1),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(2),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(3),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(4),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => wr_data_count(5),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => wr_data_count(6),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => wr_data_count(7),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => wr_data_count(8),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => wr_data_count(9),
      R => xpm_fifo_rst_inst_n_2
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\
     port map (
      CO(0) => leaving_empty0,
      DI(0) => rdp_inst_n_0,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_13,
      Q(11 downto 0) => rd_pntr_ext(11 downto 0),
      S(3) => rdp_inst_n_16,
      S(2) => rdp_inst_n_17,
      S(1) => rdp_inst_n_18,
      S(0) => rdp_inst_n_19,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[10]_0\(3) => rdp_inst_n_33,
      \count_value_i_reg[10]_0\(2) => rdp_inst_n_34,
      \count_value_i_reg[10]_0\(1) => rdp_inst_n_35,
      \count_value_i_reg[10]_0\(0) => rdp_inst_n_36,
      \count_value_i_reg[11]_0\(0) => rdp_inst_n_21,
      \count_value_i_reg[11]_1\(3) => rdp_inst_n_44,
      \count_value_i_reg[11]_1\(2) => rdp_inst_n_45,
      \count_value_i_reg[11]_1\(1) => rdp_inst_n_46,
      \count_value_i_reg[11]_1\(0) => rdp_inst_n_47,
      \count_value_i_reg[1]_0\(0) => rdp_inst_n_20,
      \count_value_i_reg[2]_0\(1) => rdp_inst_n_22,
      \count_value_i_reg[2]_0\(0) => rdp_inst_n_23,
      \count_value_i_reg[2]_1\(0) => rdp_inst_n_28,
      \count_value_i_reg[3]_0\(2) => rdp_inst_n_37,
      \count_value_i_reg[3]_0\(1) => rdp_inst_n_38,
      \count_value_i_reg[3]_0\(0) => rdp_inst_n_39,
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_24,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_25,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_26,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_27,
      \count_value_i_reg[6]_1\(3) => rdp_inst_n_29,
      \count_value_i_reg[6]_1\(2) => rdp_inst_n_30,
      \count_value_i_reg[6]_1\(1) => rdp_inst_n_31,
      \count_value_i_reg[6]_1\(0) => rdp_inst_n_32,
      \count_value_i_reg[7]_0\(3) => rdp_inst_n_40,
      \count_value_i_reg[7]_0\(2) => rdp_inst_n_41,
      \count_value_i_reg[7]_0\(1) => rdp_inst_n_42,
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_43,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(11) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(10) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(9) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(8) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(7) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(6) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(5) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(4) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(3) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(2) => wrpp1_inst_n_9,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(1) => wrpp1_inst_n_10,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(0) => wrpp1_inst_n_11,
      \grdc.rd_data_count_i_reg[12]\(12) => wrp_inst_n_1,
      \grdc.rd_data_count_i_reg[12]\(11 downto 0) => wr_pntr_ext(11 downto 0),
      \grdc.rd_data_count_i_reg[3]\(0) => count_value_i(1),
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\
     port map (
      Q(11) => rdpp1_inst_n_0,
      Q(10) => rdpp1_inst_n_1,
      Q(9) => rdpp1_inst_n_2,
      Q(8) => rdpp1_inst_n_3,
      Q(7) => rdpp1_inst_n_4,
      Q(6) => rdpp1_inst_n_5,
      Q(5) => rdpp1_inst_n_6,
      Q(4) => rdpp1_inst_n_7,
      Q(3) => rdpp1_inst_n_8,
      Q(2) => rdpp1_inst_n_9,
      Q(1) => rdpp1_inst_n_10,
      Q(0) => rdpp1_inst_n_11,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[0]_1\ => rdp_inst_n_13,
      \count_value_i_reg[3]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_47
     port map (
      DI(0) => \p_1_in__0\,
      Q(0) => xpm_fifo_rst_inst_n_2,
      S(0) => rst_d1_inst_n_6,
      \count_value_i_reg[3]\(0) => wr_pntr_ext(0),
      \count_value_i_reg[3]_0\(0) => wrpp1_inst_n_11,
      d_out_reg_0 => rst_d1_inst_n_3,
      d_out_reg_1(0) => rst_d1_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ => \^empty\,
      \gof.overflow_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      read_only => read_only,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      write_only => write_only
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_48\
     port map (
      CO(0) => leaving_empty0,
      D(12 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(12 downto 0),
      DI(1) => rdp_inst_n_20,
      DI(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(12) => wrp_inst_n_1,
      Q(11 downto 0) => wr_pntr_ext(11 downto 0),
      S(0) => rst_d1_inst_n_6,
      \count_value_i_reg[10]_0\(11 downto 0) => diff_pntr_pe(11 downto 0),
      \count_value_i_reg[12]_0\(0) => xpm_fifo_rst_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(11) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(10) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(9) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(8) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(7) => rdpp1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(6) => rdpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(5) => rdpp1_inst_n_6,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(4) => rdpp1_inst_n_7,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(3) => rdpp1_inst_n_8,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(2) => rdpp1_inst_n_9,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(1) => rdpp1_inst_n_10,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(0) => rdpp1_inst_n_11,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]\(3) => rdp_inst_n_44,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]\(2) => rdp_inst_n_45,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]\(1) => rdp_inst_n_46,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]\(0) => rdp_inst_n_47,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(0) => \p_1_in__0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(3) => rdp_inst_n_37,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(2) => rdp_inst_n_38,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(1) => rdp_inst_n_39,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(0) => xpm_fifo_rst_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(3) => rdp_inst_n_40,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(2) => rdp_inst_n_41,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(1) => rdp_inst_n_42,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(0) => rdp_inst_n_43,
      \grdc.rd_data_count_i_reg[11]\(3) => rdp_inst_n_33,
      \grdc.rd_data_count_i_reg[11]\(2) => rdp_inst_n_34,
      \grdc.rd_data_count_i_reg[11]\(1) => rdp_inst_n_35,
      \grdc.rd_data_count_i_reg[11]\(0) => rdp_inst_n_36,
      \grdc.rd_data_count_i_reg[11]_0\(9 downto 0) => rd_pntr_ext(10 downto 1),
      \grdc.rd_data_count_i_reg[12]\(0) => rdp_inst_n_21,
      \grdc.rd_data_count_i_reg[3]\(2) => rdp_inst_n_28,
      \grdc.rd_data_count_i_reg[3]\(1) => \gen_fwft.rdpp1_inst_n_0\,
      \grdc.rd_data_count_i_reg[3]\(0) => \gen_fwft.rdpp1_inst_n_1\,
      \grdc.rd_data_count_i_reg[3]_0\(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[7]\(3) => rdp_inst_n_29,
      \grdc.rd_data_count_i_reg[7]\(2) => rdp_inst_n_30,
      \grdc.rd_data_count_i_reg[7]\(1) => rdp_inst_n_31,
      \grdc.rd_data_count_i_reg[7]\(0) => rdp_inst_n_32,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_49\
     port map (
      D(11 downto 0) => diff_pntr_pf_q0(12 downto 1),
      DI(0) => rdp_inst_n_0,
      Q(11) => wrpp1_inst_n_0,
      Q(10) => wrpp1_inst_n_1,
      Q(9) => wrpp1_inst_n_2,
      Q(8) => wrpp1_inst_n_3,
      Q(7) => wrpp1_inst_n_4,
      Q(6) => wrpp1_inst_n_5,
      Q(5) => wrpp1_inst_n_6,
      Q(4) => wrpp1_inst_n_7,
      Q(3) => wrpp1_inst_n_8,
      Q(2) => wrpp1_inst_n_9,
      Q(1) => wrpp1_inst_n_10,
      Q(0) => wrpp1_inst_n_11,
      S(3) => rdp_inst_n_16,
      S(2) => rdp_inst_n_17,
      S(1) => rdp_inst_n_18,
      S(0) => rdp_inst_n_19,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[3]_0\(0) => rst_d1_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]\(9 downto 0) => rd_pntr_ext(9 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(1) => rdp_inst_n_22,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(0) => rdp_inst_n_23,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3) => rdp_inst_n_24,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2) => rdp_inst_n_25,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1) => rdp_inst_n_26,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(0) => rdp_inst_n_27,
      ram_wr_en_pf => ram_wr_en_pf,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_50
     port map (
      Q(0) => xpm_fifo_rst_inst_n_2,
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[11]\ => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0) => xpm_fifo_rst_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(0) => rd_pntr_ext(0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\ => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0\ => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => xpm_fifo_rst_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ => xpm_fifo_rst_inst_n_0,
      \grdc.rd_data_count_i_reg[0]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \guf.underflow_i_reg\ => \^empty\,
      prog_empty => \^prog_empty\,
      prog_full => \^prog_full\,
      prog_full_i215_in => prog_full_i215_in,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf => ram_wr_en_pf,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      rd_en => rd_en,
      read_only_q => read_only_q,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      write_only_q => write_only_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 10 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 176;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal \^almost_empty\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_pf : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_1 : STD_LOGIC;
  signal rdp_inst_n_6 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal read_only_q : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal rst_d1_inst_n_10 : STD_LOGIC;
  signal rst_d1_inst_n_6 : STD_LOGIC;
  signal rst_d1_inst_n_8 : STD_LOGIC;
  signal rst_d1_inst_n_9 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal write_only : STD_LOGIC;
  signal write_only_q : STD_LOGIC;
  signal wrp_inst_n_0 : STD_LOGIC;
  signal wrp_inst_n_2 : STD_LOGIC;
  signal wrp_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair225";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.gae_fwft.aempty_fwft_i_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \gen_fwft.gdvld_fwft.data_valid_fwft_i_1\ : label is "soft_lutpair225";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 176;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair224";
begin
  almost_empty <= \^almost_empty\;
  almost_full <= \^almost_full\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7883"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => ram_empty_i,
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6E"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AF80"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gae_fwft.aempty_fwft_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A888EAAA"
    )
        port map (
      I0 => \^almost_empty\,
      I1 => ram_empty_i,
      I2 => curr_fwft_state(1),
      I3 => rd_en,
      I4 => curr_fwft_state(0),
      O => aempty_fwft_i0
    );
\gen_fwft.gae_fwft.aempty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => aempty_fwft_i0,
      Q => \^almost_empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15DD"
    )
        port map (
      I0 => \^empty\,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => curr_fwft_state(1),
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
     port map (
      D(1) => \grdc.diff_wr_rd_pntr_rdc\(2),
      D(0) => \gen_fwft.rdpp1_inst_n_1\,
      Q(2 downto 0) => wr_pntr_ext(2 downto 0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[1]_0\ => \gen_fwft.rdpp1_inst_n_4\,
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_2\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[2]\(2 downto 0) => rd_pntr_ext(2 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^almost_full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_10,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrp_inst_n_2,
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_9,
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrp_inst_n_0,
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_2,
      Q => \^prog_empty\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_9,
      Q => read_only_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => write_only,
      Q => write_only_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => diff_pntr_pf_q(1),
      I1 => diff_pntr_pf_q(4),
      I2 => diff_pntr_pf_q(3),
      I3 => diff_pntr_pf_q(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_8,
      Q => \^prog_full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_rd_en_pf,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(10 downto 0) => din(10 downto 0),
      dinb(10 downto 0) => B"00000000000",
      douta(10 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(10 downto 0),
      doutb(10 downto 0) => dout(10 downto 0),
      ena => '0',
      enb => ram_rd_en_pf,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwack.wr_ack_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_0,
      Q => wr_ack,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.rdpp1_inst_n_1\,
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(4),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8\
     port map (
      D(0) => diff_pntr_pf_q0(3),
      E(0) => ram_rd_en_pf,
      Q(4) => rdp_inst_n_1,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\ => rdp_inst_n_8,
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(0) => rdp_inst_n_9,
      \count_value_i_reg[4]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(3) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(2) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(1) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(0) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\(1 downto 0) => wr_pntr_ext(1 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0\ => rst_d1_inst_n_9,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\ => rst_d1_inst_n_6,
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized9\
     port map (
      E(0) => ram_rd_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[2]_0\ => rdp_inst_n_6,
      \count_value_i_reg[3]_0\ => rdpp1_inst_n_0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      D(0) => diff_pntr_pf_q0(1),
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ => rst_d1_inst_n_6,
      Q(0) => xpm_fifo_rst_inst_n_1,
      almost_full => \^almost_full\,
      \gen_fwft.empty_fwft_i_reg\ => rst_d1_inst_n_9,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ => rst_d1_inst_n_1,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ => wrpp2_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\ => rdp_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rst_d1_inst_n_10,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => wrp_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\ => rdp_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0\(0) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1\(0) => rd_pntr_ext(0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\ => rst_d1_inst_n_8,
      \gof.overflow_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      ram_empty_i => ram_empty_i,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf => ram_wr_en_pf,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      write_only => write_only
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8_26\
     port map (
      D(2) => wrp_inst_n_0,
      D(1) => diff_pntr_pe(2),
      D(0) => wrp_inst_n_2,
      Q(4) => rdp_inst_n_1,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[1]_0\ => wrp_inst_n_8,
      \count_value_i_reg[3]_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[4]_0\(2 downto 1) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 3),
      \count_value_i_reg[4]_0\(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      \count_value_i_reg[4]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\ => rdp_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\ => rst_d1_inst_n_9,
      \grdc.rd_data_count_i_reg[4]\ => \gen_fwft.rdpp1_inst_n_4\,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized9_27\
     port map (
      D(1) => diff_pntr_pf_q0(4),
      D(0) => diff_pntr_pf_q0(2),
      Q(3) => wrpp1_inst_n_2,
      Q(2) => wrpp1_inst_n_3,
      Q(1) => wrpp1_inst_n_4,
      Q(0) => wrpp1_inst_n_5,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\ => rdp_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(3 downto 0) => rd_pntr_ext(3 downto 0),
      ram_wr_en_pf => ram_wr_en_pf,
      wr_clk => wr_clk
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\
     port map (
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ => rdp_inst_n_6,
      ram_wr_en_pf => ram_wr_en_pf,
      sig_clr_dbc_reg_reg => wrpp2_inst_n_0,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      SR(0) => \grdc.rd_data_count_i0\,
      full => \^full\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => xpm_fifo_rst_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\ => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\ => xpm_fifo_rst_inst_n_2,
      \grdc.rd_data_count_i_reg[1]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \guf.underflow_i_reg\ => \^empty\,
      prog_empty => \^prog_empty\,
      rd_en => rd_en,
      read_only_q => read_only_q,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      write_only_q => write_only_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 65 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 65 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 16896;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 66;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 66;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal \^almost_empty\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal prog_empty_i1 : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal prog_full_i216_in : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_1 : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_16 : STD_LOGIC;
  signal rdp_inst_n_18 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdp_inst_n_24 : STD_LOGIC;
  signal rdp_inst_n_25 : STD_LOGIC;
  signal rdp_inst_n_26 : STD_LOGIC;
  signal rdp_inst_n_27 : STD_LOGIC;
  signal rdp_inst_n_28 : STD_LOGIC;
  signal rdp_inst_n_29 : STD_LOGIC;
  signal rdp_inst_n_30 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_32 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal read_only : STD_LOGIC;
  signal read_only_q : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_3 : STD_LOGIC;
  signal rst_d1_inst_n_7 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal write_only : STD_LOGIC;
  signal write_only_q : STD_LOGIC;
  signal wrp_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_5 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_7 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 65 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair206";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.gdvld_fwft.data_valid_fwft_i_1\ : label is "soft_lutpair206";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 65;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 16896;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 66;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
begin
  almost_empty <= \^almost_empty\;
  almost_full <= \^almost_full\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_2
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_2
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_fwft.gae_fwft.aempty_fwft_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDD4000"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => ram_empty_i,
      I2 => curr_fwft_state(1),
      I3 => rd_en,
      I4 => \^almost_empty\,
      O => aempty_fwft_i0
    );
\gen_fwft.gae_fwft.aempty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => aempty_fwft_i0,
      Q => \^almost_empty\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3575"
    )
        port map (
      I0 => \^empty\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_28
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(1 downto 0) => rd_pntr_ext(1 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_0\,
      S(0) => \gen_fwft.rdpp1_inst_n_1\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[1]_0\(0) => count_value_i(1),
      \gwdc.wr_data_count_i_reg[3]\(1 downto 0) => wr_pntr_ext(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_0,
      Q => \^almost_full\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_25,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\,
      O => prog_empty_i1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_5,
      Q => \^prog_empty\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => read_only,
      Q => read_only_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => write_only,
      Q => write_only_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => diff_pntr_pf_q(6),
      I1 => diff_pntr_pf_q(5),
      I2 => diff_pntr_pf_q(7),
      I3 => diff_pntr_pf_q(4),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\,
      O => prog_full_i216_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => diff_pntr_pf_q(3),
      I1 => diff_pntr_pf_q(1),
      I2 => diff_pntr_pf_q(8),
      I3 => diff_pntr_pf_q(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_7,
      Q => \^prog_full\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_10,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\
     port map (
      addra(7 downto 0) => wr_pntr_ext(7 downto 0),
      addrb(7 downto 0) => rd_pntr_ext(7 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(65 downto 0) => din(65 downto 0),
      dinb(65 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000",
      douta(65 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(65 downto 0),
      doutb(65 downto 0) => dout(65 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_10,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_2,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwack.wr_ack_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_3,
      Q => wr_ack,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(0),
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(1),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(2),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(3),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(4),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => wr_data_count(5),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => wr_data_count(6),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => wr_data_count(7),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => wr_data_count(8),
      R => xpm_fifo_rst_inst_n_2
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized12\
     port map (
      DI(0) => rdp_inst_n_1,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_10,
      Q(7 downto 0) => rd_pntr_ext(7 downto 0),
      S(3) => rdp_inst_n_11,
      S(2) => rdp_inst_n_12,
      S(1) => rdp_inst_n_13,
      S(0) => rdp_inst_n_14,
      almost_full => \^almost_full\,
      clr_full => clr_full,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[1]_0\(0) => rdp_inst_n_15,
      \count_value_i_reg[2]_0\(1) => rdp_inst_n_18,
      \count_value_i_reg[2]_0\(0) => rdp_inst_n_19,
      \count_value_i_reg[2]_1\(0) => rdp_inst_n_20,
      \count_value_i_reg[3]_0\(2) => rdp_inst_n_26,
      \count_value_i_reg[3]_0\(1) => rdp_inst_n_27,
      \count_value_i_reg[3]_0\(0) => rdp_inst_n_28,
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_21,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_22,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_23,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_24,
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_16,
      \count_value_i_reg[7]_1\(3) => rdp_inst_n_29,
      \count_value_i_reg[7]_1\(2) => rdp_inst_n_30,
      \count_value_i_reg[7]_1\(1) => rdp_inst_n_31,
      \count_value_i_reg[7]_1\(0) => rdp_inst_n_32,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(7) => wrpp2_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(6) => wrpp2_inst_n_1,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(5) => wrpp2_inst_n_2,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(4) => wrpp2_inst_n_3,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(3) => wrpp2_inst_n_4,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(2) => wrpp2_inst_n_5,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(1) => wrpp2_inst_n_6,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(0) => wrpp2_inst_n_7,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ => rdp_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ => xpm_fifo_rst_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_25,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(7) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(6) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(4) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(0) => wrpp1_inst_n_7,
      \grdc.rd_data_count_i_reg[8]\(8) => wrp_inst_n_1,
      \grdc.rd_data_count_i_reg[8]\(7 downto 0) => wr_pntr_ext(7 downto 0),
      \gwdc.wr_data_count_i_reg[3]\(0) => count_value_i(1),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized13\
     port map (
      Q(7) => rdpp1_inst_n_0,
      Q(6) => rdpp1_inst_n_1,
      Q(5) => rdpp1_inst_n_2,
      Q(4) => rdpp1_inst_n_3,
      Q(3) => rdpp1_inst_n_4,
      Q(2) => rdpp1_inst_n_5,
      Q(1) => rdpp1_inst_n_6,
      Q(0) => rdpp1_inst_n_7,
      \count_value_i_reg[0]_0\ => rdp_inst_n_10,
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_29
     port map (
      DI(0) => \p_1_in__0\,
      Q(0) => xpm_fifo_rst_inst_n_2,
      clr_full => clr_full,
      d_out_reg_0 => rst_d1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => rdp_inst_n_10,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\ => rst_d1_inst_n_7,
      \gof.overflow_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      prog_full_i216_in => prog_full_i216_in,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      read_only => read_only,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      write_only => write_only
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized12_30\
     port map (
      D(8 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(8 downto 0),
      DI(1) => rdp_inst_n_15,
      DI(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(8) => wrp_inst_n_1,
      Q(7 downto 0) => wr_pntr_ext(7 downto 0),
      S(2) => rdp_inst_n_20,
      S(1) => \gen_fwft.rdpp1_inst_n_0\,
      S(0) => \gen_fwft.rdpp1_inst_n_1\,
      \count_value_i_reg[5]_0\ => \^full\,
      \count_value_i_reg[6]_0\(7 downto 0) => diff_pntr_pe(7 downto 0),
      \count_value_i_reg[8]_0\(0) => xpm_fifo_rst_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_10,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(7) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(6) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(5) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(4) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_6,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(0) => \p_1_in__0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(3) => rdp_inst_n_26,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(2) => rdp_inst_n_27,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(1) => rdp_inst_n_28,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(0) => xpm_fifo_rst_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(3) => rdp_inst_n_29,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(2) => rdp_inst_n_30,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(1) => rdp_inst_n_31,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(0) => rdp_inst_n_32,
      \grdc.rd_data_count_i_reg[7]\(3) => rdp_inst_n_21,
      \grdc.rd_data_count_i_reg[7]\(2) => rdp_inst_n_22,
      \grdc.rd_data_count_i_reg[7]\(1) => rdp_inst_n_23,
      \grdc.rd_data_count_i_reg[7]\(0) => rdp_inst_n_24,
      \grdc.rd_data_count_i_reg[7]_0\(5 downto 0) => rd_pntr_ext(6 downto 1),
      \grdc.rd_data_count_i_reg[8]\(0) => rdp_inst_n_16,
      \gwdc.wr_data_count_i_reg[3]\(0) => count_value_i(1),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized13_31\
     port map (
      D(7 downto 0) => diff_pntr_pf_q0(8 downto 1),
      DI(0) => rdp_inst_n_1,
      Q(7) => wrpp1_inst_n_0,
      Q(6) => wrpp1_inst_n_1,
      Q(5) => wrpp1_inst_n_2,
      Q(4) => wrpp1_inst_n_3,
      Q(3) => wrpp1_inst_n_4,
      Q(2) => wrpp1_inst_n_5,
      Q(1) => wrpp1_inst_n_6,
      Q(0) => wrpp1_inst_n_7,
      S(3) => rdp_inst_n_11,
      S(2) => rdp_inst_n_12,
      S(1) => rdp_inst_n_13,
      S(0) => rdp_inst_n_14,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[5]_0\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(1) => rdp_inst_n_18,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(0) => rdp_inst_n_19,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\ => rdp_inst_n_10,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5 downto 0) => rd_pntr_ext(5 downto 0),
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized11\
     port map (
      Q(7) => wrpp2_inst_n_0,
      Q(6) => wrpp2_inst_n_1,
      Q(5) => wrpp2_inst_n_2,
      Q(4) => wrpp2_inst_n_3,
      Q(3) => wrpp2_inst_n_4,
      Q(2) => wrpp2_inst_n_5,
      Q(1) => wrpp2_inst_n_6,
      Q(0) => wrpp2_inst_n_7,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[5]_0\ => \^full\,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_32
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[7]\ => \^full\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0) => xpm_fifo_rst_inst_n_7,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => xpm_fifo_rst_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ => rdp_inst_n_10,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(0) => rd_pntr_ext(0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => xpm_fifo_rst_inst_n_5,
      \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0) => xpm_fifo_rst_inst_n_2,
      \guf.underflow_i_reg\ => \^empty\,
      prog_empty => \^prog_empty\,
      prog_empty_i1 => prog_empty_i1,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      read_only_q => read_only_q,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      write_only_q => write_only_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr is
  port (
    tstvect_fsync_d2 : out STD_LOGIC;
    cmnd_wr : out STD_LOGIC;
    p_58_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC;
    valid_frame_sync_d2 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    p_45_out : out STD_LOGIC;
    p_50_out : out STD_LOGIC;
    p_56_out : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    prmtr_update_complete : out STD_LOGIC;
    initial_frame : out STD_LOGIC;
    p_47_out : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_39_out : out STD_LOGIC;
    dma_err : out STD_LOGIC;
    \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_2_out : out STD_LOGIC;
    sts_tready_reg : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_0_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    decerr_i_reg_0 : in STD_LOGIC;
    slverr_i_reg_0 : in STD_LOGIC;
    interr_i_reg : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_46_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_reg : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    p_71_out : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_23_out : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    all_idle_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_78_out : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    \cmnds_queued_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : in STD_LOGIC;
    \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mask_fsync_out_i : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    \vsize_vid_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_frame_ptr_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \frmdly_vid_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cmnds_queued_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr is
  signal I_CMDSTS_n_1 : STD_LOGIC;
  signal I_CMDSTS_n_3 : STD_LOGIC;
  signal I_CMDSTS_n_6 : STD_LOGIC;
  signal I_SM_n_10 : STD_LOGIC;
  signal I_SM_n_11 : STD_LOGIC;
  signal I_SM_n_12 : STD_LOGIC;
  signal I_SM_n_13 : STD_LOGIC;
  signal I_SM_n_14 : STD_LOGIC;
  signal I_SM_n_15 : STD_LOGIC;
  signal I_SM_n_16 : STD_LOGIC;
  signal I_SM_n_17 : STD_LOGIC;
  signal I_SM_n_18 : STD_LOGIC;
  signal I_SM_n_19 : STD_LOGIC;
  signal I_SM_n_20 : STD_LOGIC;
  signal I_SM_n_21 : STD_LOGIC;
  signal I_SM_n_22 : STD_LOGIC;
  signal I_SM_n_23 : STD_LOGIC;
  signal I_SM_n_24 : STD_LOGIC;
  signal I_SM_n_25 : STD_LOGIC;
  signal I_SM_n_26 : STD_LOGIC;
  signal I_SM_n_27 : STD_LOGIC;
  signal I_SM_n_28 : STD_LOGIC;
  signal I_SM_n_29 : STD_LOGIC;
  signal I_SM_n_30 : STD_LOGIC;
  signal I_SM_n_31 : STD_LOGIC;
  signal I_SM_n_32 : STD_LOGIC;
  signal I_SM_n_33 : STD_LOGIC;
  signal I_SM_n_34 : STD_LOGIC;
  signal I_SM_n_35 : STD_LOGIC;
  signal I_SM_n_36 : STD_LOGIC;
  signal I_SM_n_37 : STD_LOGIC;
  signal I_SM_n_38 : STD_LOGIC;
  signal I_SM_n_39 : STD_LOGIC;
  signal I_SM_n_40 : STD_LOGIC;
  signal I_SM_n_41 : STD_LOGIC;
  signal I_SM_n_42 : STD_LOGIC;
  signal I_SM_n_43 : STD_LOGIC;
  signal I_SM_n_44 : STD_LOGIC;
  signal I_SM_n_45 : STD_LOGIC;
  signal I_SM_n_46 : STD_LOGIC;
  signal I_SM_n_47 : STD_LOGIC;
  signal I_SM_n_48 : STD_LOGIC;
  signal I_SM_n_49 : STD_LOGIC;
  signal I_SM_n_50 : STD_LOGIC;
  signal I_SM_n_51 : STD_LOGIC;
  signal I_SM_n_52 : STD_LOGIC;
  signal I_SM_n_53 : STD_LOGIC;
  signal I_SM_n_54 : STD_LOGIC;
  signal I_SM_n_55 : STD_LOGIC;
  signal I_SM_n_56 : STD_LOGIC;
  signal I_SM_n_57 : STD_LOGIC;
  signal I_SM_n_58 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg_n_0_[1]\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg_n_0_[2]\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg_n_0_[3]\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg_n_0_[4]\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_8_n_0\ : STD_LOGIC;
  signal \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal VIDEO_GENLOCK_I_n_0 : STD_LOGIC;
  signal VIDEO_GENLOCK_I_n_1 : STD_LOGIC;
  signal VIDEO_GENLOCK_I_n_4 : STD_LOGIC;
  signal VIDEO_GENLOCK_I_n_5 : STD_LOGIC;
  signal VIDEO_REG_I_n_16 : STD_LOGIC;
  signal VIDEO_REG_I_n_36 : STD_LOGIC;
  signal VIDEO_REG_I_n_37 : STD_LOGIC;
  signal VIDEO_REG_I_n_38 : STD_LOGIC;
  signal VIDEO_REG_I_n_39 : STD_LOGIC;
  signal VIDEO_REG_I_n_56 : STD_LOGIC;
  signal VIDEO_REG_I_n_57 : STD_LOGIC;
  signal VIDEO_REG_I_n_58 : STD_LOGIC;
  signal VIDEO_REG_I_n_59 : STD_LOGIC;
  signal VIDEO_REG_I_n_62 : STD_LOGIC;
  signal VIDEO_REG_I_n_63 : STD_LOGIC;
  signal VIDEO_REG_I_n_64 : STD_LOGIC;
  signal VIDEO_REG_I_n_65 : STD_LOGIC;
  signal VIDEO_REG_I_n_66 : STD_LOGIC;
  signal VIDEO_REG_I_n_67 : STD_LOGIC;
  signal VIDEO_REG_I_n_68 : STD_LOGIC;
  signal VIDEO_REG_I_n_69 : STD_LOGIC;
  signal VIDEO_REG_I_n_70 : STD_LOGIC;
  signal VIDEO_REG_I_n_71 : STD_LOGIC;
  signal VIDEO_REG_I_n_72 : STD_LOGIC;
  signal VIDEO_REG_I_n_73 : STD_LOGIC;
  signal VIDEO_REG_I_n_74 : STD_LOGIC;
  signal VIDEO_REG_I_n_75 : STD_LOGIC;
  signal VIDEO_REG_I_n_76 : STD_LOGIC;
  signal VIDEO_REG_I_n_77 : STD_LOGIC;
  signal VIDEO_REG_I_n_78 : STD_LOGIC;
  signal VIDEO_REG_I_n_79 : STD_LOGIC;
  signal VIDEO_REG_I_n_80 : STD_LOGIC;
  signal VIDEO_REG_I_n_81 : STD_LOGIC;
  signal VIDEO_REG_I_n_82 : STD_LOGIC;
  signal axis_data_available : STD_LOGIC;
  signal \^cmnd_wr\ : STD_LOGIC;
  signal crnt_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal crnt_start_address : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal dm_address : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dma_err\ : STD_LOGIC;
  signal \dmacntrl_ns0__3\ : STD_LOGIC;
  signal frame_sync_reg : STD_LOGIC;
  signal frmdly_vid : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^initial_frame\ : STD_LOGIC;
  signal initial_frame_i_1_n_0 : STD_LOGIC;
  signal load_new_addr : STD_LOGIC;
  signal num_fstore_minus1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^p_39_out\ : STD_LOGIC;
  signal \^p_47_out\ : STD_LOGIC;
  signal p_49_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_4_out : STD_LOGIC;
  signal \^p_56_out\ : STD_LOGIC;
  signal \^p_58_out\ : STD_LOGIC;
  signal slv_frame_ref_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal stop_i : STD_LOGIC;
  signal valid_frame_sync_d1 : STD_LOGIC;
  signal \^valid_frame_sync_d2\ : STD_LOGIC;
  signal zero_hsize_err : STD_LOGIC;
  signal zero_hsize_err0 : STD_LOGIC;
  signal zero_vsize_err : STD_LOGIC;
  signal zero_vsize_err1 : STD_LOGIC;
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
  \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) <= \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(4 downto 0);
  cmnd_wr <= \^cmnd_wr\;
  dma_err <= \^dma_err\;
  initial_frame <= \^initial_frame\;
  p_39_out <= \^p_39_out\;
  p_47_out <= \^p_47_out\;
  p_56_out <= \^p_56_out\;
  p_58_out <= \^p_58_out\;
  valid_frame_sync_d2 <= \^valid_frame_sync_d2\;
I_CMDSTS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if
     port map (
      D(48) => I_SM_n_10,
      D(47) => I_SM_n_11,
      D(46) => I_SM_n_12,
      D(45) => I_SM_n_13,
      D(44) => I_SM_n_14,
      D(43) => I_SM_n_15,
      D(42) => I_SM_n_16,
      D(41) => I_SM_n_17,
      D(40) => I_SM_n_18,
      D(39) => I_SM_n_19,
      D(38) => I_SM_n_20,
      D(37) => I_SM_n_21,
      D(36) => I_SM_n_22,
      D(35) => I_SM_n_23,
      D(34) => I_SM_n_24,
      D(33) => I_SM_n_25,
      D(32) => I_SM_n_26,
      D(31) => I_SM_n_27,
      D(30) => I_SM_n_28,
      D(29) => I_SM_n_29,
      D(28) => I_SM_n_30,
      D(27) => I_SM_n_31,
      D(26) => I_SM_n_32,
      D(25) => I_SM_n_33,
      D(24) => I_SM_n_34,
      D(23) => I_SM_n_35,
      D(22) => I_SM_n_36,
      D(21) => I_SM_n_37,
      D(20) => I_SM_n_38,
      D(19) => I_SM_n_39,
      D(18) => I_SM_n_40,
      D(17) => I_SM_n_41,
      D(16) => I_SM_n_42,
      D(15) => I_SM_n_43,
      D(14) => I_SM_n_44,
      D(13) => I_SM_n_45,
      D(12) => I_SM_n_46,
      D(11) => I_SM_n_47,
      D(10) => I_SM_n_48,
      D(9) => I_SM_n_49,
      D(8) => I_SM_n_50,
      D(7) => I_SM_n_51,
      D(6) => I_SM_n_52,
      D(5) => I_SM_n_53,
      D(4) => I_SM_n_54,
      D(3) => I_SM_n_55,
      D(2) => I_SM_n_56,
      D(1) => I_SM_n_57,
      D(0) => I_SM_n_58,
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[1]\(0) => \cmnds_queued_reg[0]\(0),
      SR(0) => SR(0),
      axis_data_available => axis_data_available,
      decerr_i_reg_0 => decerr_i_reg,
      decerr_i_reg_1 => decerr_i_reg_0,
      dma_decerr_reg => dma_decerr_reg,
      dma_slverr_reg => dma_slverr_reg,
      err_i_reg_0 => I_CMDSTS_n_3,
      err_i_reg_1 => \^dma_err\,
      frame_sync_reg => frame_sync_reg,
      interr_i_reg_0 => I_CMDSTS_n_1,
      interr_i_reg_1 => interr_i_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      p_0_in => p_0_in,
      p_78_out => p_78_out,
      \s_axis_cmd_tdata_reg[63]_0\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      s_axis_cmd_tvalid_reg_0 => \^p_56_out\,
      s_axis_cmd_tvalid_reg_1 => I_CMDSTS_n_6,
      s_axis_cmd_tvalid_reg_2 => \^cmnd_wr\,
      slverr_i_reg_0 => slverr_i_reg,
      slverr_i_reg_1 => slverr_i_reg_0,
      stop_i => stop_i,
      sts_tready_reg_0 => \^p_58_out\,
      sts_tready_reg_1 => sts_tready_reg,
      zero_hsize_err => zero_hsize_err,
      zero_vsize_err => zero_vsize_err
    );
I_SM: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm
     port map (
      CO(0) => VIDEO_REG_I_n_82,
      D(48) => I_SM_n_10,
      D(47) => I_SM_n_11,
      D(46) => I_SM_n_12,
      D(45) => I_SM_n_13,
      D(44) => I_SM_n_14,
      D(43) => I_SM_n_15,
      D(42) => I_SM_n_16,
      D(41) => I_SM_n_17,
      D(40) => I_SM_n_18,
      D(39) => I_SM_n_19,
      D(38) => I_SM_n_20,
      D(37) => I_SM_n_21,
      D(36) => I_SM_n_22,
      D(35) => I_SM_n_23,
      D(34) => I_SM_n_24,
      D(33) => I_SM_n_25,
      D(32) => I_SM_n_26,
      D(31) => I_SM_n_27,
      D(30) => I_SM_n_28,
      D(29) => I_SM_n_29,
      D(28) => I_SM_n_30,
      D(27) => I_SM_n_31,
      D(26) => I_SM_n_32,
      D(25) => I_SM_n_33,
      D(24) => I_SM_n_34,
      D(23) => I_SM_n_35,
      D(22) => I_SM_n_36,
      D(21) => I_SM_n_37,
      D(20) => I_SM_n_38,
      D(19) => I_SM_n_39,
      D(18) => I_SM_n_40,
      D(17) => I_SM_n_41,
      D(16) => I_SM_n_42,
      D(15) => I_SM_n_43,
      D(14) => I_SM_n_44,
      D(13) => I_SM_n_45,
      D(12) => I_SM_n_46,
      D(11) => I_SM_n_47,
      D(10) => I_SM_n_48,
      D(9) => I_SM_n_49,
      D(8) => I_SM_n_50,
      D(7) => I_SM_n_51,
      D(6) => I_SM_n_52,
      D(5) => I_SM_n_53,
      D(4) => I_SM_n_54,
      D(3) => I_SM_n_55,
      D(2) => I_SM_n_56,
      D(1) => I_SM_n_57,
      D(0) => I_SM_n_58,
      \FSM_sequential_dmacntrl_cs_reg[1]_0\ => I_CMDSTS_n_3,
      \FSM_sequential_dmacntrl_cs_reg[2]_0\ => I_CMDSTS_n_6,
      \GEN_FREE_RUN_MODE.frame_sync_out_reg\ => \^p_47_out\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\,
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(15 downto 0) => crnt_hsize(15 downto 0),
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ => \^cmnd_wr\,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\ => \^p_56_out\,
      Q(12 downto 1) => \^q\(11 downto 0),
      Q(0) => p_49_out(0),
      \VFLIP_DISABLE.dm_address_reg[15]_0\(15 downto 0) => dm_address(15 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]_1\(15) => VIDEO_REG_I_n_66,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(14) => VIDEO_REG_I_n_67,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(13) => VIDEO_REG_I_n_68,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(12) => VIDEO_REG_I_n_69,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(11) => VIDEO_REG_I_n_70,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(10) => VIDEO_REG_I_n_71,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(9) => VIDEO_REG_I_n_72,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(8) => VIDEO_REG_I_n_73,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(7) => VIDEO_REG_I_n_74,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(6) => VIDEO_REG_I_n_75,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(5) => VIDEO_REG_I_n_76,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(4) => VIDEO_REG_I_n_77,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(3) => VIDEO_REG_I_n_78,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(2) => VIDEO_REG_I_n_79,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(1) => VIDEO_REG_I_n_80,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(0) => VIDEO_REG_I_n_81,
      axis_data_available => axis_data_available,
      \cmnds_queued_reg[0]_0\(0) => \cmnds_queued_reg[0]\(0),
      \cmnds_queued_reg[0]_1\(0) => \cmnds_queued_reg[0]_0\(0),
      crnt_start_address(15 downto 0) => crnt_start_address(31 downto 16),
      dma_err => \^dma_err\,
      dma_interr_reg(0) => dma_interr_reg(0),
      dma_interr_reg_0 => I_CMDSTS_n_1,
      dma_interr_reg_1 => dma_interr_reg_0,
      \dmacntrl_ns0__3\ => \dmacntrl_ns0__3\,
      frame_sync_reg => frame_sync_reg,
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      p_0_in => p_0_in,
      p_24_out => p_24_out,
      p_2_out => p_2_out,
      p_39_out => \^p_39_out\,
      p_4_out => p_4_out,
      p_58_out => \^p_58_out\,
      p_72_out(0) => p_72_out(0),
      p_78_out => p_78_out,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      zero_hsize_err => zero_hsize_err,
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err => zero_vsize_err,
      zero_vsize_err1 => zero_vsize_err1
    );
I_STS_MNGR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr_57
     port map (
      all_idle_reg_0 => VIDEO_REG_I_n_16,
      datamover_idle => datamover_idle,
      datamover_idle_reg_0 => datamover_idle_reg,
      halted_set_i_reg_0 => all_idle_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_37_out => p_37_out,
      p_39_out => \^p_39_out\,
      p_71_out => p_71_out,
      p_72_out(0) => p_72_out(0),
      prmry_resetn_i_reg => prmry_resetn_i_reg
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => VIDEO_GENLOCK_I_n_1,
      Q => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg_n_0_[0]\,
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => VIDEO_REG_I_n_65,
      Q => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg_n_0_[1]\,
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => VIDEO_REG_I_n_64,
      Q => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg_n_0_[2]\,
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => VIDEO_REG_I_n_63,
      Q => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg_n_0_[3]\,
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => VIDEO_REG_I_n_62,
      Q => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg_n_0_[4]\,
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => VIDEO_REG_I_n_59,
      Q => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg_n_0_[1]\,
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => VIDEO_REG_I_n_58,
      Q => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg_n_0_[2]\,
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => VIDEO_REG_I_n_57,
      Q => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg_n_0_[3]\,
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => VIDEO_REG_I_n_56,
      Q => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg_n_0_[4]\,
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      Q => \SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(0),
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      Q => \SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(1),
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      Q => \SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(2),
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      Q => \SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(3),
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      Q => \SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4),
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B8888"
    )
        port map (
      I0 => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg_n_0_[0]\,
      I1 => p_3_out,
      I2 => VIDEO_GENLOCK_I_n_0,
      I3 => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      I4 => p_72_out(1),
      I5 => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(0),
      O => \SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0600"
    )
        port map (
      I0 => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      I1 => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      I2 => VIDEO_GENLOCK_I_n_0,
      I3 => p_72_out(1),
      I4 => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(1),
      O => \SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0\
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006AFFFF006A0000"
    )
        port map (
      I0 => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      I1 => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      I2 => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      I3 => VIDEO_GENLOCK_I_n_0,
      I4 => p_72_out(1),
      I5 => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(2),
      O => \SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0\
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0600"
    )
        port map (
      I0 => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      I1 => \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_8_n_0\,
      I2 => VIDEO_GENLOCK_I_n_0,
      I3 => p_72_out(1),
      I4 => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(3),
      O => \SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0\
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006AFFFF006A0000"
    )
        port map (
      I0 => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      I1 => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      I2 => \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_8_n_0\,
      I3 => VIDEO_GENLOCK_I_n_0,
      I4 => p_72_out(1),
      I5 => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(4),
      O => \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      I1 => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      I2 => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      O => \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_8_n_0\
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0),
      D => \SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\,
      Q => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      R => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\(0)
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0),
      D => VIDEO_REG_I_n_39,
      Q => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      R => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\(0)
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0),
      D => VIDEO_REG_I_n_38,
      Q => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      R => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\(0)
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0),
      D => VIDEO_REG_I_n_37,
      Q => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      R => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\(0)
    );
\SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0),
      D => VIDEO_REG_I_n_36,
      Q => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      R => \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\(0)
    );
\SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => slv_frame_ref_out(0),
      Q => \SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\(0),
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => slv_frame_ref_out(1),
      Q => \SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\(1),
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\(2),
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\(3),
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\(4),
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_4_out,
      Q => p_50_out,
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_46_out,
      Q => valid_frame_sync_d1,
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => valid_frame_sync_d1,
      Q => \^valid_frame_sync_d2\,
      R => p_0_in
    );
\SLAVE_MODE_FRAME_CNT.valid_frame_sync_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^valid_frame_sync_d2\,
      Q => p_45_out,
      R => p_0_in
    );
VIDEO_GENLOCK_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr
     port map (
      DI(1) => VIDEO_GENLOCK_I_n_4,
      DI(0) => VIDEO_GENLOCK_I_n_5,
      \GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[0]_0\ => VIDEO_GENLOCK_I_n_1,
      Q(4 downto 0) => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(4 downto 0),
      \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg[4]\(1 downto 0) => frmdly_vid(1 downto 0),
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\ => VIDEO_GENLOCK_I_n_0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_frame_ptr_out(2 downto 0) => mm2s_frame_ptr_out(2 downto 0),
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      num_fstore_minus1(0) => num_fstore_minus1(1),
      p_0_in => p_0_in,
      p_71_out => p_71_out,
      p_72_out(0) => p_72_out(1),
      s2mm_frame_ptr_out(2 downto 0) => s2mm_frame_ptr_out(2 downto 0),
      slv_frame_ref_out(1 downto 0) => slv_frame_ref_out(1 downto 0),
      valid_frame_sync_d2 => \^valid_frame_sync_d2\
    );
VIDEO_REG_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module_58
     port map (
      CO(0) => VIDEO_REG_I_n_82,
      D(0) => D(0),
      DI(1) => VIDEO_GENLOCK_I_n_4,
      DI(0) => VIDEO_GENLOCK_I_n_5,
      \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\(0) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\(0),
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ => \^p_47_out\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1\ => VIDEO_REG_I_n_16,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ => prmtr_update_complete,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1\ => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(15 downto 0) => crnt_start_address(31 downto 16),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(31 downto 0) => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(31 downto 0),
      \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0) => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0),
      \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]\(31 downto 0) => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]\(31 downto 0),
      Q(12 downto 1) => \^q\(11 downto 0),
      Q(0) => p_49_out(0),
      \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg[4]\(3) => VIDEO_REG_I_n_36,
      \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg[4]\(2) => VIDEO_REG_I_n_37,
      \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg[4]\(1) => VIDEO_REG_I_n_38,
      \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg[4]\(0) => VIDEO_REG_I_n_39,
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\ => \SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0\,
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\ => \SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0\,
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\ => \SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0\,
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(3) => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg_n_0_[4]\,
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(2) => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg_n_0_[3]\,
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(1) => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg_n_0_[2]\,
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(0) => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_lesr_reg_n_0_[1]\,
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(3) => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg_n_0_[4]\,
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(2) => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg_n_0_[3]\,
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(1) => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg_n_0_[2]\,
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(0) => \SLAVE_MODE_FRAME_CNT.GEN_FSTORE_GRTR_ONE.reg_frame_number_grtr_reg_n_0_[1]\,
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\ => \SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\,
      SR(0) => SR(0),
      \VFLIP_DISABLE.dm_address[3]_i_9\(1 downto 0) => \^slave_mode_frame_cnt.frame_number_i_reg[4]_0\(1 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0) => dm_address(15 downto 0),
      all_idle_reg => all_idle_reg,
      dma_err => \^dma_err\,
      \dmacntrl_ns0__3\ => \dmacntrl_ns0__3\,
      frame_sync_reg => frame_sync_reg,
      \frmdly_vid_reg[1]\(1 downto 0) => frmdly_vid(1 downto 0),
      \frmdly_vid_reg[2]\(3) => VIDEO_REG_I_n_62,
      \frmdly_vid_reg[2]\(2) => VIDEO_REG_I_n_63,
      \frmdly_vid_reg[2]\(1) => VIDEO_REG_I_n_64,
      \frmdly_vid_reg[2]\(0) => VIDEO_REG_I_n_65,
      \frmdly_vid_reg[3]\(3) => VIDEO_REG_I_n_56,
      \frmdly_vid_reg[3]\(2) => VIDEO_REG_I_n_57,
      \frmdly_vid_reg[3]\(1) => VIDEO_REG_I_n_58,
      \frmdly_vid_reg[3]\(0) => VIDEO_REG_I_n_59,
      \frmdly_vid_reg[4]\(4 downto 0) => \frmdly_vid_reg[4]\(4 downto 0),
      \hsize_vid_reg[15]\(15 downto 0) => crnt_hsize(15 downto 0),
      \hsize_vid_reg[15]_0\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_39_out => \^p_39_out\,
      p_3_out => p_3_out,
      p_68_out => p_68_out,
      p_71_out => p_71_out,
      p_72_out(0) => p_72_out(0),
      p_78_out => p_78_out,
      slv_frame_ref_out(1 downto 0) => slv_frame_ref_out(1 downto 0),
      \stride_vid_reg[15]\(15) => VIDEO_REG_I_n_66,
      \stride_vid_reg[15]\(14) => VIDEO_REG_I_n_67,
      \stride_vid_reg[15]\(13) => VIDEO_REG_I_n_68,
      \stride_vid_reg[15]\(12) => VIDEO_REG_I_n_69,
      \stride_vid_reg[15]\(11) => VIDEO_REG_I_n_70,
      \stride_vid_reg[15]\(10) => VIDEO_REG_I_n_71,
      \stride_vid_reg[15]\(9) => VIDEO_REG_I_n_72,
      \stride_vid_reg[15]\(8) => VIDEO_REG_I_n_73,
      \stride_vid_reg[15]\(7) => VIDEO_REG_I_n_74,
      \stride_vid_reg[15]\(6) => VIDEO_REG_I_n_75,
      \stride_vid_reg[15]\(5) => VIDEO_REG_I_n_76,
      \stride_vid_reg[15]\(4) => VIDEO_REG_I_n_77,
      \stride_vid_reg[15]\(3) => VIDEO_REG_I_n_78,
      \stride_vid_reg[15]\(2) => VIDEO_REG_I_n_79,
      \stride_vid_reg[15]\(1) => VIDEO_REG_I_n_80,
      \stride_vid_reg[15]\(0) => VIDEO_REG_I_n_81,
      \stride_vid_reg[15]_0\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      \vsize_vid_reg[12]\(12 downto 0) => \vsize_vid_reg[12]\(12 downto 0),
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err1 => zero_vsize_err1
    );
initial_frame_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^initial_frame\,
      I1 => p_24_out,
      I2 => mm2s_prmry_resetn,
      I3 => p_71_out,
      O => initial_frame_i_1_n_0
    );
initial_frame_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => initial_frame_i_1_n_0,
      Q => \^initial_frame\,
      R => '0'
    );
\num_fstore_minus1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => num_fstore_minus1(1),
      R => p_0_in
    );
stop_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => stop_i,
      Q => p_36_out,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr__parameterized0\ is
  port (
    drop_fsync_d_pulse_gen_fsize_less_err_d1 : out STD_LOGIC;
    fsize_mismatch_err_s1 : out STD_LOGIC;
    cmnd_wr : out STD_LOGIC;
    m_axis_s2mm_sts_tready : out STD_LOGIC;
    lsize_mismatch_err : out STD_LOGIC;
    lsize_more_mismatch_err : out STD_LOGIC;
    valid_frame_sync_d2 : out STD_LOGIC;
    s2mm_valid_frame_sync : out STD_LOGIC;
    s2mm_stop : out STD_LOGIC;
    s2mm_tstvect_fsync : out STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    prmtr_update_complete : out STD_LOGIC;
    s2mm_valid_video_prmtrs : out STD_LOGIC;
    initial_frame : out STD_LOGIC;
    halt_i0 : out STD_LOGIC;
    s2mm_fsize_mismatch_err : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg\ : out STD_LOGIC;
    halted_set_i_reg : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\ : out STD_LOGIC;
    fsize_err_to_dm_halt_flag_ored : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    s2mm_fsize_mismatch_err_flag : out STD_LOGIC;
    dma_err : out STD_LOGIC;
    s2mm_ftchcmdsts_idle : out STD_LOGIC;
    s2mm_dma_interr_set : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[2]_0\ : out STD_LOGIC;
    repeat_frame : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \hsize_vid_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : out STD_LOGIC;
    sts_tready_reg : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\ : in STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    regdir_idle_i1 : in STD_LOGIC;
    s2mm_dmac2cdc_fsync_out : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    frame_sync_aligned : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    decerr_i_reg_0 : in STD_LOGIC;
    slverr_i_reg_0 : in STD_LOGIC;
    interr_i_reg : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s2mm_valid_frame_sync_cmb : in STD_LOGIC;
    stop_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_reg : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : in STD_LOGIC;
    initial_frame_reg_0 : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    run_stop_d1 : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    s2mm_vid2cdc_packet_sof : in STD_LOGIC;
    ch2_irqthresh_decr_mask_sig : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\ : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 0 to 0 );
    fsize_err_to_dm_halt_flag : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0\ : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s_fsync_d1 : in STD_LOGIC;
    s_fsync_d2 : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[2]\ : in STD_LOGIC;
    s2mm_fsize_more_or_sof_late_s : in STD_LOGIC;
    \cmnds_queued_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mask_fsync_out_i : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ : in STD_LOGIC;
    \vsize_vid_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \hsize_vid_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmnds_queued_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr__parameterized0\ : entity is "axi_vdma_mngr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr__parameterized0\ is
  signal I_CMDSTS_n_1 : STD_LOGIC;
  signal I_SM_n_12 : STD_LOGIC;
  signal I_SM_n_13 : STD_LOGIC;
  signal I_SM_n_14 : STD_LOGIC;
  signal I_SM_n_15 : STD_LOGIC;
  signal I_SM_n_16 : STD_LOGIC;
  signal I_SM_n_17 : STD_LOGIC;
  signal I_SM_n_18 : STD_LOGIC;
  signal I_SM_n_23 : STD_LOGIC;
  signal I_SM_n_25 : STD_LOGIC;
  signal I_SM_n_26 : STD_LOGIC;
  signal I_SM_n_27 : STD_LOGIC;
  signal I_SM_n_28 : STD_LOGIC;
  signal I_SM_n_29 : STD_LOGIC;
  signal I_SM_n_30 : STD_LOGIC;
  signal I_SM_n_31 : STD_LOGIC;
  signal I_SM_n_32 : STD_LOGIC;
  signal I_SM_n_33 : STD_LOGIC;
  signal I_SM_n_34 : STD_LOGIC;
  signal I_SM_n_35 : STD_LOGIC;
  signal I_SM_n_36 : STD_LOGIC;
  signal I_SM_n_37 : STD_LOGIC;
  signal I_SM_n_38 : STD_LOGIC;
  signal I_SM_n_39 : STD_LOGIC;
  signal I_SM_n_40 : STD_LOGIC;
  signal I_SM_n_41 : STD_LOGIC;
  signal I_SM_n_42 : STD_LOGIC;
  signal I_SM_n_43 : STD_LOGIC;
  signal I_SM_n_44 : STD_LOGIC;
  signal I_SM_n_45 : STD_LOGIC;
  signal I_SM_n_46 : STD_LOGIC;
  signal I_SM_n_47 : STD_LOGIC;
  signal I_SM_n_48 : STD_LOGIC;
  signal I_SM_n_49 : STD_LOGIC;
  signal I_SM_n_50 : STD_LOGIC;
  signal I_SM_n_51 : STD_LOGIC;
  signal I_SM_n_52 : STD_LOGIC;
  signal I_SM_n_53 : STD_LOGIC;
  signal I_SM_n_54 : STD_LOGIC;
  signal I_SM_n_55 : STD_LOGIC;
  signal I_SM_n_56 : STD_LOGIC;
  signal I_SM_n_57 : STD_LOGIC;
  signal I_SM_n_58 : STD_LOGIC;
  signal I_SM_n_59 : STD_LOGIC;
  signal I_SM_n_60 : STD_LOGIC;
  signal I_SM_n_61 : STD_LOGIC;
  signal I_SM_n_62 : STD_LOGIC;
  signal I_SM_n_63 : STD_LOGIC;
  signal I_SM_n_64 : STD_LOGIC;
  signal I_SM_n_65 : STD_LOGIC;
  signal I_SM_n_66 : STD_LOGIC;
  signal I_SM_n_67 : STD_LOGIC;
  signal I_SM_n_68 : STD_LOGIC;
  signal I_SM_n_69 : STD_LOGIC;
  signal I_SM_n_70 : STD_LOGIC;
  signal I_SM_n_71 : STD_LOGIC;
  signal I_SM_n_72 : STD_LOGIC;
  signal I_SM_n_73 : STD_LOGIC;
  signal I_SM_n_74 : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal VIDEO_GENLOCK_I_n_2 : STD_LOGIC;
  signal VIDEO_REG_I_n_50 : STD_LOGIC;
  signal VIDEO_REG_I_n_53 : STD_LOGIC;
  signal VIDEO_REG_I_n_55 : STD_LOGIC;
  signal VIDEO_REG_I_n_56 : STD_LOGIC;
  signal VIDEO_REG_I_n_57 : STD_LOGIC;
  signal VIDEO_REG_I_n_58 : STD_LOGIC;
  signal VIDEO_REG_I_n_59 : STD_LOGIC;
  signal VIDEO_REG_I_n_60 : STD_LOGIC;
  signal VIDEO_REG_I_n_61 : STD_LOGIC;
  signal VIDEO_REG_I_n_62 : STD_LOGIC;
  signal VIDEO_REG_I_n_63 : STD_LOGIC;
  signal VIDEO_REG_I_n_64 : STD_LOGIC;
  signal VIDEO_REG_I_n_65 : STD_LOGIC;
  signal VIDEO_REG_I_n_66 : STD_LOGIC;
  signal VIDEO_REG_I_n_67 : STD_LOGIC;
  signal VIDEO_REG_I_n_68 : STD_LOGIC;
  signal VIDEO_REG_I_n_69 : STD_LOGIC;
  signal VIDEO_REG_I_n_70 : STD_LOGIC;
  signal VIDEO_REG_I_n_71 : STD_LOGIC;
  signal \^cmnd_wr\ : STD_LOGIC;
  signal crnt_hsize : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal crnt_start_address : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \^datamover_idle\ : STD_LOGIC;
  signal dm_address : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dma_err\ : STD_LOGIC;
  signal flag_to_repeat_after_fsize_less_err : STD_LOGIC;
  signal halted_set_i0 : STD_LOGIC;
  signal \^hsize_vid_reg[15]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal load_new_addr : STD_LOGIC;
  signal \^lsize_mismatch_err\ : STD_LOGIC;
  signal \^lsize_more_mismatch_err\ : STD_LOGIC;
  signal \^m_axis_s2mm_sts_tready\ : STD_LOGIC;
  signal mstr_reverse_order : STD_LOGIC;
  signal num_fstore_minus1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_10_out : STD_LOGIC;
  signal \^repeat_frame\ : STD_LOGIC;
  signal repeat_frame_nmbr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^s2mm_stop\ : STD_LOGIC;
  signal \^s2mm_tstvect_fsync\ : STD_LOGIC;
  signal \^s2mm_valid_video_prmtrs\ : STD_LOGIC;
  signal \^s_axis_s2mm_cmd_tvalid\ : STD_LOGIC;
  signal s_h_frame_number : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tstvect_fsync_d2 : STD_LOGIC;
  signal valid_frame_sync_d1 : STD_LOGIC;
  signal \^valid_frame_sync_d2\ : STD_LOGIC;
  signal \^vsize_vid_reg[12]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal zero_hsize_err : STD_LOGIC;
  signal zero_vsize_err : STD_LOGIC;
  signal zero_vsize_err0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7\ : label is "soft_lutpair117";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  cmnd_wr <= \^cmnd_wr\;
  datamover_idle <= \^datamover_idle\;
  dma_err <= \^dma_err\;
  \hsize_vid_reg[15]\(12 downto 0) <= \^hsize_vid_reg[15]\(12 downto 0);
  lsize_mismatch_err <= \^lsize_mismatch_err\;
  lsize_more_mismatch_err <= \^lsize_more_mismatch_err\;
  m_axis_s2mm_sts_tready <= \^m_axis_s2mm_sts_tready\;
  repeat_frame <= \^repeat_frame\;
  s2mm_stop <= \^s2mm_stop\;
  s2mm_tstvect_fsync <= \^s2mm_tstvect_fsync\;
  s2mm_valid_video_prmtrs <= \^s2mm_valid_video_prmtrs\;
  s_axis_s2mm_cmd_tvalid <= \^s_axis_s2mm_cmd_tvalid\;
  valid_frame_sync_d2 <= \^valid_frame_sync_d2\;
  \vsize_vid_reg[12]\(12 downto 0) <= \^vsize_vid_reg[12]\(12 downto 0);
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]_0\(0),
      D => \^q\(0),
      Q => s_h_frame_number(0),
      R => regdir_idle_i1
    );
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]_0\(0),
      D => \^q\(1),
      Q => s_h_frame_number(1),
      R => regdir_idle_i1
    );
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]_0\(0),
      D => \^q\(2),
      Q => s_h_frame_number(2),
      R => regdir_idle_i1
    );
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]_0\(0),
      D => \^q\(3),
      Q => s_h_frame_number(3),
      R => regdir_idle_i1
    );
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]_0\(0),
      D => \^q\(4),
      Q => s_h_frame_number(4),
      R => regdir_idle_i1
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^s2mm_tstvect_fsync\,
      I1 => ch2_irqthresh_decr_mask_sig,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\,
      O => \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0\(0)
    );
I_CMDSTS: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if__parameterized0\
     port map (
      D(48) => I_SM_n_25,
      D(47) => I_SM_n_26,
      D(46) => I_SM_n_27,
      D(45) => I_SM_n_28,
      D(44) => I_SM_n_29,
      D(43) => I_SM_n_30,
      D(42) => I_SM_n_31,
      D(41) => I_SM_n_32,
      D(40) => I_SM_n_33,
      D(39) => I_SM_n_34,
      D(38) => I_SM_n_35,
      D(37) => I_SM_n_36,
      D(36) => I_SM_n_37,
      D(35) => I_SM_n_38,
      D(34) => I_SM_n_39,
      D(33) => I_SM_n_40,
      D(32) => I_SM_n_41,
      D(31) => I_SM_n_42,
      D(30) => I_SM_n_43,
      D(29) => I_SM_n_44,
      D(28) => I_SM_n_45,
      D(27) => I_SM_n_46,
      D(26) => I_SM_n_47,
      D(25) => I_SM_n_48,
      D(24) => I_SM_n_49,
      D(23) => I_SM_n_50,
      D(22) => I_SM_n_51,
      D(21) => I_SM_n_52,
      D(20) => I_SM_n_53,
      D(19) => I_SM_n_54,
      D(18) => I_SM_n_55,
      D(17) => I_SM_n_56,
      D(16) => I_SM_n_57,
      D(15) => I_SM_n_58,
      D(14) => I_SM_n_59,
      D(13) => I_SM_n_60,
      D(12) => I_SM_n_61,
      D(11) => I_SM_n_62,
      D(10) => I_SM_n_63,
      D(9) => I_SM_n_64,
      D(8) => I_SM_n_65,
      D(7) => I_SM_n_66,
      D(6) => I_SM_n_67,
      D(5) => I_SM_n_68,
      D(4) => I_SM_n_69,
      D(3) => I_SM_n_70,
      D(2) => I_SM_n_71,
      D(1) => I_SM_n_72,
      D(0) => I_SM_n_73,
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[1]\(0) => \cmnds_queued_reg[0]\(0),
      SR(0) => SR(0),
      decerr_i_reg_0 => decerr_i_reg,
      decerr_i_reg_1 => decerr_i_reg_0,
      dma_decerr_reg => dma_decerr_reg,
      dma_slverr_reg => dma_slverr_reg,
      err_i_reg_0 => \^dma_err\,
      interr_i_reg_0 => I_CMDSTS_n_1,
      interr_i_reg_1 => interr_i_reg,
      lsize_mismatch_err => \^lsize_mismatch_err\,
      lsize_more_mismatch_err => \^lsize_more_mismatch_err\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      p_12_out => p_12_out,
      p_9_out => p_9_out,
      regdir_idle_i1 => regdir_idle_i1,
      \s_axis_cmd_tdata_reg[63]_0\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      s_axis_cmd_tvalid_reg_0 => \^s_axis_s2mm_cmd_tvalid\,
      s_axis_cmd_tvalid_reg_1 => \^cmnd_wr\,
      slverr_i_reg_0 => slverr_i_reg,
      slverr_i_reg_1 => slverr_i_reg_0,
      sts_tready_reg_0 => \^m_axis_s2mm_sts_tready\,
      sts_tready_reg_1 => sts_tready_reg,
      zero_hsize_err => zero_hsize_err,
      zero_vsize_err => zero_vsize_err
    );
I_SM: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm__parameterized0\
     port map (
      CO(0) => VIDEO_REG_I_n_71,
      D(4) => I_SM_n_14,
      D(3) => I_SM_n_15,
      D(2) => I_SM_n_16,
      D(1) => I_SM_n_17,
      D(0) => I_SM_n_18,
      E(0) => I_SM_n_13,
      \FSM_sequential_dmacntrl_cs_reg[2]_0\ => \FSM_sequential_dmacntrl_cs_reg[2]\,
      \FSM_sequential_dmacntrl_cs_reg[2]_1\ => \^s2mm_valid_video_prmtrs\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \^dma_err\,
      \GENLOCK_FOR_MASTER.mstr_reverse_order_reg\ => I_SM_n_23,
      \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\ => VIDEO_GENLOCK_I_n_2,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\ => drop_fsync_d_pulse_gen_fsize_less_err_d1,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1\ => s2mm_fsize_mismatch_err,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_2\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_3\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0\ => s2mm_fsize_mismatch_err_flag,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0\ => fsize_mismatch_err_s1,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1\ => \^s2mm_tstvect_fsync\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\,
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(15 downto 3) => \^hsize_vid_reg[15]\(12 downto 0),
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(2 downto 0) => crnt_hsize(2 downto 0),
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ => \^cmnd_wr\,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(48) => I_SM_n_25,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(47) => I_SM_n_26,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(46) => I_SM_n_27,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(45) => I_SM_n_28,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(44) => I_SM_n_29,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(43) => I_SM_n_30,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(42) => I_SM_n_31,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(41) => I_SM_n_32,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(40) => I_SM_n_33,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(39) => I_SM_n_34,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(38) => I_SM_n_35,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(37) => I_SM_n_36,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(36) => I_SM_n_37,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(35) => I_SM_n_38,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(34) => I_SM_n_39,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(33) => I_SM_n_40,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(32) => I_SM_n_41,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(31) => I_SM_n_42,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(30) => I_SM_n_43,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(29) => I_SM_n_44,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(28) => I_SM_n_45,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(27) => I_SM_n_46,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(26) => I_SM_n_47,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(25) => I_SM_n_48,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(24) => I_SM_n_49,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(23) => I_SM_n_50,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(22) => I_SM_n_51,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(21) => I_SM_n_52,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(20) => I_SM_n_53,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(19) => I_SM_n_54,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(18) => I_SM_n_55,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(17) => I_SM_n_56,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(16) => I_SM_n_57,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(15) => I_SM_n_58,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(14) => I_SM_n_59,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(13) => I_SM_n_60,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(12) => I_SM_n_61,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(11) => I_SM_n_62,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(10) => I_SM_n_63,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(9) => I_SM_n_64,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(8) => I_SM_n_65,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(7) => I_SM_n_66,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(6) => I_SM_n_67,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(5) => I_SM_n_68,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(4) => I_SM_n_69,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(3) => I_SM_n_70,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(2) => I_SM_n_71,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(1) => I_SM_n_72,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(0) => I_SM_n_73,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2\ => \^s_axis_s2mm_cmd_tvalid\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0\,
      \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\ => I_SM_n_12,
      \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg_0\ => \^valid_frame_sync_d2\,
      \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(4 downto 0) => s_h_frame_number(4 downto 0),
      \MASTER_MODE_FRAME_CNT.repeat_frame_reg\ => I_SM_n_74,
      \MASTER_MODE_FRAME_CNT.repeat_frame_reg_0\ => \^repeat_frame\,
      Q(4 downto 0) => \^q\(4 downto 0),
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ => I_CMDSTS_n_1,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\(0) => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\(0),
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1\ => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\,
      SR(0) => SR(0),
      \VFLIP_DISABLE.dm_address_reg[15]_0\(15 downto 0) => dm_address(15 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]_1\(15) => VIDEO_REG_I_n_55,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(14) => VIDEO_REG_I_n_56,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(13) => VIDEO_REG_I_n_57,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(12) => VIDEO_REG_I_n_58,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(11) => VIDEO_REG_I_n_59,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(10) => VIDEO_REG_I_n_60,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(9) => VIDEO_REG_I_n_61,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(8) => VIDEO_REG_I_n_62,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(7) => VIDEO_REG_I_n_63,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(6) => VIDEO_REG_I_n_64,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(5) => VIDEO_REG_I_n_65,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(4) => VIDEO_REG_I_n_66,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(3) => VIDEO_REG_I_n_67,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(2) => VIDEO_REG_I_n_68,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(1) => VIDEO_REG_I_n_69,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(0) => VIDEO_REG_I_n_70,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_irqthresh_decr_mask_sig => ch2_irqthresh_decr_mask_sig,
      \cmnds_queued_reg[0]_0\(0) => \cmnds_queued_reg[0]\(0),
      \cmnds_queued_reg[7]_0\(0) => \cmnds_queued_reg[7]\(0),
      crnt_start_address(15 downto 0) => crnt_start_address(31 downto 16),
      datamover_idle => \^datamover_idle\,
      drop_fsync_d_pulse_gen_fsize_less_err => drop_fsync_d_pulse_gen_fsize_less_err,
      flag_to_repeat_after_fsize_less_err => flag_to_repeat_after_fsize_less_err,
      frame_sync_aligned => frame_sync_aligned,
      fsize_err_to_dm_halt_flag => fsize_err_to_dm_halt_flag,
      fsize_err_to_dm_halt_flag_ored => fsize_err_to_dm_halt_flag_ored,
      halt_i0 => halt_i0,
      halted_set_i0 => halted_set_i0,
      load_new_addr => load_new_addr,
      lsize_mismatch_err => \^lsize_mismatch_err\,
      lsize_more_mismatch_err => \^lsize_more_mismatch_err\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => \^m_axis_s2mm_sts_tready\,
      mstr_reverse_order => mstr_reverse_order,
      \out\ => \out\,
      p_3_out => p_3_out,
      regdir_idle_i1 => regdir_idle_i1,
      run_stop_d1 => run_stop_d1,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(0),
      s2mm_dma_interr_set => s2mm_dma_interr_set,
      s2mm_dmac2cdc_fsync_out => s2mm_dmac2cdc_fsync_out,
      s2mm_dmacr(1 downto 0) => s2mm_dmacr(1 downto 0),
      s2mm_fsize_more_or_sof_late_s => s2mm_fsize_more_or_sof_late_s,
      s2mm_ftchcmdsts_idle => s2mm_ftchcmdsts_idle,
      s2mm_halt => s2mm_halt,
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_stop => \^s2mm_stop\,
      s2mm_vid2cdc_packet_sof => s2mm_vid2cdc_packet_sof,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      soft_reset_d1 => soft_reset_d1,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      \vert_count_reg[12]_0\(12 downto 0) => \^vsize_vid_reg[12]\(12 downto 0),
      zero_hsize_err => zero_hsize_err,
      zero_hsize_err_reg_0 => VIDEO_REG_I_n_50,
      zero_vsize_err => zero_vsize_err,
      zero_vsize_err0 => zero_vsize_err0
    );
I_STS_MNGR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr
     port map (
      datamover_idle => \^datamover_idle\,
      datamover_idle_reg_0 => datamover_idle_reg,
      halted_set_i0 => halted_set_i0,
      halted_set_i_reg_0 => halted_set_i_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      regdir_idle_i1 => regdir_idle_i1,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_dmasr(0) => s2mm_dmasr(0)
    );
\MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_SM_n_12,
      Q => flag_to_repeat_after_fsize_less_err,
      R => '0'
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^q\(0),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(0),
      R => regdir_idle_i1
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^q\(1),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(1),
      R => regdir_idle_i1
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^q\(2),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(2),
      R => regdir_idle_i1
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^q\(3),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(3),
      R => regdir_idle_i1
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^q\(4),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4),
      R => regdir_idle_i1
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1010000F101"
    )
        port map (
      I0 => VIDEO_GENLOCK_I_n_2,
      I1 => \^q\(0),
      I2 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\,
      I3 => repeat_frame_nmbr(0),
      I4 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\,
      I5 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(0),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB888"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(1),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\,
      I2 => repeat_frame_nmbr(1),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080BF80BF8080"
    )
        port map (
      I0 => repeat_frame_nmbr(2),
      I1 => s2mm_dmacr(2),
      I2 => \^repeat_frame\,
      I3 => VIDEO_GENLOCK_I_n_2,
      I4 => \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_3_n_0\,
      I5 => \^q\(2),
      O => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[2]_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_3_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB888"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(2),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\,
      I2 => repeat_frame_nmbr(3),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\,
      I4 => \^q\(3),
      I5 => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0\,
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(3),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\,
      I2 => repeat_frame_nmbr(4),
      I3 => s2mm_dmacr(2),
      I4 => \^repeat_frame\,
      I5 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7_n_0\,
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valid_frame_sync_d2\,
      I1 => s2mm_dmacr(1),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => VIDEO_REG_I_n_53,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => VIDEO_REG_I_n_53,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => VIDEO_REG_I_n_53,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]_0\(0),
      Q => \^q\(2),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => VIDEO_REG_I_n_53,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => VIDEO_REG_I_n_53,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\,
      Q => \^q\(4),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => flag_to_repeat_after_fsize_less_err,
      I1 => \^valid_frame_sync_d2\,
      I2 => \out\,
      O => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_SM_n_13,
      D => I_SM_n_18,
      Q => repeat_frame_nmbr(0),
      R => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_SM_n_13,
      D => I_SM_n_17,
      Q => repeat_frame_nmbr(1),
      R => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_SM_n_13,
      D => I_SM_n_16,
      Q => repeat_frame_nmbr(2),
      R => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_SM_n_13,
      D => I_SM_n_15,
      Q => repeat_frame_nmbr(3),
      R => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_SM_n_13,
      D => I_SM_n_14,
      Q => repeat_frame_nmbr(4),
      R => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_SM_n_74,
      Q => \^repeat_frame\,
      R => '0'
    );
\MASTER_MODE_FRAME_CNT.tstvect_fsync_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_10_out,
      Q => \^s2mm_tstvect_fsync\,
      R => regdir_idle_i1
    );
\MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_valid_frame_sync_cmb,
      Q => valid_frame_sync_d1,
      R => regdir_idle_i1
    );
\MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => valid_frame_sync_d1,
      Q => \^valid_frame_sync_d2\,
      R => regdir_idle_i1
    );
VIDEO_GENLOCK_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr__parameterized0\
     port map (
      \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\ => I_SM_n_23,
      \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\ => \^valid_frame_sync_d2\,
      Q(4 downto 0) => \^q\(4 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mstr_reverse_order => mstr_reverse_order,
      num_fstore_minus1(0) => num_fstore_minus1(1),
      \num_fstore_minus1_reg[1]\ => VIDEO_GENLOCK_I_n_2,
      regdir_idle_i1 => regdir_idle_i1,
      s2mm_frame_ptr_out(2 downto 0) => s2mm_frame_ptr_out(2 downto 0),
      s2mm_valid_frame_sync => s2mm_valid_frame_sync
    );
VIDEO_REG_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module
     port map (
      CO(0) => VIDEO_REG_I_n_71,
      D(0) => D(0),
      E(0) => VIDEO_REG_I_n_53,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ => \^s2mm_valid_video_prmtrs\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1\ => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]\(0) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]\(0),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(15 downto 0) => crnt_start_address(31 downto 16),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0\(31 downto 0) => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(31 downto 0),
      \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0) => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0),
      \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]\(31 downto 0) => \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]\(31 downto 0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\ => \^valid_frame_sync_d2\,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ => VIDEO_GENLOCK_I_n_2,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\ => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\,
      Q(1 downto 0) => \^q\(1 downto 0),
      S(0) => S(0),
      \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0) => dm_address(15 downto 0),
      flag_to_repeat_after_fsize_less_err => flag_to_repeat_after_fsize_less_err,
      \hsize_vid_reg[15]\(15 downto 3) => \^hsize_vid_reg[15]\(12 downto 0),
      \hsize_vid_reg[15]\(2 downto 0) => crnt_hsize(2 downto 0),
      \hsize_vid_reg[15]_0\(15 downto 0) => \hsize_vid_reg[15]_0\(15 downto 0),
      \hsize_vid_reg[2]\(0) => \hsize_vid_reg[2]\(0),
      \hsize_vid_reg[9]\ => VIDEO_REG_I_n_50,
      load_new_addr => load_new_addr,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      \out\ => \out\,
      p_10_out => p_10_out,
      prmtr_update_complete => prmtr_update_complete,
      regdir_idle_i1 => regdir_idle_i1,
      s2mm_dmac2cdc_fsync_out => s2mm_dmac2cdc_fsync_out,
      s2mm_dmacr(0) => s2mm_dmacr(1),
      s2mm_dmasr(0) => s2mm_dmasr(0),
      s_fsync_d1 => s_fsync_d1,
      s_fsync_d2 => s_fsync_d2,
      \stride_vid_reg[15]\(15) => VIDEO_REG_I_n_55,
      \stride_vid_reg[15]\(14) => VIDEO_REG_I_n_56,
      \stride_vid_reg[15]\(13) => VIDEO_REG_I_n_57,
      \stride_vid_reg[15]\(12) => VIDEO_REG_I_n_58,
      \stride_vid_reg[15]\(11) => VIDEO_REG_I_n_59,
      \stride_vid_reg[15]\(10) => VIDEO_REG_I_n_60,
      \stride_vid_reg[15]\(9) => VIDEO_REG_I_n_61,
      \stride_vid_reg[15]\(8) => VIDEO_REG_I_n_62,
      \stride_vid_reg[15]\(7) => VIDEO_REG_I_n_63,
      \stride_vid_reg[15]\(6) => VIDEO_REG_I_n_64,
      \stride_vid_reg[15]\(5) => VIDEO_REG_I_n_65,
      \stride_vid_reg[15]\(4) => VIDEO_REG_I_n_66,
      \stride_vid_reg[15]\(3) => VIDEO_REG_I_n_67,
      \stride_vid_reg[15]\(2) => VIDEO_REG_I_n_68,
      \stride_vid_reg[15]\(1) => VIDEO_REG_I_n_69,
      \stride_vid_reg[15]\(0) => VIDEO_REG_I_n_70,
      \stride_vid_reg[15]_0\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      tstvect_fsync_d2 => tstvect_fsync_d2,
      \vsize_vid_reg[12]\(12 downto 0) => \^vsize_vid_reg[12]\(12 downto 0),
      \vsize_vid_reg[12]_0\(12 downto 0) => \vsize_vid_reg[12]_0\(12 downto 0),
      zero_vsize_err0 => zero_vsize_err0
    );
initial_frame_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => initial_frame_reg_0,
      Q => initial_frame,
      R => '0'
    );
\num_fstore_minus1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => num_fstore_minus1(1),
      R => regdir_idle_i1
    );
stop_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => stop_i,
      Q => \^s2mm_stop\,
      R => regdir_idle_i1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 9 downto 0 );
    in0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_15_out : out STD_LOGIC;
    s2mm_axi2ip_wrce : out STD_LOGIC_VECTOR ( 10 downto 0 );
    p_14_out : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    prmry_reset2_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    s2mm_ip2axi_introut : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\ : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\ : in STD_LOGIC;
    p_78_out : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_71_out : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\ : in STD_LOGIC;
    ioc_irq_reg : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_irqdelay_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ch2_irqdelay_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]\ : in STD_LOGIC;
    lsize_more_err_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dly_irq_reg_0 : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_1\ : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]\ : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    \ip2axi_rddata_int_inferred_i_51__0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ip2axi_rddata_int_inferred_i_51__0_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ip2axi_rddata_int_inferred_i_51__0_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ip2axi_rddata_int_inferred_i_50__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ip2axi_rddata_int_inferred_i_50__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ : in STD_LOGIC;
    lsize_err_reg : in STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg\ : in STD_LOGIC;
    s2mm_prmry_resetn : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    ch1_dly_irq_set : in STD_LOGIC;
    s2mm_dma_interr_set : in STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err_d1 : in STD_LOGIC;
    fsize_mismatch_err_s1 : in STD_LOGIC;
    lsize_mismatch_err : in STD_LOGIC;
    s2mm_fsize_more_or_sof_late_s : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    lsize_more_mismatch_err : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if is
  signal mm2s_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of mm2s_chnl_current_frame_cdc_tig : signal is "true";
  signal mm2s_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_genlock_pair_frame_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_store_cdc_tig : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal n_0_1 : STD_LOGIC;
  signal n_0_2 : STD_LOGIC;
  signal n_0_3 : STD_LOGIC;
  signal n_0_4 : STD_LOGIC;
  signal s2mm_capture_dm_done_vsize_counter_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of s2mm_capture_dm_done_vsize_counter_cdc_tig : signal is "true";
  signal s2mm_capture_hsize_at_uf_err_cdc_tig : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s2mm_capture_hsize_at_uf_err_cdc_tig : signal is "true";
  signal s2mm_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_chnl_current_frame_cdc_tig : signal is "true";
  signal s2mm_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_genlock_pair_frame_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_store_cdc_tig : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\ : label is "yes";
begin
\GEN_AXI_LITE_IF.AXI_LITE_IF_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if
     port map (
      D(31 downto 0) => D(31 downto 0),
      \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\,
      \GEN_FOR_FLUSH.fsize_err_reg\ => \GEN_FOR_FLUSH.fsize_err_reg\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(31 downto 0) => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\(2 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\(2 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0\ => s2mm_axi2ip_wrce(1),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_1\ => s2mm_axi2ip_wrce(2),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\(4 downto 0) => s2mm_ip2axi_frame_ptr_ref_cdc_tig(4 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(4 downto 0) => mm2s_ip2axi_frame_store_cdc_tig(4 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0\(4 downto 0) => s2mm_ip2axi_frame_store_cdc_tig(4 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(4 downto 0) => mm2s_ip2axi_frame_ptr_ref_cdc_tig(4 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0\(0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\(0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\(9 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\(9 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(7 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]\(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]_0\(4 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(4 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]_1\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(15 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\(15 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(25 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(25 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(25 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(25 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(25 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(25 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_4\(31 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]_0\(0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]\(0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]_0\(31 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]\(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_1\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_1\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1\(4 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0\(4 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(7 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]\(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_1\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(18 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(18 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2\(31 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0\(2 downto 0) => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]\(2 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_1\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_1\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_2\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_1\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_1\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_2\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_1\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8]\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]_0\ => \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]\,
      SR(0) => SR(0),
      ch1_dly_irq_set => ch1_dly_irq_set,
      ch1_irqdelay_status(7 downto 0) => ch1_irqdelay_status(7 downto 0),
      ch2_dly_irq_set => ch2_dly_irq_set,
      ch2_irqdelay_status(7 downto 0) => ch2_irqdelay_status(7 downto 0),
      dly_irq_reg => dly_irq_reg,
      dly_irq_reg_0 => dly_irq_reg_0,
      dma_interr_reg => dma_interr_reg,
      drop_fsync_d_pulse_gen_fsize_less_err_d1 => drop_fsync_d_pulse_gen_fsize_less_err_d1,
      fsize_mismatch_err_s1 => fsize_mismatch_err_s1,
      in0(31 downto 0) => in0(31 downto 0),
      ioc_irq_reg => ioc_irq_reg,
      ioc_irq_reg_0 => ioc_irq_reg_0,
      \ip2axi_rddata_int_inferred_i_50__0_0\(2 downto 0) => \ip2axi_rddata_int_inferred_i_50__0\(2 downto 0),
      \ip2axi_rddata_int_inferred_i_50__0_1\(2 downto 0) => \ip2axi_rddata_int_inferred_i_50__0_0\(2 downto 0),
      \ip2axi_rddata_int_inferred_i_51__0_0\(4 downto 0) => \ip2axi_rddata_int_inferred_i_51__0\(4 downto 0),
      \ip2axi_rddata_int_inferred_i_51__0_1\(4 downto 0) => \ip2axi_rddata_int_inferred_i_51__0_0\(4 downto 0),
      \ip2axi_rddata_int_inferred_i_51__0_2\(4 downto 0) => \ip2axi_rddata_int_inferred_i_51__0_1\(4 downto 0),
      lsize_err_reg => lsize_err_reg,
      lsize_mismatch_err => lsize_mismatch_err,
      lsize_more_err_reg => lsize_more_err_reg,
      lsize_more_mismatch_err => lsize_more_mismatch_err,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mm2s_axi2ip_wrce(9 downto 0) => mm2s_axi2ip_wrce(9 downto 0),
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_14_out => p_14_out,
      p_15_out => p_15_out,
      p_71_out => p_71_out,
      p_72_out(19 downto 0) => p_72_out(19 downto 0),
      p_78_out => p_78_out,
      prmry_reset2 => prmry_reset2,
      prmry_reset2_0 => prmry_reset2_0,
      s2mm_axi2ip_wrce(8 downto 1) => s2mm_axi2ip_wrce(10 downto 3),
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(0),
      s2mm_dma_interr_set => s2mm_dma_interr_set,
      s2mm_dmacr(19 downto 0) => s2mm_dmacr(19 downto 0),
      s2mm_fsize_more_or_sof_late_s => s2mm_fsize_more_or_sof_late_s,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s2mm_soft_reset => s2mm_soft_reset,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(5 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(5 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\
     port map (
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_introut => mm2s_introut,
      p_79_out => p_79_out,
      prmry_reset2 => prmry_reset2,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(0),
      Q => mm2s_chnl_current_frame_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(1),
      Q => mm2s_chnl_current_frame_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(2),
      Q => mm2s_chnl_current_frame_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(3),
      Q => mm2s_chnl_current_frame_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(4),
      Q => mm2s_chnl_current_frame_cdc_tig(4),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\(0),
      Q => mm2s_genlock_pair_frame_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\(1),
      Q => mm2s_genlock_pair_frame_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\(2),
      Q => mm2s_genlock_pair_frame_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\(3),
      Q => mm2s_genlock_pair_frame_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\(4),
      Q => mm2s_genlock_pair_frame_cdc_tig(4),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(0),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(1),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(2),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(3),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(4),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(4),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(0),
      Q => mm2s_ip2axi_frame_store_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(1),
      Q => mm2s_ip2axi_frame_store_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(2),
      Q => mm2s_ip2axi_frame_store_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(3),
      Q => mm2s_ip2axi_frame_store_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(4),
      Q => mm2s_ip2axi_frame_store_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2_61\
     port map (
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_reset2_0 => prmry_reset2_0,
      s2mm_introut => s2mm_introut,
      s2mm_ip2axi_introut => s2mm_ip2axi_introut,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(10),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(11),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(12),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(5),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(6),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(7),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(8),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(9),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(10),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(11),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(12),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(13),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(14),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(15),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(5),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(6),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(7),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(8),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(9),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\(0),
      Q => s2mm_chnl_current_frame_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\(1),
      Q => s2mm_chnl_current_frame_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\(2),
      Q => s2mm_chnl_current_frame_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\(3),
      Q => s2mm_chnl_current_frame_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\(4),
      Q => s2mm_chnl_current_frame_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => n_0_4,
      Q => s2mm_genlock_pair_frame_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => n_0_3,
      Q => s2mm_genlock_pair_frame_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => n_0_2,
      Q => s2mm_genlock_pair_frame_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => n_0_1,
      Q => s2mm_genlock_pair_frame_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => n_0_0,
      Q => s2mm_genlock_pair_frame_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0\(0),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0\(1),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0\(2),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0\(3),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0\(4),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\(0),
      Q => s2mm_ip2axi_frame_store_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\(1),
      Q => s2mm_ip2axi_frame_store_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\(2),
      Q => s2mm_ip2axi_frame_store_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\(3),
      Q => s2mm_ip2axi_frame_store_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\(4),
      Q => s2mm_ip2axi_frame_store_cdc_tig(4),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module is
  port (
    \out\ : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    mm2s_halt : out STD_LOGIC;
    halt_reset : out STD_LOGIC;
    run_stop_d1 : out STD_LOGIC;
    s2mm_halt : out STD_LOGIC;
    halt_reset_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_reset2 : out STD_LOGIC;
    prmry_reset2_1 : out STD_LOGIC;
    prmry_resetn_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_last_mmap_dbeat : out STD_LOGIC;
    prmry_resetn_i_reg_1 : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    halt_i_reg : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_fifo_ainit_nosync : out STD_LOGIC;
    rst : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC;
    m_axis_mm2s_tready_0 : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2\ : out STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    err_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_12_out : out STD_LOGIC;
    halt_i_reg_0 : out STD_LOGIC;
    s_axis_s2mm_tready_signal : out STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axis_linebuf_reset_out_inv : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3\ : out STD_LOGIC;
    halt_i_reg_1 : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    reset_counts_reg_0 : out STD_LOGIC;
    halt_i_reg_2 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_78_out : in STD_LOGIC;
    s_soft_reset_i0 : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    s_soft_reset_i0_2 : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_36_out : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_stop : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    full : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    m_axi_mm2s_rready_0 : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    m_axis_mm2s_tlast : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_user_reg_out_reg[0]\ : in STD_LOGIC;
    s2mm_dmac2cdc_fsync_out : in STD_LOGIC;
    \sig_user_reg_out_reg[0]_0\ : in STD_LOGIC;
    M_VALID : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_err_3 : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_user_reg_out_reg[0]_1\ : in STD_LOGIC;
    d_tready_before_fsync_clr_flag1 : in STD_LOGIC;
    d_tready_before_fsync : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC_VECTOR ( 0 to 0 );
    halt_i0 : in STD_LOGIC;
    \sig_user_reg_out_reg[0]_2\ : in STD_LOGIC;
    delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    reset_counts_4 : in STD_LOGIC;
    sig_rst2all_stop_request_5 : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module is
  signal \^prmry_in\ : STD_LOGIC;
  signal sig_mm2s_axis_resetn : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_mm2s_axis_resetn : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_mm2s_axis_resetn : signal is "no";
  signal sig_mm2s_dm_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_mm2s_dm_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_mm2s_dm_prmry_resetn : signal is "no";
  signal sig_mm2s_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_mm2s_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_mm2s_prmry_resetn : signal is "no";
  signal sig_s2mm_axis_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_s2mm_axis_resetn : signal is "true";
  attribute equivalent_register_removal of sig_s2mm_axis_resetn : signal is "no";
  signal sig_s2mm_dm_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_s2mm_dm_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_s2mm_dm_prmry_resetn : signal is "no";
  signal sig_s2mm_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_s2mm_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_s2mm_prmry_resetn : signal is "no";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ <= sig_mm2s_axis_resetn;
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ <= sig_s2mm_axis_resetn;
  \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ <= sig_mm2s_dm_prmry_resetn;
  \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ <= sig_s2mm_dm_prmry_resetn;
  \out\ <= sig_mm2s_prmry_resetn;
  prmry_in <= \^prmry_in\;
  prmry_resetn_i_reg <= sig_s2mm_prmry_resetn;
\GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_s2mm_prmry_resetn,
      O => SS(0)
    );
\GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_mm2s_prmry_resetn,
      O => prmry_resetn_i_reg_0(0)
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_s2mm_axis_resetn,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2\
    );
\GEN_RESET_FOR_MM2S.RESET_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset
     port map (
      D(0) => D(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\(0) => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      din(0) => din(0),
      dma_err => dma_err,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      err_i_reg(0) => err_i_reg(0),
      full => full,
      halt_i_reg_0 => mm2s_halt,
      halt_i_reg_1 => halt_i_reg,
      halt_i_reg_2 => halt_i_reg_1,
      halt_reset_reg_0 => halt_reset,
      in0 => sig_mm2s_prmry_resetn,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rready_0 => m_axi_mm2s_rready_0,
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tready_0 => m_axis_mm2s_tready_0,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => sig_mm2s_prmry_resetn,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_36_out => p_36_out,
      p_72_out(0) => p_72_out(0),
      p_78_out => p_78_out,
      prmry_in => \^prmry_in\,
      prmry_reset2 => prmry_reset2,
      prmry_resetn_i_reg_0 => prmry_resetn_i_reg_1,
      reset_counts => reset_counts,
      reset_counts_reg => reset_counts_reg,
      rst => rst,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i0 => s_soft_reset_i0,
      scndry_out => sig_mm2s_axis_resetn,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_last_mmap_dbeat_reg_reg => sig_last_mmap_dbeat_reg_reg,
      sig_last_reg_out_reg => sig_last_reg_out_reg,
      sig_last_reg_out_reg_0 => sig_mm2s_axis_resetn,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_mm2s_dm_prmry_resetn => sig_mm2s_dm_prmry_resetn,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      wr_en => wr_en
    );
\GEN_RESET_FOR_S2MM.RESET_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset_2
     port map (
      CO(0) => CO(0),
      E(0) => E(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg\(0),
      M_VALID => M_VALID,
      dma_err_3 => dma_err_3,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]_0\,
      \dmacr_i_reg[2]_0\(0) => \dmacr_i_reg[2]_1\(0),
      \dmacr_i_reg[2]_1\(0) => \dmacr_i_reg[2]_2\(0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      halt_i0 => halt_i0,
      halt_i_reg_0 => s2mm_halt,
      halt_i_reg_1 => halt_i_reg_0,
      halt_i_reg_2 => halt_i_reg_2,
      halt_reset_reg_0 => halt_reset_0,
      in0 => sig_s2mm_prmry_resetn,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_s2mm_axis_resetn,
      p_12_out => p_12_out,
      prmry_in => \^prmry_in\,
      prmry_reset2_1 => prmry_reset2_1,
      reset_counts_4 => reset_counts_4,
      reset_counts_reg => reset_counts_reg_0,
      reset_counts_reg_0 => sig_s2mm_prmry_resetn,
      run_stop_d1 => run_stop_d1,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(0),
      s2mm_axis_linebuf_reset_out_inv => s2mm_axis_linebuf_reset_out_inv,
      s2mm_dmac2cdc_fsync_out => s2mm_dmac2cdc_fsync_out,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_stop => s2mm_stop,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tready_signal => s_axis_s2mm_tready_signal,
      s_soft_reset_i0_2 => s_soft_reset_i0_2,
      scndry_out => sig_s2mm_axis_resetn,
      sig_rst2all_stop_request_5 => sig_rst2all_stop_request_5,
      sig_s2mm_dm_prmry_resetn => sig_s2mm_dm_prmry_resetn,
      \sig_user_reg_out_reg[0]\ => \sig_user_reg_out_reg[0]\,
      \sig_user_reg_out_reg[0]_0\ => \sig_user_reg_out_reg[0]_0\,
      \sig_user_reg_out_reg[0]_1\ => \sig_user_reg_out_reg[0]_1\,
      \sig_user_reg_out_reg[0]_2\ => \sig_user_reg_out_reg[0]_2\,
      soft_reset_d1 => soft_reset_d1
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_s2mm_axis_resetn,
      I1 => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => d_tready_before_fsync_clr_flag1,
      I1 => d_tready_before_fsync,
      I2 => sig_s2mm_axis_resetn,
      I3 => s2mm_dmasr(0),
      O => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\
    );
awready_out_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^prmry_in\,
      O => SR(0)
    );
hrd_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => \^prmry_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f is
  port (
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    cmnd_wr_1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    \sig_input_addr_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f
     port map (
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0) => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      SR(0) => SR(0),
      cmnd_wr_1 => cmnd_wr_1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      s2mm_halt => s2mm_halt,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_input_addr_reg_reg[31]\(48 downto 0) => \sig_input_addr_reg_reg[31]\(48 downto 0),
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f_36 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    p_56_out : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f_36 : entity is "srl_fifo_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f_36 is
begin
I_SRL_FIFO_RBU_F: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f_37
     port map (
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      Q(0) => Q(0),
      cmnd_wr => cmnd_wr,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_56_out => p_56_out,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      Q(0) => Q(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_58_out => p_58_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stream_rst => sig_stream_rst,
      slverr_i_reg(2 downto 0) => slverr_i_reg(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      SR(0) => SR(0),
      \in\(39 downto 0) => \in\(39 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(41 downto 0) => \out\(41 downto 0),
      p_0_in => p_0_in,
      p_22_out => p_22_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_42\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    sig_halt_reg_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_42\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_42\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_43\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      FIFO_Full_reg_2 => FIFO_Full_reg_1,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \in\(38 downto 0) => \in\(38 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(39 downto 0) => \out\(39 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_coelsc_reg_full_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]\ : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_last_dbeat_reg_2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_last_dbeat : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(7 downto 0) => Q(7 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg\ => \gen_wr_a.gen_word_narrow.mem_reg\,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      \in\(8 downto 0) => \in\(8 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => m_axi_mm2s_rlast_0,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(3 downto 0) => \out\(3 downto 0),
      \sig_addr_posted_cntr_reg[1]\ => \sig_addr_posted_cntr_reg[1]\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      sig_coelsc_reg_full_reg => sig_coelsc_reg_full_reg,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_last_dbeat => sig_last_dbeat,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_1,
      sig_last_dbeat_reg_2 => sig_last_dbeat_reg_2,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_cmd_cmplt_reg_i_3 => sig_next_cmd_cmplt_reg_i_3,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\
     port map (
      CO(0) => CO(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      Q(0) => Q(0),
      S(0) => S(0),
      SR(0) => SR(0),
      dma_err => dma_err,
      \in\(16 downto 0) => \in\(16 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      s2mm_soft_reset => s2mm_soft_reset,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]_0\,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      \in\(1 downto 0) => \in\(1 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => \out\,
      p_2_out => p_2_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    FIFO_Full_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(15 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(15 downto 0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[3]\ => \INFERRED_GEN.cnt_i_reg[3]\,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]_0\,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      \in\(0) => \in\(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(15 downto 0) => \out\(15 downto 0),
      p_0_in => p_0_in,
      p_4_out => p_4_out,
      sel => FIFO_Full_reg_0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_7_out : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6\
     port map (
      D(2 downto 0) => D(2 downto 0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      \in\(19 downto 0) => \in\(19 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(17 downto 0) => \out\(17 downto 0),
      p_7_out => p_7_out,
      p_9_out_0 => p_9_out_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized7\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_full_reg : out STD_LOGIC;
    sig_eop_halt_xfer_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]_0\ : out STD_LOGIC;
    sig_cmd_empty_reg : out STD_LOGIC;
    ld_btt_cntr_reg1_reg : out STD_LOGIC;
    sig_btt_cntr0 : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_btt_eq_0_reg : out STD_LOGIC;
    sig_eop_sent : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_eop_sent_reg_reg : in STD_LOGIC;
    sig_eop_sent_reg_reg_0 : in STD_LOGIC;
    sig_eop_sent_reg_reg_1 : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_cmd_empty_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_cmd_empty_reg_1 : in STD_LOGIC;
    sig_ld_cmd : in STD_LOGIC;
    ld_btt_cntr_reg1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_valid_fifo_ld12_out : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_btt_eq_0_reg_0 : in STD_LOGIC;
    sig_btt_eq_0_reg_1 : in STD_LOGIC;
    sig_btt_eq_0_reg_2 : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    sig_eop_sent_reg_reg_2 : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized7\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized7\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized7\
     port map (
      CO(0) => CO(0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(0),
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[4]\ => \INFERRED_GEN.cnt_i_reg[4]\,
      \INFERRED_GEN.cnt_i_reg[4]_0\ => \INFERRED_GEN.cnt_i_reg[4]_0\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      \in\(0 to 4) => \in\(0 to 4),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg1_reg => ld_btt_cntr_reg1_reg,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(3 downto 0) => \out\(3 downto 0),
      sig_btt_cntr0 => sig_btt_cntr0,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_btt_eq_0_reg => sig_btt_eq_0_reg,
      sig_btt_eq_0_reg_0 => sig_btt_eq_0_reg_0,
      sig_btt_eq_0_reg_1 => sig_btt_eq_0_reg_1,
      sig_btt_eq_0_reg_2 => sig_btt_eq_0_reg_2,
      sig_cmd_empty_reg => sig_cmd_empty_reg,
      sig_cmd_empty_reg_0 => sig_cmd_empty_reg_0,
      sig_cmd_empty_reg_1 => sig_cmd_empty_reg_1,
      sig_cmd_full => sig_cmd_full,
      sig_cmd_full_reg => sig_cmd_full_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_eop_sent => sig_eop_sent,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_eop_sent_reg_reg => sig_eop_sent_reg_reg,
      sig_eop_sent_reg_reg_0 => sig_eop_sent_reg_reg_0,
      sig_eop_sent_reg_reg_1 => sig_eop_sent_reg_reg_1,
      sig_eop_sent_reg_reg_2 => sig_eop_sent_reg_reg_2,
      sig_ld_cmd => sig_ld_cmd,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_strm_tlast => sig_strm_tlast,
      sig_valid_fifo_ld12_out => sig_valid_fifo_ld12_out,
      slice_insert_valid => slice_insert_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized8\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_last_mmap_dbeat_reg_reg : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    sig_clr_dqual_reg : out STD_LOGIC;
    sig_dqual_reg_full_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_next_calc_error_reg_i_5 : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\ : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized8\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized8\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized8\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\ => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(2 downto 0) => \out\(2 downto 0),
      p_11_out => p_11_out,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_addr_posted_cntr_reg[0]\ => \sig_addr_posted_cntr_reg[0]\,
      sig_clr_dqual_reg => sig_clr_dqual_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_dqual_reg_full_reg => sig_dqual_reg_full_reg,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n_1 => sig_inhibit_rdy_n_1,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_last_mmap_dbeat_reg_reg => sig_last_mmap_dbeat_reg_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_i_5 => sig_next_calc_error_reg_i_5,
      sig_next_calc_error_reg_reg(8 downto 0) => sig_next_calc_error_reg_reg(8 downto 0),
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 33 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "16'b0001011100010111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 10;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 34;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "fwft";
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "1717";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 34;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "TRUE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001011100010111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 512;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 17408;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 512;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 34;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1717";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 34;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 10;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 6;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  dbiterr <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => data_valid,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(33 downto 0) => din(33 downto 0),
      dout(33 downto 0) => dout(33 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(9 downto 0) => rd_data_count(9 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => underflow,
      wr_ack => wr_ack,
      wr_clk => wr_clk,
      wr_data_count(9 downto 0) => wr_data_count(9 downto 0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 32 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "16'b0001011100010111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 4096;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 13;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 33;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "fwft";
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "1717";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 33;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 13;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001011100010111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 4096;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 135168;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 4096;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 4091;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 4091;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 13;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 13;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 12;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 33;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1717";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 33;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 13;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 13;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 12;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 12;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 6;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  dbiterr <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => data_valid,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(32 downto 0) => din(32 downto 0),
      dout(32 downto 0) => dout(32 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(12 downto 0) => rd_data_count(12 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => underflow,
      wr_ack => wr_ack,
      wr_clk => wr_clk,
      wr_data_count(12 downto 0) => wr_data_count(12 downto 0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 10 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 11;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is "fwft";
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 11;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 176;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  dbiterr <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      data_valid => data_valid,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(10 downto 0) => din(10 downto 0),
      dout(10 downto 0) => dout(10 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => underflow,
      wr_ack => wr_ack,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => wr_data_count(4 downto 0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 65 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 65 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is 66;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is "fwft";
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is 66;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ : entity is "TRUE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 256;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 16896;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 256;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 66;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 66;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  dbiterr <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      data_valid => data_valid,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(65 downto 0) => din(65 downto 0),
      dout(65 downto 0) => dout(65 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => underflow,
      wr_ack => wr_ack,
      wr_clk => wr_clk,
      wr_data_count(8 downto 0) => wr_data_count(8 downto 0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo is
  port (
    sig_init_done : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    cmnd_wr_1 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    \sig_input_addr_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f
     port map (
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0) => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      SR(0) => SR(0),
      cmnd_wr_1 => cmnd_wr_1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      s2mm_halt => s2mm_halt,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_input_addr_reg_reg[31]\(48 downto 0) => \sig_input_addr_reg_reg[31]\(48 downto 0),
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_35 is
  port (
    sig_init_done : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    p_56_out : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_35 : entity is "axi_datamover_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_35 is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f_36
     port map (
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      Q(0) => Q(0),
      cmnd_wr => cmnd_wr,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_56_out => p_56_out,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_1 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done_0 <= \^sig_init_done_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      Q(0) => Q(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_58_out => p_58_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg_1,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stream_rst => sig_stream_rst,
      slverr_i_reg(2 downto 0) => slverr_i_reg(2 downto 0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_0\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_1 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_1\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_1 <= \^sig_inhibit_rdy_n_reg_1\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_1\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      SR(0) => SR(0),
      \in\(39 downto 0) => \in\(39 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(41 downto 0) => \out\(41 downto 0),
      p_0_in => p_0_in,
      p_22_out => p_22_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg_0,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_1\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_1\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_41\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_reg2_reg_0 : out STD_LOGIC;
    sig_init_reg2_reg_1 : out STD_LOGIC;
    sig_init_reg2_reg_2 : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    sig_halt_reg_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_41\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_41\ is
  signal \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal sig_init_done_2 : STD_LOGIC;
  signal \sig_init_done_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__2\ : label is "soft_lutpair148";
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_42\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      FIFO_Full_reg_1 => FIFO_Full_reg_1,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      \in\(38 downto 0) => \in\(38 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(39 downto 0) => \out\(39 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done_2,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_reg2_reg_0
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_0,
      O => sig_init_reg2_reg_1
    );
\sig_init_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_2,
      O => \sig_init_done_i_1__1_n_0\
    );
\sig_init_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_1,
      O => sig_init_reg2_reg_2
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_init_done_i_1__1_n_0\,
      Q => sig_init_done_2,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_dbeat_cntr_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_coelsc_reg_full_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]\ : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_last_dbeat_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_last_dbeat : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(7 downto 0) => Q(7 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg\ => \gen_wr_a.gen_word_narrow.mem_reg\,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      \in\(8 downto 0) => \in\(8 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => m_axi_mm2s_rlast_0,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(3 downto 0) => \out\(3 downto 0),
      \sig_addr_posted_cntr_reg[1]\ => \sig_addr_posted_cntr_reg[1]\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      sig_coelsc_reg_full_reg => sig_coelsc_reg_full_reg,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_last_dbeat => sig_last_dbeat,
      sig_last_dbeat_reg => sig_push_dqual_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_2 => sig_last_dbeat_reg_1,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_cmd_cmplt_reg_i_3 => sig_next_cmd_cmplt_reg_i_3,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done_0 <= \^sig_init_done_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\
     port map (
      CO(0) => CO(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      Q(0) => Q(0),
      S(0) => S(0),
      SR(0) => SR(0),
      dma_err => dma_err,
      \in\(16 downto 0) => \in\(16 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      s2mm_soft_reset => s2mm_soft_reset,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_0\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\ is
  port (
    sig_init_reg_reg_0 : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    sig_input_cache_type_reg0 : out STD_LOGIC;
    sig_init_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_psm_pop_input_cmd : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done_0 : STD_LOGIC;
  signal \sig_init_done_i_1__10_n_0\ : STD_LOGIC;
  signal \^sig_init_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_child_error_reg_i_1 : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__10\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__8\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sig_input_addr_reg[31]_i_1\ : label is "soft_lutpair305";
begin
  sig_init_reg_reg_0 <= \^sig_init_reg_reg_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]_0\,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      \in\(1 downto 0) => \in\(1 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => \out\,
      p_2_out => p_2_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg
    );
sig_child_error_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_csm_pop_child_cmd,
      O => sig_init_reg_reg_1(0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done_0,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => SR(0)
    );
\sig_init_done_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_init_reg2,
      I3 => sig_init_done_0,
      O => \sig_init_done_i_1__10_n_0\
    );
\sig_init_done_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_init_reg2,
      I3 => sig_init_done,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_init_done_i_1__10_n_0\,
      Q => sig_init_done_0,
      R => '0'
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SR(0),
      Q => \^sig_init_reg_reg_0\,
      R => '0'
    );
\sig_input_addr_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_psm_pop_input_cmd,
      O => sig_input_cache_type_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sel : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_data2wsc_valid : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => sel,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(15 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(15 downto 0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => sig_push_coelsc_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[3]\ => \INFERRED_GEN.cnt_i_reg[3]\,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]_0\,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      \in\(0) => \in\(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(15 downto 0) => \out\(15 downto 0),
      p_0_in => p_0_in,
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_7_out : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \sig_init_done_i_1__6_n_0\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_reg2 <= \^sig_init_reg2\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6\
     port map (
      D(2 downto 0) => D(2 downto 0),
      FIFO_Full_reg => FIFO_Full_reg,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      \in\(19 downto 0) => \in\(19 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(17 downto 0) => \out\(17 downto 0),
      p_7_out => p_7_out,
      p_9_out_0 => p_9_out_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
\sig_init_done_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_init_done,
      I2 => \^sig_init_reg2\,
      I3 => sig_init_reg,
      O => \sig_init_done_i_1__6_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_init_done_i_1__6_n_0\,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => \^sig_init_reg2\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized7\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_eop_sent_reg0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_full_reg : out STD_LOGIC;
    sig_eop_halt_xfer_reg : out STD_LOGIC;
    lsig_set_absorb2tlast : out STD_LOGIC;
    sig_cmd_empty_reg : out STD_LOGIC;
    ld_btt_cntr_reg1_reg : out STD_LOGIC;
    sig_btt_cntr0 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_btt_eq_0_reg : out STD_LOGIC;
    sig_eop_sent : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_eop_sent_reg_reg : in STD_LOGIC;
    sig_eop_sent_reg_reg_0 : in STD_LOGIC;
    sig_eop_sent_reg_reg_1 : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_cmd_empty_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_cmd_empty_reg_1 : in STD_LOGIC;
    sig_ld_cmd : in STD_LOGIC;
    ld_btt_cntr_reg1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_valid_fifo_ld12_out : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_btt_eq_0_reg_0 : in STD_LOGIC;
    sig_btt_eq_0_reg_1 : in STD_LOGIC;
    sig_btt_eq_0_reg_2 : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    sig_eop_sent_reg_reg_2 : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 4 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized7\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized7\ is
  signal \^sig_eop_sent_reg0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \sig_init_done_i_1__3_n_0\ : STD_LOGIC;
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
begin
  sig_eop_sent_reg0 <= \^sig_eop_sent_reg0\;
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized7\
     port map (
      CO(0) => CO(0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(0),
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n\,
      \INFERRED_GEN.cnt_i_reg[4]\ => \INFERRED_GEN.cnt_i_reg[4]\,
      \INFERRED_GEN.cnt_i_reg[4]_0\ => lsig_set_absorb2tlast,
      Q(0) => Q(0),
      SS(0) => \^sig_eop_sent_reg0\,
      \in\(0 to 4) => \in\(0 to 4),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg1_reg => ld_btt_cntr_reg1_reg,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(3 downto 0) => \out\(3 downto 0),
      sig_btt_cntr0 => sig_btt_cntr0,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_btt_eq_0_reg => sig_btt_eq_0_reg,
      sig_btt_eq_0_reg_0 => sig_btt_eq_0_reg_0,
      sig_btt_eq_0_reg_1 => sig_btt_eq_0_reg_1,
      sig_btt_eq_0_reg_2 => sig_btt_eq_0_reg_2,
      sig_cmd_empty_reg => sig_cmd_empty_reg,
      sig_cmd_empty_reg_0 => sig_cmd_empty_reg_0,
      sig_cmd_empty_reg_1 => sig_cmd_empty_reg_1,
      sig_cmd_full => sig_cmd_full,
      sig_cmd_full_reg => sig_cmd_full_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_eop_sent => sig_eop_sent,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_eop_sent_reg_reg => sig_eop_sent_reg_reg,
      sig_eop_sent_reg_reg_0 => sig_eop_sent_reg_reg_0,
      sig_eop_sent_reg_reg_1 => sig_eop_sent_reg_reg_1,
      sig_eop_sent_reg_reg_2 => sig_eop_sent_reg_reg_2,
      sig_ld_cmd => sig_ld_cmd,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_strm_tlast => sig_strm_tlast,
      sig_valid_fifo_ld12_out => sig_valid_fifo_ld12_out,
      slice_insert_valid => slice_insert_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^sig_inhibit_rdy_n\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n\,
      R => \^sig_eop_sent_reg0\
    );
\sig_init_done_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => sig_init_done,
      I1 => sig_init_reg2,
      I2 => sig_init_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_eop_sent_reg,
      O => \sig_init_done_i_1__3_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_init_done_i_1__3_n_0\,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => sig_init_reg2,
      S => \^sig_eop_sent_reg0\
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_eop_sent_reg0\,
      Q => sig_init_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized8\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_mmap_dbeat_reg_reg : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    sig_clr_dqual_reg : out STD_LOGIC;
    sig_dqual_reg_full_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_next_calc_error_reg_i_5 : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\ : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized8\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized8\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized8\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\ => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(2 downto 0) => \out\(2 downto 0),
      p_11_out => p_11_out,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_addr_posted_cntr_reg[0]\ => \sig_addr_posted_cntr_reg[0]\,
      sig_clr_dqual_reg => sig_clr_dqual_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_dqual_reg_full_reg => sig_dqual_reg_full_reg,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n_1 => sig_inhibit_rdy_n_1,
      sig_last_dbeat_reg => sig_push_dqual_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_last_mmap_dbeat_reg_reg => sig_last_mmap_dbeat_reg_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_i_5 => sig_next_calc_error_reg_i_5,
      sig_next_calc_error_reg_reg(8 downto 0) => sig_next_calc_error_reg_reg(8 downto 0),
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 33 downto 0 );
    empty : out STD_LOGIC;
    rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 );
    rd_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo is
  signal xpm_fifo_sync_inst_n_10 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_11 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_4 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_5 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_6 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_7 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_8 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_9 : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_xpm_fifo_sync_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 to 9 );
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_sync_inst : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_fifo_sync_inst : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of xpm_fifo_sync_inst : label is "16'b0001011100010111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_sync_inst : label is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_sync_inst : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_sync_inst : label is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_sync_inst : label is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_sync_inst : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_sync_inst : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of xpm_fifo_sync_inst : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_fifo_sync_inst : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of xpm_fifo_sync_inst : label is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of xpm_fifo_sync_inst : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_fifo_sync_inst : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_sync_inst : label is 10;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_sync_inst : label is 34;
  attribute READ_MODE : string;
  attribute READ_MODE of xpm_fifo_sync_inst : label is "fwft";
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of xpm_fifo_sync_inst : label is "1717";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_sync_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_sync_inst : label is 34;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_sync_inst : label is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_sync_inst : label is "TRUE";
begin
xpm_fifo_sync_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync
     port map (
      almost_empty => NLW_xpm_fifo_sync_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_sync_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_sync_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_sync_inst_dbiterr_UNCONNECTED,
      din(33 downto 0) => din(33 downto 0),
      dout(33 downto 0) => dout(33 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_sync_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_sync_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_sync_inst_prog_full_UNCONNECTED,
      rd_data_count(9 downto 0) => NLW_xpm_fifo_sync_inst_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_sync_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_sync_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_sync_inst_wr_ack_UNCONNECTED,
      wr_clk => m_axi_mm2s_aclk,
      wr_data_count(9) => NLW_xpm_fifo_sync_inst_wr_data_count_UNCONNECTED(9),
      wr_data_count(8) => xpm_fifo_sync_inst_n_3,
      wr_data_count(7) => xpm_fifo_sync_inst_n_4,
      wr_data_count(6) => xpm_fifo_sync_inst_n_5,
      wr_data_count(5) => xpm_fifo_sync_inst_n_6,
      wr_data_count(4) => xpm_fifo_sync_inst_n_7,
      wr_data_count(3) => xpm_fifo_sync_inst_n_8,
      wr_data_count(2) => xpm_fifo_sync_inst_n_9,
      wr_data_count(1) => xpm_fifo_sync_inst_n_10,
      wr_data_count(0) => xpm_fifo_sync_inst_n_11,
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo__parameterized0\ is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    empty : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axis_linebuf_reset_out_inv : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 32 downto 0 );
    rd_en : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s2mm_dmac2cdc_fsync_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    minusOp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s2mm_strm_wready : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo__parameterized0\ : entity is "axi_vdma_sfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo__parameterized0\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_10 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_11 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_12 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_13 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_14 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_4 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_5 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_6 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_7 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_8 : STD_LOGIC;
  signal xpm_fifo_sync_inst_n_9 : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_xpm_fifo_sync_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[10]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_1\ : label is "soft_lutpair124";
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_sync_inst : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_fifo_sync_inst : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of xpm_fifo_sync_inst : label is "16'b0001011100010111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_sync_inst : label is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_sync_inst : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_sync_inst : label is 4096;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_sync_inst : label is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_sync_inst : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_sync_inst : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of xpm_fifo_sync_inst : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_fifo_sync_inst : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of xpm_fifo_sync_inst : label is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of xpm_fifo_sync_inst : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_fifo_sync_inst : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_sync_inst : label is 13;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_sync_inst : label is 33;
  attribute READ_MODE : string;
  attribute READ_MODE of xpm_fifo_sync_inst : label is "fwft";
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of xpm_fifo_sync_inst : label is "1717";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_sync_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_sync_inst : label is 33;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_sync_inst : label is 13;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_sync_inst : label is "TRUE";
begin
  dout(32 downto 0) <= \^dout\(32 downto 0);
  empty <= \^empty\;
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(0),
      I1 => s2mm_dmac2cdc_fsync_out,
      I2 => Q(0),
      I3 => p_11_out,
      O => D(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(10),
      I1 => s2mm_dmac2cdc_fsync_out,
      I2 => minusOp(9),
      I3 => p_11_out,
      O => D(10)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(11),
      I1 => s2mm_dmac2cdc_fsync_out,
      I2 => minusOp(10),
      I3 => p_11_out,
      O => D(11)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s2mm_dmac2cdc_fsync_out,
      I1 => p_8_out,
      I2 => p_11_out,
      O => E(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(12),
      I1 => s2mm_dmac2cdc_fsync_out,
      I2 => minusOp(11),
      I3 => p_11_out,
      O => D(12)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FE000000"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2\,
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3\,
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_4\,
      I3 => \^dout\(32),
      I4 => s2mm_strm_wready,
      I5 => \^empty\,
      O => p_8_out
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^dout\(32),
      I1 => s2mm_strm_wready,
      I2 => \^empty\,
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      I4 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      I5 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1\,
      O => p_11_out
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(1),
      I1 => s2mm_dmac2cdc_fsync_out,
      I2 => minusOp(0),
      I3 => p_11_out,
      O => D(1)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(2),
      I1 => s2mm_dmac2cdc_fsync_out,
      I2 => minusOp(1),
      I3 => p_11_out,
      O => D(2)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(3),
      I1 => s2mm_dmac2cdc_fsync_out,
      I2 => minusOp(2),
      I3 => p_11_out,
      O => D(3)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(4),
      I1 => s2mm_dmac2cdc_fsync_out,
      I2 => minusOp(3),
      I3 => p_11_out,
      O => D(4)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(5),
      I1 => s2mm_dmac2cdc_fsync_out,
      I2 => minusOp(4),
      I3 => p_11_out,
      O => D(5)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(6),
      I1 => s2mm_dmac2cdc_fsync_out,
      I2 => minusOp(5),
      I3 => p_11_out,
      O => D(6)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(7),
      I1 => s2mm_dmac2cdc_fsync_out,
      I2 => minusOp(6),
      I3 => p_11_out,
      O => D(7)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(8),
      I1 => s2mm_dmac2cdc_fsync_out,
      I2 => minusOp(7),
      I3 => p_11_out,
      O => D(8)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(9),
      I1 => s2mm_dmac2cdc_fsync_out,
      I2 => minusOp(8),
      I3 => p_11_out,
      O => D(9)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => s2mm_dmac2cdc_fsync_out,
      I1 => p_11_out,
      I2 => p_8_out,
      O => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg\
    );
xpm_fifo_sync_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\
     port map (
      almost_empty => NLW_xpm_fifo_sync_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_sync_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_sync_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_sync_inst_dbiterr_UNCONNECTED,
      din(32 downto 0) => din(32 downto 0),
      dout(32 downto 0) => \^dout\(32 downto 0),
      empty => \^empty\,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_sync_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_sync_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_sync_inst_prog_full_UNCONNECTED,
      rd_data_count(12 downto 0) => NLW_xpm_fifo_sync_inst_rd_data_count_UNCONNECTED(12 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED,
      rst => s2mm_axis_linebuf_reset_out_inv,
      sbiterr => NLW_xpm_fifo_sync_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_sync_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_sync_inst_wr_ack_UNCONNECTED,
      wr_clk => s_axis_s2mm_aclk,
      wr_data_count(12) => NLW_xpm_fifo_sync_inst_wr_data_count_UNCONNECTED(12),
      wr_data_count(11) => xpm_fifo_sync_inst_n_3,
      wr_data_count(10) => xpm_fifo_sync_inst_n_4,
      wr_data_count(9) => xpm_fifo_sync_inst_n_5,
      wr_data_count(8) => xpm_fifo_sync_inst_n_6,
      wr_data_count(7) => xpm_fifo_sync_inst_n_7,
      wr_data_count(6) => xpm_fifo_sync_inst_n_8,
      wr_data_count(5) => xpm_fifo_sync_inst_n_9,
      wr_data_count(4) => xpm_fifo_sync_inst_n_10,
      wr_data_count(3) => xpm_fifo_sync_inst_n_11,
      wr_data_count(2) => xpm_fifo_sync_inst_n_12,
      wr_data_count(1) => xpm_fifo_sync_inst_n_13,
      wr_data_count(0) => xpm_fifo_sync_inst_n_14,
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg is
  port (
    dout : out STD_LOGIC_VECTOR ( 10 downto 0 );
    empty : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_child_qual_first_of_2_reg : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC;
    sig_clr_dbc_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_burst_dbeat_cntr_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_en : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg_0\ : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    full : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[4]_0\ : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[4]_1\ : in STD_LOGIC;
    sig_mssa_index : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_adjusted_addr_incr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_clr_dbc_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[2]\ : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_s_ready_dup_i_2__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_addr_cntr_lsh_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg is
  signal \^include_packing.lsig_0ffset_cntr_reg[0]\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \sig_byte_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[5]_i_3_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[5]_i_4_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[5]_i_5_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[5]_i_6_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[8]_i_5_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[8]_i_6_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[4]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \^sig_m_valid_out_reg\ : STD_LOGIC;
  signal sig_s_ready_dup_i_4_n_0 : STD_LOGIC;
  signal \sig_xfer_len_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_10\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_31\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_9\ : STD_LOGIC;
  signal \NLW_sig_byte_cntr_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sig_byte_cntr_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_byte_cntr_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[4]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[4]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sig_byte_cntr[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sig_byte_cntr[7]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sig_byte_cntr[8]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of sig_clr_dbc_reg_i_1 : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[0]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[1]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[4]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[5]_i_1\ : label is "soft_lutpair229";
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 11;
  attribute READ_MODE : string;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "fwft";
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 11;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
begin
  \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ <= \^include_packing.lsig_0ffset_cntr_reg[0]\;
  dout(10 downto 0) <= \^dout\(10 downto 0);
  \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ <= \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\;
  sig_m_valid_out_reg <= \^sig_m_valid_out_reg\;
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001D"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg[4]_1\,
      I1 => \sig_burst_dbeat_cntr_reg[4]_0\,
      I2 => sig_sf_strt_addr_offset,
      I3 => \^sig_m_valid_out_reg\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\
    );
\INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F207"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg[4]_0\,
      I1 => sig_sf_strt_addr_offset,
      I2 => \^sig_m_valid_out_reg\,
      I3 => \sig_burst_dbeat_cntr_reg[4]_1\,
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg\
    );
\INCLUDE_PACKING.lsig_packer_full_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      I1 => \INCLUDE_PACKING.lsig_packer_full_reg_0\,
      I2 => lsig_packer_full,
      I3 => full,
      O => \INCLUDE_PACKING.lsig_packer_full_reg\
    );
\sig_btt_cntr[15]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      I1 => \sig_byte_cntr_reg[2]\,
      O => \^sig_m_valid_out_reg\
    );
\sig_burst_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7555FFFF"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_packer_full_reg_0\,
      I1 => sig_clr_dbc_reg_reg_0,
      I2 => Q(0),
      I3 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_burst_dbeat_cntr_reg[4]\(0)
    );
\sig_burst_dbeat_cntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg[4]_1\,
      I1 => \sig_burst_dbeat_cntr_reg[4]_0\,
      I2 => sig_sf_strt_addr_offset,
      I3 => \^sig_m_valid_out_reg\,
      O => \^include_packing.lsig_0ffset_cntr_reg[0]\
    );
sig_byte_change_minus1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dout\(2),
      I1 => sig_child_addr_cntr_lsh_reg(2),
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(2)
    );
sig_byte_change_minus1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dout\(1),
      I1 => sig_child_addr_cntr_lsh_reg(1),
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(1)
    );
sig_byte_change_minus1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dout\(0),
      I1 => sig_child_addr_cntr_lsh_reg(0),
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(0)
    );
\sig_byte_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"758A"
    )
        port map (
      I0 => din(0),
      I1 => \^sig_m_valid_out_reg\,
      I2 => sig_clr_dbc_reg,
      I3 => sig_mssa_index(0),
      O => \sig_byte_cntr_reg[8]\(0)
    );
\sig_byte_cntr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sig_mssa_index(0),
      I1 => \^sig_m_valid_out_reg\,
      I2 => sig_clr_dbc_reg,
      O => \sig_byte_cntr[5]_i_2_n_0\
    );
\sig_byte_cntr[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => din(3),
      I1 => \^sig_m_valid_out_reg\,
      I2 => sig_clr_dbc_reg,
      O => \sig_byte_cntr[5]_i_3_n_0\
    );
\sig_byte_cntr[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => din(2),
      I1 => \^sig_m_valid_out_reg\,
      I2 => sig_clr_dbc_reg,
      O => \sig_byte_cntr[5]_i_4_n_0\
    );
\sig_byte_cntr[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => din(1),
      I1 => \^sig_m_valid_out_reg\,
      I2 => sig_clr_dbc_reg,
      O => \sig_byte_cntr[5]_i_5_n_0\
    );
\sig_byte_cntr[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"758A"
    )
        port map (
      I0 => din(0),
      I1 => \^sig_m_valid_out_reg\,
      I2 => sig_clr_dbc_reg,
      I3 => sig_mssa_index(0),
      O => \sig_byte_cntr[5]_i_6_n_0\
    );
\sig_byte_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sig_m_valid_out_reg\,
      I1 => sig_clr_dbc_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_clr_dbc_reg_reg(0)
    );
\sig_byte_cntr[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_m_valid_out_reg\,
      O => sig_m_valid_out_reg_0(0)
    );
\sig_byte_cntr[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => din(6),
      I1 => \^sig_m_valid_out_reg\,
      I2 => sig_clr_dbc_reg,
      O => \sig_byte_cntr[8]_i_4_n_0\
    );
\sig_byte_cntr[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => din(5),
      I1 => \^sig_m_valid_out_reg\,
      I2 => sig_clr_dbc_reg,
      O => \sig_byte_cntr[8]_i_5_n_0\
    );
\sig_byte_cntr[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => din(4),
      I1 => \^sig_m_valid_out_reg\,
      I2 => sig_clr_dbc_reg,
      O => \sig_byte_cntr[8]_i_6_n_0\
    );
\sig_byte_cntr_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_byte_cntr_reg[5]_i_1_n_0\,
      CO(2) => \sig_byte_cntr_reg[5]_i_1_n_1\,
      CO(1) => \sig_byte_cntr_reg[5]_i_1_n_2\,
      CO(0) => \sig_byte_cntr_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_byte_cntr[5]_i_2_n_0\,
      O(3 downto 1) => \sig_byte_cntr_reg[8]\(3 downto 1),
      O(0) => \NLW_sig_byte_cntr_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => \sig_byte_cntr[5]_i_3_n_0\,
      S(2) => \sig_byte_cntr[5]_i_4_n_0\,
      S(1) => \sig_byte_cntr[5]_i_5_n_0\,
      S(0) => \sig_byte_cntr[5]_i_6_n_0\
    );
\sig_byte_cntr_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_byte_cntr_reg[5]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sig_byte_cntr_reg[8]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sig_byte_cntr_reg[8]_i_3_n_2\,
      CO(0) => \sig_byte_cntr_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sig_byte_cntr_reg[8]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \sig_byte_cntr_reg[8]\(6 downto 4),
      S(3) => '0',
      S(2) => \sig_byte_cntr[8]_i_4_n_0\,
      S(1) => \sig_byte_cntr[8]_i_5_n_0\,
      S(0) => \sig_byte_cntr[8]_i_6_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(3),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[0]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(2),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[0]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(1),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[0]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(0),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[0]_i_6_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(7),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[4]_i_2_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(6),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[4]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(5),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[4]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(4),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[4]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(8),
      I1 => sig_csm_pop_child_cmd,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\(0)
    );
\sig_child_addr_cntr_lsh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0\,
      CO(2) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \sig_child_addr_cntr_lsh[0]_i_3_n_0\,
      DI(2) => \sig_child_addr_cntr_lsh[0]_i_4_n_0\,
      DI(1) => \sig_child_addr_cntr_lsh[0]_i_5_n_0\,
      DI(0) => \sig_child_addr_cntr_lsh[0]_i_6_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\sig_child_addr_cntr_lsh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0\,
      CO(3) => CO(0),
      CO(2) => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_child_addr_cntr_lsh[4]_i_2_n_0\,
      DI(2) => \sig_child_addr_cntr_lsh[4]_i_3_n_0\,
      DI(1) => \sig_child_addr_cntr_lsh[4]_i_4_n_0\,
      DI(0) => \sig_child_addr_cntr_lsh[4]_i_5_n_0\,
      O(3 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3 downto 0),
      S(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0)
    );
sig_clr_dbc_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      I1 => Q(0),
      I2 => sig_clr_dbc_reg_reg_0,
      I3 => \INCLUDE_PACKING.lsig_packer_full_reg_0\,
      O => sig_clr_dbeat_cntr0_out
    );
sig_s_ready_dup_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => p_1_in,
      I1 => sig_eop_halt_xfer,
      I2 => \sig_s_ready_dup_i_2__0\(0),
      I3 => lsig_packer_full,
      I4 => full,
      I5 => sig_s_ready_dup_i_4_n_0,
      O => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
sig_s_ready_dup_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\,
      I1 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\,
      I2 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\,
      I3 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\,
      I4 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\,
      O => sig_s_ready_dup_i_4_n_0
    );
sig_xfer_is_seq_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => sig_child_qual_first_of_2,
      I1 => \^dout\(10),
      I2 => \^dout\(9),
      O => sig_child_qual_first_of_2_reg
    );
\sig_xfer_len_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sig_adjusted_addr_incr(3),
      I1 => sig_adjusted_addr_incr(0),
      I2 => sig_adjusted_addr_incr(1),
      I3 => sig_adjusted_addr_incr(2),
      O => D(0)
    );
\sig_xfer_len_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => sig_adjusted_addr_incr(3),
      I1 => sig_adjusted_addr_incr(0),
      I2 => sig_adjusted_addr_incr(1),
      I3 => sig_adjusted_addr_incr(2),
      I4 => sig_adjusted_addr_incr(4),
      O => D(1)
    );
\sig_xfer_len_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => sig_adjusted_addr_incr(3),
      I1 => sig_adjusted_addr_incr(0),
      I2 => sig_adjusted_addr_incr(1),
      I3 => sig_adjusted_addr_incr(2),
      I4 => sig_adjusted_addr_incr(4),
      I5 => sig_adjusted_addr_incr(5),
      O => D(2)
    );
\sig_xfer_len_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_adjusted_addr_incr(6),
      I1 => \sig_xfer_len_reg[5]_i_2_n_0\,
      O => D(3)
    );
\sig_xfer_len_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sig_adjusted_addr_incr(7),
      I1 => \sig_xfer_len_reg[5]_i_2_n_0\,
      I2 => sig_adjusted_addr_incr(6),
      O => D(4)
    );
\sig_xfer_len_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => sig_adjusted_addr_incr(7),
      I1 => \sig_xfer_len_reg[5]_i_2_n_0\,
      I2 => sig_adjusted_addr_incr(6),
      I3 => sig_adjusted_addr_incr(8),
      O => D(5)
    );
\sig_xfer_len_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_adjusted_addr_incr(5),
      I1 => sig_adjusted_addr_incr(4),
      I2 => sig_adjusted_addr_incr(2),
      I3 => sig_adjusted_addr_incr(1),
      I4 => sig_adjusted_addr_incr(0),
      I5 => sig_adjusted_addr_incr(3),
      O => \sig_xfer_len_reg[5]_i_2_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \xpm_fifo_instance.xpm_fifo_sync_inst_n_9\,
      data_valid => \xpm_fifo_instance.xpm_fifo_sync_inst_n_31\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(10 downto 2) => din(8 downto 0),
      din(1 downto 0) => B"00",
      dout(10 downto 0) => \^dout\(10 downto 0),
      empty => empty,
      full => p_1_in,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => SR(0),
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \xpm_fifo_instance.xpm_fifo_sync_inst_n_10\,
      wr_clk => m_axi_s2mm_aclk,
      wr_data_count(4) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\,
      wr_data_count(3) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\,
      wr_data_count(2) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\,
      wr_data_count(1) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\,
      wr_data_count(0) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\,
      wr_en => sig_clr_dbc_reg,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0\ is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 65 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 65 downto 0 );
    rd_en : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0\ : entity is "sync_fifo_fg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0\ is
  signal \^full\ : STD_LOGIC;
  signal lsig_good_push2fifo17_out : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_10\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_13\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_14\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_7\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_8\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_9\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_90\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1\ : label is "soft_lutpair207";
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 66;
  attribute READ_MODE : string;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "fwft";
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 66;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
begin
  full <= \^full\;
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^full\,
      I1 => lsig_packer_full,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      O => E(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^full\,
      I1 => lsig_packer_full,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\(0),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized5\
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \xpm_fifo_instance.xpm_fifo_sync_inst_n_13\,
      data_valid => \xpm_fifo_instance.xpm_fifo_sync_inst_n_90\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(65 downto 0) => din(65 downto 0),
      dout(65 downto 0) => dout(65 downto 0),
      empty => empty,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => SR(0),
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \xpm_fifo_instance.xpm_fifo_sync_inst_n_14\,
      wr_clk => m_axi_s2mm_aclk,
      wr_data_count(8) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\,
      wr_data_count(7) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\,
      wr_data_count(6) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\,
      wr_data_count(5) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\,
      wr_data_count(4) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\,
      wr_data_count(3) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_7\,
      wr_data_count(2) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_8\,
      wr_data_count(1) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_9\,
      wr_data_count(0) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_10\,
      wr_en => lsig_good_push2fifo17_out,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lsig_packer_full,
      I1 => \^full\,
      O => lsig_good_push2fifo17_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    sig_init_reg2_reg : out STD_LOGIC;
    sig_init_reg2_reg_0 : out STD_LOGIC;
    sig_init_reg2_reg_1 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_48\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_7\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal \sig_next_addr_reg[31]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_41\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      FIFO_Full_reg_1 => FIFO_Full_reg_1,
      \in\(38 downto 0) => \in\(38 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(39) => p_1_out(50),
      \out\(38) => p_1_out(47),
      \out\(37) => p_1_out(45),
      \out\(36 downto 0) => p_1_out(40 downto 4),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_7\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_48\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_reg => sig_init_reg,
      sig_init_reg2_reg_0 => sig_init_reg2_reg,
      sig_init_reg2_reg_1 => sig_init_reg2_reg_0,
      sig_init_reg2_reg_2 => sig_init_reg2_reg_1,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => sig_addr_reg_empty,
      S => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_7\,
      Q => m_axi_mm2s_arvalid,
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(50),
      Q => sig_addr2rsc_calc_error,
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => sig_addr_reg_empty,
      I2 => sig_halt_reg_dly3,
      I3 => FIFO_Full_reg_1,
      O => sig_calc_error_reg_reg_0
    );
\sig_next_addr_reg[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => sig_addr_reg_full,
      I2 => m_axi_mm2s_arready,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(4),
      Q => m_axi_mm2s_araddr(0),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(14),
      Q => m_axi_mm2s_araddr(10),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(15),
      Q => m_axi_mm2s_araddr(11),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(16),
      Q => m_axi_mm2s_araddr(12),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(17),
      Q => m_axi_mm2s_araddr(13),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(18),
      Q => m_axi_mm2s_araddr(14),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(19),
      Q => m_axi_mm2s_araddr(15),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(20),
      Q => m_axi_mm2s_araddr(16),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(21),
      Q => m_axi_mm2s_araddr(17),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(22),
      Q => m_axi_mm2s_araddr(18),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(23),
      Q => m_axi_mm2s_araddr(19),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(5),
      Q => m_axi_mm2s_araddr(1),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(24),
      Q => m_axi_mm2s_araddr(20),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(25),
      Q => m_axi_mm2s_araddr(21),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(26),
      Q => m_axi_mm2s_araddr(22),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(27),
      Q => m_axi_mm2s_araddr(23),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(28),
      Q => m_axi_mm2s_araddr(24),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(29),
      Q => m_axi_mm2s_araddr(25),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(30),
      Q => m_axi_mm2s_araddr(26),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(31),
      Q => m_axi_mm2s_araddr(27),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(32),
      Q => m_axi_mm2s_araddr(28),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(33),
      Q => m_axi_mm2s_araddr(29),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(6),
      Q => m_axi_mm2s_araddr(2),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(34),
      Q => m_axi_mm2s_araddr(30),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(35),
      Q => m_axi_mm2s_araddr(31),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(7),
      Q => m_axi_mm2s_araddr(3),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(8),
      Q => m_axi_mm2s_araddr(4),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(9),
      Q => m_axi_mm2s_araddr(5),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(10),
      Q => m_axi_mm2s_araddr(6),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(11),
      Q => m_axi_mm2s_araddr(7),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(12),
      Q => m_axi_mm2s_araddr(8),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(13),
      Q => m_axi_mm2s_araddr(9),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(47),
      Q => m_axi_mm2s_arburst(0),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(36),
      Q => m_axi_mm2s_arlen(0),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(37),
      Q => m_axi_mm2s_arlen(1),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(38),
      Q => m_axi_mm2s_arlen(2),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(39),
      Q => m_axi_mm2s_arlen(3),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(40),
      Q => m_axi_mm2s_arlen(4),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(45),
      Q => m_axi_mm2s_arsize(0),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_48\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_48\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2wsc_calc_error : out STD_LOGIC;
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\ : entity is "axi_datamover_addr_cntl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\ is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_48\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal \^sig_addr2wsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_next_addr_reg0 : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2wsc_calc_error <= \^sig_addr2wsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => \^sig_addr_reg_empty\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_48\,
      SR(0) => SR(0),
      \in\(39 downto 0) => \in\(39 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(41) => p_1_out(50),
      \out\(40) => p_1_out(47),
      \out\(39 downto 38) => p_1_out(45 downto 44),
      \out\(37 downto 0) => p_1_out(41 downto 4),
      p_0_in => p_0_in,
      p_22_out => p_22_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n_reg,
      sig_inhibit_rdy_n_reg_1 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => sig_next_addr_reg0
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => sig_next_addr_reg0
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_0_in,
      Q => m_axi_s2mm_awvalid,
      R => sig_next_addr_reg0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(50),
      Q => \^sig_addr2wsc_calc_error\,
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => sig_addr_reg_full,
      I1 => m_axi_s2mm_awready,
      I2 => \^sig_addr2wsc_calc_error\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(4),
      Q => m_axi_s2mm_awaddr(0),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(14),
      Q => m_axi_s2mm_awaddr(10),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(15),
      Q => m_axi_s2mm_awaddr(11),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(16),
      Q => m_axi_s2mm_awaddr(12),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(17),
      Q => m_axi_s2mm_awaddr(13),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(18),
      Q => m_axi_s2mm_awaddr(14),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(19),
      Q => m_axi_s2mm_awaddr(15),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(20),
      Q => m_axi_s2mm_awaddr(16),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(21),
      Q => m_axi_s2mm_awaddr(17),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(22),
      Q => m_axi_s2mm_awaddr(18),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(23),
      Q => m_axi_s2mm_awaddr(19),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(5),
      Q => m_axi_s2mm_awaddr(1),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(24),
      Q => m_axi_s2mm_awaddr(20),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(25),
      Q => m_axi_s2mm_awaddr(21),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(26),
      Q => m_axi_s2mm_awaddr(22),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(27),
      Q => m_axi_s2mm_awaddr(23),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(28),
      Q => m_axi_s2mm_awaddr(24),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(29),
      Q => m_axi_s2mm_awaddr(25),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(30),
      Q => m_axi_s2mm_awaddr(26),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(31),
      Q => m_axi_s2mm_awaddr(27),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(32),
      Q => m_axi_s2mm_awaddr(28),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(33),
      Q => m_axi_s2mm_awaddr(29),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(6),
      Q => m_axi_s2mm_awaddr(2),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(34),
      Q => m_axi_s2mm_awaddr(30),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(35),
      Q => m_axi_s2mm_awaddr(31),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(7),
      Q => m_axi_s2mm_awaddr(3),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(8),
      Q => m_axi_s2mm_awaddr(4),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(9),
      Q => m_axi_s2mm_awaddr(5),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(10),
      Q => m_axi_s2mm_awaddr(6),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(11),
      Q => m_axi_s2mm_awaddr(7),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(12),
      Q => m_axi_s2mm_awaddr(8),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(13),
      Q => m_axi_s2mm_awaddr(9),
      R => sig_next_addr_reg0
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(47),
      Q => m_axi_s2mm_awburst(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(36),
      Q => m_axi_s2mm_awlen(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(37),
      Q => m_axi_s2mm_awlen(1),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(38),
      Q => m_axi_s2mm_awlen(2),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(39),
      Q => m_axi_s2mm_awlen(3),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(40),
      Q => m_axi_s2mm_awlen(4),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(41),
      Q => m_axi_s2mm_awlen(5),
      R => sig_next_addr_reg0
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(44),
      Q => m_axi_s2mm_awsize(0),
      R => sig_next_addr_reg0
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(45),
      Q => m_axi_s2mm_awsize(1),
      R => sig_next_addr_reg0
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_48\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_48\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_2\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    p_56_out : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_2\,
      Q(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_58_out => p_58_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_reg_1 => sig_inhibit_rdy_n_reg,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stream_rst => sig_stream_rst,
      slverr_i_reg(2 downto 0) => slverr_i_reg(2 downto 0)
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_35
     port map (
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg_0,
      Q(0) => Q(0),
      cmnd_wr => cmnd_wr,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_56_out => p_56_out,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    cmnd_wr_1 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    \sig_input_addr_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status__parameterized0\ : entity is "axi_datamover_cmd_status";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status__parameterized0\ is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\
     port map (
      CO(0) => CO(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      Q(0) => Q(0),
      S(0) => S(0),
      SR(0) => SR(0),
      dma_err => dma_err,
      \in\(16 downto 0) => \in\(16 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      s2mm_soft_reset => s2mm_soft_reset,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo
     port map (
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0) => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]_2\(0),
      SR(0) => SR(0),
      cmnd_wr_1 => cmnd_wr_1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      s2mm_halt => s2mm_halt,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      \sig_input_addr_reg_reg[31]\(48 downto 0) => \sig_input_addr_reg_reg[31]\(48 downto 0),
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_next_calc_error_reg : out STD_LOGIC;
    sig_halt_reg_reg_0 : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    sig_rd_sts_slverr_reg0 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_addr_posted_cntr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_halt_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_full_reg_0 : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]_0\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_24_out : in STD_LOGIC;
    full : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_rst2all_stop_request : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal \^sig_addr_posted_cntr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 26 downto 23 );
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_reg_full_i_1_n_0 : STD_LOGIC;
  signal \^sig_coelsc_reg_full_reg_0\ : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_halt_reg_reg_0\ : STD_LOGIC;
  signal sig_last_dbeat : STD_LOGIC;
  signal sig_last_dbeat_i_2_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg_reg_n_0 : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal \^sig_next_calc_error_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_6_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of sig_coelsc_reg_full_i_3 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair190";
begin
  sig_addr_posted_cntr(2 downto 0) <= \^sig_addr_posted_cntr\(2 downto 0);
  sig_coelsc_reg_full_reg_0 <= \^sig_coelsc_reg_full_reg_0\;
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
  sig_halt_reg_reg_0 <= \^sig_halt_reg_reg_0\;
  sig_next_calc_error_reg <= \^sig_next_calc_error_reg\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\,
      FIFO_Full_reg => FIFO_Full_reg,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg\ => \^sig_addr_posted_cntr\(2),
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \^sig_addr_posted_cntr\(1),
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => \^sig_addr_posted_cntr\(0),
      \in\(8 downto 0) => \in\(8 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21\,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(3 downto 0) => sig_cmd_fifo_data_out(26 downto 23),
      \sig_addr_posted_cntr_reg[1]\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\,
      sig_coelsc_reg_full_reg => \^sig_coelsc_reg_full_reg_0\,
      \sig_dbeat_cntr_reg[3]\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr[7]_i_3_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_0 => \^sig_next_calc_error_reg\,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat => sig_last_dbeat,
      sig_last_dbeat_reg => sig_last_dbeat_i_2_n_0,
      sig_last_dbeat_reg_0 => \sig_dbeat_cntr[7]_i_4_n_0\,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_cmd_cmplt_reg_i_3 => \^sig_data2rsc_valid\,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stream_rst => sig_stream_rst
    );
m_axi_mm2s_rready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF01FFFF"
    )
        port map (
      I0 => \^sig_addr_posted_cntr\(0),
      I1 => \^sig_addr_posted_cntr\(2),
      I2 => \^sig_addr_posted_cntr\(1),
      I3 => \^sig_next_calc_error_reg\,
      I4 => sig_dqual_reg_full,
      I5 => \^sig_data2rsc_valid\,
      O => \sig_addr_posted_cntr_reg[0]_0\
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9996662"
    )
        port map (
      I0 => \out\,
      I1 => sig_last_mmap_dbeat_reg_reg_n_0,
      I2 => \^sig_addr_posted_cntr\(2),
      I3 => \^sig_addr_posted_cntr\(1),
      I4 => \^sig_addr_posted_cntr\(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AADAA4AA"
    )
        port map (
      I0 => \^sig_addr_posted_cntr\(1),
      I1 => \^sig_addr_posted_cntr\(2),
      I2 => \^sig_addr_posted_cntr\(0),
      I3 => sig_last_mmap_dbeat_reg_reg_n_0,
      I4 => \out\,
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCECC8CC"
    )
        port map (
      I0 => \^sig_addr_posted_cntr\(1),
      I1 => \^sig_addr_posted_cntr\(2),
      I2 => \^sig_addr_posted_cntr\(0),
      I3 => sig_last_mmap_dbeat_reg_reg_n_0,
      I4 => \out\,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => \^sig_addr_posted_cntr\(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => \^sig_addr_posted_cntr\(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => \^sig_addr_posted_cntr\(2),
      R => sig_stream_rst
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => m_axi_mm2s_rvalid,
      I2 => m_axi_mm2s_rresp(1),
      I3 => m_axi_mm2s_rresp(0),
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => \^sig_data2rsc_decerr\,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => \^sig_next_calc_error_reg\,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => sig_data2rsc_calc_err,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7000FFFF"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_rsc2data_ready,
      I3 => \^sig_data2rsc_valid\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_reg_full_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sig_last_dbeat_reg_0,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_ld_new_cmd_reg,
      O => sig_push_coelsc_reg
    );
sig_coelsc_reg_full_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_mm2s_rlast,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => \^sig_data2rsc_valid\,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => m_axi_mm2s_rvalid,
      I2 => m_axi_mm2s_rresp(1),
      I3 => m_axi_mm2s_rresp(0),
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => sig_data2rsc_slverr,
      R => sig_coelsc_reg_full_i_1_n_0
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_dbeat_cntr(1),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(3),
      I3 => sig_dbeat_cntr(2),
      O => \sig_dbeat_cntr[7]_i_3_n_0\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => sig_dbeat_cntr(7),
      I2 => sig_dbeat_cntr(5),
      I3 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[7]_i_4_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      Q => sig_dbeat_cntr(0),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      Q => sig_dbeat_cntr(1),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => sig_dbeat_cntr(2),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      Q => sig_dbeat_cntr(3),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      Q => sig_dbeat_cntr(4),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      Q => sig_dbeat_cntr(5),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      Q => sig_dbeat_cntr(6),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      Q => sig_dbeat_cntr(7),
      R => sig_stream_rst
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => sig_dqual_reg_full,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21\
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_halt_reg_reg_0\,
      Q => sig_halt_reg_dly1,
      R => sig_stream_rst
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => sig_stream_rst
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => sig_stream_rst
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_rst2all_stop_request,
      I1 => \^sig_halt_reg_reg_0\,
      O => sig_halt_reg_i_1_n_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_i_1_n_0,
      Q => \^sig_halt_reg_reg_0\,
      R => sig_stream_rst
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => sig_last_dbeat_reg_0,
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(2),
      I3 => sig_dbeat_cntr(0),
      I4 => sig_dbeat_cntr(1),
      I5 => \sig_dbeat_cntr[7]_i_4_n_0\,
      O => sig_last_dbeat_i_2_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\,
      Q => sig_last_dbeat,
      R => sig_stream_rst
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg_reg_n_0,
      R => sig_stream_rst
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(26),
      Q => \^sig_next_calc_error_reg\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_cmd_cmplt_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(23),
      Q => sig_next_eof_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_sequential_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21\
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_rd_sts_slverr_reg_reg(0),
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => sig_rd_sts_slverr_reg_reg(1),
      O => sig_rd_sts_slverr_reg0
    );
xpm_fifo_sync_inst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000D00000000"
    )
        port map (
      I0 => \^sig_coelsc_reg_full_reg_0\,
      I1 => xpm_fifo_sync_inst_i_6_n_0,
      I2 => p_24_out,
      I3 => full,
      I4 => mm2s_halt,
      I5 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      O => wr_en
    );
xpm_fifo_sync_inst_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF004000400040"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => sig_dqual_reg_full,
      I3 => \^sig_next_calc_error_reg\,
      I4 => sig_next_eof_reg,
      I5 => m_axi_mm2s_rlast,
      O => sig_halt_reg_reg_1(0)
    );
xpm_fifo_sync_inst_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404000"
    )
        port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_dqual_reg_full,
      I2 => \^sig_halt_reg_reg_0\,
      I3 => \^sig_addr_posted_cntr\(0),
      I4 => \^sig_addr_posted_cntr\(2),
      I5 => \^sig_addr_posted_cntr\(1),
      O => xpm_fifo_sync_inst_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter is
  port (
    sig_s_ready_out_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    sig_mssa_index : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer_reg_0 : out STD_LOGIC;
    sig_eop_halt_xfer_reg_1 : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    \sig_data_reg_out_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INFERRED_GEN.cnt_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_reg_out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INFERRED_GEN.cnt_i_reg[4]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_dre2ibtt_eop : out STD_LOGIC;
    sig_dre2ibtt_tlast : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_curr_eof_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : in STD_LOGIC_VECTOR ( 32 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_eop_sent_reg_reg_0 : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    empty : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\ : in STD_LOGIC;
    sig_incr_dbeat_cntr : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : in STD_LOGIC;
    sig_sm_pop_cmd_fifo_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_pop_cmd_fifo_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter is
  signal I_MSSAI_SKID_BUF_n_38 : STD_LOGIC;
  signal I_MSSAI_SKID_BUF_n_74 : STD_LOGIC;
  signal I_MSSAI_SKID_BUF_n_75 : STD_LOGIC;
  signal \I_SCATTER_STROBE_GEN/sig_start_offset_un\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal I_TSTRB_FIFO_n_0 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_11 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_12 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_18 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_8 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SLICE_INSERTION_n_1 : STD_LOGIC;
  signal SLICE_INSERTION_n_10 : STD_LOGIC;
  signal SLICE_INSERTION_n_11 : STD_LOGIC;
  signal SLICE_INSERTION_n_12 : STD_LOGIC;
  signal SLICE_INSERTION_n_13 : STD_LOGIC;
  signal SLICE_INSERTION_n_14 : STD_LOGIC;
  signal SLICE_INSERTION_n_3 : STD_LOGIC;
  signal SLICE_INSERTION_n_5 : STD_LOGIC;
  signal SLICE_INSERTION_n_6 : STD_LOGIC;
  signal SLICE_INSERTION_n_7 : STD_LOGIC;
  signal SLICE_INSERTION_n_8 : STD_LOGIC;
  signal SLICE_INSERTION_n_9 : STD_LOGIC;
  signal ld_btt_cntr_reg1 : STD_LOGIC;
  signal ld_btt_cntr_reg2 : STD_LOGIC;
  signal ld_btt_cntr_reg3 : STD_LOGIC;
  signal lsig_absorb2tlast : STD_LOGIC;
  signal lsig_set_absorb2tlast : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_btt_cntr0 : STD_LOGIC;
  signal sig_btt_cntr03_out : STD_LOGIC;
  signal sig_btt_cntr_dup : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_btt_cntr_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_btt_cntr_dup : signal is "no";
  signal sig_btt_cntr_prv0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_btt_cntr_prv0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_n_3\ : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_1 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_2 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_3 : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_5_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_3\ : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_1 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_2 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_3 : STD_LOGIC;
  signal sig_cmd_full : STD_LOGIC;
  signal sig_curr_eof_reg : STD_LOGIC;
  signal \sig_curr_strt_offset[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_curr_strt_offset[1]_i_1_n_0\ : STD_LOGIC;
  signal sig_eop_halt_xfer_i_1_n_0 : STD_LOGIC;
  signal \^sig_eop_halt_xfer_reg_0\ : STD_LOGIC;
  signal sig_eop_sent : STD_LOGIC;
  signal sig_eop_sent_reg : STD_LOGIC;
  signal sig_eop_sent_reg0 : STD_LOGIC;
  signal sig_fifo_mssai : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sig_fifo_mssai[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_fifo_mssai[1]_i_1_n_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_ld_cmd : STD_LOGIC;
  signal \sig_max_first_increment[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_max_first_increment[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_max_first_increment[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_next_strt_offset[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_next_strt_offset[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_next_strt_offset_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_strm_tlast : STD_LOGIC;
  signal sig_tstrb_fifo_data_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_valid_fifo_ld12_out : STD_LOGIC;
  signal slice_insert_data : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal slice_insert_valid : STD_LOGIC;
  signal \NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sig_btt_cntr[0]_i_1\ : label is "soft_lutpair285";
  attribute KEEP : string;
  attribute KEEP of \sig_btt_cntr_dup_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[0]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[10]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[11]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[12]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[13]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[14]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[15]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[1]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[2]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[3]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[4]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[5]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[6]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[7]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[8]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[9]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of \sig_next_strt_offset[0]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of sig_sm_pop_cmd_fifo_i_1 : label is "soft_lutpair286";
begin
  Q(0) <= \^q\(0);
  \out\ <= \^out\;
  p_7_out <= \^p_7_out\;
  sig_eop_halt_xfer_reg_0 <= \^sig_eop_halt_xfer_reg_0\;
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => sig_need_cmd_flush,
      I1 => sig_sm_pop_cmd_fifo_reg(0),
      I2 => \^p_7_out\,
      O => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\
    );
\GEN_INDET_BTT.lsig_absorb2tlast_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_MSSAI_SKID_BUF_n_74,
      Q => lsig_absorb2tlast,
      R => '0'
    );
I_MSSAI_SKID_BUF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf
     port map (
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(3) => sig_tstrb_fifo_data_out(4),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\(2 downto 0) => sig_tstrb_fifo_data_out(2 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\ => \^sig_eop_halt_xfer_reg_0\,
      \INFERRED_GEN.cnt_i_reg[4]\(0) => \INFERRED_GEN.cnt_i_reg[4]_0\(1),
      \INFERRED_GEN.cnt_i_reg[4]_0\(0) => \INFERRED_GEN.cnt_i_reg[4]_1\(1),
      Q(0) => \^q\(0),
      SR(0) => SR(0),
      dout(32 downto 0) => dout(32 downto 0),
      empty => empty,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_set_absorb2tlast => lsig_set_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \^out\,
      rd_en => rd_en,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => I_MSSAI_SKID_BUF_n_74,
      \sig_data_reg_out_reg[31]_0\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      \sig_data_reg_out_reg[31]_1\(31 downto 0) => \sig_data_reg_out_reg[31]_0\(31 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_incr_dbeat_cntr => sig_incr_dbeat_cntr,
      sig_init_reg => sig_init_reg,
      sig_last_reg_out_reg_0 => I_MSSAI_SKID_BUF_n_75,
      sig_mssa_index(0) => sig_mssa_index(0),
      \sig_mssa_index_reg_out_reg[1]_0\ => I_MSSAI_SKID_BUF_n_38,
      \sig_mssa_index_reg_out_reg[1]_1\ => \sig_mssa_index_reg_out_reg[1]\,
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg,
      sig_strm_tlast => sig_strm_tlast
    );
I_TSTRB_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized7\
     port map (
      CO(0) => sig_btt_lteq_max_first_incr,
      E(0) => sig_btt_cntr03_out,
      FIFO_Full_reg => I_TSTRB_FIFO_n_0,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[4]_0\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(0) => \INFERRED_GEN.cnt_i_reg[4]_1\(0),
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INFERRED_GEN.cnt_i_reg[4]\ => \INFERRED_GEN.cnt_i_reg[4]\,
      Q(0) => \^q\(0),
      \in\(0) => slice_insert_data(4),
      \in\(1) => slice_insert_data(3),
      \in\(2) => slice_insert_data(2),
      \in\(3) => slice_insert_data(1),
      \in\(4) => slice_insert_data(0),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg1_reg => I_TSTRB_FIFO_n_12,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_set_absorb2tlast => lsig_set_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(3) => sig_tstrb_fifo_data_out(4),
      \out\(2 downto 0) => sig_tstrb_fifo_data_out(2 downto 0),
      sig_btt_cntr0 => sig_btt_cntr0,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_btt_eq_0_reg => I_TSTRB_FIFO_n_18,
      sig_btt_eq_0_reg_0 => sig_btt_eq_0_i_2_n_0,
      sig_btt_eq_0_reg_1 => sig_btt_eq_0_i_3_n_0,
      sig_btt_eq_0_reg_2 => sig_btt_eq_0_i_4_n_0,
      sig_cmd_empty_reg => I_TSTRB_FIFO_n_11,
      sig_cmd_empty_reg_0 => I_MSSAI_SKID_BUF_n_75,
      sig_cmd_empty_reg_1 => \^p_7_out\,
      sig_cmd_full => sig_cmd_full,
      sig_cmd_full_reg => I_TSTRB_FIFO_n_8,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg_1,
      sig_eop_sent => sig_eop_sent,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_eop_sent_reg0 => sig_eop_sent_reg0,
      sig_eop_sent_reg_reg => I_MSSAI_SKID_BUF_n_38,
      sig_eop_sent_reg_reg_0 => \^sig_eop_halt_xfer_reg_0\,
      sig_eop_sent_reg_reg_1 => sig_eop_sent_reg_reg_0,
      sig_eop_sent_reg_reg_2 => \^out\,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_ld_cmd => sig_ld_cmd,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_strm_tlast => sig_strm_tlast,
      sig_valid_fifo_ld12_out => sig_valid_fifo_ld12_out,
      slice_insert_valid => slice_insert_valid
    );
SLICE_INSERTION: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice
     port map (
      CO(0) => sig_btt_lteq_max_first_incr,
      DI(1) => SLICE_INSERTION_n_9,
      DI(0) => SLICE_INSERTION_n_10,
      E(0) => sig_btt_cntr03_out,
      Q(15) => \sig_btt_cntr_reg_n_0_[15]\,
      Q(14) => \sig_btt_cntr_reg_n_0_[14]\,
      Q(13) => \sig_btt_cntr_reg_n_0_[13]\,
      Q(12) => \sig_btt_cntr_reg_n_0_[12]\,
      Q(11) => \sig_btt_cntr_reg_n_0_[11]\,
      Q(10) => \sig_btt_cntr_reg_n_0_[10]\,
      Q(9) => \sig_btt_cntr_reg_n_0_[9]\,
      Q(8) => \sig_btt_cntr_reg_n_0_[8]\,
      Q(7) => \sig_btt_cntr_reg_n_0_[7]\,
      Q(6) => \sig_btt_cntr_reg_n_0_[6]\,
      Q(5) => \sig_btt_cntr_reg_n_0_[5]\,
      Q(4) => \sig_btt_cntr_reg_n_0_[4]\,
      Q(3) => \sig_btt_cntr_reg_n_0_[3]\,
      Q(2) => \sig_btt_cntr_reg_n_0_[2]\,
      Q(1) => \sig_btt_cntr_reg_n_0_[1]\,
      Q(0) => \sig_btt_cntr_reg_n_0_[0]\,
      S(3) => SLICE_INSERTION_n_5,
      S(2) => SLICE_INSERTION_n_6,
      S(1) => SLICE_INSERTION_n_7,
      S(0) => SLICE_INSERTION_n_8,
      SR(0) => SR(0),
      \in\(0) => slice_insert_data(4),
      \in\(1) => slice_insert_data(3),
      \in\(2) => slice_insert_data(2),
      \in\(3) => slice_insert_data(1),
      \in\(4) => slice_insert_data(0),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg2_reg => SLICE_INSERTION_n_3,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      ld_btt_cntr_reg3_reg => SLICE_INSERTION_n_1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_valid_i_reg_0 => I_TSTRB_FIFO_n_0,
      \out\(15 downto 0) => sig_btt_cntr_dup(15 downto 0),
      sig_btt_cntr0 => sig_btt_cntr0,
      \sig_btt_cntr_dup_reg[15]\(3) => SLICE_INSERTION_n_11,
      \sig_btt_cntr_dup_reg[15]\(2) => SLICE_INSERTION_n_12,
      \sig_btt_cntr_dup_reg[15]\(1) => SLICE_INSERTION_n_13,
      \sig_btt_cntr_dup_reg[15]\(0) => SLICE_INSERTION_n_14,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_btt_lteq_max_first_incr0_carry => \sig_max_first_increment_reg_n_0_[2]\,
      sig_btt_lteq_max_first_incr0_carry_0 => \sig_max_first_increment_reg_n_0_[1]\,
      sig_btt_lteq_max_first_incr0_carry_1 => \sig_max_first_increment_reg_n_0_[0]\,
      sig_cmd_full => sig_cmd_full,
      sig_curr_eof_reg => sig_curr_eof_reg,
      sig_fifo_mssai(1 downto 0) => sig_fifo_mssai(1 downto 0),
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_start_offset_un(1 downto 0) => \I_SCATTER_STROBE_GEN/sig_start_offset_un\(1 downto 0),
      sig_valid_fifo_ld12_out => sig_valid_fifo_ld12_out,
      slice_insert_valid => slice_insert_valid
    );
ld_btt_cntr_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_TSTRB_FIFO_n_12,
      Q => ld_btt_cntr_reg1,
      R => '0'
    );
ld_btt_cntr_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SLICE_INSERTION_n_3,
      Q => ld_btt_cntr_reg2,
      R => '0'
    );
ld_btt_cntr_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SLICE_INSERTION_n_1,
      Q => ld_btt_cntr_reg3,
      R => '0'
    );
\sig_btt_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(0),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(0),
      O => sel0(0)
    );
\sig_btt_cntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(10),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(10),
      O => sel0(10)
    );
\sig_btt_cntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(11),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(11),
      O => sel0(11)
    );
\sig_btt_cntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(12),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(12),
      O => sel0(12)
    );
\sig_btt_cntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(13),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(13),
      O => sel0(13)
    );
\sig_btt_cntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(14),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(14),
      O => sel0(14)
    );
\sig_btt_cntr[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(15),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(15),
      O => sel0(15)
    );
\sig_btt_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(1),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(1),
      O => sel0(1)
    );
\sig_btt_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(2),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(2),
      O => sel0(2)
    );
\sig_btt_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(3),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(3),
      O => sel0(3)
    );
\sig_btt_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(4),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(4),
      O => sel0(4)
    );
\sig_btt_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(5),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(5),
      O => sel0(5)
    );
\sig_btt_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(6),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(6),
      O => sel0(6)
    );
\sig_btt_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(7),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(7),
      O => sel0(7)
    );
\sig_btt_cntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(8),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(8),
      O => sel0(8)
    );
\sig_btt_cntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(9),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(9),
      O => sel0(9)
    );
\sig_btt_cntr_dup_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(0),
      Q => sig_btt_cntr_dup(0),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(10),
      Q => sig_btt_cntr_dup(10),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(11),
      Q => sig_btt_cntr_dup(11),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(12),
      Q => sig_btt_cntr_dup(12),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(13),
      Q => sig_btt_cntr_dup(13),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(14),
      Q => sig_btt_cntr_dup(14),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(15),
      Q => sig_btt_cntr_dup(15),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(1),
      Q => sig_btt_cntr_dup(1),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(2),
      Q => sig_btt_cntr_dup(2),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(3),
      Q => sig_btt_cntr_dup(3),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(4),
      Q => sig_btt_cntr_dup(4),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(5),
      Q => sig_btt_cntr_dup(5),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(6),
      Q => sig_btt_cntr_dup(6),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(7),
      Q => sig_btt_cntr_dup(7),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(8),
      Q => sig_btt_cntr_dup(8),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(9),
      Q => sig_btt_cntr_dup(9),
      R => sig_btt_cntr0
    );
sig_btt_cntr_prv0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_cntr_prv0_carry_n_0,
      CO(2) => sig_btt_cntr_prv0_carry_n_1,
      CO(1) => sig_btt_cntr_prv0_carry_n_2,
      CO(0) => sig_btt_cntr_prv0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => sig_btt_cntr_dup(3 downto 0),
      O(3 downto 0) => sig_btt_cntr_prv0(3 downto 0),
      S(3) => sig_btt_cntr_prv0_carry_i_1_n_0,
      S(2) => sig_btt_cntr_prv0_carry_i_2_n_0,
      S(1) => sig_btt_cntr_prv0_carry_i_3_n_0,
      S(0) => sig_btt_cntr_prv0_carry_i_4_n_0
    );
\sig_btt_cntr_prv0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_cntr_prv0_carry_n_0,
      CO(3) => \sig_btt_cntr_prv0_carry__0_n_0\,
      CO(2) => \sig_btt_cntr_prv0_carry__0_n_1\,
      CO(1) => \sig_btt_cntr_prv0_carry__0_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_btt_cntr_dup(7 downto 4),
      O(3 downto 0) => sig_btt_cntr_prv0(7 downto 4),
      S(3) => \sig_btt_cntr_prv0_carry__0_i_1_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__0_i_2_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__0_i_3_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__0_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(7),
      I1 => \sig_btt_cntr_reg_n_0_[7]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(6),
      I1 => \sig_btt_cntr_reg_n_0_[6]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(5),
      I1 => \sig_btt_cntr_reg_n_0_[5]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(4),
      I1 => \sig_btt_cntr_reg_n_0_[4]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_prv0_carry__0_n_0\,
      CO(3) => \sig_btt_cntr_prv0_carry__1_n_0\,
      CO(2) => \sig_btt_cntr_prv0_carry__1_n_1\,
      CO(1) => \sig_btt_cntr_prv0_carry__1_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_btt_cntr_dup(11 downto 8),
      O(3 downto 0) => sig_btt_cntr_prv0(11 downto 8),
      S(3) => \sig_btt_cntr_prv0_carry__1_i_1_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__1_i_2_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__1_i_3_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__1_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(11),
      I1 => \sig_btt_cntr_reg_n_0_[11]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__1_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(10),
      I1 => \sig_btt_cntr_reg_n_0_[10]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__1_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(9),
      I1 => \sig_btt_cntr_reg_n_0_[9]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__1_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(8),
      I1 => \sig_btt_cntr_reg_n_0_[8]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__1_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_prv0_carry__1_n_0\,
      CO(3) => \NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \sig_btt_cntr_prv0_carry__2_n_1\,
      CO(1) => \sig_btt_cntr_prv0_carry__2_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sig_btt_cntr_dup(14 downto 12),
      O(3 downto 0) => sig_btt_cntr_prv0(15 downto 12),
      S(3) => \sig_btt_cntr_prv0_carry__2_i_1_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__2_i_2_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__2_i_3_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__2_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(15),
      I1 => \sig_btt_cntr_reg_n_0_[15]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__2_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(14),
      I1 => \sig_btt_cntr_reg_n_0_[14]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__2_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(13),
      I1 => \sig_btt_cntr_reg_n_0_[13]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__2_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(12),
      I1 => \sig_btt_cntr_reg_n_0_[12]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__2_i_4_n_0\
    );
sig_btt_cntr_prv0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(3),
      I1 => \sig_btt_cntr_reg_n_0_[3]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => sig_btt_cntr_prv0_carry_i_1_n_0
    );
sig_btt_cntr_prv0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sig_btt_cntr_dup(2),
      I1 => \sig_max_first_increment_reg_n_0_[2]\,
      I2 => sig_btt_lteq_max_first_incr,
      I3 => \sig_btt_cntr_reg_n_0_[2]\,
      O => sig_btt_cntr_prv0_carry_i_2_n_0
    );
sig_btt_cntr_prv0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sig_btt_cntr_dup(1),
      I1 => \sig_max_first_increment_reg_n_0_[1]\,
      I2 => sig_btt_lteq_max_first_incr,
      I3 => \sig_btt_cntr_reg_n_0_[1]\,
      O => sig_btt_cntr_prv0_carry_i_3_n_0
    );
sig_btt_cntr_prv0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sig_btt_cntr_dup(0),
      I1 => \sig_max_first_increment_reg_n_0_[0]\,
      I2 => sig_btt_lteq_max_first_incr,
      I3 => \sig_btt_cntr_reg_n_0_[0]\,
      O => sig_btt_cntr_prv0_carry_i_4_n_0
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(0),
      Q => \sig_btt_cntr_reg_n_0_[0]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(10),
      Q => \sig_btt_cntr_reg_n_0_[10]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(11),
      Q => \sig_btt_cntr_reg_n_0_[11]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(12),
      Q => \sig_btt_cntr_reg_n_0_[12]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(13),
      Q => \sig_btt_cntr_reg_n_0_[13]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(14),
      Q => \sig_btt_cntr_reg_n_0_[14]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(15),
      Q => \sig_btt_cntr_reg_n_0_[15]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(1),
      Q => \sig_btt_cntr_reg_n_0_[1]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(2),
      Q => \sig_btt_cntr_reg_n_0_[2]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(3),
      Q => \sig_btt_cntr_reg_n_0_[3]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(4),
      Q => \sig_btt_cntr_reg_n_0_[4]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(5),
      Q => \sig_btt_cntr_reg_n_0_[5]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(6),
      Q => \sig_btt_cntr_reg_n_0_[6]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(7),
      Q => \sig_btt_cntr_reg_n_0_[7]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(8),
      Q => \sig_btt_cntr_reg_n_0_[8]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(9),
      Q => \sig_btt_cntr_reg_n_0_[9]\,
      R => sig_btt_cntr0
    );
sig_btt_eq_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001015"
    )
        port map (
      I0 => sel0(10),
      I1 => sig_curr_eof_reg_reg_0(9),
      I2 => sig_ld_cmd,
      I3 => sig_btt_cntr_prv0(9),
      I4 => sel0(11),
      I5 => sel0(8),
      O => sig_btt_eq_0_i_2_n_0
    );
sig_btt_eq_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001015"
    )
        port map (
      I0 => sel0(14),
      I1 => sig_curr_eof_reg_reg_0(15),
      I2 => sig_ld_cmd,
      I3 => sig_btt_cntr_prv0(15),
      I4 => sel0(12),
      I5 => sel0(13),
      O => sig_btt_eq_0_i_3_n_0
    );
sig_btt_eq_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sig_btt_eq_0_i_5_n_0,
      I5 => sig_btt_eq_0_i_6_n_0,
      O => sig_btt_eq_0_i_4_n_0
    );
sig_btt_eq_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
        port map (
      I0 => sig_btt_cntr_prv0(4),
      I1 => sig_curr_eof_reg_reg_0(4),
      I2 => sig_btt_cntr_prv0(7),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => sig_curr_eof_reg_reg_0(7),
      O => sig_btt_eq_0_i_5_n_0
    );
sig_btt_eq_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
        port map (
      I0 => sig_btt_cntr_prv0(5),
      I1 => sig_curr_eof_reg_reg_0(5),
      I2 => sig_btt_cntr_prv0(6),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => sig_curr_eof_reg_reg_0(6),
      O => sig_btt_eq_0_i_6_n_0
    );
sig_btt_eq_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_TSTRB_FIFO_n_18,
      Q => sig_btt_eq_0,
      R => '0'
    );
sig_btt_lteq_max_first_incr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lteq_max_first_incr0_carry_n_0,
      CO(2) => sig_btt_lteq_max_first_incr0_carry_n_1,
      CO(1) => sig_btt_lteq_max_first_incr0_carry_n_2,
      CO(0) => sig_btt_lteq_max_first_incr0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => SLICE_INSERTION_n_9,
      DI(0) => SLICE_INSERTION_n_10,
      O(3 downto 0) => NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => SLICE_INSERTION_n_5,
      S(2) => SLICE_INSERTION_n_6,
      S(1) => SLICE_INSERTION_n_7,
      S(0) => SLICE_INSERTION_n_8
    );
\sig_btt_lteq_max_first_incr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_lteq_max_first_incr0_carry_n_0,
      CO(3) => sig_btt_lteq_max_first_incr,
      CO(2) => \sig_btt_lteq_max_first_incr0_carry__0_n_1\,
      CO(1) => \sig_btt_lteq_max_first_incr0_carry__0_n_2\,
      CO(0) => \sig_btt_lteq_max_first_incr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => SLICE_INSERTION_n_11,
      S(2) => SLICE_INSERTION_n_12,
      S(1) => SLICE_INSERTION_n_13,
      S(0) => SLICE_INSERTION_n_14
    );
sig_cmd_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_TSTRB_FIFO_n_11,
      Q => \^p_7_out\,
      R => '0'
    );
sig_cmd_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_TSTRB_FIFO_n_8,
      Q => sig_cmd_full,
      R => '0'
    );
sig_curr_eof_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_sm_ld_dre_cmd,
      I1 => sig_cmd_full,
      O => sig_ld_cmd
    );
sig_curr_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => sig_curr_eof_reg_reg_0(16),
      Q => sig_curr_eof_reg,
      R => sig_eop_sent_reg0
    );
\sig_curr_strt_offset[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => \I_SCATTER_STROBE_GEN/sig_start_offset_un\(0),
      I1 => sig_ld_cmd,
      I2 => \sig_next_strt_offset_reg__0\(0),
      I3 => sig_valid_fifo_ld12_out,
      I4 => sig_eop_sent_reg,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_curr_strt_offset[0]_i_1_n_0\
    );
\sig_curr_strt_offset[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => \I_SCATTER_STROBE_GEN/sig_start_offset_un\(1),
      I1 => sig_ld_cmd,
      I2 => \sig_next_strt_offset_reg__0\(1),
      I3 => sig_valid_fifo_ld12_out,
      I4 => sig_eop_sent_reg,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_curr_strt_offset[1]_i_1_n_0\
    );
\sig_curr_strt_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_curr_strt_offset[0]_i_1_n_0\,
      Q => \I_SCATTER_STROBE_GEN/sig_start_offset_un\(0),
      R => '0'
    );
\sig_curr_strt_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_curr_strt_offset[1]_i_1_n_0\,
      Q => \I_SCATTER_STROBE_GEN/sig_start_offset_un\(1),
      R => '0'
    );
sig_eop_halt_xfer_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => sig_valid_fifo_ld12_out,
      I1 => \^sig_eop_halt_xfer_reg_0\,
      I2 => sig_btt_cntr0,
      O => sig_eop_halt_xfer_i_1_n_0
    );
sig_eop_halt_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_eop_halt_xfer_i_1_n_0,
      Q => \^sig_eop_halt_xfer_reg_0\,
      R => '0'
    );
sig_eop_sent_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_eop_sent,
      Q => sig_eop_sent_reg,
      R => sig_eop_sent_reg0
    );
\sig_fifo_mssai[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \sig_next_strt_offset_reg__0\(0),
      I1 => ld_btt_cntr_reg1,
      I2 => ld_btt_cntr_reg2,
      I3 => sig_fifo_mssai(0),
      O => \sig_fifo_mssai[0]_i_1_n_0\
    );
\sig_fifo_mssai[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9F0090"
    )
        port map (
      I0 => \sig_next_strt_offset_reg__0\(0),
      I1 => \sig_next_strt_offset_reg__0\(1),
      I2 => ld_btt_cntr_reg1,
      I3 => ld_btt_cntr_reg2,
      I4 => sig_fifo_mssai(1),
      O => \sig_fifo_mssai[1]_i_1_n_0\
    );
\sig_fifo_mssai_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_fifo_mssai[0]_i_1_n_0\,
      Q => sig_fifo_mssai(0),
      R => sig_eop_sent_reg0
    );
\sig_fifo_mssai_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_fifo_mssai[1]_i_1_n_0\,
      Q => sig_fifo_mssai(1),
      R => sig_eop_sent_reg0
    );
\sig_max_first_increment[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0C0C000A000A0"
    )
        port map (
      I0 => \sig_max_first_increment_reg_n_0_[0]\,
      I1 => \sig_next_strt_offset_reg__0\(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_valid_fifo_ld12_out,
      I4 => sig_cmd_full,
      I5 => sig_sm_ld_dre_cmd,
      O => \sig_max_first_increment[0]_i_1_n_0\
    );
\sig_max_first_increment[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C003C000000AA00"
    )
        port map (
      I0 => \sig_max_first_increment_reg_n_0_[1]\,
      I1 => \sig_next_strt_offset_reg__0\(0),
      I2 => \sig_next_strt_offset_reg__0\(1),
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_valid_fifo_ld12_out,
      I5 => sig_ld_cmd,
      O => \sig_max_first_increment[1]_i_1_n_0\
    );
\sig_max_first_increment[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFF1FFF1F0010"
    )
        port map (
      I0 => \sig_next_strt_offset_reg__0\(1),
      I1 => \sig_next_strt_offset_reg__0\(0),
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_full,
      I4 => sig_valid_fifo_ld12_out,
      I5 => \sig_max_first_increment_reg_n_0_[2]\,
      O => \sig_max_first_increment[2]_i_1_n_0\
    );
\sig_max_first_increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_max_first_increment[0]_i_1_n_0\,
      Q => \sig_max_first_increment_reg_n_0_[0]\,
      R => '0'
    );
\sig_max_first_increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_max_first_increment[1]_i_1_n_0\,
      Q => \sig_max_first_increment_reg_n_0_[1]\,
      R => '0'
    );
\sig_max_first_increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_max_first_increment[2]_i_1_n_0\,
      Q => \sig_max_first_increment_reg_n_0_[2]\,
      R => SR(0)
    );
\sig_next_strt_offset[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(0),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => \sig_next_strt_offset_reg__0\(0),
      O => \sig_next_strt_offset[0]_i_1_n_0\
    );
\sig_next_strt_offset[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF95FF00006A00"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(1),
      I1 => \sig_next_strt_offset_reg__0\(0),
      I2 => sig_curr_eof_reg_reg_0(0),
      I3 => sig_sm_ld_dre_cmd,
      I4 => sig_cmd_full,
      I5 => \sig_next_strt_offset_reg__0\(1),
      O => \sig_next_strt_offset[1]_i_1_n_0\
    );
\sig_next_strt_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_next_strt_offset[0]_i_1_n_0\,
      Q => \sig_next_strt_offset_reg__0\(0),
      R => sig_eop_sent_reg0
    );
\sig_next_strt_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_next_strt_offset[1]_i_1_n_0\,
      Q => \sig_next_strt_offset_reg__0\(1),
      R => sig_eop_sent_reg0
    );
sig_sm_pop_cmd_fifo_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => sig_sm_pop_cmd_fifo_reg(0),
      I1 => sig_need_cmd_flush,
      I2 => \^p_7_out\,
      I3 => sig_sm_pop_cmd_fifo_reg_0,
      O => sig_sm_pop_cmd_fifo_ns
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord is
  port (
    dout : out STD_LOGIC_VECTOR ( 10 downto 0 );
    empty : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_child_qual_first_of_2_reg : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    sig_clr_dbc_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_burst_dbeat_cntr_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_byte_cntr_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_en : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg_0\ : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    full : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[4]_0\ : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[4]_1\ : in STD_LOGIC;
    sig_mssa_index : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_adjusted_addr_incr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_clr_dbc_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[2]\ : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_s_ready_dup_i_2__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_addr_cntr_lsh_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord is
begin
\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg
     port map (
      CO(0) => CO(0),
      D(5 downto 0) => D(5 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => E(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      \INCLUDE_PACKING.lsig_packer_full_reg_0\ => \INCLUDE_PACKING.lsig_packer_full_reg_0\,
      O(3 downto 0) => O(3 downto 0),
      Q(0) => Q(0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      din(8 downto 0) => din(8 downto 0),
      dout(10 downto 0) => dout(10 downto 0),
      empty => empty,
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(2 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(2 downto 0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3 downto 0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\(0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\(0),
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => rd_en,
      sig_adjusted_addr_incr(8 downto 0) => sig_adjusted_addr_incr(8 downto 0),
      \sig_burst_dbeat_cntr_reg[4]\(0) => \sig_burst_dbeat_cntr_reg[4]\(0),
      \sig_burst_dbeat_cntr_reg[4]_0\ => \sig_burst_dbeat_cntr_reg[4]_0\,
      \sig_burst_dbeat_cntr_reg[4]_1\ => \sig_burst_dbeat_cntr_reg[4]_1\,
      \sig_byte_cntr_reg[2]\ => \sig_byte_cntr_reg[2]\,
      \sig_byte_cntr_reg[8]\(6 downto 0) => \sig_byte_cntr_reg[8]\(6 downto 0),
      sig_child_addr_cntr_lsh_reg(2 downto 0) => sig_child_addr_cntr_lsh_reg(2 downto 0),
      \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_reg,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbc_reg_reg(0) => sig_clr_dbc_reg_reg(0),
      sig_clr_dbc_reg_reg_0 => sig_clr_dbc_reg_reg_0,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0(0) => sig_m_valid_out_reg_0(0),
      sig_mssa_index(0) => sig_mssa_index(0),
      \sig_s_ready_dup_i_2__0\(0) => \sig_s_ready_dup_i_2__0\(0),
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0\ is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 65 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 65 downto 0 );
    rd_en : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0\ : entity is "axi_datamover_sfifo_autord";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0\ is
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0\
     port map (
      E(0) => E(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\(0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\(0),
      SR(0) => SR(0),
      din(65 downto 0) => din(65 downto 0),
      dout(65 downto 0) => dout(65 downto 0),
      empty => empty,
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0),
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sig_wdc_status_going_full : out STD_LOGIC;
    sig_init_reg : out STD_LOGIC;
    sig_halt_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]_0\ : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    sig_input_cache_type_reg0 : out STD_LOGIC;
    sig_init_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_reg_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_halt_cmplt_reg : in STD_LOGIC;
    sig_psm_pop_input_cmd : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl is
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_20\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_21\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27\ : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_1 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_2 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_3 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_4 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_5 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_7 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_9 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal \sig_addr_posted_cntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_addr_posted_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 22 downto 4 );
  signal \^sig_halt_reg\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal \sig_wdc_statcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_wdc_statcnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \in\(16 downto 0) <= \^in\(16 downto 0);
  sig_halt_reg <= \^sig_halt_reg\;
\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\
     port map (
      D(2) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_20\,
      D(1) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_21\,
      D(0) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22\,
      E(0) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24\,
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0) => sig_rd_empty,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(15 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(15 downto 0),
      \INFERRED_GEN.cnt_i_reg[3]\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27\,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => I_WRESP_STATUS_FIFO_n_7,
      Q(3 downto 0) => \sig_wdc_statcnt_reg__0\(3 downto 0),
      SR(0) => SR(0),
      \in\(0) => \^in\(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(15 downto 2) => sig_dcntl_sfifo_out(22 downto 9),
      \out\(1 downto 0) => sig_dcntl_sfifo_out(5 downto 4),
      p_0_in => p_0_in,
      p_4_out => p_4_out,
      sel => sig_wr_fifo,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => I_WRESP_STATUS_FIFO_n_1,
      sig_push_coelsc_reg => sig_push_coelsc_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(16),
      Q => \^in\(10),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(17),
      Q => \^in\(11),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(18),
      Q => \^in\(12),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(19),
      Q => \^in\(13),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(20),
      Q => \^in\(14),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(21),
      Q => \^in\(15),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(9),
      Q => \^in\(3),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(10),
      Q => \^in\(4),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(11),
      Q => \^in\(5),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(12),
      Q => \^in\(6),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(13),
      Q => \^in\(7),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(14),
      Q => \^in\(8),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(15),
      Q => \^in\(9),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_9,
      Q => \^in\(1),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(22),
      Q => \^in\(16),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^in\(0),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_0_in,
      Q => sig_coelsc_reg_empty,
      S => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(5),
      Q => sig_wsc2stat_status_valid,
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_2_out,
      Q => \^in\(2),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0)
    );
I_WRESP_STATUS_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\
     port map (
      D(2) => I_WRESP_STATUS_FIFO_n_2,
      D(1) => I_WRESP_STATUS_FIFO_n_3,
      D(0) => I_WRESP_STATUS_FIFO_n_4,
      E(0) => I_WRESP_STATUS_FIFO_n_5,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => I_WRESP_STATUS_FIFO_n_9,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => sig_dcntl_sfifo_out(4),
      \INFERRED_GEN.cnt_i_reg[1]\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => sig_rd_empty,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => I_WRESP_STATUS_FIFO_n_7,
      Q(3 downto 2) => sig_addr_posted_cntr_reg(3 downto 2),
      Q(1 downto 0) => \^q\(1 downto 0),
      SR(0) => SR(0),
      \in\(1 downto 0) => \^in\(2 downto 1),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => \out\,
      p_2_out => p_2_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => I_WRESP_STATUS_FIFO_n_1,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_halt_reg => \^sig_halt_reg\,
      sig_init_done => sig_init_done,
      sig_init_reg2 => sig_init_reg2,
      sig_init_reg_reg_0 => sig_init_reg,
      sig_init_reg_reg_1(0) => sig_init_reg_reg(0),
      sig_input_cache_type_reg0 => sig_input_cache_type_reg0,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_push_coelsc_reg => sig_push_coelsc_reg
    );
\sig_addr_posted_cntr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sig_addr_posted_cntr[0]_i_1__0_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_5,
      D => \sig_addr_posted_cntr[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_5,
      D => I_WRESP_STATUS_FIFO_n_4,
      Q => \^q\(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_5,
      D => I_WRESP_STATUS_FIFO_n_3,
      Q => sig_addr_posted_cntr_reg(2),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_5,
      D => I_WRESP_STATUS_FIFO_n_2,
      Q => sig_addr_posted_cntr_reg(3),
      R => SR(0)
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(2),
      I1 => sig_addr_posted_cntr_reg(3),
      I2 => sig_halt_reg_dly3,
      I3 => \^sig_halt_reg\,
      I4 => sig_halt_cmplt_reg,
      O => \sig_addr_posted_cntr_reg[2]_0\
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_reg_0,
      Q => \^sig_halt_reg\,
      R => SR(0)
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg__0\(0),
      O => \sig_wdc_statcnt[0]_i_1_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24\,
      D => \sig_wdc_statcnt[0]_i_1_n_0\,
      Q => \sig_wdc_statcnt_reg__0\(0),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22\,
      Q => \sig_wdc_statcnt_reg__0\(1),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_21\,
      Q => \sig_wdc_statcnt_reg__0\(2),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_20\,
      Q => \sig_wdc_statcnt_reg__0\(3),
      R => SR(0)
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg__0\(3),
      I1 => \sig_wdc_statcnt_reg__0\(2),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_dqual_reg_full : out STD_LOGIC;
    sig_next_cmd_cmplt_reg : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_data2wsc_valid : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    lsig_eop_reg : out STD_LOGIC;
    lsig_end_of_cmd_reg : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    \sig_dbeat_cntr_reg[6]_0\ : out STD_LOGIC;
    sig_dqual_reg_full_reg_0 : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_eop_reg_reg_0\ : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_push_to_wsc_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_11_out : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_next_calc_error_reg_i_5 : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]_0\ : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[10]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[10]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[10]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[14]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[14]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[14]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[6]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[6]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^lsig_end_of_cmd_reg\ : STD_LOGIC;
  signal \^lsig_eop_reg\ : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal sig_clr_dqual_reg : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 35 downto 33 );
  signal sig_data2wsc_calc_err_i_1_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_1_n_0 : STD_LOGIC;
  signal \^sig_data2wsc_valid\ : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \^sig_dbeat_cntr_reg[6]_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal \^sig_dqual_reg_full\ : STD_LOGIC;
  signal \^sig_dqual_reg_full_reg_0\ : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal \sig_last_dbeat_i_3__0_n_0\ : STD_LOGIC;
  signal sig_last_dbeat_i_5_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal \^sig_next_cmd_cmplt_reg\ : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal sig_push_err2wsc_i_1_n_0 : STD_LOGIC;
  signal sig_push_to_wsc_i_1_n_0 : STD_LOGIC;
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[5][0]_srl6_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[4]_i_2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair301";
begin
  \in\(15 downto 0) <= \^in\(15 downto 0);
  lsig_end_of_cmd_reg <= \^lsig_end_of_cmd_reg\;
  lsig_eop_reg <= \^lsig_eop_reg\;
  sig_data2wsc_valid <= \^sig_data2wsc_valid\;
  \sig_dbeat_cntr_reg[6]_0\ <= \^sig_dbeat_cntr_reg[6]_0\;
  sig_dqual_reg_full <= \^sig_dqual_reg_full\;
  sig_dqual_reg_full_reg_0 <= \^sig_dqual_reg_full_reg_0\;
  sig_next_cmd_cmplt_reg <= \^sig_next_cmd_cmplt_reg\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized8\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\ => \sig_addr_posted_cntr_reg[2]_0\,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(2 downto 0) => sig_cmd_fifo_data_out(35 downto 33),
      p_11_out => p_11_out,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_addr_posted_cntr_reg[0]\ => \sig_addr_posted_cntr_reg[0]_0\,
      sig_clr_dqual_reg => sig_clr_dqual_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      \sig_dbeat_cntr_reg[0]\ => \^sig_dbeat_cntr_reg[6]_0\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr[4]_i_2_n_0\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr[5]_i_2_n_0\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr[7]_i_3__0_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_last_dbeat_reg_n_0,
      sig_dqual_reg_empty_reg_0 => \out\,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => \^sig_dqual_reg_full\,
      sig_dqual_reg_full_reg => \^sig_dqual_reg_full_reg_0\,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n_1 => sig_inhibit_rdy_n_1,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat_reg => \sig_last_dbeat_i_3__0_n_0\,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_last_mmap_dbeat_reg_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_i_5 => sig_next_calc_error_reg_i_5,
      sig_next_calc_error_reg_reg(8 downto 0) => sig_next_calc_error_reg_reg_0(8 downto 0),
      sig_next_cmd_cmplt_reg_reg => sig_next_calc_error_reg_i_3_n_0,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
\GEN_INDET_BTT.lsig_byte_cntr[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => \out\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\,
      I3 => \^in\(9),
      O => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_2_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => \out\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\,
      I3 => \^in\(8),
      O => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => \out\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\,
      I3 => \^in\(7),
      O => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => \out\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\,
      I3 => \^in\(6),
      O => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => \out\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\,
      I3 => \^in\(13),
      O => \GEN_INDET_BTT.lsig_byte_cntr[14]_i_2_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => \out\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\,
      I3 => \^in\(12),
      O => \GEN_INDET_BTT.lsig_byte_cntr[14]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => \out\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\,
      I3 => \^in\(11),
      O => \GEN_INDET_BTT.lsig_byte_cntr[14]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => \out\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\,
      I3 => \^in\(10),
      O => \GEN_INDET_BTT.lsig_byte_cntr[14]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => \out\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\,
      I3 => \^in\(14),
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FFF700"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => \out\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\,
      I3 => \^in\(2),
      I4 => Q(0),
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => \out\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\,
      I3 => \^in\(5),
      O => \GEN_INDET_BTT.lsig_byte_cntr[6]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => \out\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\,
      I3 => \^in\(4),
      O => \GEN_INDET_BTT.lsig_byte_cntr[6]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => \out\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\,
      I3 => \^in\(3),
      O => \GEN_INDET_BTT.lsig_byte_cntr[6]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FFF700"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => \out\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\,
      I3 => \^in\(2),
      I4 => Q(0),
      O => \GEN_INDET_BTT.lsig_byte_cntr[6]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\,
      I2 => \out\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_4\,
      Q => \^in\(9),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_n_0\,
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_0\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_4\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_7\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_2_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_3_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_4_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[10]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_7\,
      Q => \^in\(10),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_6\,
      Q => \^in\(11),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_5\,
      Q => \^in\(12),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_4\,
      Q => \^in\(13),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_0\,
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_0\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_4\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_7\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[14]_i_2_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[14]_i_3_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[14]_i_4_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[14]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7\,
      Q => \^in\(14),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_1_n_0\,
      Q => \^in\(2),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_n_6\,
      Q => \^in\(3),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_n_5\,
      Q => \^in\(4),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_n_4\,
      Q => \^in\(5),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_n_0\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_n_4\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_n_6\,
      O(0) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[6]_i_3_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[6]_i_4_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[6]_i_5_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[6]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_7\,
      Q => \^in\(6),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_6\,
      Q => \^in\(7),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[10]_i_1_n_5\,
      Q => \^in\(8),
      R => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0\,
      Q => \^lsig_end_of_cmd_reg\,
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_eop_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INDET_BTT.lsig_eop_reg_reg_0\,
      Q => \^lsig_eop_reg\,
      R => SR(0)
    );
\INFERRED_GEN.data_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^lsig_eop_reg\,
      I1 => sig_next_calc_error_reg,
      O => \^in\(15)
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9996664"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \sig_addr_posted_cntr_reg[2]_0\,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC98E6CC"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => \sig_addr_posted_cntr_reg[2]_0\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E0F8F0"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => \sig_addr_posted_cntr_reg[2]_0\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_data2wsc_calc_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C0A0C0C0C0C0"
    )
        port map (
      I0 => \^in\(0),
      I1 => sig_next_calc_error_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_push_err2wsc,
      I4 => sig_wr_fifo,
      I5 => sig_next_calc_error_reg_i_3_n_0,
      O => sig_data2wsc_calc_err_i_1_n_0
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_data2wsc_calc_err_i_1_n_0,
      Q => \^in\(0),
      R => '0'
    );
sig_data2wsc_cmd_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C0A0C0C0C0C0"
    )
        port map (
      I0 => \^in\(1),
      I1 => \^sig_next_cmd_cmplt_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_push_err2wsc,
      I4 => sig_wr_fifo,
      I5 => sig_next_calc_error_reg_i_3_n_0,
      O => sig_data2wsc_cmd_cmplt_i_1_n_0
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_data2wsc_cmd_cmplt_i_1_n_0,
      Q => \^in\(1),
      R => '0'
    );
\sig_dbeat_cntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(3),
      O => \sig_dbeat_cntr[4]_i_2_n_0\
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(3),
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(2),
      I4 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[5]_i_2_n_0\
    );
\sig_dbeat_cntr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(4),
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(3),
      I5 => sig_dbeat_cntr(5),
      O => \sig_dbeat_cntr[7]_i_3__0_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      Q => sig_dbeat_cntr(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      Q => sig_dbeat_cntr(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      Q => sig_dbeat_cntr(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      Q => sig_dbeat_cntr(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      Q => sig_dbeat_cntr(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => sig_dbeat_cntr(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      Q => sig_dbeat_cntr(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      Q => sig_dbeat_cntr(7),
      R => SR(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_clr_dqual_reg
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => \^sig_dqual_reg_full\,
      R => sig_clr_dqual_reg
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg,
      Q => sig_halt_reg_dly1,
      R => SR(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => SR(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => SR(0)
    );
\sig_last_dbeat_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => sig_dbeat_cntr(1),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_last_dbeat_i_5_n_0,
      I4 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\,
      O => \sig_last_dbeat_i_3__0_n_0\
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(4),
      I3 => sig_dbeat_cntr(5),
      I4 => sig_dbeat_cntr(7),
      I5 => sig_dbeat_cntr(6),
      O => sig_last_dbeat_i_5_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
\sig_last_mmap_dbeat_reg_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_3_n_0,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => SR(0)
    );
sig_last_reg_out_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => \sig_dbeat_cntr[7]_i_3__0_n_0\,
      I2 => sig_dbeat_cntr(7),
      O => \^sig_dbeat_cntr_reg[6]_0\
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\,
      I1 => \^sig_dbeat_cntr_reg[6]_0\,
      O => sig_next_calc_error_reg_i_3_n_0
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(35),
      Q => sig_next_calc_error_reg,
      R => sig_clr_dqual_reg
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(34),
      Q => \^sig_next_cmd_cmplt_reg\,
      R => sig_clr_dqual_reg
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(33),
      Q => sig_next_sequential_reg,
      R => sig_clr_dqual_reg
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_push_err2wsc,
      I2 => sig_ld_new_cmd_reg,
      I3 => sig_next_calc_error_reg,
      O => sig_push_err2wsc_i_1_n_0
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_push_err2wsc_i_1_n_0,
      Q => sig_push_err2wsc,
      R => '0'
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AA8888AAAAAAAA"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_push_err2wsc,
      I2 => sig_push_to_wsc_reg_0,
      I3 => sig_inhibit_rdy_n_0,
      I4 => \^sig_data2wsc_valid\,
      I5 => sig_next_calc_error_reg_i_3_n_0,
      O => sig_push_to_wsc_i_1_n_0
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_push_to_wsc_i_1_n_0,
      Q => \^sig_data2wsc_valid\,
      R => '0'
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAB"
    )
        port map (
      I0 => \^sig_dqual_reg_full_reg_0\,
      I1 => \out\,
      I2 => sig_halt_reg,
      I3 => sig_last_mmap_dbeat_reg,
      O => sig_m_valid_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[10]_0\ : out STD_LOGIC;
    m_axis_mm2s_tready_0 : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_fifo_ainit_nosync : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    all_lines_xfred : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\ : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0\ : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg_0\ : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mm2s_axis_resetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf is
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_12_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_14_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6_n_0\ : STD_LOGIC;
  signal \^gen_linebuf_no_sof.vsize_counter_reg[10]_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_8_n_1\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_8_n_2\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_8_n_3\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal crnt_vsize_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg : string;
  attribute async_reg of crnt_vsize_cdc_tig : signal is "true";
  signal crnt_vsize_d1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of crnt_vsize_d1 : signal is "true";
  signal data_count_ae_threshold_cdc_tig : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of data_count_ae_threshold_cdc_tig : signal is "true";
  signal data_count_ae_threshold_d1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of data_count_ae_threshold_d1 : signal is "true";
  signal \^din\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_rden : STD_LOGIC;
  signal m_axis_tlast_d1 : STD_LOGIC;
  signal m_axis_tready_d1 : STD_LOGIC;
  signal m_axis_tvalid_d1 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal p_10_out : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal p_5_in : STD_LOGIC;
  signal vsize_counter : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \NLW_GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \GEN_LINEBUF_NO_SOF.vsize_counter_reg[10]_0\ <= \^gen_linebuf_no_sof.vsize_counter_reg[10]_0\;
  Q(0) <= \^q\(0);
  din(0) <= \^din\(0);
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\,
      Q => \^din\(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo
     port map (
      din(33) => \^din\(0),
      din(32 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg\(32 downto 0),
      dout(33 downto 0) => p_10_out(33 downto 0),
      empty => p_5_in,
      full => full,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      rd_en => fifo_rden,
      rst => rst,
      wr_en => wr_en
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf_51
     port map (
      dout(33 downto 0) => p_10_out(33 downto 0),
      empty => p_5_in,
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tready_0 => m_axis_mm2s_tready_0,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      mm2s_axis_resetn => mm2s_axis_resetn,
      \out\ => \out\,
      rd_en => fifo_rden
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg_0\,
      Q => m_axis_tlast_d1,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0\,
      Q => m_axis_tready_d1,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\,
      Q => m_axis_tvalid_d1,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => all_lines_xfred,
      Q => \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_0\,
      S => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\(9),
      I1 => p_23_out,
      I2 => minusOp(10),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[10]_0\,
      O => p_1_in(10)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\(10),
      I1 => p_23_out,
      I2 => minusOp(11),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[10]_0\,
      O => p_1_in(11)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(12),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(11),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(10),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_12_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(9),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_13_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => m_axis_tvalid_d1,
      I1 => m_axis_tready_d1,
      I2 => m_axis_tlast_d1,
      I3 => vsize_counter(4),
      I4 => vsize_counter(8),
      I5 => \^q\(0),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_14_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBAAAAAAAA"
    )
        port map (
      I0 => p_23_out,
      I1 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      I2 => \^q\(0),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      I4 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0\,
      I5 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\(11),
      I1 => p_23_out,
      I2 => minusOp(12),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[10]_0\,
      O => p_1_in(12)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => vsize_counter(6),
      I1 => vsize_counter(5),
      I2 => vsize_counter(1),
      I3 => vsize_counter(7),
      I4 => vsize_counter(2),
      I5 => vsize_counter(3),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => vsize_counter(4),
      I1 => vsize_counter(8),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter(10),
      I1 => vsize_counter(9),
      I2 => vsize_counter(11),
      I3 => vsize_counter(12),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_tlast_d1,
      I1 => m_axis_tready_d1,
      I2 => m_axis_tvalid_d1,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      I1 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_14_n_0\,
      I2 => vsize_counter(10),
      I3 => vsize_counter(9),
      I4 => vsize_counter(11),
      I5 => vsize_counter(12),
      O => \^gen_linebuf_no_sof.vsize_counter_reg[10]_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\(0),
      I1 => p_23_out,
      I2 => minusOp(1),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[10]_0\,
      O => p_1_in(1)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\(1),
      I1 => p_23_out,
      I2 => minusOp(2),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[10]_0\,
      O => p_1_in(2)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\(2),
      I1 => p_23_out,
      I2 => minusOp(3),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[10]_0\,
      O => p_1_in(3)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\(3),
      I1 => p_23_out,
      I2 => minusOp(4),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[10]_0\,
      O => p_1_in(4)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(4),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(3),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(2),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(1),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\(4),
      I1 => p_23_out,
      I2 => minusOp(5),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[10]_0\,
      O => p_1_in(5)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\(5),
      I1 => p_23_out,
      I2 => minusOp(6),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[10]_0\,
      O => p_1_in(6)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\(6),
      I1 => p_23_out,
      I2 => minusOp(7),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[10]_0\,
      O => p_1_in(7)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\(7),
      I1 => p_23_out,
      I2 => minusOp(8),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[10]_0\,
      O => p_1_in(8)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(8),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(7),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(6),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter(5),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\(8),
      I1 => p_23_out,
      I2 => minusOp(9),
      I3 => \^gen_linebuf_no_sof.vsize_counter_reg[10]_0\,
      O => p_1_in(9)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(10),
      Q => vsize_counter(10),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(11),
      Q => vsize_counter(11),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(12),
      Q => vsize_counter(12),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_0\,
      CO(3) => \NLW_GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_8_n_1\,
      CO(1) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_8_n_2\,
      CO(0) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => vsize_counter(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0\,
      S(2) => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11_n_0\,
      S(1) => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_12_n_0\,
      S(0) => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_13_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(1),
      Q => vsize_counter(1),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(2),
      Q => vsize_counter(2),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(3),
      Q => vsize_counter(3),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(4),
      Q => vsize_counter(4),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_0\,
      CO(2) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_1\,
      CO(1) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_2\,
      CO(0) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => vsize_counter(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3_n_0\,
      S(2) => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4_n_0\,
      S(1) => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5_n_0\,
      S(0) => \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(5),
      Q => vsize_counter(5),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(6),
      Q => vsize_counter(6),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(7),
      Q => vsize_counter(7),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(8),
      Q => vsize_counter(8),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_0\,
      CO(3) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_0\,
      CO(2) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_1\,
      CO(1) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_2\,
      CO(0) => \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => vsize_counter(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3_n_0\,
      S(2) => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4_n_0\,
      S(1) => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5_n_0\,
      S(0) => \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(9),
      Q => vsize_counter(9),
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(12)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(11)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(2)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(12)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(11)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(10)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(9)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(8)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(7)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(6)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(10)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(5)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(4)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(3)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(2)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(1)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(0)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_cdc_tig(8)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_cdc_tig(7)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_cdc_tig(6)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_cdc_tig(5)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(9)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_cdc_tig(4)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_cdc_tig(3)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_cdc_tig(2)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_cdc_tig(1)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_cdc_tig(0)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_d1(8)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_d1(7)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_d1(6)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_d1(5)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_d1(4)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(8)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_d1(3)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_d1(2)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_d1(1)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_d1(0)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(7)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(6)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(5)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(4)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_s2mm_linebuf is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    empty : out STD_LOGIC;
    fsize_err_to_dm_halt_flag : out STD_LOGIC;
    delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s : out STD_LOGIC;
    delay_s2mm_fsync_core_till_mmap_done_flag : out STD_LOGIC;
    s2mm_fsync_core : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    s2mm_axis_linebuf_reset_out_inv : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 32 downto 0 );
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg_0\ : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg_0\ : in STD_LOGIC;
    fsize_err_to_dm_halt_flag_ored : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0\ : in STD_LOGIC;
    s2mm_tuser_fsync_top20_out : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    s2mm_fsync_int : in STD_LOGIC;
    s2mm_fsize_mismatch_err : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s2mm_dmac2cdc_fsync_out : in STD_LOGIC;
    s2mm_strm_wready : in STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_s2mm_linebuf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_s2mm_linebuf is
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_2_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_17_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_1\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_2\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_3\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0\ : STD_LOGIC;
  signal crnt_vsize_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg : string;
  attribute async_reg of crnt_vsize_cdc_tig : signal is "true";
  signal crnt_vsize_d1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of crnt_vsize_d1 : signal is "true";
  signal data_count_af_threshold_cdc_tig : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg of data_count_af_threshold_cdc_tig : signal is "true";
  signal data_count_af_threshold_d1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg of data_count_af_threshold_d1 : signal is "true";
  signal \^delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s\ : STD_LOGIC;
  signal delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1 : STD_LOGIC;
  signal \^delay_s2mm_fsync_core_till_mmap_done_flag\ : STD_LOGIC;
  signal delay_s2mm_fsync_core_till_mmap_done_flag_d1 : STD_LOGIC;
  signal done_vsize_counter : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^fsize_err_to_dm_halt_flag\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal p_1_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9\ : label is "soft_lutpair126";
begin
  delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s <= \^delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s\;
  delay_s2mm_fsync_core_till_mmap_done_flag <= \^delay_s2mm_fsync_core_till_mmap_done_flag\;
  fsize_err_to_dm_halt_flag <= \^fsize_err_to_dm_halt_flag\;
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4F4FFF4"
    )
        port map (
      I0 => \^delay_s2mm_fsync_core_till_mmap_done_flag\,
      I1 => delay_s2mm_fsync_core_till_mmap_done_flag_d1,
      I2 => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_2_n_0\,
      I3 => delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1,
      I4 => \^delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s\,
      I5 => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\,
      O => p_3_out
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000400050005000"
    )
        port map (
      I0 => fsize_err_to_dm_halt_flag_ored,
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0\,
      I2 => s2mm_tuser_fsync_top20_out,
      I3 => s2mm_dmacr(0),
      I4 => \^delay_s2mm_fsync_core_till_mmap_done_flag\,
      I5 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0\,
      O => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_2_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo__parameterized0\
     port map (
      D(12 downto 0) => p_1_in(12 downto 0),
      E(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49\,
      \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(12 downto 0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_0\(12 downto 0),
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13_n_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_4\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0\,
      Q(0) => done_vsize_counter(0),
      din(32 downto 0) => din(32 downto 0),
      dout(32 downto 0) => dout(32 downto 0),
      empty => empty,
      full => full,
      minusOp(11 downto 0) => minusOp(12 downto 1),
      rd_en => rd_en,
      s2mm_axis_linebuf_reset_out_inv => s2mm_axis_linebuf_reset_out_inv,
      s2mm_dmac2cdc_fsync_out => s2mm_dmac2cdc_fsync_out,
      s2mm_strm_wready => s2mm_strm_wready,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      wr_en => wr_en
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE000000000"
    )
        port map (
      I0 => \^delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s\,
      I1 => s2mm_fsync_int,
      I2 => s2mm_fsize_mismatch_err,
      I3 => s2mm_halt,
      I4 => \^fsize_err_to_dm_halt_flag\,
      I5 => \out\,
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1_n_0\,
      Q => \^delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s\,
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg_0\,
      Q => delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1,
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg_0\,
      Q => delay_s2mm_fsync_core_till_mmap_done_flag_d1,
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCC400000000000"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0\,
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0\,
      I2 => s2mm_dmacr(0),
      I3 => s2mm_tuser_fsync_top20_out,
      I4 => \^delay_s2mm_fsync_core_till_mmap_done_flag\,
      I5 => \out\,
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1_n_0\,
      Q => \^delay_s2mm_fsync_core_till_mmap_done_flag\,
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => done_vsize_counter(11),
      I1 => done_vsize_counter(9),
      I2 => done_vsize_counter(8),
      I3 => done_vsize_counter(12),
      I4 => done_vsize_counter(10),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => done_vsize_counter(7),
      I1 => done_vsize_counter(8),
      I2 => done_vsize_counter(5),
      I3 => done_vsize_counter(6),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => done_vsize_counter(3),
      I1 => done_vsize_counter(4),
      I2 => done_vsize_counter(1),
      I3 => done_vsize_counter(2),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => done_vsize_counter(0),
      I1 => done_vsize_counter(10),
      I2 => done_vsize_counter(9),
      I3 => done_vsize_counter(11),
      I4 => done_vsize_counter(12),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(12),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(11),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(10),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(9),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_17_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => done_vsize_counter(6),
      I1 => done_vsize_counter(7),
      I2 => done_vsize_counter(4),
      I3 => done_vsize_counter(5),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => done_vsize_counter(2),
      I1 => done_vsize_counter(3),
      I2 => done_vsize_counter(0),
      I3 => done_vsize_counter(1),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(4),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(3),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(2),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(1),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(8),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(7),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(6),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(5),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49\,
      D => p_1_in(0),
      Q => done_vsize_counter(0),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49\,
      D => p_1_in(10),
      Q => done_vsize_counter(10),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49\,
      D => p_1_in(11),
      Q => done_vsize_counter(11),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49\,
      D => p_1_in(12),
      Q => done_vsize_counter(12),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0\,
      CO(3) => \NLW_GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_1\,
      CO(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_2\,
      CO(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => done_vsize_counter(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14_n_0\,
      S(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15_n_0\,
      S(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16_n_0\,
      S(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_17_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49\,
      D => p_1_in(1),
      Q => done_vsize_counter(1),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49\,
      D => p_1_in(2),
      Q => done_vsize_counter(2),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49\,
      D => p_1_in(3),
      Q => done_vsize_counter(3),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49\,
      D => p_1_in(4),
      Q => done_vsize_counter(4),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0\,
      CO(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_1\,
      CO(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_2\,
      CO(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_3\,
      CYINIT => done_vsize_counter(0),
      DI(3 downto 0) => done_vsize_counter(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0\,
      S(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0\,
      S(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0\,
      S(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49\,
      D => p_1_in(5),
      Q => done_vsize_counter(5),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49\,
      D => p_1_in(6),
      Q => done_vsize_counter(6),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49\,
      D => p_1_in(7),
      Q => done_vsize_counter(7),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49\,
      D => p_1_in(8),
      Q => done_vsize_counter(8),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0\,
      CO(3) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0\,
      CO(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_1\,
      CO(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_2\,
      CO(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => done_vsize_counter(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0\,
      S(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0\,
      S(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0\,
      S(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49\,
      D => p_1_in(9),
      Q => done_vsize_counter(9),
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0\,
      Q => \^fsize_err_to_dm_halt_flag\,
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_49\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_48\,
      Q => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0\,
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(12)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(11)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(2)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(12)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(11)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(10)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(9)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(8)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(7)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(6)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(10)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(5)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(4)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(3)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(2)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(1)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(0)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(11)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(10)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(9)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(8)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(9)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(7)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(6)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(5)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(4)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(3)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(2)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(1)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_cdc_tig(0)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(11)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(10)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(8)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(9)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(8)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(7)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(6)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(5)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(4)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(3)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(2)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(1)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold_d1(0)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(7)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(6)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(5)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(4)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(3)
    );
s_fsync_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \^delay_s2mm_fsync_core_till_mmap_done_flag\,
      I1 => delay_s2mm_fsync_core_till_mmap_done_flag_d1,
      I2 => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_2_n_0\,
      I3 => delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1,
      I4 => \^delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s\,
      O => s2mm_fsync_core
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt is
  port (
    dout : out STD_LOGIC_VECTOR ( 10 downto 0 );
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    lsig_0ffset_cntr : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : out STD_LOGIC;
    sig_incr_dbeat_cntr : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 64 downto 0 );
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    sig_m_valid_out_reg_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_child_qual_first_of_2_reg : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    sig_dre2ibtt_tlast : in STD_LOGIC;
    sig_dre2ibtt_eop : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg_0\ : in STD_LOGIC;
    sig_sf_strt_addr_offset : in STD_LOGIC;
    sig_mssa_index : in STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_end_of_cmd_reg : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\ : in STD_LOGIC;
    lsig_eop_reg : in STD_LOGIC;
    sig_next_cmd_cmplt_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_adjusted_addr_incr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_byte_cntr_reg[2]_0\ : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_s_ready_dup_i_2__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_addr_cntr_lsh_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt is
  signal \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \^include_packing.lsig_0ffset_cntr_reg[0]_0\ : STD_LOGIC;
  signal \^include_packing.lsig_first_dbeat_reg_0\ : STD_LOGIC;
  signal I_DATA_FIFO_n_67 : STD_LOGIC;
  signal I_XD_FIFO_n_12 : STD_LOGIC;
  signal I_XD_FIFO_n_14 : STD_LOGIC;
  signal I_XD_FIFO_n_25 : STD_LOGIC;
  signal I_XD_FIFO_n_28 : STD_LOGIC;
  signal I_XD_FIFO_n_42 : STD_LOGIC;
  signal I_XD_FIFO_n_43 : STD_LOGIC;
  signal I_XD_FIFO_n_44 : STD_LOGIC;
  signal I_XD_FIFO_n_45 : STD_LOGIC;
  signal I_XD_FIFO_n_46 : STD_LOGIC;
  signal I_XD_FIFO_n_47 : STD_LOGIC;
  signal I_XD_FIFO_n_48 : STD_LOGIC;
  signal \^lsig_0ffset_cntr\ : STD_LOGIC;
  signal lsig_combined_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \lsig_flag_slice_reg[0]_0\ : STD_LOGIC;
  signal \lsig_flag_slice_reg[1]_1\ : STD_LOGIC;
  signal lsig_packer_full : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal sig_burst_dbeat_cntr0 : STD_LOGIC;
  signal \sig_burst_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_byte_cntr : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \sig_byte_cntr[8]_i_1_n_0\ : STD_LOGIC;
  signal sig_clr_dbc_reg : STD_LOGIC;
  signal sig_clr_dbc_reg_i_2_n_0 : STD_LOGIC;
  signal sig_clr_dbeat_cntr0_out : STD_LOGIC;
  signal sig_data_fifo_data_in : STD_LOGIC_VECTOR ( 65 downto 64 );
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal sig_dre2ibtt_eop_reg : STD_LOGIC;
  signal sig_dre2ibtt_tlast_reg : STD_LOGIC;
  signal \^sig_incr_dbeat_cntr\ : STD_LOGIC;
  signal sig_pop_data_fifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[0]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[1]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[2]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[3]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[4]_i_3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of sig_clr_dbc_reg_i_2 : label is "soft_lutpair232";
begin
  \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ <= \^include_packing.lsig_0ffset_cntr_reg[0]_0\;
  \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ <= \^include_packing.lsig_first_dbeat_reg_0\;
  lsig_0ffset_cntr <= \^lsig_0ffset_cntr\;
  sig_incr_dbeat_cntr <= \^sig_incr_dbeat_cntr\;
\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf
     port map (
      DI(0) => DI(0),
      E(0) => E(0),
      \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\ => \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\,
      Q(64 downto 0) => Q(64 downto 0),
      SR(0) => SR(0),
      dout(65 downto 0) => sig_data_fifo_data_out(65 downto 0),
      empty => I_DATA_FIFO_n_67,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_eop_reg => lsig_eop_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      rd_en => sig_pop_data_fifo,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg => sig_init_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg_0,
      sig_m_valid_out_reg_1 => sig_m_valid_out_reg_1,
      sig_next_cmd_cmplt_reg => sig_next_cmd_cmplt_reg
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(0),
      Q => lsig_combined_data(0),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(10),
      Q => lsig_combined_data(10),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(11),
      Q => lsig_combined_data(11),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(12),
      Q => lsig_combined_data(12),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(13),
      Q => lsig_combined_data(13),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(14),
      Q => lsig_combined_data(14),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(15),
      Q => lsig_combined_data(15),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(16),
      Q => lsig_combined_data(16),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(17),
      Q => lsig_combined_data(17),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(18),
      Q => lsig_combined_data(18),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(19),
      Q => lsig_combined_data(19),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(1),
      Q => lsig_combined_data(1),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(20),
      Q => lsig_combined_data(20),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(21),
      Q => lsig_combined_data(21),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(22),
      Q => lsig_combined_data(22),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(23),
      Q => lsig_combined_data(23),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(24),
      Q => lsig_combined_data(24),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(25),
      Q => lsig_combined_data(25),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(26),
      Q => lsig_combined_data(26),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(27),
      Q => lsig_combined_data(27),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(28),
      Q => lsig_combined_data(28),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(29),
      Q => lsig_combined_data(29),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(2),
      Q => lsig_combined_data(2),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(30),
      Q => lsig_combined_data(30),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(31),
      Q => lsig_combined_data(31),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(3),
      Q => lsig_combined_data(3),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(4),
      Q => lsig_combined_data(4),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(5),
      Q => lsig_combined_data(5),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(6),
      Q => lsig_combined_data(6),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(7),
      Q => lsig_combined_data(7),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(8),
      Q => lsig_combined_data(8),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(9),
      Q => lsig_combined_data(9),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\,
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\,
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(0),
      Q => lsig_combined_data(32),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(10),
      Q => lsig_combined_data(42),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(11),
      Q => lsig_combined_data(43),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(12),
      Q => lsig_combined_data(44),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(13),
      Q => lsig_combined_data(45),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(14),
      Q => lsig_combined_data(46),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(15),
      Q => lsig_combined_data(47),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(16),
      Q => lsig_combined_data(48),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(17),
      Q => lsig_combined_data(49),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(18),
      Q => lsig_combined_data(50),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(19),
      Q => lsig_combined_data(51),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(1),
      Q => lsig_combined_data(33),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(20),
      Q => lsig_combined_data(52),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(21),
      Q => lsig_combined_data(53),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(22),
      Q => lsig_combined_data(54),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(23),
      Q => lsig_combined_data(55),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(24),
      Q => lsig_combined_data(56),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(25),
      Q => lsig_combined_data(57),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(26),
      Q => lsig_combined_data(58),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(27),
      Q => lsig_combined_data(59),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(28),
      Q => lsig_combined_data(60),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(29),
      Q => lsig_combined_data(61),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(2),
      Q => lsig_combined_data(34),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(30),
      Q => lsig_combined_data(62),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(31),
      Q => lsig_combined_data(63),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(3),
      Q => lsig_combined_data(35),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(4),
      Q => lsig_combined_data(36),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(5),
      Q => lsig_combined_data(37),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(6),
      Q => lsig_combined_data(38),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(7),
      Q => lsig_combined_data(39),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(8),
      Q => lsig_combined_data(40),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(9),
      Q => lsig_combined_data(41),
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\,
      R => SR(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\,
      R => SR(0)
    );
\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_XD_FIFO_n_14,
      Q => \^lsig_0ffset_cntr\,
      R => SR(0)
    );
\INCLUDE_PACKING.lsig_first_dbeat_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\,
      Q => \^include_packing.lsig_first_dbeat_reg_0\,
      S => SR(0)
    );
\INCLUDE_PACKING.lsig_packer_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_XD_FIFO_n_12,
      Q => lsig_packer_full,
      R => SR(0)
    );
I_DATA_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0\
     port map (
      E(0) => \lsig_flag_slice_reg[0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\ => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\(0) => \^sig_incr_dbeat_cntr\,
      SR(0) => SR(0),
      din(65 downto 64) => sig_data_fifo_data_in(65 downto 64),
      din(63 downto 0) => lsig_combined_data(63 downto 0),
      dout(65 downto 0) => sig_data_fifo_data_out(65 downto 0),
      empty => I_DATA_FIFO_n_67,
      full => p_2_in,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0) => \lsig_flag_slice_reg[1]_1\,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => sig_pop_data_fifo
    );
I_XD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord
     port map (
      CO(0) => CO(0),
      D(5 downto 0) => D(5 downto 0),
      E(0) => \^sig_incr_dbeat_cntr\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => I_XD_FIFO_n_14,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => I_XD_FIFO_n_12,
      \INCLUDE_PACKING.lsig_packer_full_reg_0\ => \INCLUDE_PACKING.lsig_packer_full_reg_0\,
      O(3 downto 0) => O(3 downto 0),
      Q(0) => \sig_burst_dbeat_cntr_reg__0\(4),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      din(8) => sig_dre2ibtt_eop_reg,
      din(7) => sig_dre2ibtt_tlast_reg,
      din(6 downto 0) => sig_byte_cntr(8 downto 2),
      dout(10 downto 0) => dout(10 downto 0),
      empty => empty,
      full => p_2_in,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(2 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(2 downto 0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3 downto 0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\(0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\(0),
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => rd_en,
      sig_adjusted_addr_incr(8 downto 0) => sig_adjusted_addr_incr(8 downto 0),
      \sig_burst_dbeat_cntr_reg[4]\(0) => sig_burst_dbeat_cntr0,
      \sig_burst_dbeat_cntr_reg[4]_0\ => \^include_packing.lsig_first_dbeat_reg_0\,
      \sig_burst_dbeat_cntr_reg[4]_1\ => \^lsig_0ffset_cntr\,
      \sig_byte_cntr_reg[2]\ => \sig_byte_cntr_reg[2]_0\,
      \sig_byte_cntr_reg[8]\(6) => I_XD_FIFO_n_42,
      \sig_byte_cntr_reg[8]\(5) => I_XD_FIFO_n_43,
      \sig_byte_cntr_reg[8]\(4) => I_XD_FIFO_n_44,
      \sig_byte_cntr_reg[8]\(3) => I_XD_FIFO_n_45,
      \sig_byte_cntr_reg[8]\(2) => I_XD_FIFO_n_46,
      \sig_byte_cntr_reg[8]\(1) => I_XD_FIFO_n_47,
      \sig_byte_cntr_reg[8]\(0) => I_XD_FIFO_n_48,
      sig_child_addr_cntr_lsh_reg(2 downto 0) => sig_child_addr_cntr_lsh_reg(2 downto 0),
      \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_reg,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbc_reg_reg(0) => I_XD_FIFO_n_25,
      sig_clr_dbc_reg_reg_0 => sig_clr_dbc_reg_i_2_n_0,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0(0) => I_XD_FIFO_n_28,
      sig_mssa_index(0) => sig_mssa_index(0),
      \sig_s_ready_dup_i_2__0\(0) => \sig_s_ready_dup_i_2__0\(0),
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset
    );
\sig_burst_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(0),
      O => p_0_in(0)
    );
\sig_burst_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(0),
      I1 => \sig_burst_dbeat_cntr_reg__0\(1),
      O => p_0_in(1)
    );
\sig_burst_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(1),
      I1 => \sig_burst_dbeat_cntr_reg__0\(0),
      I2 => \sig_burst_dbeat_cntr_reg__0\(2),
      O => p_0_in(2)
    );
\sig_burst_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(2),
      I1 => \sig_burst_dbeat_cntr_reg__0\(0),
      I2 => \sig_burst_dbeat_cntr_reg__0\(1),
      I3 => \sig_burst_dbeat_cntr_reg__0\(3),
      O => p_0_in(3)
    );
\sig_burst_dbeat_cntr[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(3),
      I1 => \sig_burst_dbeat_cntr_reg__0\(1),
      I2 => \sig_burst_dbeat_cntr_reg__0\(0),
      I3 => \sig_burst_dbeat_cntr_reg__0\(2),
      I4 => \sig_burst_dbeat_cntr_reg__0\(4),
      O => p_0_in(4)
    );
\sig_burst_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_incr_dbeat_cntr\,
      D => p_0_in(0),
      Q => \sig_burst_dbeat_cntr_reg__0\(0),
      R => sig_burst_dbeat_cntr0
    );
\sig_burst_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_incr_dbeat_cntr\,
      D => p_0_in(1),
      Q => \sig_burst_dbeat_cntr_reg__0\(1),
      R => sig_burst_dbeat_cntr0
    );
\sig_burst_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_incr_dbeat_cntr\,
      D => p_0_in(2),
      Q => \sig_burst_dbeat_cntr_reg__0\(2),
      R => sig_burst_dbeat_cntr0
    );
\sig_burst_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_incr_dbeat_cntr\,
      D => p_0_in(3),
      Q => \sig_burst_dbeat_cntr_reg__0\(3),
      R => sig_burst_dbeat_cntr0
    );
\sig_burst_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_incr_dbeat_cntr\,
      D => p_0_in(4),
      Q => \sig_burst_dbeat_cntr_reg__0\(4),
      R => sig_burst_dbeat_cntr0
    );
\sig_byte_cntr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_clr_dbc_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_byte_cntr[8]_i_1_n_0\
    );
\sig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_XD_FIFO_n_28,
      D => I_XD_FIFO_n_48,
      Q => sig_byte_cntr(2),
      R => I_XD_FIFO_n_25
    );
\sig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_XD_FIFO_n_28,
      D => I_XD_FIFO_n_47,
      Q => sig_byte_cntr(3),
      R => I_XD_FIFO_n_25
    );
\sig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_XD_FIFO_n_28,
      D => I_XD_FIFO_n_46,
      Q => sig_byte_cntr(4),
      R => I_XD_FIFO_n_25
    );
\sig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_XD_FIFO_n_28,
      D => I_XD_FIFO_n_45,
      Q => sig_byte_cntr(5),
      R => I_XD_FIFO_n_25
    );
\sig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_XD_FIFO_n_28,
      D => I_XD_FIFO_n_44,
      Q => sig_byte_cntr(6),
      R => I_XD_FIFO_n_25
    );
\sig_byte_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_XD_FIFO_n_28,
      D => I_XD_FIFO_n_43,
      Q => sig_byte_cntr(7),
      R => I_XD_FIFO_n_25
    );
\sig_byte_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_XD_FIFO_n_28,
      D => I_XD_FIFO_n_42,
      Q => sig_byte_cntr(8),
      R => \sig_byte_cntr[8]_i_1_n_0\
    );
sig_clr_dbc_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(2),
      I1 => \sig_burst_dbeat_cntr_reg__0\(0),
      I2 => \sig_burst_dbeat_cntr_reg__0\(1),
      I3 => \sig_burst_dbeat_cntr_reg__0\(3),
      O => sig_clr_dbc_reg_i_2_n_0
    );
sig_clr_dbc_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_clr_dbeat_cntr0_out,
      Q => sig_clr_dbc_reg,
      R => SR(0)
    );
sig_dre2ibtt_eop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre2ibtt_eop,
      Q => sig_dre2ibtt_eop_reg,
      R => SR(0)
    );
sig_dre2ibtt_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre2ibtt_tlast,
      Q => sig_dre2ibtt_tlast_reg,
      R => SR(0)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\,
      O => sig_data_fifo_data_in(65)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\,
      O => sig_data_fifo_data_in(64)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap is
  port (
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_full_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_cmplt_reg : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    p_56_out : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_24_out : in STD_LOGIC;
    full : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_1 : STD_LOGIC;
  signal I_ADDR_CNTL_n_10 : STD_LOGIC;
  signal I_ADDR_CNTL_n_5 : STD_LOGIC;
  signal I_ADDR_CNTL_n_6 : STD_LOGIC;
  signal I_ADDR_CNTL_n_7 : STD_LOGIC;
  signal I_ADDR_CNTL_n_9 : STD_LOGIC;
  signal \I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal I_CMD_STATUS_n_0 : STD_LOGIC;
  signal I_CMD_STATUS_n_7 : STD_LOGIC;
  signal I_MSTR_PCC_n_1 : STD_LOGIC;
  signal I_MSTR_PCC_n_3 : STD_LOGIC;
  signal I_MSTR_PCC_n_4 : STD_LOGIC;
  signal I_MSTR_PCC_n_48 : STD_LOGIC;
  signal I_MSTR_PCC_n_5 : STD_LOGIC;
  signal I_MSTR_PCC_n_6 : STD_LOGIC;
  signal I_MSTR_PCC_n_7 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_0 : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal \^sig_halt_reg_reg\ : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_dre_src_align : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_saddr_lsb : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
begin
  sig_halt_reg_reg <= \^sig_halt_reg_reg\;
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
I_ADDR_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_1,
      FIFO_Full_reg_0 => I_ADDR_CNTL_n_9,
      FIFO_Full_reg_1 => \^sig_halt_reg_reg\,
      \in\(38) => I_MSTR_PCC_n_1,
      \in\(37) => sig_mstr2addr_burst(0),
      \in\(36) => I_MSTR_PCC_n_3,
      \in\(35) => I_MSTR_PCC_n_4,
      \in\(34) => I_MSTR_PCC_n_5,
      \in\(33) => I_MSTR_PCC_n_6,
      \in\(32) => I_MSTR_PCC_n_7,
      \in\(31 downto 2) => sig_mstr2addr_addr(31 downto 2),
      \in\(1) => sig_mstr2data_saddr_lsb(1),
      \in\(0) => sig_mstr2data_dre_src_align,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(4 downto 0) => m_axi_mm2s_arlen(4 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(0) => m_axi_mm2s_arsize(0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_calc_error_reg_reg_0 => I_ADDR_CNTL_n_10,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_1 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_init_reg2_reg => I_ADDR_CNTL_n_5,
      sig_init_reg2_reg_0 => I_ADDR_CNTL_n_6,
      sig_init_reg2_reg_1 => I_ADDR_CNTL_n_7,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_stream_rst => sig_stream_rst
    );
I_CMD_STATUS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status
     port map (
      E(0) => E(0),
      FIFO_Full_reg => I_CMD_STATUS_n_0,
      FIFO_Full_reg_0 => I_MSTR_PCC_n_48,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => Q(0),
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_2\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      Q(0) => \I_CMD_FIFO/sig_rd_empty\,
      cmnd_wr => cmnd_wr,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(49 downto 18) => sig_cmd2mstr_command(63 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      p_56_out => p_56_out,
      p_58_out => p_58_out,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_reg => I_CMD_STATUS_n_7,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_reg => I_ADDR_CNTL_n_5,
      sig_init_done_reg_0 => I_ADDR_CNTL_n_7,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_stream_rst => sig_stream_rst,
      slverr_i_reg(2 downto 0) => sig_rsc2stat_status(6 downto 4)
    );
I_MSTR_PCC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc
     port map (
      Q(0) => \I_CMD_FIFO/sig_rd_empty\,
      \in\(38) => I_MSTR_PCC_n_1,
      \in\(37) => sig_mstr2addr_burst(0),
      \in\(36) => I_MSTR_PCC_n_3,
      \in\(35) => I_MSTR_PCC_n_4,
      \in\(34) => I_MSTR_PCC_n_5,
      \in\(33) => I_MSTR_PCC_n_6,
      \in\(32) => I_MSTR_PCC_n_7,
      \in\(31 downto 2) => sig_mstr2addr_addr(31 downto 2),
      \in\(1) => sig_mstr2data_saddr_lsb(1),
      \in\(0) => sig_mstr2data_dre_src_align,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(49 downto 18) => sig_cmd2mstr_command(63 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_pushed_reg_0 => I_MSTR_PCC_n_48,
      sig_calc_error_reg_reg_0(1) => sig_mstr2data_cmd_cmplt,
      sig_calc_error_reg_reg_0(0) => sig_mstr2data_eof,
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_1,
      sig_cmd2data_valid_reg_0 => I_RD_DATA_CNTL_n_0,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_ld_xfer_reg_tmp_reg_0 => I_ADDR_CNTL_n_9,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2data_sequential => sig_mstr2data_sequential,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_stream_rst => sig_stream_rst
    );
I_RD_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl
     port map (
      FIFO_Full_reg => I_RD_DATA_CNTL_n_0,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      full => full,
      \in\(8) => I_MSTR_PCC_n_1,
      \in\(7) => sig_mstr2data_cmd_cmplt,
      \in\(6) => sig_mstr2data_sequential,
      \in\(5) => sig_mstr2data_eof,
      \in\(4) => I_MSTR_PCC_n_3,
      \in\(3) => I_MSTR_PCC_n_4,
      \in\(2) => I_MSTR_PCC_n_5,
      \in\(1) => I_MSTR_PCC_n_6,
      \in\(0) => I_MSTR_PCC_n_7,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      mm2s_halt => mm2s_halt,
      \out\ => sig_addr2data_addr_posted,
      p_24_out => p_24_out,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_addr_posted_cntr_reg[0]_0\ => \sig_addr_posted_cntr_reg[0]\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_full_reg_0 => sig_coelsc_reg_full_reg,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_dqual_reg_empty_reg_0 => I_CMD_STATUS_n_0,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_reg_0 => \^sig_halt_reg_reg\,
      sig_halt_reg_reg_1(0) => sig_halt_reg_reg_0(0),
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_ADDR_CNTL_n_6,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg(1) => sig_rsc2stat_status(6),
      sig_rd_sts_slverr_reg_reg(0) => sig_rsc2stat_status(4),
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_stream_rst => sig_stream_rst,
      wr_en => wr_en
    );
I_RD_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rd_sts_slverr_reg_reg_1 => I_CMD_STATUS_n_7,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_RESET: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_33
     port map (
      datamover_idle => datamover_idle,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => \out\,
      p_72_out(0) => p_72_out(0),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_cmplt_reg_0 => sig_halt_cmplt_reg,
      sig_halt_cmplt_reg_1 => I_ADDR_CNTL_n_10,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg_0 => sig_s_h_halt_reg_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign is
  port (
    sig_s_ready_out_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_sf_strt_addr_offset : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    sig_mssa_index : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer : out STD_LOGIC;
    sig_eop_halt_xfer_reg : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    \sig_data_reg_out_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INFERRED_GEN.cnt_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_reg_out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INFERRED_GEN.cnt_i_reg[4]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_dre2ibtt_eop : out STD_LOGIC;
    sig_dre2ibtt_tlast : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 32 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_eop_sent_reg_reg : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : in STD_LOGIC;
    empty : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\ : in STD_LOGIC;
    sig_incr_dbeat_cntr : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign is
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_77\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_81\ : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_26 : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_3 : STD_LOGIC;
  signal lsig_cmd_fetch_pause : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 26 downto 6 );
  signal sig_cmdcntl_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_cmdcntl_sm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_eop_halt_xfer_reg\ : STD_LOGIC;
  signal sig_need_cmd_flush : STD_LOGIC;
  signal \^sig_sf_strt_addr_offset\ : STD_LOGIC;
  signal sig_sm_ld_dre_cmd : STD_LOGIC;
  signal sig_sm_ld_dre_cmd_ns : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo_ns : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : label is "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : label is "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : label is "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010";
begin
  sig_eop_halt_xfer_reg <= \^sig_eop_halt_xfer_reg\;
  sig_sf_strt_addr_offset <= \^sig_sf_strt_addr_offset\;
\FSM_sequential_sig_cmdcntl_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(0),
      Q => sig_cmdcntl_sm_state(0),
      R => SR(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(1),
      Q => sig_cmdcntl_sm_state(1),
      R => SR(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(2),
      Q => sig_cmdcntl_sm_state(2),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DRE_CNTL_FIFO_n_3,
      Q => lsig_cmd_fetch_pause,
      R => '0'
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_77\,
      Q => sig_need_cmd_flush,
      R => '0'
    );
\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter
     port map (
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_81\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INFERRED_GEN.cnt_i_reg[4]\ => \INFERRED_GEN.cnt_i_reg[4]\,
      \INFERRED_GEN.cnt_i_reg[4]_0\(1 downto 0) => \INFERRED_GEN.cnt_i_reg[4]_0\(1 downto 0),
      \INFERRED_GEN.cnt_i_reg[4]_1\(1 downto 0) => \INFERRED_GEN.cnt_i_reg[4]_1\(1 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      dout(32 downto 0) => dout(32 downto 0),
      empty => empty,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      p_7_out => p_7_out,
      rd_en => rd_en,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_77\,
      sig_curr_eof_reg_reg_0(16) => sig_cmd_fifo_data_out(23),
      sig_curr_eof_reg_reg_0(15 downto 0) => sig_cmd_fifo_data_out(21 downto 6),
      \sig_data_reg_out_reg[31]\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      \sig_data_reg_out_reg[31]_0\(31 downto 0) => \sig_data_reg_out_reg[31]_0\(31 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer_reg_0 => sig_eop_halt_xfer,
      sig_eop_halt_xfer_reg_1 => \^sig_eop_halt_xfer_reg\,
      sig_eop_sent_reg_reg_0 => sig_eop_sent_reg_reg,
      sig_incr_dbeat_cntr => sig_incr_dbeat_cntr,
      sig_init_reg => sig_init_reg,
      sig_mssa_index(0) => sig_mssa_index(0),
      \sig_mssa_index_reg_out_reg[1]\ => \sig_mssa_index_reg_out_reg[1]\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_sf_strt_addr_offset => \^sig_sf_strt_addr_offset\,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_sm_pop_cmd_fifo_reg(0) => sig_cmdcntl_sm_state(1),
      sig_sm_pop_cmd_fifo_reg_0 => I_DRE_CNTL_FIFO_n_26
    );
\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_dre_cmd,
      D => sig_cmd_fifo_data_out(26),
      Q => \^sig_sf_strt_addr_offset\,
      R => SR(0)
    );
I_DRE_CNTL_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6\
     port map (
      D(2 downto 0) => sig_cmdcntl_sm_state_ns(2 downto 0),
      FIFO_Full_reg => FIFO_Full_reg,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_81\,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ => I_DRE_CNTL_FIFO_n_26,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \^sig_eop_halt_xfer_reg\,
      Q(2 downto 0) => sig_cmdcntl_sm_state(2 downto 0),
      SR(0) => SR(0),
      \in\(19 downto 0) => \in\(19 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(17) => sig_cmd_fifo_data_out(26),
      \out\(16) => sig_cmd_fifo_data_out(23),
      \out\(15 downto 0) => sig_cmd_fifo_data_out(21 downto 6),
      p_7_out => p_7_out,
      p_9_out_0 => p_9_out_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => I_DRE_CNTL_FIFO_n_3,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo
    );
sig_sm_ld_dre_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_ld_dre_cmd_ns,
      Q => sig_sm_ld_dre_cmd,
      R => SR(0)
    );
sig_sm_pop_cmd_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_pop_cmd_fifo_ns,
      Q => sig_sm_pop_cmd_fifo,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap is
  port (
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    sig_rst2all_stop_request_0 : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_cmplt_reg : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 32 downto 0 );
    cmnd_wr_1 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_2 : in STD_LOGIC;
    empty : in STD_LOGIC;
    \sig_input_addr_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_100\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_101\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_102\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_103\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_104\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_105\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_106\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_107\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_11\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_83\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_84\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_86\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_87\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_94\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_95\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_96\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_97\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_98\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_99\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_84\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_85\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_86\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_87\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_88\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_89\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_90\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_91\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_12\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_13\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_14\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_17\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_18\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_19\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_20\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_21\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_24\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_25\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_26\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_28\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_29\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_30\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_31\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_32\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_34\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_38\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_41\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_42\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_6\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_9\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_mssa_index\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_1 : STD_LOGIC;
  signal I_ADDR_CNTL_n_7 : STD_LOGIC;
  signal \I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal I_CMD_STATUS_n_0 : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal I_RESET_n_3 : STD_LOGIC;
  signal I_RESET_n_6 : STD_LOGIC;
  signal I_RESET_n_7 : STD_LOGIC;
  signal I_RESET_n_8 : STD_LOGIC;
  signal I_RESET_n_9 : STD_LOGIC;
  signal I_S2MM_MMAP_SKID_BUF_n_3 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_25 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_26 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_27 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_28 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_29 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_0 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_26 : STD_LOGIC;
  signal lsig_0ffset_cntr : STD_LOGIC;
  signal lsig_end_of_cmd_reg : STD_LOGIC;
  signal lsig_eop_reg : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_22_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal p_3_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_5_out_0 : STD_LOGIC;
  signal p_9_out_0 : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal sig_addr_posted_cntr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_adjusted_addr_incr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sig_child_addr_cntr_lsh_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_child_qual_first_of_2 : STD_LOGIC;
  signal sig_child_tag_reg0 : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_csm_pop_child_cmd : STD_LOGIC;
  signal sig_data2wsc_bytes_rcvd : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_eop : STD_LOGIC;
  signal sig_data2wsc_valid : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_dre2ibtt_eop : STD_LOGIC;
  signal sig_dre2ibtt_tlast : STD_LOGIC;
  signal sig_good_strm_dbeat11_out : STD_LOGIC;
  signal sig_halt_reg : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_ibtt2wdc_stbs_asserted : STD_LOGIC_VECTOR ( 3 to 3 );
  signal sig_ibtt2wdc_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_ibtt2wdc_tvalid : STD_LOGIC;
  signal sig_incr_dbeat_cntr : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_pop_xd_fifo : STD_LOGIC;
  signal sig_psm_halt : STD_LOGIC;
  signal sig_psm_pop_input_cmd : STD_LOGIC;
  signal sig_sf2pcc_cmd_cmplt : STD_LOGIC;
  signal sig_sf2pcc_packet_eop : STD_LOGIC;
  signal sig_sf2pcc_xfer_bytes : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sig_sf_strt_addr_offset : STD_LOGIC;
  signal sig_skid2data_wready : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
  signal sig_xfer_len : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt
     port map (
      CO(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_100\,
      D(5 downto 0) => sig_xfer_len(5 downto 0),
      DI(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17\,
      E(0) => sig_good_strm_dbeat11_out,
      \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\ => I_S2MM_MMAP_SKID_BUF_n_3,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(31) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_12\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(30) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_13\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(29) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_14\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(28) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(27) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(26) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_17\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(25) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_18\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(24) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_19\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(23) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_20\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(22) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_21\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(21) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(20) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(19) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_24\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(18) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_25\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(17) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_26\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(16) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(15) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_28\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(14) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_29\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(13) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_30\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(12) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_31\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(11) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_32\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(10) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(9) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_34\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(8) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_38\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_41\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_42\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(31) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(30) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(29) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(28) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(27) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(26) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(25) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(24) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(23) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(22) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(21) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(20) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(19) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(18) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(17) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(16) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(15) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(14) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(13) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(12) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(11) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(10) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(9) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(8) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_94\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_6\,
      \INCLUDE_PACKING.lsig_packer_full_reg_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_9\,
      O(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_96\,
      O(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_97\,
      O(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_98\,
      O(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_99\,
      Q(64) => sig_ibtt2wdc_stbs_asserted(3),
      Q(63 downto 0) => sig_ibtt2wdc_tdata(63 downto 0),
      S(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_84\,
      S(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_85\,
      S(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_86\,
      S(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_87\,
      SR(0) => sig_stream_rst,
      dout(10) => sig_sf2pcc_packet_eop,
      dout(9) => sig_sf2pcc_cmd_cmplt,
      dout(8 downto 0) => sig_sf2pcc_xfer_bytes(8 downto 0),
      empty => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_11\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_95\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_105\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_106\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_107\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_101\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_102\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_103\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_104\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_87\,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_eop_reg => lsig_eop_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_ibtt2wdc_tvalid,
      rd_en => sig_pop_xd_fifo,
      sig_adjusted_addr_incr(8 downto 0) => sig_adjusted_addr_incr(8 downto 0),
      \sig_byte_cntr_reg[2]_0\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid\,
      sig_child_addr_cntr_lsh_reg(2 downto 0) => sig_child_addr_cntr_lsh_reg(2 downto 0),
      \sig_child_addr_cntr_lsh_reg[7]\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_88\,
      \sig_child_addr_cntr_lsh_reg[7]\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_89\,
      \sig_child_addr_cntr_lsh_reg[7]\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_90\,
      \sig_child_addr_cntr_lsh_reg[7]\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_91\,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_child_qual_first_of_2_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_86\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\,
      sig_incr_dbeat_cntr => sig_incr_dbeat_cntr,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_m_valid_out_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16\,
      sig_m_valid_out_reg_0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_83\,
      sig_m_valid_out_reg_1 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_84\,
      sig_mssa_index(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_mssa_index\(1),
      sig_next_cmd_cmplt_reg => sig_next_cmd_cmplt_reg,
      \sig_s_ready_dup_i_2__0\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty\,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset
    );
\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc
     port map (
      CO(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_100\,
      D(5 downto 0) => sig_xfer_len(5 downto 0),
      O(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_96\,
      O(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_97\,
      O(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_98\,
      O(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_99\,
      Q(0) => \I_CMD_FIFO/sig_rd_empty\,
      S(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_84\,
      S(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_85\,
      S(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_86\,
      S(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_87\,
      SR(0) => sig_child_tag_reg0,
      dout(10) => sig_sf2pcc_packet_eop,
      dout(9) => sig_sf2pcc_cmd_cmplt,
      dout(8 downto 0) => sig_sf2pcc_xfer_bytes(8 downto 0),
      empty => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_11\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_88\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_89\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_90\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_91\,
      \in\(39) => p_13_out,
      \in\(38) => p_27_out(0),
      \in\(37 downto 32) => p_19_out(5 downto 0),
      \in\(31 downto 3) => p_30_out(31 downto 3),
      \in\(2 downto 0) => p_20_out(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 18) => sig_cmd2mstr_command(63 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      p_11_out => p_11_out,
      p_22_out => p_22_out,
      p_9_out_0 => p_9_out_0,
      rd_en => sig_pop_xd_fifo,
      sig_adjusted_addr_incr(8 downto 0) => sig_adjusted_addr_incr(8 downto 0),
      \sig_child_addr_cntr_lsh_reg[11]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_87\,
      \sig_child_addr_cntr_lsh_reg[2]_0\(2 downto 0) => sig_child_addr_cntr_lsh_reg(2 downto 0),
      \sig_child_addr_cntr_lsh_reg[7]_0\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_101\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_102\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_103\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_104\,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_1,
      sig_cmd2data_valid_reg_0 => I_WR_DATA_CNTL_n_0,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_input_cache_type_reg0 => sig_input_cache_type_reg0,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_input_reg_empty_reg_0 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82\,
      sig_psm_halt => sig_psm_halt,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      \sig_realign_strt_offset_reg_reg[0]_0\(19) => p_0_out,
      \sig_realign_strt_offset_reg_reg[0]_0\(18) => p_1_out,
      \sig_realign_strt_offset_reg_reg[0]_0\(17) => p_2_out,
      \sig_realign_strt_offset_reg_reg[0]_0\(16) => p_3_out,
      \sig_realign_strt_offset_reg_reg[0]_0\(15 downto 0) => p_5_out(15 downto 0),
      \sig_realign_strt_offset_reg_reg[0]_1\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2\,
      sig_xfer_cmd_cmplt_reg_reg_0(1) => p_12_out,
      sig_xfer_cmd_cmplt_reg_reg_0(0) => p_14_out,
      sig_xfer_is_seq_reg_reg_0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_86\,
      \sig_xfer_len_reg_reg[0]_0\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_105\,
      \sig_xfer_len_reg_reg[0]_0\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_106\,
      \sig_xfer_len_reg_reg[0]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_107\,
      \sig_xfer_len_reg_reg[0]_1\ => I_WR_DATA_CNTL_n_25,
      \sig_xfer_len_reg_reg[0]_2\ => I_ADDR_CNTL_n_7
    );
\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign
     port map (
      FIFO_Full_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_94\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14\,
      \INFERRED_GEN.cnt_i_reg[4]\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_6\,
      \INFERRED_GEN.cnt_i_reg[4]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44\,
      \INFERRED_GEN.cnt_i_reg[4]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45\,
      \INFERRED_GEN.cnt_i_reg[4]_1\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78\,
      \INFERRED_GEN.cnt_i_reg[4]_1\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79\,
      Q(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty\,
      SR(0) => sig_stream_rst,
      dout(32 downto 0) => dout(32 downto 0),
      empty => empty,
      \in\(19) => p_0_out,
      \in\(18) => p_1_out,
      \in\(17) => p_2_out,
      \in\(16) => p_3_out,
      \in\(15 downto 0) => p_5_out(15 downto 0),
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid\,
      p_9_out_0 => p_9_out_0,
      rd_en => rd_en,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_data_reg_out_reg[31]\(31) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_12\,
      \sig_data_reg_out_reg[31]\(30) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_13\,
      \sig_data_reg_out_reg[31]\(29) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_14\,
      \sig_data_reg_out_reg[31]\(28) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15\,
      \sig_data_reg_out_reg[31]\(27) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16\,
      \sig_data_reg_out_reg[31]\(26) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_17\,
      \sig_data_reg_out_reg[31]\(25) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_18\,
      \sig_data_reg_out_reg[31]\(24) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_19\,
      \sig_data_reg_out_reg[31]\(23) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_20\,
      \sig_data_reg_out_reg[31]\(22) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_21\,
      \sig_data_reg_out_reg[31]\(21) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22\,
      \sig_data_reg_out_reg[31]\(20) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\,
      \sig_data_reg_out_reg[31]\(19) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_24\,
      \sig_data_reg_out_reg[31]\(18) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_25\,
      \sig_data_reg_out_reg[31]\(17) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_26\,
      \sig_data_reg_out_reg[31]\(16) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\,
      \sig_data_reg_out_reg[31]\(15) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_28\,
      \sig_data_reg_out_reg[31]\(14) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_29\,
      \sig_data_reg_out_reg[31]\(13) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_30\,
      \sig_data_reg_out_reg[31]\(12) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_31\,
      \sig_data_reg_out_reg[31]\(11) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_32\,
      \sig_data_reg_out_reg[31]\(10) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33\,
      \sig_data_reg_out_reg[31]\(9) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_34\,
      \sig_data_reg_out_reg[31]\(8) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35\,
      \sig_data_reg_out_reg[31]\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36\,
      \sig_data_reg_out_reg[31]\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37\,
      \sig_data_reg_out_reg[31]\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_38\,
      \sig_data_reg_out_reg[31]\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39\,
      \sig_data_reg_out_reg[31]\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40\,
      \sig_data_reg_out_reg[31]\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_41\,
      \sig_data_reg_out_reg[31]\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_42\,
      \sig_data_reg_out_reg[31]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43\,
      \sig_data_reg_out_reg[31]_0\(31) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46\,
      \sig_data_reg_out_reg[31]_0\(30) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47\,
      \sig_data_reg_out_reg[31]_0\(29) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48\,
      \sig_data_reg_out_reg[31]_0\(28) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49\,
      \sig_data_reg_out_reg[31]_0\(27) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50\,
      \sig_data_reg_out_reg[31]_0\(26) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51\,
      \sig_data_reg_out_reg[31]_0\(25) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52\,
      \sig_data_reg_out_reg[31]_0\(24) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53\,
      \sig_data_reg_out_reg[31]_0\(23) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54\,
      \sig_data_reg_out_reg[31]_0\(22) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55\,
      \sig_data_reg_out_reg[31]_0\(21) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56\,
      \sig_data_reg_out_reg[31]_0\(20) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57\,
      \sig_data_reg_out_reg[31]_0\(19) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58\,
      \sig_data_reg_out_reg[31]_0\(18) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59\,
      \sig_data_reg_out_reg[31]_0\(17) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60\,
      \sig_data_reg_out_reg[31]_0\(16) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61\,
      \sig_data_reg_out_reg[31]_0\(15) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62\,
      \sig_data_reg_out_reg[31]_0\(14) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63\,
      \sig_data_reg_out_reg[31]_0\(13) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64\,
      \sig_data_reg_out_reg[31]_0\(12) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65\,
      \sig_data_reg_out_reg[31]_0\(11) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66\,
      \sig_data_reg_out_reg[31]_0\(10) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67\,
      \sig_data_reg_out_reg[31]_0\(9) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68\,
      \sig_data_reg_out_reg[31]_0\(8) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69\,
      \sig_data_reg_out_reg[31]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70\,
      \sig_data_reg_out_reg[31]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71\,
      \sig_data_reg_out_reg[31]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72\,
      \sig_data_reg_out_reg[31]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73\,
      \sig_data_reg_out_reg[31]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74\,
      \sig_data_reg_out_reg[31]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75\,
      \sig_data_reg_out_reg[31]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76\,
      \sig_data_reg_out_reg[31]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77\,
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\,
      sig_eop_halt_xfer_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_9\,
      sig_eop_sent_reg_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16\,
      sig_incr_dbeat_cntr => sig_incr_dbeat_cntr,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_mssa_index(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_mssa_index\(1),
      \sig_mssa_index_reg_out_reg[1]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_95\,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset
    );
I_ADDR_CNTL: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_1,
      SR(0) => sig_stream_rst,
      \in\(39) => p_13_out,
      \in\(38) => p_27_out(0),
      \in\(37 downto 32) => p_19_out(5 downto 0),
      \in\(31 downto 3) => p_30_out(31 downto 3),
      \in\(2 downto 0) => p_20_out(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => m_axi_s2mm_awburst(0),
      m_axi_s2mm_awlen(5 downto 0) => m_axi_s2mm_awlen(5 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(1 downto 0) => m_axi_s2mm_awsize(1 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      \out\ => sig_addr2data_addr_posted,
      p_22_out => p_22_out,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_reg => I_ADDR_CNTL_n_7,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_reg => I_RESET_n_9
    );
I_CMD_STATUS: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status__parameterized0\
     port map (
      CO(0) => CO(0),
      FIFO_Full_reg => I_CMD_STATUS_n_0,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0) => p_5_out_0,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0) => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      \INFERRED_GEN.cnt_i_reg[2]_2\(0) => \I_CMD_FIFO/sig_rd_empty\,
      Q(0) => Q(0),
      S(0) => S(0),
      SR(0) => sig_stream_rst,
      cmnd_wr_1 => cmnd_wr_1,
      dma_err => dma_err,
      \in\(16) => sig_wsc2stat_status(31),
      \in\(15 downto 3) => sig_wsc2stat_status(23 downto 11),
      \in\(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      \out\(49 downto 18) => sig_cmd2mstr_command(63 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      s2mm_soft_reset => s2mm_soft_reset,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_reg => I_RESET_n_6,
      sig_init_done_reg_0 => I_RESET_n_7,
      \sig_input_addr_reg_reg[31]\(48 downto 0) => \sig_input_addr_reg_reg[31]\(48 downto 0),
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_RESET: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset
     port map (
      Q(1 downto 0) => sig_addr_posted_cntr_reg(1 downto 0),
      SR(0) => sig_stream_rst,
      datamover_idle_2 => datamover_idle_2,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ => I_RESET_n_6,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\ => I_RESET_n_7,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2\ => I_RESET_n_8,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_3\ => I_RESET_n_9,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_4\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      sig_halt_cmplt_reg_0 => sig_halt_cmplt_reg,
      sig_halt_cmplt_reg_1 => I_WR_STATUS_CNTLR_n_26,
      sig_halt_reg => sig_halt_reg,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_2 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_rst2all_stop_request_0 => sig_rst2all_stop_request_0,
      sig_s_h_halt_reg_reg_0 => I_RESET_n_3,
      sig_s_h_halt_reg_reg_1 => sig_s_h_halt_reg_reg
    );
I_S2MM_MMAP_SKID_BUF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf
     port map (
      D(63 downto 0) => sig_ibtt2wdc_tdata(63 downto 0),
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\ => I_WR_DATA_CNTL_n_27,
      SR(0) => sig_stream_rst,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      \out\ => sig_skid2data_wready,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_halt_reg => sig_halt_reg,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_last_skid_reg_reg_0 => I_WR_DATA_CNTL_n_26,
      sig_m_valid_out_reg_0 => I_WR_DATA_CNTL_n_28,
      sig_s_ready_out_reg_0 => I_S2MM_MMAP_SKID_BUF_n_3
    );
I_WR_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl
     port map (
      DI(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17\,
      E(0) => sig_good_strm_dbeat11_out,
      FIFO_Full_reg => I_WR_DATA_CNTL_n_0,
      FIFO_Full_reg_0 => I_WR_DATA_CNTL_n_25,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\ => I_S2MM_MMAP_SKID_BUF_n_3,
      \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_84\,
      \GEN_INDET_BTT.lsig_eop_reg_reg_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_83\,
      Q(0) => sig_ibtt2wdc_stbs_asserted(3),
      SR(0) => sig_stream_rst,
      \in\(15) => sig_data2wsc_eop,
      \in\(14 downto 2) => sig_data2wsc_bytes_rcvd(15 downto 3),
      \in\(1) => sig_data2wsc_cmd_cmplt,
      \in\(0) => sig_data2wsc_calc_err,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_eop_reg => lsig_eop_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_ibtt2wdc_tvalid,
      p_11_out => p_11_out,
      \sig_addr_posted_cntr_reg[0]_0\ => I_WR_DATA_CNTL_n_29,
      \sig_addr_posted_cntr_reg[2]_0\ => sig_addr2data_addr_posted,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2wsc_valid => sig_data2wsc_valid,
      \sig_dbeat_cntr_reg[6]_0\ => I_WR_DATA_CNTL_n_26,
      sig_dqual_reg_empty_reg_0 => sig_skid2data_wready,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_dqual_reg_full_reg_0 => I_WR_DATA_CNTL_n_27,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_RESET_n_8,
      sig_m_valid_out_reg => I_WR_DATA_CNTL_n_28,
      sig_next_calc_error_reg_i_5 => I_CMD_STATUS_n_0,
      sig_next_calc_error_reg_reg_0(8) => p_13_out,
      sig_next_calc_error_reg_reg_0(7) => p_12_out,
      sig_next_calc_error_reg_reg_0(6) => p_14_out,
      sig_next_calc_error_reg_reg_0(5 downto 0) => p_19_out(5 downto 0),
      sig_next_cmd_cmplt_reg => sig_next_cmd_cmplt_reg,
      sig_push_to_wsc_reg_0 => I_WR_STATUS_CNTLR_n_0,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_WR_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl
     port map (
      FIFO_Full_reg => I_WR_STATUS_CNTLR_n_0,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(15) => sig_data2wsc_eop,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(14 downto 2) => sig_data2wsc_bytes_rcvd(15 downto 3),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1) => sig_data2wsc_cmd_cmplt,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0) => sig_data2wsc_calc_err,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg_0\(0) => p_5_out_0,
      Q(1 downto 0) => sig_addr_posted_cntr_reg(1 downto 0),
      SR(0) => sig_stream_rst,
      \in\(16) => sig_wsc2stat_status(31),
      \in\(15 downto 3) => sig_wsc2stat_status(23 downto 11),
      \in\(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => sig_addr2data_addr_posted,
      \sig_addr_posted_cntr_reg[2]_0\ => I_WR_STATUS_CNTLR_n_26,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_halt_cmplt_reg => I_WR_DATA_CNTL_n_29,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_reg_0 => I_RESET_n_3,
      sig_inhibit_rdy_n => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_init_reg_reg(0) => sig_child_tag_reg0,
      sig_input_cache_type_reg0 => sig_input_cache_type_reg0,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover is
  port (
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    sig_rst2all_stop_request_0 : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_full_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_cmplt_reg : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_2\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_3\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_4\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_5\ : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : in STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    p_56_out : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    p_58_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 32 downto 0 );
    p_24_out : in STD_LOGIC;
    full : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    cmnd_wr_1 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s2mm_soft_reset : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_2 : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    empty : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    \sig_input_addr_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover is
begin
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap
     port map (
      E(0) => E(0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_2\,
      Q(0) => Q(0),
      cmnd_wr => cmnd_wr,
      datamover_idle => datamover_idle,
      full => full,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(4 downto 0) => m_axi_mm2s_arlen(4 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(0) => m_axi_mm2s_arsize(0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => \out\,
      p_24_out => p_24_out,
      p_56_out => p_56_out,
      p_58_out => p_58_out,
      p_72_out(0) => p_72_out(0),
      \sig_addr_posted_cntr_reg[0]\ => \sig_addr_posted_cntr_reg[0]\,
      sig_coelsc_reg_full_reg => sig_coelsc_reg_full_reg,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_halt_reg_reg => sig_data2addr_stop_req,
      sig_halt_reg_reg_0(0) => sig_halt_reg_reg(0),
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      wr_en => wr_en
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap
     port map (
      CO(0) => CO(0),
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0) => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]_3\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_4\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_5\,
      Q(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      S(0) => S(0),
      cmnd_wr_1 => cmnd_wr_1,
      datamover_idle_2 => datamover_idle_2,
      dma_err => dma_err,
      dout(32 downto 0) => dout(32 downto 0),
      empty => empty,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => m_axi_s2mm_awburst(0),
      m_axi_s2mm_awlen(5 downto 0) => m_axi_s2mm_awlen(5 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(1 downto 0) => m_axi_s2mm_awsize(1 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      p_9_out => p_9_out,
      rd_en => rd_en,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_soft_reset => s2mm_soft_reset,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg_0,
      \sig_input_addr_reg_reg[31]\(48 downto 0) => \sig_input_addr_reg_reg[31]\(48 downto 0),
      sig_rst2all_stop_request_0 => sig_rst2all_stop_request_0,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg_0,
      sig_s_ready_out_reg => sig_s_ready_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_fsync : in STD_LOGIC;
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_fsync : in STD_LOGIC;
    s2mm_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_buffer_empty : out STD_LOGIC;
    mm2s_buffer_almost_empty : out STD_LOGIC;
    s2mm_buffer_full : out STD_LOGIC;
    s2mm_buffer_almost_full : out STD_LOGIC;
    mm2s_fsync_out : out STD_LOGIC;
    s2mm_fsync_out : out STD_LOGIC;
    mm2s_prmtr_update : out STD_LOGIC;
    s2mm_prmtr_update : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_vdma_tstvec : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_VERT_FLIP : integer;
  attribute C_ENABLE_VERT_FLIP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is "zynq";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 512;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 4;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 4096;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 2;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is "yes";
  attribute ip_group : string;
  attribute ip_group of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is "LOGICORE";
  attribute iptype : string;
  attribute iptype of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is "TRUE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_100 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_101 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_102 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_103 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_104 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_105 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_106 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_107 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_108 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_109 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_110 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_111 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_112 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_113 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_114 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_115 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_116 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_117 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_118 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_132 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_133 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_134 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_135 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_136 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_137 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_138 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_139 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_140 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_141 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_142 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_143 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_144 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_145 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_146 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_147 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_148 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_149 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_150 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_151 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_152 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_153 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_154 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_155 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_156 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_157 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_158 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_159 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_160 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_161 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_162 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_163 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_164 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_165 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_166 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_167 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_168 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_169 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_170 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_171 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_172 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_173 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_174 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_175 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_76 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_87 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_88 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_89 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_90 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_91 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_92 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_93 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_94 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_95 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_96 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_97 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_98 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_99 : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_data2addr_stop_req\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/halt_i0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/halt_reset\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2\ : STD_LOGIC;
  signal \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_13\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_35\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_36\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_5\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_7\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_8\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_158\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_161\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_166\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_167\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_168\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_169\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_170\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_171\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_172\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_173\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_270\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_271\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_272\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_273\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_274\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_275\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_276\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_278\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_58\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_76\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_77\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_78\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_79\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_80\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_1\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_2\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_12_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_8_n_1\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_8_n_2\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_8_n_3\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_16\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_17\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_51\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_52\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_55\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_56\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_58\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_18\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_19\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_20\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_21\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_45\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_47\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_61\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_63\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_64\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_65\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_66\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_67\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_4\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_5\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_179\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_180\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_181\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_259\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_260\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_261\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_262\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_263\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_264\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_265\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_266\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_267\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_268\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_269\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_270\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_271\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_273\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_275\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_281\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_282\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_283\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_284\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_285\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_286\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_287\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_288\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_289\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_290\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_291\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_292\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_293\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_294\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_295\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_296\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_297\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_298\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_299\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_300\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_54\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_SOF_I_n_1\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_4\ : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_1 : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_40 : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_41 : STD_LOGIC;
  signal \I_CMDSTS/p_10_in\ : STD_LOGIC;
  signal \I_CMDSTS/p_12_out\ : STD_LOGIC;
  signal \I_CMDSTS/p_9_out\ : STD_LOGIC;
  signal \I_CMDSTS/s_axis_cmd_tvalid0\ : STD_LOGIC;
  signal \I_CMDSTS/s_axis_cmd_tvalid0_9\ : STD_LOGIC;
  signal \I_DMA_REGISTER/irqdelay_wren_i\ : STD_LOGIC;
  signal \I_DMA_REGISTER/p_14_out\ : STD_LOGIC;
  signal \I_DMA_REGISTER/p_15_out\ : STD_LOGIC;
  signal \I_DMA_REGISTER/reset_counts\ : STD_LOGIC;
  signal \I_DMA_REGISTER/reset_counts_11\ : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_13 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_14 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_16 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_17 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_19 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_23 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_25 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_26 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_27 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_28 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_29 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_30 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_31 : STD_LOGIC;
  signal I_RST_MODULE_n_20 : STD_LOGIC;
  signal I_RST_MODULE_n_21 : STD_LOGIC;
  signal I_RST_MODULE_n_22 : STD_LOGIC;
  signal I_RST_MODULE_n_23 : STD_LOGIC;
  signal I_RST_MODULE_n_26 : STD_LOGIC;
  signal I_RST_MODULE_n_27 : STD_LOGIC;
  signal I_RST_MODULE_n_28 : STD_LOGIC;
  signal I_RST_MODULE_n_29 : STD_LOGIC;
  signal I_RST_MODULE_n_30 : STD_LOGIC;
  signal I_RST_MODULE_n_34 : STD_LOGIC;
  signal I_RST_MODULE_n_36 : STD_LOGIC;
  signal I_RST_MODULE_n_37 : STD_LOGIC;
  signal I_RST_MODULE_n_38 : STD_LOGIC;
  signal I_RST_MODULE_n_40 : STD_LOGIC;
  signal I_RST_MODULE_n_41 : STD_LOGIC;
  signal I_RST_MODULE_n_42 : STD_LOGIC;
  signal I_RST_MODULE_n_43 : STD_LOGIC;
  signal I_RST_MODULE_n_44 : STD_LOGIC;
  signal \I_SM/cmnds_queued0\ : STD_LOGIC;
  signal \I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1\ : STD_LOGIC;
  signal \I_SM/fsize_mismatch_err_s1\ : STD_LOGIC;
  signal \I_SM/p_3_out\ : STD_LOGIC;
  signal \I_STS_MNGR/datamover_idle\ : STD_LOGIC;
  signal \I_STS_MNGR/datamover_idle_5\ : STD_LOGIC;
  signal all_lines_xfred : STD_LOGIC;
  signal ch1_delay_cnt_en : STD_LOGIC;
  signal ch1_delay_zero : STD_LOGIC;
  signal ch2_delay_cnt_en : STD_LOGIC;
  signal ch2_irqthresh_decr_mask_sig : STD_LOGIC;
  signal cmnd_wr : STD_LOGIC;
  signal cmnd_wr_7 : STD_LOGIC;
  signal crnt_hsize : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal d_tready_before_fsync : STD_LOGIC;
  signal d_tready_before_fsync_clr_flag1 : STD_LOGIC;
  signal d_tready_sof_late : STD_LOGIC;
  signal delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s : STD_LOGIC;
  signal delay_s2mm_fsync_core_till_mmap_done_flag : STD_LOGIC;
  signal dm2linebuf_mm2s_tlast : STD_LOGIC;
  signal dm2linebuf_s2mm_tready : STD_LOGIC;
  signal dma_err : STD_LOGIC;
  signal dma_err_2 : STD_LOGIC;
  signal dma_irq_mask_i : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal fifo_wren : STD_LOGIC;
  signal fifo_wren_12 : STD_LOGIC;
  signal frame_sync_aligned : STD_LOGIC;
  signal fsize_err_to_dm_halt_flag : STD_LOGIC;
  signal fsize_err_to_dm_halt_flag_ored : STD_LOGIC;
  signal initial_frame : STD_LOGIC;
  signal initial_frame_3 : STD_LOGIC;
  signal linebuf2dm_s2mm_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal linebuf2dm_s2mm_tlast : STD_LOGIC;
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_mm2s_arlen\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^m_axi_mm2s_arsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_s2mm_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_s2mm_awlen\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^m_axi_s2mm_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m_axis_fifo_ainit_nosync : STD_LOGIC;
  signal \^m_axis_mm2s_tlast\ : STD_LOGIC;
  signal \^m_axis_mm2s_tvalid\ : STD_LOGIC;
  signal m_axis_s2mm_sts_tready : STD_LOGIC;
  signal mask_fsync_out_i : STD_LOGIC;
  signal mask_fsync_out_i_8 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal mm2s_axi2ip_rdaddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal mm2s_axi2ip_wrce : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mm2s_axi2ip_wrdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_axis_resetn : STD_LOGIC;
  signal mm2s_dly_irq_set : STD_LOGIC;
  signal mm2s_dm_prmry_resetn : STD_LOGIC;
  signal \^mm2s_frame_ptr_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mm2s_halt : STD_LOGIC;
  signal mm2s_halt_cmplt : STD_LOGIC;
  signal mm2s_ioc_irq_set : STD_LOGIC;
  signal mm2s_irqdelay_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mm2s_irqthresh_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mm2s_prmry_resetn : STD_LOGIC;
  signal mm2s_reg_module_frmdly : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mm2s_reg_module_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mm2s_reg_module_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mm2s_reg_module_strt_addr[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mm2s_reg_module_strt_addr[1]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mm2s_reg_module_strt_addr[2]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mm2s_reg_module_strt_addr[3]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_reg_module_vsize : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_1_in_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_23_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_2_out_1 : STD_LOGIC;
  signal p_31_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_32_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_33_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_36_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal p_4_out : STD_LOGIC;
  signal p_4_out_10 : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_58_out : STD_LOGIC;
  signal p_68_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_78_out : STD_LOGIC;
  signal p_79_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_81_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_82_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_83_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_84_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_85_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_92_out : STD_LOGIC;
  signal p_94_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_96_out : STD_LOGIC;
  signal prmtr_update_complete : STD_LOGIC;
  signal prmtr_update_complete_4 : STD_LOGIC;
  signal repeat_frame : STD_LOGIC;
  signal s2mm_axi2ip_rdaddr : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal s2mm_axi2ip_wrce : STD_LOGIC_VECTOR ( 46 downto 10 );
  signal s2mm_axi2ip_wrdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_axis_linebuf_reset_out_inv : STD_LOGIC;
  signal s2mm_axis_resetn : STD_LOGIC;
  signal s2mm_cdc2dmac_fsync : STD_LOGIC;
  signal s2mm_chnl_current_frame : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal s2mm_crnt_vsize : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal s2mm_dly_irq_set : STD_LOGIC;
  signal s2mm_dm_prmry_resetn : STD_LOGIC;
  signal s2mm_dma_interr_set : STD_LOGIC;
  signal s2mm_dmac2cdc_fsync_out : STD_LOGIC;
  signal s2mm_dmacr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_dmasr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s2mm_frame_number : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^s2mm_frame_ptr_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s2mm_fsize_less_err_flag_10 : STD_LOGIC;
  signal s2mm_fsize_mismatch_err : STD_LOGIC;
  signal s2mm_fsize_mismatch_err_flag : STD_LOGIC;
  signal s2mm_fsize_more_or_sof_late_s : STD_LOGIC;
  signal s2mm_fsync_core : STD_LOGIC;
  signal s2mm_fsync_int : STD_LOGIC;
  signal s2mm_ftchcmdsts_idle : STD_LOGIC;
  signal s2mm_halt : STD_LOGIC;
  signal s2mm_halt_cmplt : STD_LOGIC;
  signal s2mm_ioc_irq_set : STD_LOGIC;
  signal s2mm_ip2axi_introut : STD_LOGIC;
  signal s2mm_irqdelay_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s2mm_irqthresh_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s2mm_lsize_mismatch_err : STD_LOGIC;
  signal s2mm_lsize_more_mismatch_err : STD_LOGIC;
  signal s2mm_prmry_resetn : STD_LOGIC;
  signal s2mm_reg_module_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s2mm_reg_module_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \s2mm_reg_module_strt_addr[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s2mm_reg_module_strt_addr[1]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s2mm_reg_module_strt_addr[2]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s2mm_reg_module_strt_addr[3]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_reg_module_vsize : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal s2mm_soft_reset : STD_LOGIC;
  signal s2mm_stop : STD_LOGIC;
  signal s2mm_tstvect_fsync : STD_LOGIC;
  signal s2mm_tuser_fsync_top20_out : STD_LOGIC;
  signal s2mm_tuser_to_fsync_out : STD_LOGIC;
  signal s2mm_valid_frame_sync : STD_LOGIC;
  signal s2mm_valid_frame_sync_cmb : STD_LOGIC;
  signal s2mm_valid_video_prmtrs : STD_LOGIC;
  signal s2mm_vid2cdc_packet_sof : STD_LOGIC;
  signal s_axi_lite_resetn : STD_LOGIC;
  signal s_axis_fifo_ainit_nosync : STD_LOGIC;
  signal s_axis_s2mm_cmd_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s_axis_s2mm_cmd_tvalid : STD_LOGIC;
  signal s_axis_s2mm_tready_signal : STD_LOGIC;
  signal s_axis_s2mm_tuser_d1 : STD_LOGIC;
  signal s_fsync_d1 : STD_LOGIC;
  signal s_fsync_d2 : STD_LOGIC;
  signal s_valid0 : STD_LOGIC;
  signal sof_flag : STD_LOGIC;
  signal stop_i : STD_LOGIC;
  signal strm_all_lines_rcvd_no_dwidth : STD_LOGIC;
  signal strm_not_finished_no_dwidth : STD_LOGIC;
  signal tstvect_fsync_d2 : STD_LOGIC;
  signal valid_frame_sync_d2 : STD_LOGIC;
  signal valid_frame_sync_d2_6 : STD_LOGIC;
  signal vsize_counter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal vsize_counter_no_dwidth : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  axi_vdma_tstvec(63) <= \<const0>\;
  axi_vdma_tstvec(62) <= \<const0>\;
  axi_vdma_tstvec(61) <= \<const0>\;
  axi_vdma_tstvec(60) <= \<const0>\;
  axi_vdma_tstvec(59) <= \<const0>\;
  axi_vdma_tstvec(58) <= \<const0>\;
  axi_vdma_tstvec(57) <= \<const0>\;
  axi_vdma_tstvec(56) <= \<const0>\;
  axi_vdma_tstvec(55) <= \<const0>\;
  axi_vdma_tstvec(54) <= \<const0>\;
  axi_vdma_tstvec(53) <= \<const0>\;
  axi_vdma_tstvec(52) <= \<const0>\;
  axi_vdma_tstvec(51) <= \<const0>\;
  axi_vdma_tstvec(50) <= \<const0>\;
  axi_vdma_tstvec(49) <= \<const0>\;
  axi_vdma_tstvec(48) <= \<const0>\;
  axi_vdma_tstvec(47) <= \<const0>\;
  axi_vdma_tstvec(46) <= \<const0>\;
  axi_vdma_tstvec(45) <= \<const0>\;
  axi_vdma_tstvec(44) <= \<const0>\;
  axi_vdma_tstvec(43) <= \<const0>\;
  axi_vdma_tstvec(42) <= \<const0>\;
  axi_vdma_tstvec(41) <= \<const0>\;
  axi_vdma_tstvec(40) <= \<const0>\;
  axi_vdma_tstvec(39) <= \<const0>\;
  axi_vdma_tstvec(38) <= \<const0>\;
  axi_vdma_tstvec(37) <= \<const0>\;
  axi_vdma_tstvec(36) <= \<const0>\;
  axi_vdma_tstvec(35) <= \<const0>\;
  axi_vdma_tstvec(34) <= \<const0>\;
  axi_vdma_tstvec(33) <= \<const0>\;
  axi_vdma_tstvec(32) <= \<const0>\;
  axi_vdma_tstvec(31) <= \<const0>\;
  axi_vdma_tstvec(30) <= \<const0>\;
  axi_vdma_tstvec(29) <= \<const0>\;
  axi_vdma_tstvec(28) <= \<const0>\;
  axi_vdma_tstvec(27) <= \<const0>\;
  axi_vdma_tstvec(26) <= \<const0>\;
  axi_vdma_tstvec(25) <= \<const0>\;
  axi_vdma_tstvec(24) <= \<const0>\;
  axi_vdma_tstvec(23) <= \<const0>\;
  axi_vdma_tstvec(22) <= \<const0>\;
  axi_vdma_tstvec(21) <= \<const0>\;
  axi_vdma_tstvec(20) <= \<const0>\;
  axi_vdma_tstvec(19) <= \<const0>\;
  axi_vdma_tstvec(18) <= \<const0>\;
  axi_vdma_tstvec(17) <= \<const0>\;
  axi_vdma_tstvec(16) <= \<const0>\;
  axi_vdma_tstvec(15) <= \<const0>\;
  axi_vdma_tstvec(14) <= \<const0>\;
  axi_vdma_tstvec(13) <= \<const0>\;
  axi_vdma_tstvec(12) <= \<const0>\;
  axi_vdma_tstvec(11) <= \<const0>\;
  axi_vdma_tstvec(10) <= \<const0>\;
  axi_vdma_tstvec(9) <= \<const0>\;
  axi_vdma_tstvec(8) <= \<const0>\;
  axi_vdma_tstvec(7) <= \<const0>\;
  axi_vdma_tstvec(6) <= \<const0>\;
  axi_vdma_tstvec(5) <= \<const0>\;
  axi_vdma_tstvec(4) <= \<const0>\;
  axi_vdma_tstvec(3) <= \<const0>\;
  axi_vdma_tstvec(2) <= \<const0>\;
  axi_vdma_tstvec(1) <= \<const0>\;
  axi_vdma_tstvec(0) <= \<const0>\;
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const1>\;
  m_axi_mm2s_arcache(0) <= \<const1>\;
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5) <= \<const0>\;
  m_axi_mm2s_arlen(4 downto 0) <= \^m_axi_mm2s_arlen\(4 downto 0);
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1) <= \^m_axi_mm2s_arsize\(1);
  m_axi_mm2s_arsize(0) <= \<const0>\;
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \^m_axi_s2mm_awburst\(0);
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const1>\;
  m_axi_s2mm_awcache(0) <= \<const1>\;
  m_axi_s2mm_awlen(7) <= \<const0>\;
  m_axi_s2mm_awlen(6) <= \<const0>\;
  m_axi_s2mm_awlen(5 downto 0) <= \^m_axi_s2mm_awlen\(5 downto 0);
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1 downto 0) <= \^m_axi_s2mm_awsize\(1 downto 0);
  m_axi_s2mm_wstrb(7) <= \<const1>\;
  m_axi_s2mm_wstrb(6) <= \<const1>\;
  m_axi_s2mm_wstrb(5) <= \<const1>\;
  m_axi_s2mm_wstrb(4) <= \<const1>\;
  m_axi_s2mm_wstrb(3) <= \<const1>\;
  m_axi_s2mm_wstrb(2) <= \<const1>\;
  m_axi_s2mm_wstrb(1) <= \<const1>\;
  m_axi_s2mm_wstrb(0) <= \<const1>\;
  m_axi_sg_araddr(31) <= \<const0>\;
  m_axi_sg_araddr(30) <= \<const0>\;
  m_axi_sg_araddr(29) <= \<const0>\;
  m_axi_sg_araddr(28) <= \<const0>\;
  m_axi_sg_araddr(27) <= \<const0>\;
  m_axi_sg_araddr(26) <= \<const0>\;
  m_axi_sg_araddr(25) <= \<const0>\;
  m_axi_sg_araddr(24) <= \<const0>\;
  m_axi_sg_araddr(23) <= \<const0>\;
  m_axi_sg_araddr(22) <= \<const0>\;
  m_axi_sg_araddr(21) <= \<const0>\;
  m_axi_sg_araddr(20) <= \<const0>\;
  m_axi_sg_araddr(19) <= \<const0>\;
  m_axi_sg_araddr(18) <= \<const0>\;
  m_axi_sg_araddr(17) <= \<const0>\;
  m_axi_sg_araddr(16) <= \<const0>\;
  m_axi_sg_araddr(15) <= \<const0>\;
  m_axi_sg_araddr(14) <= \<const0>\;
  m_axi_sg_araddr(13) <= \<const0>\;
  m_axi_sg_araddr(12) <= \<const0>\;
  m_axi_sg_araddr(11) <= \<const0>\;
  m_axi_sg_araddr(10) <= \<const0>\;
  m_axi_sg_araddr(9) <= \<const0>\;
  m_axi_sg_araddr(8) <= \<const0>\;
  m_axi_sg_araddr(7) <= \<const0>\;
  m_axi_sg_araddr(6) <= \<const0>\;
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \<const0>\;
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const0>\;
  m_axi_sg_arcache(0) <= \<const0>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \<const0>\;
  m_axi_sg_arlen(1) <= \<const0>\;
  m_axi_sg_arlen(0) <= \<const0>\;
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \<const0>\;
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_arvalid <= \<const0>\;
  m_axi_sg_rready <= \<const0>\;
  m_axis_mm2s_tkeep(3) <= \<const1>\;
  m_axis_mm2s_tkeep(2) <= \<const1>\;
  m_axis_mm2s_tkeep(1) <= \<const1>\;
  m_axis_mm2s_tkeep(0) <= \<const1>\;
  m_axis_mm2s_tlast <= \^m_axis_mm2s_tlast\;
  m_axis_mm2s_tvalid <= \^m_axis_mm2s_tvalid\;
  mm2s_buffer_almost_empty <= \<const0>\;
  mm2s_buffer_empty <= \<const0>\;
  mm2s_frame_ptr_out(5) <= \<const0>\;
  mm2s_frame_ptr_out(4) <= \<const0>\;
  mm2s_frame_ptr_out(3) <= \<const0>\;
  mm2s_frame_ptr_out(2 downto 0) <= \^mm2s_frame_ptr_out\(2 downto 0);
  mm2s_fsync_out <= \<const0>\;
  mm2s_prmry_reset_out_n <= \<const1>\;
  mm2s_prmtr_update <= \<const0>\;
  s2mm_buffer_almost_full <= \<const0>\;
  s2mm_buffer_full <= \<const0>\;
  s2mm_frame_ptr_out(5) <= \<const0>\;
  s2mm_frame_ptr_out(4) <= \<const0>\;
  s2mm_frame_ptr_out(3) <= \<const0>\;
  s2mm_frame_ptr_out(2 downto 0) <= \^s2mm_frame_ptr_out\(2 downto 0);
  s2mm_fsync_out <= \<const0>\;
  s2mm_prmry_reset_out_n <= \<const1>\;
  s2mm_prmtr_update <= \<const0>\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
AXI_LITE_REG_INTERFACE_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if
     port map (
      D(31 downto 0) => mm2s_axi2ip_wrdata(31 downto 0),
      \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78\,
      \GEN_FOR_FLUSH.fsize_err_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(31) => AXI_LITE_REG_INTERFACE_I_n_132,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(30) => AXI_LITE_REG_INTERFACE_I_n_133,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(29) => AXI_LITE_REG_INTERFACE_I_n_134,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(28) => AXI_LITE_REG_INTERFACE_I_n_135,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(27) => AXI_LITE_REG_INTERFACE_I_n_136,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(26) => AXI_LITE_REG_INTERFACE_I_n_137,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(25) => AXI_LITE_REG_INTERFACE_I_n_138,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(24) => AXI_LITE_REG_INTERFACE_I_n_139,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(23) => AXI_LITE_REG_INTERFACE_I_n_140,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(22) => AXI_LITE_REG_INTERFACE_I_n_141,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(21) => AXI_LITE_REG_INTERFACE_I_n_142,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(20) => AXI_LITE_REG_INTERFACE_I_n_143,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(19) => AXI_LITE_REG_INTERFACE_I_n_144,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(18) => AXI_LITE_REG_INTERFACE_I_n_145,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(17) => AXI_LITE_REG_INTERFACE_I_n_146,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(16) => AXI_LITE_REG_INTERFACE_I_n_147,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(15) => AXI_LITE_REG_INTERFACE_I_n_148,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(14) => AXI_LITE_REG_INTERFACE_I_n_149,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(13) => AXI_LITE_REG_INTERFACE_I_n_150,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(12) => AXI_LITE_REG_INTERFACE_I_n_151,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(11) => AXI_LITE_REG_INTERFACE_I_n_152,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(10) => AXI_LITE_REG_INTERFACE_I_n_153,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(9) => AXI_LITE_REG_INTERFACE_I_n_154,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(8) => AXI_LITE_REG_INTERFACE_I_n_155,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(7) => AXI_LITE_REG_INTERFACE_I_n_156,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(6) => AXI_LITE_REG_INTERFACE_I_n_157,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(5) => AXI_LITE_REG_INTERFACE_I_n_158,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(4) => AXI_LITE_REG_INTERFACE_I_n_159,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(3) => AXI_LITE_REG_INTERFACE_I_n_160,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(2) => AXI_LITE_REG_INTERFACE_I_n_161,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(1) => AXI_LITE_REG_INTERFACE_I_n_162,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(0) => AXI_LITE_REG_INTERFACE_I_n_163,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\(2 downto 0) => s2mm_axi2ip_rdaddr(4 downto 2),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ => AXI_LITE_REG_INTERFACE_I_n_165,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\ => AXI_LITE_REG_INTERFACE_I_n_166,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ => AXI_LITE_REG_INTERFACE_I_n_167,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ => AXI_LITE_REG_INTERFACE_I_n_168,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\(0) => AXI_LITE_REG_INTERFACE_I_n_76,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_80\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_167\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_168\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_169\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_170\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\(9) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\(8) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\(7) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\(6) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\(5) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\(4) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\(3) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\(2) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\(1) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_76\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_77\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_171\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_79\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_172\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_173\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_158\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]\(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_270\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_271\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_272\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_273\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(4 downto 0) => mm2s_reg_module_frmdly(4 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_274\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\(15 downto 0) => \mm2s_reg_module_strt_addr[0]\(31 downto 16),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(25 downto 23) => \mm2s_reg_module_strt_addr[2]\(31 downto 29),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(22 downto 15) => \mm2s_reg_module_strt_addr[2]\(23 downto 16),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(14 downto 0) => \mm2s_reg_module_strt_addr[2]\(14 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(25 downto 23) => \mm2s_reg_module_strt_addr[3]\(31 downto 29),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(22 downto 15) => \mm2s_reg_module_strt_addr[3]\(23 downto 16),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(14 downto 0) => \mm2s_reg_module_strt_addr[3]\(14 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(25 downto 23) => \mm2s_reg_module_strt_addr[1]\(31 downto 29),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(22 downto 15) => \mm2s_reg_module_strt_addr[1]\(23 downto 16),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(14 downto 0) => \mm2s_reg_module_strt_addr[1]\(14 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3\(31 downto 0) => p_82_out(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_161\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_166\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ => AXI_LITE_REG_INTERFACE_I_n_172,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ => AXI_LITE_REG_INTERFACE_I_n_173,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ => AXI_LITE_REG_INTERFACE_I_n_174,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ => AXI_LITE_REG_INTERFACE_I_n_175,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]\(0) => AXI_LITE_REG_INTERFACE_I_n_164,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]\(31 downto 0) => s2mm_axi2ip_wrdata(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ => AXI_LITE_REG_INTERFACE_I_n_169,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ => AXI_LITE_REG_INTERFACE_I_n_170,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ => AXI_LITE_REG_INTERFACE_I_n_171,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_270\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_300\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_260\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_259\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_181\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_180\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0\(4) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0\(3) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0\(2) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0\(1) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0\(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_299\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_298\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_297\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_296\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_295\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_269\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_294\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_293\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_292\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]\(7 downto 0) => s2mm_irqthresh_status(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_291\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_290\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_289\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_288\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_287\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_286\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_285\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_268\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_284\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_283\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(18 downto 0) => \s2mm_reg_module_strt_addr[0]\(31 downto 13),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(31 downto 0) => p_85_out(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]\(2 downto 0) => dma_irq_mask_i(3 downto 1),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_267\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_266\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_265\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_1\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_264\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_1\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_179\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_263\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_262\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_261\,
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(4 downto 0) => p_31_out(4 downto 0),
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]_0\(4 downto 0) => p_32_out(4 downto 0),
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(4 downto 0) => p_80_out(4 downto 0),
      \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\(4 downto 0) => s2mm_chnl_current_frame(4 downto 0),
      \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0\(4 downto 0) => p_84_out(4 downto 0),
      \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\(4 downto 0) => p_83_out(4 downto 0),
      Q(4 downto 0) => p_81_out(4 downto 0),
      SR(0) => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2\,
      ch1_dly_irq_set => mm2s_dly_irq_set,
      ch1_irqdelay_status(7 downto 0) => mm2s_irqdelay_status(7 downto 0),
      ch2_dly_irq_set => s2mm_dly_irq_set,
      ch2_irqdelay_status(7 downto 0) => s2mm_irqdelay_status(7 downto 0),
      dly_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_58\,
      dly_irq_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61\,
      dma_interr_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_54\,
      drop_fsync_d_pulse_gen_fsize_less_err_d1 => \I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1\,
      fsize_mismatch_err_s1 => \I_SM/fsize_mismatch_err_s1\,
      in0(31) => AXI_LITE_REG_INTERFACE_I_n_87,
      in0(30) => AXI_LITE_REG_INTERFACE_I_n_88,
      in0(29) => AXI_LITE_REG_INTERFACE_I_n_89,
      in0(28) => AXI_LITE_REG_INTERFACE_I_n_90,
      in0(27) => AXI_LITE_REG_INTERFACE_I_n_91,
      in0(26) => AXI_LITE_REG_INTERFACE_I_n_92,
      in0(25) => AXI_LITE_REG_INTERFACE_I_n_93,
      in0(24) => AXI_LITE_REG_INTERFACE_I_n_94,
      in0(23) => AXI_LITE_REG_INTERFACE_I_n_95,
      in0(22) => AXI_LITE_REG_INTERFACE_I_n_96,
      in0(21) => AXI_LITE_REG_INTERFACE_I_n_97,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_98,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_99,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_100,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_101,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_102,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_103,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_104,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_105,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_106,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_107,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_108,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_109,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_110,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_111,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_112,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_113,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_114,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_115,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_116,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_117,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_118,
      ioc_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57\,
      ioc_irq_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60\,
      \ip2axi_rddata_int_inferred_i_50__0\(2 downto 0) => s2mm_reg_module_hsize(15 downto 13),
      \ip2axi_rddata_int_inferred_i_50__0_0\(2 downto 0) => s2mm_reg_module_stride(15 downto 13),
      \ip2axi_rddata_int_inferred_i_51__0\(4 downto 3) => \s2mm_reg_module_strt_addr[1]\(14 downto 13),
      \ip2axi_rddata_int_inferred_i_51__0\(2 downto 1) => \s2mm_reg_module_strt_addr[1]\(10 downto 9),
      \ip2axi_rddata_int_inferred_i_51__0\(0) => \s2mm_reg_module_strt_addr[1]\(4),
      \ip2axi_rddata_int_inferred_i_51__0_0\(4 downto 3) => \s2mm_reg_module_strt_addr[2]\(14 downto 13),
      \ip2axi_rddata_int_inferred_i_51__0_0\(2 downto 1) => \s2mm_reg_module_strt_addr[2]\(10 downto 9),
      \ip2axi_rddata_int_inferred_i_51__0_0\(0) => \s2mm_reg_module_strt_addr[2]\(4),
      \ip2axi_rddata_int_inferred_i_51__0_1\(4 downto 3) => \s2mm_reg_module_strt_addr[3]\(14 downto 13),
      \ip2axi_rddata_int_inferred_i_51__0_1\(2 downto 1) => \s2mm_reg_module_strt_addr[3]\(10 downto 9),
      \ip2axi_rddata_int_inferred_i_51__0_1\(0) => \s2mm_reg_module_strt_addr[3]\(4),
      lsize_err_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58\,
      lsize_mismatch_err => s2mm_lsize_mismatch_err,
      lsize_more_err_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63\,
      lsize_more_mismatch_err => s2mm_lsize_more_mismatch_err,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mm2s_axi2ip_wrce(9 downto 3) => mm2s_axi2ip_wrce(26 downto 20),
      mm2s_axi2ip_wrce(2) => mm2s_axi2ip_wrce(10),
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_introut => mm2s_introut,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\(1 downto 0) => mm2s_axi2ip_rdaddr(3 downto 2),
      p_14_out => \I_DMA_REGISTER/p_14_out\,
      p_15_out => \I_DMA_REGISTER/p_15_out\,
      p_71_out => p_71_out,
      p_72_out(19 downto 4) => p_72_out(31 downto 16),
      p_72_out(3 downto 2) => p_72_out(4 downto 3),
      p_72_out(1 downto 0) => p_72_out(1 downto 0),
      p_78_out => p_78_out,
      p_79_out => p_79_out,
      prmry_reset2 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2\,
      prmry_reset2_0 => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2\,
      s2mm_axi2ip_wrce(10 downto 4) => s2mm_axi2ip_wrce(46 downto 40),
      s2mm_axi2ip_wrce(3) => s2mm_axi2ip_wrce(15),
      s2mm_axi2ip_wrce(2 downto 1) => s2mm_axi2ip_wrce(13 downto 12),
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(10),
      s2mm_dma_interr_set => s2mm_dma_interr_set,
      s2mm_dmacr(19 downto 3) => s2mm_dmacr(31 downto 15),
      s2mm_dmacr(2) => s2mm_dmacr(4),
      s2mm_dmacr(1 downto 0) => s2mm_dmacr(1 downto 0),
      s2mm_fsize_more_or_sof_late_s => s2mm_fsize_more_or_sof_late_s,
      s2mm_introut => s2mm_introut,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_ip2axi_introut => s2mm_ip2axi_introut,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s2mm_soft_reset => s2mm_soft_reset,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(7 downto 2),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(7 downto 2),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr
     port map (
      D(0) => p_1_in_0(0),
      E(0) => I_PRMRY_DATAMOVER_n_16,
      \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\(0) => vsize_counter(0),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_36\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_275\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) => \mm2s_reg_module_strt_addr[0]\(31 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(31 downto 0) => \mm2s_reg_module_strt_addr[1]\(31 downto 0),
      \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0) => \mm2s_reg_module_strt_addr[2]\(31 downto 0),
      \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]\(31 downto 0) => \mm2s_reg_module_strt_addr[3]\(31 downto 0),
      Q(11 downto 0) => p_49_out(12 downto 1),
      \SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4 downto 0) => p_31_out(4 downto 0),
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_278\,
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) => p_33_out(4 downto 0),
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(4 downto 0) => p_81_out(4 downto 0),
      \SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_276\,
      \SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0\(4 downto 0) => p_32_out(4 downto 0),
      SR(0) => \I_CMDSTS/s_axis_cmd_tvalid0\,
      all_idle_reg => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_5\,
      cmnd_wr => cmnd_wr,
      \cmnds_queued_reg[0]\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      \cmnds_queued_reg[0]_0\(0) => \I_SM/cmnds_queued0\,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      datamover_idle_reg => I_PRMRY_DATAMOVER_n_17,
      decerr_i_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38\,
      decerr_i_reg_0 => I_PRMRY_DATAMOVER_n_26,
      dma_decerr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56\,
      dma_err => dma_err,
      dma_interr_reg(0) => mm2s_axi2ip_wrdata(4),
      dma_interr_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54\,
      dma_slverr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55\,
      \frmdly_vid_reg[4]\(4 downto 0) => mm2s_reg_module_frmdly(4 downto 0),
      \hsize_vid_reg[15]\(15 downto 0) => mm2s_reg_module_hsize(15 downto 0),
      initial_frame => initial_frame,
      interr_i_reg => I_PRMRY_DATAMOVER_n_25,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(1),
      mm2s_frame_ptr_out(2 downto 0) => \^mm2s_frame_ptr_out\(2 downto 0),
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\ => \^m_axis_mm2s_tvalid\,
      p_0_in => p_0_in,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_2_out => p_2_out,
      p_36_out => p_36_out,
      p_37_out => p_37_out,
      p_39_out => p_39_out,
      p_3_out => p_3_out,
      p_45_out => p_45_out,
      p_46_out => p_46_out,
      p_47_out => p_47_out,
      p_50_out => p_50_out,
      p_56_out => p_56_out,
      p_58_out => p_58_out,
      p_68_out => p_68_out,
      p_71_out => p_71_out,
      p_72_out(1 downto 0) => p_72_out(1 downto 0),
      p_78_out => p_78_out,
      prmry_resetn_i_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_13\,
      prmtr_update_complete => prmtr_update_complete,
      s2mm_frame_ptr_out(2 downto 0) => \^s2mm_frame_ptr_out\(2 downto 0),
      \s_axis_cmd_tdata_reg[63]\(48 downto 17) => p_57_out(63 downto 32),
      \s_axis_cmd_tdata_reg[63]\(16) => p_57_out(23),
      \s_axis_cmd_tdata_reg[63]\(15 downto 0) => p_57_out(15 downto 0),
      slverr_i_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37\,
      slverr_i_reg_0 => I_PRMRY_DATAMOVER_n_27,
      \stride_vid_reg[15]\(15 downto 0) => mm2s_reg_module_stride(15 downto 0),
      sts_tready_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_35\,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      valid_frame_sync_d2 => valid_frame_sync_d2,
      \vsize_vid_reg[12]\(12 downto 0) => mm2s_reg_module_vsize(12 downto 0)
    );
\GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen
     port map (
      \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0\ => I_AXI_DMA_INTRPT_n_40,
      \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_7\,
      Q(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      all_lines_xfred => all_lines_xfred,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      p_0_in => p_0_in,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_25_out => p_25_out,
      p_2_out => p_2_out,
      p_37_out => p_37_out,
      p_46_out => p_46_out,
      p_47_out => p_47_out,
      p_4_out => p_4_out,
      p_72_out(1) => p_72_out(4),
      p_72_out(0) => p_72_out(0)
    );
\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf
     port map (
      D(0) => p_1_in_0(0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ => I_RST_MODULE_n_22,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg_0\ => I_RST_MODULE_n_26,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0\ => I_RST_MODULE_n_27,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0\ => I_RST_MODULE_n_28,
      \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_0\ => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_5\,
      \GEN_LINEBUF_NO_SOF.vsize_counter_reg[10]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_7\,
      \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0\(11 downto 0) => p_49_out(12 downto 1),
      Q(0) => vsize_counter(0),
      SR(0) => I_RST_MODULE_n_23,
      all_lines_xfred => all_lines_xfred,
      din(0) => sof_flag,
      full => p_2_out_1,
      \gen_wr_a.gen_word_narrow.mem_reg\(32) => dm2linebuf_mm2s_tlast,
      \gen_wr_a.gen_word_narrow.mem_reg\(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tlast => \^m_axis_mm2s_tlast\,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tready_0 => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_8\,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      mm2s_axis_resetn => mm2s_axis_resetn,
      \out\ => \^m_axis_mm2s_tvalid\,
      p_23_out => p_23_out,
      rst => s_axis_fifo_ainit_nosync,
      wr_en => fifo_wren
    );
\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module
     port map (
      D(31 downto 0) => mm2s_axi2ip_wrdata(31 downto 0),
      E(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_78\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\(0) => AXI_LITE_REG_INTERFACE_I_n_76,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\(0) => p_11_out,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\(1 downto 0) => mm2s_axi2ip_rdaddr(3 downto 2),
      \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[31]\(31 downto 0) => \mm2s_reg_module_strt_addr[0]\(31 downto 0),
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[15]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_173\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[24]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_270\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[25]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_271\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[26]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_272\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[27]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_273\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[28]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_274\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]\(31 downto 0) => \mm2s_reg_module_strt_addr[1]\(31 downto 0),
      \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[31]\(31 downto 0) => \mm2s_reg_module_strt_addr[2]\(31 downto 0),
      \GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[31]\(31 downto 0) => \mm2s_reg_module_strt_addr[3]\(31 downto 0),
      \GEN_SYNCEN_BIT.dmacr_i_reg[3]\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_278\,
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0) => p_80_out(4 downto 0),
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0) => p_33_out(4 downto 0),
      Q(9) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68\,
      Q(8) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69\,
      Q(7) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70\,
      Q(6) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71\,
      Q(5) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72\,
      Q(4) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73\,
      Q(3) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74\,
      Q(2) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75\,
      Q(1) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_76\,
      Q(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_77\,
      SR(0) => p_0_in,
      \S_GEN_DLYSTRIDE_REGISTER.reg_module_frmdly_reg[4]\(4 downto 0) => mm2s_reg_module_frmdly(4 downto 0),
      \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_170\,
      \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_171\,
      \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => mm2s_reg_module_stride(15 downto 0),
      \S_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_172\,
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_delay_zero => ch1_delay_zero,
      ch1_dly_irq_set => mm2s_dly_irq_set,
      dly_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_58\,
      dly_irq_reg_0 => AXI_LITE_REG_INTERFACE_I_n_168,
      dma_decerr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56\,
      dma_decerr_reg_0 => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38\,
      dma_interr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54\,
      dma_interr_reg_0 => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_36\,
      dma_slverr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55\,
      dma_slverr_reg_0 => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37\,
      \dmacr_i_reg[1]\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_276\,
      \dmacr_i_reg[2]\ => I_RST_MODULE_n_21,
      err_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_79\,
      \frmdly_vid_reg[4]\ => mm2s_prmry_resetn,
      halt_reset => \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\,
      halted_reg(0) => \I_CMDSTS/s_axis_cmd_tvalid0\,
      halted_reg_0 => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_13\,
      in0(31) => AXI_LITE_REG_INTERFACE_I_n_87,
      in0(30) => AXI_LITE_REG_INTERFACE_I_n_88,
      in0(29) => AXI_LITE_REG_INTERFACE_I_n_89,
      in0(28) => AXI_LITE_REG_INTERFACE_I_n_90,
      in0(27) => AXI_LITE_REG_INTERFACE_I_n_91,
      in0(26) => AXI_LITE_REG_INTERFACE_I_n_92,
      in0(25) => AXI_LITE_REG_INTERFACE_I_n_93,
      in0(24) => AXI_LITE_REG_INTERFACE_I_n_94,
      in0(23) => AXI_LITE_REG_INTERFACE_I_n_95,
      in0(22) => AXI_LITE_REG_INTERFACE_I_n_96,
      in0(21) => AXI_LITE_REG_INTERFACE_I_n_97,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_98,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_99,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_100,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_101,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_102,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_103,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_104,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_105,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_106,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_107,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_108,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_109,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_110,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_111,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_112,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_113,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_114,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_115,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_116,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_117,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_118,
      initial_frame => initial_frame,
      ioc_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57\,
      ioc_irq_reg_0 => AXI_LITE_REG_INTERFACE_I_n_167,
      irqdelay_wren_i => \I_DMA_REGISTER/irqdelay_wren_i\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(9 downto 3) => mm2s_axi2ip_wrce(26 downto 20),
      mm2s_axi2ip_wrce(2) => mm2s_axi2ip_wrce(10),
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      \out\(31 downto 0) => p_82_out(31 downto 0),
      p_13_out => p_13_out,
      p_14_out => p_14_out,
      p_24_out => p_24_out,
      p_25_out => p_25_out,
      p_36_out => p_36_out,
      p_3_out => p_3_out,
      p_45_out => p_45_out,
      p_50_out => p_50_out,
      p_68_out => p_68_out,
      p_71_out => p_71_out,
      p_72_out(19 downto 4) => p_72_out(31 downto 16),
      p_72_out(3 downto 2) => p_72_out(4 downto 3),
      p_72_out(1 downto 0) => p_72_out(1 downto 0),
      p_78_out => p_78_out,
      p_79_out => p_79_out,
      prmry_in => p_39_out,
      prmry_resetn_i_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65\,
      prmtr_update_complete => prmtr_update_complete,
      prmtr_updt_complete_i_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_275\,
      prmtr_updt_complete_i_reg_0 => AXI_LITE_REG_INTERFACE_I_n_165,
      \ptr_ref_i_reg[4]_0\(4 downto 0) => p_81_out(4 downto 0),
      \reg_module_hsize_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_80\,
      \reg_module_hsize_reg[10]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_167\,
      \reg_module_hsize_reg[11]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_168\,
      \reg_module_hsize_reg[12]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_169\,
      \reg_module_hsize_reg[15]\(15 downto 0) => mm2s_reg_module_hsize(15 downto 0),
      \reg_module_hsize_reg[1]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_158\,
      \reg_module_hsize_reg[2]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159\,
      \reg_module_hsize_reg[3]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160\,
      \reg_module_hsize_reg[4]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_161\,
      \reg_module_hsize_reg[5]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162\,
      \reg_module_hsize_reg[6]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163\,
      \reg_module_hsize_reg[7]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164\,
      \reg_module_hsize_reg[8]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165\,
      \reg_module_hsize_reg[9]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_166\,
      \reg_module_vsize_reg[12]\(12 downto 0) => mm2s_reg_module_vsize(12 downto 0),
      reset_counts => \I_DMA_REGISTER/reset_counts\,
      reset_counts_reg => I_RST_MODULE_n_42,
      s_soft_reset_i0 => \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      valid_frame_sync_d2 => valid_frame_sync_d2
    );
\GEN_SPRT_FOR_MM2S.MM2S_SOF_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen
     port map (
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65\,
      \SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_2\,
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      hold_sof_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_1\,
      irqdelay_wren_i => \I_DMA_REGISTER/irqdelay_wren_i\,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\ => mm2s_axis_resetn,
      p_14_out => p_14_out,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_50_out => p_50_out,
      reset_counts => \I_DMA_REGISTER/reset_counts\,
      s_valid_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_8\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_282\,
      Q => d_tready_before_fsync_clr_flag1,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => I_RST_MODULE_n_36,
      Q => d_tready_before_fsync,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_51\,
      Q => s2mm_fsize_less_err_flag_10,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_58\,
      Q => d_tready_sof_late,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_52\,
      Q => s2mm_tuser_to_fsync_out,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_19_in,
      Q => s_axis_s2mm_tuser_d1,
      R => I_RST_MODULE_n_30
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => strm_not_finished_no_dwidth,
      Q => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0\,
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_56\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_4\,
      Q => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg_n_0\,
      S => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_56\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_no_dwidth(12),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_10_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_no_dwidth(11),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_11_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_no_dwidth(10),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_12_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_no_dwidth(9),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_13_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => vsize_counter_no_dwidth(1),
      I1 => vsize_counter_no_dwidth(5),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter_no_dwidth(3),
      I1 => vsize_counter_no_dwidth(2),
      I2 => vsize_counter_no_dwidth(8),
      I3 => vsize_counter_no_dwidth(4),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_5_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => vsize_counter_no_dwidth(9),
      I1 => vsize_counter_no_dwidth(10),
      I2 => vsize_counter_no_dwidth(12),
      I3 => vsize_counter_no_dwidth(11),
      I4 => vsize_counter_no_dwidth(7),
      I5 => vsize_counter_no_dwidth(6),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_no_dwidth(4),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_3_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_no_dwidth(3),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_4_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_no_dwidth(2),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_5_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_no_dwidth(1),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_6_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_no_dwidth(8),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_3_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_no_dwidth(7),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_4_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_no_dwidth(6),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_5_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_no_dwidth(5),
      O => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_6_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(0),
      Q => vsize_counter_no_dwidth(0),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_56\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(10),
      Q => vsize_counter_no_dwidth(10),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_56\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(11),
      Q => vsize_counter_no_dwidth(11),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_56\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(12),
      Q => vsize_counter_no_dwidth(12),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_56\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_0\,
      CO(3) => \NLW_GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_8_n_1\,
      CO(1) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_8_n_2\,
      CO(0) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[12]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => vsize_counter_no_dwidth(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_10_n_0\,
      S(2) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_11_n_0\,
      S(1) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_12_n_0\,
      S(0) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_13_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(1),
      Q => vsize_counter_no_dwidth(1),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_56\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(2),
      Q => vsize_counter_no_dwidth(2),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_56\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(3),
      Q => vsize_counter_no_dwidth(3),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_56\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(4),
      Q => vsize_counter_no_dwidth(4),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_56\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_0\,
      CO(2) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_1\,
      CO(1) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_2\,
      CO(0) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_3\,
      CYINIT => vsize_counter_no_dwidth(0),
      DI(3 downto 0) => vsize_counter_no_dwidth(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_3_n_0\,
      S(2) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_4_n_0\,
      S(1) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_5_n_0\,
      S(0) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[4]_i_6_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(5),
      Q => vsize_counter_no_dwidth(5),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_56\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(6),
      Q => vsize_counter_no_dwidth(6),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_56\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(7),
      Q => vsize_counter_no_dwidth(7),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_56\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(8),
      Q => vsize_counter_no_dwidth(8),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_56\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[4]_i_2_n_0\,
      CO(3) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_0\,
      CO(2) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_1\,
      CO(1) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_2\,
      CO(0) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => vsize_counter_no_dwidth(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_3_n_0\,
      S(2) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_4_n_0\,
      S(1) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_5_n_0\,
      S(0) => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[8]_i_6_n_0\
    );
\GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => strm_all_lines_rcvd_no_dwidth,
      D => p_1_in(9),
      Q => vsize_counter_no_dwidth(9),
      R => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_56\
    );
\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf
     port map (
      D(11 downto 0) => p_1_in(12 downto 1),
      E(0) => I_RST_MODULE_n_37,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_0\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_55\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_51\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_52\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_58\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_16\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[1]\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[1]_0\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_5_n_0\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[1]_1\(2) => vsize_counter_no_dwidth(5),
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[1]_1\(1 downto 0) => vsize_counter_no_dwidth(1 downto 0),
      M_VALID => p_92_out,
      Q(11 downto 0) => s2mm_crnt_vsize(12 downto 1),
      SR(0) => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_56\,
      d_tready_before_fsync => d_tready_before_fsync,
      d_tready_before_fsync_clr_flag1 => d_tready_before_fsync_clr_flag1,
      d_tready_sof_late => d_tready_sof_late,
      delay_s2mm_fsync_core_till_mmap_done_flag => delay_s2mm_fsync_core_till_mmap_done_flag,
      din(32) => p_96_out,
      din(31 downto 0) => p_94_out(31 downto 0),
      drop_fsync_d_pulse_gen_fsize_less_err => p_10_out,
      full => p_3_in,
      minusOp(11 downto 0) => minusOp(12 downto 1),
      \out\ => s2mm_axis_resetn,
      p_19_in => p_19_in,
      s2mm_axis_linebuf_reset_out_inv => s2mm_axis_linebuf_reset_out_inv,
      s2mm_dmac2cdc_fsync_out => s2mm_dmac2cdc_fsync_out,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_fsize_less_err_flag_10 => s2mm_fsize_less_err_flag_10,
      s2mm_fsize_mismatch_err => s2mm_fsize_mismatch_err,
      s2mm_fsize_more_or_sof_late_s => s2mm_fsize_more_or_sof_late_s,
      s2mm_fsync_int => s2mm_fsync_int,
      s2mm_halt => s2mm_halt,
      s2mm_tuser_fsync_top20_out => s2mm_tuser_fsync_top20_out,
      s2mm_tuser_to_fsync_out => s2mm_tuser_to_fsync_out,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tdata(31 downto 0) => s_axis_s2mm_tdata(31 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tready_signal => s_axis_s2mm_tready_signal,
      s_axis_s2mm_tuser(0) => s_axis_s2mm_tuser(0),
      s_axis_s2mm_tuser_d1 => s_axis_s2mm_tuser_d1,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      s_valid0 => s_valid0,
      sig_last_reg_out_reg_0 => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_17\,
      sig_m_valid_dup_reg_0 => p_0_in2_in,
      strm_not_finished_no_dwidth => strm_not_finished_no_dwidth
    );
\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr__parameterized0\
     port map (
      D(0) => p_1_in(0),
      E(0) => I_PRMRY_DATAMOVER_n_19,
      \FSM_sequential_dmacntrl_cs_reg[2]\ => I_RST_MODULE_n_34,
      \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]_0\(0) => s2mm_cdc2dmac_fsync,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_19\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\ => I_RST_MODULE_n_30,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71\,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_67\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_63\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_271\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_21\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0\ => s2mm_axis_resetn,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]\(0) => vsize_counter_no_dwidth(0),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) => \s2mm_reg_module_strt_addr[0]\(31 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\(31 downto 0) => \s2mm_reg_module_strt_addr[1]\(31 downto 0),
      \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\(31 downto 0) => \s2mm_reg_module_strt_addr[2]\(31 downto 0),
      \GEN_START_ADDR_REG[3].start_address_vid_reg[3][31]\(31 downto 0) => \s2mm_reg_module_strt_addr[3]\(31 downto 0),
      \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4 downto 0) => s2mm_chnl_current_frame(4 downto 0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]_0\(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_275\,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_281\,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(3 downto 2) => p_84_out(4 downto 3),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(1 downto 0) => p_84_out(1 downto 0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_273\,
      \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[2]_0\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_45\,
      \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0\(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_18\,
      Q(4 downto 0) => s2mm_frame_number(4 downto 0),
      S(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_47\,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\(0) => s2mm_axi2ip_wrdata(4),
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64\,
      SR(0) => \I_CMDSTS/s_axis_cmd_tvalid0_9\,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_irqthresh_decr_mask_sig => ch2_irqthresh_decr_mask_sig,
      cmnd_wr => cmnd_wr_7,
      \cmnds_queued_reg[0]\(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      \cmnds_queued_reg[7]\(0) => I_RST_MODULE_n_38,
      datamover_idle => \I_STS_MNGR/datamover_idle_5\,
      datamover_idle_reg => I_PRMRY_DATAMOVER_n_23,
      decerr_i_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_66\,
      decerr_i_reg_0 => I_PRMRY_DATAMOVER_n_28,
      dma_decerr_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56\,
      dma_err => dma_err_2,
      dma_slverr_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55\,
      drop_fsync_d_pulse_gen_fsize_less_err => p_10_out,
      drop_fsync_d_pulse_gen_fsize_less_err_d1 => \I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1\,
      frame_sync_aligned => frame_sync_aligned,
      fsize_err_to_dm_halt_flag => fsize_err_to_dm_halt_flag,
      fsize_err_to_dm_halt_flag_ored => fsize_err_to_dm_halt_flag_ored,
      fsize_mismatch_err_s1 => \I_SM/fsize_mismatch_err_s1\,
      halt_i0 => \GEN_RESET_FOR_S2MM.RESET_I/halt_i0\,
      halted_set_i_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_20\,
      \hsize_vid_reg[15]\(12 downto 0) => crnt_hsize(15 downto 3),
      \hsize_vid_reg[15]_0\(15 downto 0) => s2mm_reg_module_hsize(15 downto 0),
      \hsize_vid_reg[2]\(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_61\,
      initial_frame => initial_frame_3,
      initial_frame_reg_0 => \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_4\,
      interr_i_reg => I_PRMRY_DATAMOVER_n_30,
      lsize_mismatch_err => s2mm_lsize_mismatch_err,
      lsize_more_mismatch_err => s2mm_lsize_more_mismatch_err,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      mask_fsync_out_i => mask_fsync_out_i_8,
      \out\ => s2mm_prmry_resetn,
      p_12_out => \I_CMDSTS/p_12_out\,
      p_3_out => \I_SM/p_3_out\,
      p_9_out => \I_CMDSTS/p_9_out\,
      prmtr_update_complete => prmtr_update_complete_4,
      regdir_idle_i1 => \GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1\,
      repeat_frame => repeat_frame,
      run_stop_d1 => \GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1\,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(13),
      s2mm_dma_interr_set => s2mm_dma_interr_set,
      s2mm_dmac2cdc_fsync_out => s2mm_dmac2cdc_fsync_out,
      s2mm_dmacr(2) => s2mm_dmacr(15),
      s2mm_dmacr(1 downto 0) => s2mm_dmacr(1 downto 0),
      s2mm_dmasr(0) => s2mm_dmasr(0),
      s2mm_frame_ptr_out(2 downto 0) => \^s2mm_frame_ptr_out\(2 downto 0),
      s2mm_fsize_mismatch_err => s2mm_fsize_mismatch_err,
      s2mm_fsize_mismatch_err_flag => s2mm_fsize_mismatch_err_flag,
      s2mm_fsize_more_or_sof_late_s => s2mm_fsize_more_or_sof_late_s,
      s2mm_ftchcmdsts_idle => s2mm_ftchcmdsts_idle,
      s2mm_halt => s2mm_halt,
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_stop => s2mm_stop,
      s2mm_tstvect_fsync => s2mm_tstvect_fsync,
      s2mm_valid_frame_sync => s2mm_valid_frame_sync,
      s2mm_valid_frame_sync_cmb => s2mm_valid_frame_sync_cmb,
      s2mm_valid_video_prmtrs => s2mm_valid_video_prmtrs,
      s2mm_vid2cdc_packet_sof => s2mm_vid2cdc_packet_sof,
      \s_axis_cmd_tdata_reg[63]\(48 downto 17) => s_axis_s2mm_cmd_tdata(63 downto 32),
      \s_axis_cmd_tdata_reg[63]\(16) => s_axis_s2mm_cmd_tdata(23),
      \s_axis_cmd_tdata_reg[63]\(15 downto 0) => s_axis_s2mm_cmd_tdata(15 downto 0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      s_fsync_d1 => s_fsync_d1,
      s_fsync_d2 => s_fsync_d2,
      slverr_i_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_65\,
      slverr_i_reg_0 => I_PRMRY_DATAMOVER_n_29,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\,
      stop_i => stop_i,
      \stride_vid_reg[15]\(15 downto 0) => s2mm_reg_module_stride(15 downto 0),
      sts_tready_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_64\,
      valid_frame_sync_d2 => valid_frame_sync_d2_6,
      \vsize_vid_reg[12]\(12 downto 0) => s2mm_crnt_vsize(12 downto 0),
      \vsize_vid_reg[12]_0\(12 downto 0) => s2mm_reg_module_vsize(12 downto 0)
    );
\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen__parameterized0\
     port map (
      E(0) => strm_all_lines_rcvd_no_dwidth,
      \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg_0\(0) => s2mm_cdc2dmac_fsync,
      \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_4\,
      \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0\ => I_AXI_DMA_INTRPT_n_41,
      \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1\(7 downto 0) => s2mm_irqthresh_status(7 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\ => \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_5\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_16\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_4_n_0\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_0\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_5_n_0\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_1\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth[12]_i_6_n_0\,
      \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0]_2\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_17\,
      Q(0) => vsize_counter_no_dwidth(0),
      SS(0) => \GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1\,
      frame_sync_aligned => frame_sync_aligned,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i_8,
      s2mm_dmac2cdc_fsync_out => s2mm_dmac2cdc_fsync_out,
      s2mm_valid_video_prmtrs => s2mm_valid_video_prmtrs,
      s_fsync_d1 => s_fsync_d1,
      s_fsync_d2 => s_fsync_d2
    );
\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_s2mm_linebuf
     port map (
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_all_lines_rcvd_no_dwidth_reg_n_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg_0\ => I_RST_MODULE_n_40,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg_0\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_0\(12 downto 0) => s2mm_crnt_vsize(12 downto 0),
      \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_21\,
      SR(0) => p_7_out,
      delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      delay_s2mm_fsync_core_till_mmap_done_flag => delay_s2mm_fsync_core_till_mmap_done_flag,
      din(32) => p_96_out,
      din(31 downto 0) => p_94_out(31 downto 0),
      dout(32) => linebuf2dm_s2mm_tlast,
      dout(31 downto 0) => linebuf2dm_s2mm_tdata(31 downto 0),
      empty => p_0_out,
      fsize_err_to_dm_halt_flag => fsize_err_to_dm_halt_flag,
      fsize_err_to_dm_halt_flag_ored => fsize_err_to_dm_halt_flag_ored,
      full => p_3_in,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => s2mm_axis_resetn,
      p_3_out => \I_SM/p_3_out\,
      rd_en => I_PRMRY_DATAMOVER_n_31,
      s2mm_axis_linebuf_reset_out_inv => s2mm_axis_linebuf_reset_out_inv,
      s2mm_dmac2cdc_fsync_out => s2mm_dmac2cdc_fsync_out,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_fsize_mismatch_err => s2mm_fsize_mismatch_err,
      s2mm_fsync_core => s2mm_fsync_core,
      s2mm_fsync_int => s2mm_fsync_int,
      s2mm_halt => s2mm_halt,
      s2mm_strm_wready => dm2linebuf_s2mm_tready,
      s2mm_tuser_fsync_top20_out => s2mm_tuser_fsync_top20_out,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      wr_en => fifo_wren_12
    );
\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module__parameterized0\
     port map (
      D(31 downto 0) => s2mm_axi2ip_wrdata(31 downto 0),
      \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\(2 downto 0) => dma_irq_mask_i(3 downto 1),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\(0) => AXI_LITE_REG_INTERFACE_I_n_164,
      \GEN_FOR_FLUSH.fsize_err_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57\,
      \GEN_FOR_FLUSH.fsize_err_reg_0\ => AXI_LITE_REG_INTERFACE_I_n_170,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ => AXI_LITE_REG_INTERFACE_I_n_172,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\(0) => s2mm_cdc2dmac_fsync,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_63\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_SOF_I_n_1\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_259\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_262\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_263\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_2\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_267\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_3\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_268\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_4\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_269\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_5\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_270\,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\(2 downto 0) => s2mm_axi2ip_rdaddr(4 downto 2),
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(31) => AXI_LITE_REG_INTERFACE_I_n_132,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(30) => AXI_LITE_REG_INTERFACE_I_n_133,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(29) => AXI_LITE_REG_INTERFACE_I_n_134,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(28) => AXI_LITE_REG_INTERFACE_I_n_135,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(27) => AXI_LITE_REG_INTERFACE_I_n_136,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(26) => AXI_LITE_REG_INTERFACE_I_n_137,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(25) => AXI_LITE_REG_INTERFACE_I_n_138,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(24) => AXI_LITE_REG_INTERFACE_I_n_139,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(23) => AXI_LITE_REG_INTERFACE_I_n_140,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(22) => AXI_LITE_REG_INTERFACE_I_n_141,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(21) => AXI_LITE_REG_INTERFACE_I_n_142,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(20) => AXI_LITE_REG_INTERFACE_I_n_143,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(19) => AXI_LITE_REG_INTERFACE_I_n_144,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(18) => AXI_LITE_REG_INTERFACE_I_n_145,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(17) => AXI_LITE_REG_INTERFACE_I_n_146,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(16) => AXI_LITE_REG_INTERFACE_I_n_147,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(15) => AXI_LITE_REG_INTERFACE_I_n_148,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(14) => AXI_LITE_REG_INTERFACE_I_n_149,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(13) => AXI_LITE_REG_INTERFACE_I_n_150,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(12) => AXI_LITE_REG_INTERFACE_I_n_151,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(11) => AXI_LITE_REG_INTERFACE_I_n_152,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(10) => AXI_LITE_REG_INTERFACE_I_n_153,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(9) => AXI_LITE_REG_INTERFACE_I_n_154,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(8) => AXI_LITE_REG_INTERFACE_I_n_155,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(7) => AXI_LITE_REG_INTERFACE_I_n_156,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(6) => AXI_LITE_REG_INTERFACE_I_n_157,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(5) => AXI_LITE_REG_INTERFACE_I_n_158,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(4) => AXI_LITE_REG_INTERFACE_I_n_159,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(3) => AXI_LITE_REG_INTERFACE_I_n_160,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(2) => AXI_LITE_REG_INTERFACE_I_n_161,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(1) => AXI_LITE_REG_INTERFACE_I_n_162,
      \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(0) => AXI_LITE_REG_INTERFACE_I_n_163,
      \GEN_NOSYNCEN_BIT.dmacr_i_reg[15]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_281\,
      \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[10]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_260\,
      \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[12]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_181\,
      \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[31]\(31 downto 0) => \s2mm_reg_module_strt_addr[0]\(31 downto 0),
      \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[4]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_266\,
      \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[5]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_265\,
      \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[6]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_264\,
      \GEN_NUM_FSTORES_4.reg_module_start_address1_i_reg[9]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_261\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[15]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_299\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[16]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_298\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[17]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_297\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[18]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_296\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[19]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_295\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[20]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_294\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[21]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_293\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[22]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_292\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[23]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_291\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[24]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_290\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[25]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_289\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[26]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_288\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[27]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_287\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[28]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_286\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[29]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_285\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[30]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_284\,
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]\(31 downto 0) => \s2mm_reg_module_strt_addr[1]\(31 downto 0),
      \GEN_NUM_FSTORES_4.reg_module_start_address2_i_reg[31]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_283\,
      \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[12]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_180\,
      \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[31]\(31 downto 0) => \s2mm_reg_module_strt_addr[2]\(31 downto 0),
      \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[5]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82\,
      \GEN_NUM_FSTORES_4.reg_module_start_address3_i_reg[6]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_179\,
      \GEN_NUM_FSTORES_4.reg_module_start_address4_i_reg[31]\(31 downto 0) => \s2mm_reg_module_strt_addr[3]\(31 downto 0),
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\ => s2mm_axis_resetn,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_45\,
      \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72\,
      \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => s2mm_reg_module_stride(15 downto 0),
      \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(4) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73\,
      \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(3) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74\,
      \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(2) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75\,
      \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(1) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76\,
      \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77\,
      Q(7 downto 0) => s2mm_irqdelay_status(7 downto 0),
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64\,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_67\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0) => p_83_out(4 downto 0),
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0) => s2mm_frame_number(4 downto 0),
      SR(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68\,
      SS(0) => \GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1\,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_dly_irq_set => s2mm_dly_irq_set,
      d_tready_before_fsync_clr_flag1 => d_tready_before_fsync_clr_flag1,
      dly_irq_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61\,
      dly_irq_reg_0 => AXI_LITE_REG_INTERFACE_I_n_174,
      dma_decerr_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56\,
      dma_decerr_reg_0 => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_66\,
      dma_err => dma_err_2,
      dma_interr_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_54\,
      dma_interr_reg_0 => AXI_LITE_REG_INTERFACE_I_n_169,
      dma_slverr_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55\,
      dma_slverr_reg_0 => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_65\,
      \dmacr_i_reg[0]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_300\,
      \dmacr_i_reg[2]\ => I_RST_MODULE_n_29,
      err_irq_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62\,
      halt_reset => \GEN_RESET_FOR_S2MM.RESET_I/halt_reset\,
      halted_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_271\,
      halted_reg_0(0) => \I_CMDSTS/s_axis_cmd_tvalid0_9\,
      halted_reg_1 => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_20\,
      initial_frame => initial_frame_3,
      ioc_irq_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60\,
      ioc_irq_reg_0 => AXI_LITE_REG_INTERFACE_I_n_173,
      lsize_err_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58\,
      lsize_err_reg_0 => AXI_LITE_REG_INTERFACE_I_n_171,
      lsize_more_err_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63\,
      lsize_more_err_reg_0 => AXI_LITE_REG_INTERFACE_I_n_175,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(31 downto 0) => p_85_out(31 downto 0),
      p_12_out => p_12_out,
      p_14_out => \I_DMA_REGISTER/p_14_out\,
      p_15_out => \I_DMA_REGISTER/p_15_out\,
      p_4_out => p_4_out_10,
      prmry_in => s2mm_ftchcmdsts_idle,
      prmry_resetn_i_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71\,
      prmry_resetn_i_reg_0(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_273\,
      prmtr_update_complete => prmtr_update_complete_4,
      prmtr_updt_complete_i_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_282\,
      prmtr_updt_complete_i_reg_0 => AXI_LITE_REG_INTERFACE_I_n_166,
      \ptr_ref_i_reg[2]_0\(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_275\,
      \ptr_ref_i_reg[4]_0\(4 downto 0) => p_84_out(4 downto 0),
      \reg_module_hsize_reg[15]\(15 downto 0) => s2mm_reg_module_hsize(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => s2mm_reg_module_vsize(12 downto 0),
      repeat_frame => repeat_frame,
      reset_counts => \I_DMA_REGISTER/reset_counts_11\,
      reset_counts_reg => I_RST_MODULE_n_43,
      s2mm_axi2ip_wrce(10 downto 4) => s2mm_axi2ip_wrce(46 downto 40),
      s2mm_axi2ip_wrce(3) => s2mm_axi2ip_wrce(15),
      s2mm_axi2ip_wrce(2 downto 1) => s2mm_axi2ip_wrce(13 downto 12),
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(10),
      s2mm_dmacr(19 downto 3) => s2mm_dmacr(31 downto 15),
      s2mm_dmacr(2) => s2mm_dmacr(4),
      s2mm_dmacr(1 downto 0) => s2mm_dmacr(1 downto 0),
      s2mm_dmasr(0) => s2mm_dmasr(0),
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_ip2axi_introut => s2mm_ip2axi_introut,
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_stop => s2mm_stop,
      s2mm_tstvect_fsync => s2mm_tstvect_fsync,
      s2mm_valid_frame_sync => s2mm_valid_frame_sync,
      s2mm_vid2cdc_packet_sof => s2mm_vid2cdc_packet_sof,
      s_axis_cmd_tvalid_reg => s2mm_prmry_resetn,
      s_fsync_d1 => s_fsync_d1,
      s_fsync_d2 => s_fsync_d2,
      s_soft_reset_i0 => \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0\,
      stop_i => stop_i,
      valid_frame_sync_d2 => valid_frame_sync_d2_6
    );
\GEN_SPRT_FOR_S2MM.S2MM_SOF_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen_0
     port map (
      E(0) => I_AXI_DMA_INTRPT_n_1,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_SOF_I_n_1\,
      Q(0) => s2mm_irqdelay_status(7),
      \out\ => s2mm_axis_resetn,
      s2mm_dmac2cdc_fsync_out => s2mm_dmac2cdc_fsync_out,
      s2mm_dmacr(0) => s2mm_dmacr(31),
      s2mm_vid2cdc_packet_sof => s2mm_vid2cdc_packet_sof,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_valid0 => s_valid0,
      s_valid_d1_reg_0 => I_RST_MODULE_n_30
    );
\GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc_1
     port map (
      SR(0) => p_7_out,
      initial_frame => initial_frame_3,
      initial_frame_reg => \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_4\,
      \out\ => s2mm_prmry_resetn,
      s2mm_dmac2cdc_fsync_out => s2mm_dmac2cdc_fsync_out,
      s2mm_dmasr(0) => s2mm_dmasr(0),
      s2mm_fsize_mismatch_err_flag => s2mm_fsize_mismatch_err_flag,
      s2mm_fsync_core => s2mm_fsync_core,
      s2mm_halt => s2mm_halt,
      s2mm_valid_frame_sync_cmb => s2mm_valid_frame_sync_cmb,
      s2mm_valid_video_prmtrs => s2mm_valid_video_prmtrs,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_fsync_d1 => s_fsync_d1,
      s_fsync_d2 => s_fsync_d2,
      s_fsync_d2_reg_0(0) => s2mm_cdc2dmac_fsync,
      s_fsync_d2_reg_1 => I_RST_MODULE_n_30
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
I_AXI_DMA_INTRPT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt
     port map (
      E(0) => I_AXI_DMA_INTRPT_n_1,
      \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_5\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ => \GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_2\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1\ => \GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_1\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0\(0) => p_0_in,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_78\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0\(0) => p_4_out_10,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(7 downto 0) => s2mm_irqdelay_status(7 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1\(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68\,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0\ => s2mm_prmry_resetn,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_19\,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72\,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0\(7 downto 0) => s2mm_irqthresh_status(7 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1\(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_18\,
      \M_GEN_DMACR_REGISTER.dmacr_i_reg[4]\ => I_AXI_DMA_INTRPT_n_41,
      Q(7 downto 0) => mm2s_irqdelay_status(7 downto 0),
      SR(0) => p_11_out,
      SS(0) => \GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1\,
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_delay_zero => ch1_delay_zero,
      ch1_dly_irq_set => mm2s_dly_irq_set,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_dly_irq_set => s2mm_dly_irq_set,
      ch2_irqthresh_decr_mask_sig => ch2_irqthresh_decr_mask_sig,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mask_fsync_out_i_0 => mask_fsync_out_i_8,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      \out\ => mm2s_prmry_resetn,
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_4_out => p_4_out,
      p_50_out => p_50_out,
      p_72_out(15 downto 0) => p_72_out(31 downto 16),
      prmry_resetn_i_reg => I_AXI_DMA_INTRPT_n_40,
      s2mm_dmacr(8 downto 1) => s2mm_dmacr(23 downto 16),
      s2mm_dmacr(0) => s2mm_dmacr(4),
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_tstvect_fsync => s2mm_tstvect_fsync
    );
I_PRMRY_DATAMOVER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover
     port map (
      CO(0) => \I_CMDSTS/p_10_in\,
      E(0) => I_PRMRY_DATAMOVER_n_16,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => mm2s_prmry_resetn,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\(0) => I_PRMRY_DATAMOVER_n_19,
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(12 downto 0) => crnt_hsize(15 downto 3),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0\(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_61\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_35\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_64\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => I_PRMRY_DATAMOVER_n_25,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => I_PRMRY_DATAMOVER_n_26,
      \INFERRED_GEN.cnt_i_reg[2]_2\ => I_PRMRY_DATAMOVER_n_27,
      \INFERRED_GEN.cnt_i_reg[2]_3\ => I_PRMRY_DATAMOVER_n_28,
      \INFERRED_GEN.cnt_i_reg[2]_4\ => I_PRMRY_DATAMOVER_n_29,
      \INFERRED_GEN.cnt_i_reg[2]_5\ => I_PRMRY_DATAMOVER_n_30,
      Q(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      S(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_47\,
      cmnd_wr => cmnd_wr,
      cmnd_wr_1 => cmnd_wr_7,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      datamover_idle_2 => \I_STS_MNGR/datamover_idle_5\,
      dma_err => dma_err_2,
      dout(32) => linebuf2dm_s2mm_tlast,
      dout(31 downto 0) => linebuf2dm_s2mm_tdata(31 downto 0),
      empty => p_0_out,
      full => p_2_out_1,
      \in\(48 downto 17) => p_57_out(63 downto 32),
      \in\(16) => p_57_out(23),
      \in\(15 downto 0) => p_57_out(15 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arlen(4 downto 0) => \^m_axi_mm2s_arlen\(4 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(0) => \^m_axi_mm2s_arsize\(1),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => \^m_axi_s2mm_awburst\(0),
      m_axi_s2mm_awlen(5 downto 0) => \^m_axi_s2mm_awlen\(5 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(1 downto 0) => \^m_axi_s2mm_awsize\(1 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => mm2s_dm_prmry_resetn,
      p_24_out => p_24_out,
      p_56_out => p_56_out,
      p_58_out => p_58_out,
      p_72_out(0) => p_72_out(0),
      p_9_out => \I_CMDSTS/p_9_out\,
      rd_en => I_PRMRY_DATAMOVER_n_31,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_soft_reset => s2mm_soft_reset,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      \sig_addr_posted_cntr_reg[0]\ => I_PRMRY_DATAMOVER_n_14,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => s2mm_dm_prmry_resetn,
      sig_coelsc_reg_full_reg => I_PRMRY_DATAMOVER_n_13,
      sig_data2addr_stop_req => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_data2addr_stop_req\,
      sig_halt_cmplt_reg => I_PRMRY_DATAMOVER_n_17,
      sig_halt_cmplt_reg_0 => I_PRMRY_DATAMOVER_n_23,
      sig_halt_reg_reg(0) => dm2linebuf_mm2s_tlast,
      \sig_input_addr_reg_reg[31]\(48 downto 17) => s_axis_s2mm_cmd_tdata(63 downto 32),
      \sig_input_addr_reg_reg[31]\(16) => s_axis_s2mm_cmd_tdata(23),
      \sig_input_addr_reg_reg[31]\(15 downto 0) => s_axis_s2mm_cmd_tdata(15 downto 0),
      sig_last_dbeat_reg => I_RST_MODULE_n_20,
      sig_last_mmap_dbeat => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat\,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_rst2all_stop_request_0 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg => I_RST_MODULE_n_41,
      sig_s_h_halt_reg_reg_0 => I_RST_MODULE_n_44,
      sig_s_ready_out_reg => dm2linebuf_s2mm_tready,
      wr_en => fifo_wren
    );
I_RST_MODULE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module
     port map (
      CO(0) => \I_CMDSTS/p_10_in\,
      D(0) => mm2s_axi2ip_wrdata(2),
      E(0) => I_RST_MODULE_n_37,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => mm2s_axis_resetn,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => s2mm_axis_resetn,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\(0) => I_RST_MODULE_n_23,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2\ => I_RST_MODULE_n_30,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3\ => I_RST_MODULE_n_40,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => p_39_out,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => s2mm_ftchcmdsts_idle,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => mm2s_dm_prmry_resetn,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ => s2mm_dm_prmry_resetn,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\ => I_RST_MODULE_n_36,
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg\(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      M_VALID => p_92_out,
      SR(0) => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2\,
      SS(0) => \GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1\,
      axi_resetn => axi_resetn,
      d_tready_before_fsync => d_tready_before_fsync,
      d_tready_before_fsync_clr_flag1 => d_tready_before_fsync_clr_flag1,
      delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      din(0) => sof_flag,
      dma_err => dma_err,
      dma_err_3 => dma_err_2,
      \dmacr_i_reg[2]\ => I_RST_MODULE_n_21,
      \dmacr_i_reg[2]_0\ => I_RST_MODULE_n_29,
      \dmacr_i_reg[2]_1\(0) => I_RST_MODULE_n_38,
      \dmacr_i_reg[2]_2\(0) => s2mm_axi2ip_wrdata(2),
      err_i_reg(0) => \I_SM/cmnds_queued0\,
      full => p_2_out_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => fifo_wren_12,
      halt_i0 => \GEN_RESET_FOR_S2MM.RESET_I/halt_i0\,
      halt_i_reg => I_RST_MODULE_n_22,
      halt_i_reg_0 => I_RST_MODULE_n_34,
      halt_i_reg_1 => I_RST_MODULE_n_41,
      halt_i_reg_2 => I_RST_MODULE_n_44,
      halt_reset => \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\,
      halt_reset_0 => \GEN_RESET_FOR_S2MM.RESET_I/halt_reset\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rready_0 => I_PRMRY_DATAMOVER_n_14,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tlast => \^m_axis_mm2s_tlast\,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tready_0 => I_RST_MODULE_n_27,
      m_axis_mm2s_tvalid => \^m_axis_mm2s_tvalid\,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => mm2s_prmry_resetn,
      p_12_out => \I_CMDSTS/p_12_out\,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_36_out => p_36_out,
      p_72_out(0) => p_72_out(0),
      p_78_out => p_78_out,
      prmry_in => s_axi_lite_resetn,
      prmry_reset2 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2\,
      prmry_reset2_1 => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2\,
      prmry_resetn_i_reg => s2mm_prmry_resetn,
      prmry_resetn_i_reg_0(0) => p_0_in,
      prmry_resetn_i_reg_1 => I_RST_MODULE_n_20,
      reset_counts => \I_DMA_REGISTER/reset_counts\,
      reset_counts_4 => \I_DMA_REGISTER/reset_counts_11\,
      reset_counts_reg => I_RST_MODULE_n_42,
      reset_counts_reg_0 => I_RST_MODULE_n_43,
      rst => s_axis_fifo_ainit_nosync,
      run_stop_d1 => \GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1\,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(12),
      s2mm_axis_linebuf_reset_out_inv => s2mm_axis_linebuf_reset_out_inv,
      s2mm_dmac2cdc_fsync_out => s2mm_dmac2cdc_fsync_out,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_dmasr(0) => s2mm_dmasr(0),
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_soft_reset => s2mm_soft_reset,
      s2mm_stop => s2mm_stop,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tready_signal => s_axis_s2mm_tready_signal,
      s_soft_reset_i0 => \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\,
      s_soft_reset_i0_2 => \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0\,
      sig_data2addr_stop_req => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_data2addr_stop_req\,
      sig_last_mmap_dbeat => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat\,
      sig_last_mmap_dbeat_reg_reg => I_PRMRY_DATAMOVER_n_13,
      sig_last_reg_out_reg => I_RST_MODULE_n_26,
      sig_m_valid_out_reg => I_RST_MODULE_n_28,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_rst2all_stop_request_5 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\,
      \sig_user_reg_out_reg[0]\ => p_3_in,
      \sig_user_reg_out_reg[0]_0\ => \GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg_n_0\,
      \sig_user_reg_out_reg[0]_1\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF_n_55\,
      \sig_user_reg_out_reg[0]_2\ => p_0_in2_in,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\,
      wr_en => fifo_wren
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "base_axi_vdma_0,axi_vdma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_vdma,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_m_axi_sg_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_vdma_tstvec_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_sg_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of U0 : label is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of U0 : label is 0;
  attribute C_ENABLE_VERT_FLIP : integer;
  attribute C_ENABLE_VERT_FLIP of U0 : label is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of U0 : label is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of U0 : label is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of U0 : label is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of U0 : label is 1;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of U0 : label is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of U0 : label is 512;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of U0 : label is 32;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of U0 : label is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of U0 : label is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of U0 : label is 4;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 0;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of U0 : label is 0;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of U0 : label is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of U0 : label is 4096;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of U0 : label is 32;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of U0 : label is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of U0 : label is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of U0 : label is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of U0 : label is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of U0 : label is 2;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute ip_group : string;
  attribute ip_group of U0 : label is "LOGICORE";
  attribute iptype : string;
  attribute iptype of U0 : label is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of U0 : label is "TRUE";
  attribute x_interface_info : string;
  attribute x_interface_info of axi_resetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of axi_resetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_MM2S_ACLK CLK";
  attribute x_interface_parameter of m_axi_mm2s_aclk : signal is "XIL_INTERFACENAME M_AXI_MM2S_ACLK, ASSOCIATED_BUSIF M_AXI_MM2S, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY";
  attribute x_interface_info of m_axi_mm2s_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID";
  attribute x_interface_info of m_axi_mm2s_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST";
  attribute x_interface_info of m_axi_mm2s_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY";
  attribute x_interface_info of m_axi_mm2s_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID";
  attribute x_interface_info of m_axi_s2mm_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_S2MM_ACLK CLK";
  attribute x_interface_parameter of m_axi_s2mm_aclk : signal is "XIL_INTERFACENAME M_AXI_S2MM_ACLK, ASSOCIATED_BUSIF M_AXI_S2MM, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute x_interface_info of m_axi_s2mm_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY";
  attribute x_interface_info of m_axi_s2mm_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID";
  attribute x_interface_info of m_axi_s2mm_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY";
  attribute x_interface_info of m_axi_s2mm_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID";
  attribute x_interface_info of m_axi_s2mm_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST";
  attribute x_interface_info of m_axi_s2mm_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY";
  attribute x_interface_info of m_axi_s2mm_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID";
  attribute x_interface_info of m_axis_mm2s_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXIS_MM2S_ACLK CLK";
  attribute x_interface_parameter of m_axis_mm2s_aclk : signal is "XIL_INTERFACENAME M_AXIS_MM2S_ACLK, ASSOCIATED_BUSIF M_AXIS_MM2S, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute x_interface_info of m_axis_mm2s_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST";
  attribute x_interface_info of m_axis_mm2s_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY";
  attribute x_interface_info of m_axis_mm2s_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID";
  attribute x_interface_info of mm2s_introut : signal is "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT";
  attribute x_interface_parameter of mm2s_introut : signal is "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of s2mm_introut : signal is "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT";
  attribute x_interface_parameter of s2mm_introut : signal is "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
  attribute x_interface_parameter of s_axi_lite_aclk : signal is "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute x_interface_info of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute x_interface_info of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute x_interface_info of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute x_interface_parameter of s_axi_lite_awvalid : signal is "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute x_interface_info of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute x_interface_info of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute x_interface_info of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute x_interface_info of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute x_interface_info of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute x_interface_info of s_axis_s2mm_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXIS_S2MM_ACLK CLK";
  attribute x_interface_parameter of s_axis_s2mm_aclk : signal is "XIL_INTERFACENAME S_AXIS_S2MM_ACLK, ASSOCIATED_BUSIF S_AXIS_S2MM, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute x_interface_info of s_axis_s2mm_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST";
  attribute x_interface_info of s_axis_s2mm_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY";
  attribute x_interface_info of s_axis_s2mm_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID";
  attribute x_interface_info of m_axi_mm2s_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR";
  attribute x_interface_parameter of m_axi_mm2s_araddr : signal is "XIL_INTERFACENAME M_AXI_MM2S, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 142857132, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 32, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST";
  attribute x_interface_info of m_axi_mm2s_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE";
  attribute x_interface_info of m_axi_mm2s_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN";
  attribute x_interface_info of m_axi_mm2s_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT";
  attribute x_interface_info of m_axi_mm2s_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE";
  attribute x_interface_info of m_axi_mm2s_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA";
  attribute x_interface_info of m_axi_mm2s_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP";
  attribute x_interface_info of m_axi_s2mm_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR";
  attribute x_interface_parameter of m_axi_s2mm_awaddr : signal is "XIL_INTERFACENAME M_AXI_S2MM, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 2, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 142857132, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 2, MAX_BURST_LENGTH 32, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_s2mm_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST";
  attribute x_interface_info of m_axi_s2mm_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE";
  attribute x_interface_info of m_axi_s2mm_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN";
  attribute x_interface_info of m_axi_s2mm_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT";
  attribute x_interface_info of m_axi_s2mm_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE";
  attribute x_interface_info of m_axi_s2mm_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP";
  attribute x_interface_info of m_axi_s2mm_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA";
  attribute x_interface_info of m_axi_s2mm_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB";
  attribute x_interface_info of m_axis_mm2s_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA";
  attribute x_interface_parameter of m_axis_mm2s_tdata : signal is "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of m_axis_mm2s_tkeep : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP";
  attribute x_interface_info of m_axis_mm2s_tuser : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TUSER";
  attribute x_interface_info of mm2s_frame_ptr_out : signal is "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_OUT FRAME_PTR";
  attribute x_interface_info of s2mm_frame_ptr_out : signal is "xilinx.com:signal:video_frame_ptr:1.0 S2MM_FRAME_PTR_OUT FRAME_PTR";
  attribute x_interface_info of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute x_interface_info of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute x_interface_info of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute x_interface_info of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute x_interface_info of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute x_interface_info of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
  attribute x_interface_info of s_axis_s2mm_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA";
  attribute x_interface_parameter of s_axis_s2mm_tdata : signal is "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, INSERT_VIP 0";
  attribute x_interface_info of s_axis_s2mm_tkeep : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP";
  attribute x_interface_info of s_axis_s2mm_tuser : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TUSER";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma
     port map (
      axi_resetn => axi_resetn,
      axi_vdma_tstvec(63 downto 0) => NLW_U0_axi_vdma_tstvec_UNCONNECTED(63 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => m_axi_mm2s_arburst(1 downto 0),
      m_axi_mm2s_arcache(3 downto 0) => m_axi_mm2s_arcache(3 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => m_axi_mm2s_arprot(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => m_axi_s2mm_awburst(1 downto 0),
      m_axi_s2mm_awcache(3 downto 0) => m_axi_s2mm_awcache(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => m_axi_s2mm_awprot(2 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2 downto 0) => m_axi_s2mm_awsize(2 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(7 downto 0) => m_axi_s2mm_wstrb(7 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axi_sg_aclk => '0',
      m_axi_sg_araddr(31 downto 0) => NLW_U0_m_axi_sg_araddr_UNCONNECTED(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => NLW_U0_m_axi_sg_arburst_UNCONNECTED(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => NLW_U0_m_axi_sg_arcache_UNCONNECTED(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => NLW_U0_m_axi_sg_arlen_UNCONNECTED(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => NLW_U0_m_axi_sg_arprot_UNCONNECTED(2 downto 0),
      m_axi_sg_arready => '0',
      m_axi_sg_arsize(2 downto 0) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(2 downto 0),
      m_axi_sg_arvalid => NLW_U0_m_axi_sg_arvalid_UNCONNECTED,
      m_axi_sg_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_sg_rlast => '0',
      m_axi_sg_rready => NLW_U0_m_axi_sg_rready_UNCONNECTED,
      m_axi_sg_rresp(1 downto 0) => B"00",
      m_axi_sg_rvalid => '0',
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_buffer_almost_empty => NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED,
      mm2s_buffer_empty => NLW_U0_mm2s_buffer_empty_UNCONNECTED,
      mm2s_frame_ptr_in(5 downto 0) => B"000000",
      mm2s_frame_ptr_out(5 downto 0) => mm2s_frame_ptr_out(5 downto 0),
      mm2s_fsync => '0',
      mm2s_fsync_out => NLW_U0_mm2s_fsync_out_UNCONNECTED,
      mm2s_introut => mm2s_introut,
      mm2s_prmry_reset_out_n => NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED,
      mm2s_prmtr_update => NLW_U0_mm2s_prmtr_update_UNCONNECTED,
      s2mm_buffer_almost_full => NLW_U0_s2mm_buffer_almost_full_UNCONNECTED,
      s2mm_buffer_full => NLW_U0_s2mm_buffer_full_UNCONNECTED,
      s2mm_frame_ptr_in(5 downto 0) => B"000000",
      s2mm_frame_ptr_out(5 downto 0) => s2mm_frame_ptr_out(5 downto 0),
      s2mm_fsync => '0',
      s2mm_fsync_out => NLW_U0_s2mm_fsync_out_UNCONNECTED,
      s2mm_introut => s2mm_introut,
      s2mm_prmry_reset_out_n => NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED,
      s2mm_prmtr_update => NLW_U0_s2mm_prmtr_update_UNCONNECTED,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(8 downto 0) => s_axi_lite_araddr(8 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(8 downto 0) => s_axi_lite_awaddr(8 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => s_axi_lite_rresp(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tdata(31 downto 0) => s_axis_s2mm_tdata(31 downto 0),
      s_axis_s2mm_tkeep(3 downto 0) => s_axis_s2mm_tkeep(3 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tuser(0) => s_axis_s2mm_tuser(0),
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
end STRUCTURE;
