# HW2

## T1

(a). The smallest positive normalized number is $2^{-126}$.

(b). The largest positive subnormal number is $0.FFFFFE * 2 ^ {-126}$, where $0.FFFFFE$ is in hex.

## T2

$01111111111111111111111111111111$, which equals $2147483648 = 2^{31}$.

## T3

The  is ${\displaystyle A\cdot {\overline {B}}+{\overline {A}}\cdot B}$. We can draw the transistor level circuit like this.

<img src="https://raw.githubusercontent.com/expecto347/Img/main/itgTEQI2a3CxqSh.png" alt="image-20221025181311292" style="zoom:33%;" />

## T4

<img src="https://raw.githubusercontent.com/expecto347/Img/main/1SiGvbJM3rwHDyI.png" style="zoom: 50%;" />

## T5

$$
0 \space OR \space X = X\newline
0 \space OR X = 1\newline
0 \space AND \space X = 0\newline
1 \space AND X = 1\newline
1\space XOR\space X = X
$$

## T6

Figure 3.39 is a simple combination circuit. The output value depends only on the input of the values. while the Figure 3.30 is a sequential logic.

## T7

(a) $2^5=32$bit

(b) $1bit$,  $4bit$

## T8

1. 3
2. Yes. The algebraic expressions is $Z = ((((A \cdot B) \cdot C) \cdot D) \cdot E)$. And it can simply

## T9

##  T10

A NAND gates is a universal gate, meaning that any other gate can be represented as a combination of NAND gate.

#### NOT

<img src="https://raw.githubusercontent.com/expecto347/Img/main/120px-NOT_from_NAND.svg.png" alt="NOT from NAND.svg" style="zoom:200%;" />

#### AND

<img src="https://raw.githubusercontent.com/expecto347/Img/main/200px-AND_from_NAND.svg.png" alt="AND from NAND.svg" style="zoom:200%;" />

#### OR





<img src="https://raw.githubusercontent.com/expecto347/Img/main/2560px-OR_from_NAND.svg.png" alt="OR from NAND.svg" style="zoom: 15%;" />

## T11

(a).

![未命名绘图.drawio](https://raw.githubusercontent.com/expecto347/Img/main/%E6%9C%AA%E5%91%BD%E5%90%8D%E7%BB%98%E5%9B%BE.drawio.png)

## T12



## T13

$2^8\times2^8=2^{16}$bytes.



