	component niosLab2 is
		port (
			clk_clk         : in  std_logic                    := 'X';             -- clk
			inputs_in_port  : in  std_logic_vector(5 downto 0) := (others => 'X'); -- in_port
			inputs_out_port : out std_logic_vector(5 downto 0);                    -- out_port
			leds_export     : out std_logic_vector(5 downto 0);                    -- export
			reset_reset_n   : in  std_logic                    := 'X'              -- reset_n
		);
	end component niosLab2;

