Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sun Dec  6 20:23:42 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_225_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.948ns (28.392%)  route 2.391ns (71.608%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 7.371 - 4.000 ) 
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.083ns (routing 1.832ns, distribution 1.251ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.663ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=23354, routed)       3.083     4.020    Delay1No13_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X130Y119       FDCE                                         r  Delay1No13_instance/Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y119       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.099 r  Delay1No13_instance/Y_reg[6]/Q
                         net (fo=4, routed)           0.437     4.536    Delay1No12_instance/Y_reg[33]_0[6]
    SLICE_X127Y137       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.658 r  Delay1No12_instance/geqOp_carry_i_13__4/O
                         net (fo=1, routed)           0.009     4.667    Sum11_0_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X127Y137       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.821 r  Sum11_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.847    Sum11_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.862 r  Sum11_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.888    Sum11_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.940 r  Sum11_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.405     5.345    Delay1No12_instance/CO[0]
    SLICE_X126Y143       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     5.435 f  Delay1No12_instance/shiftedFracY_d1[49]_i_10__4/O
                         net (fo=2, routed)           0.265     5.700    Delay1No12_instance/shiftedFracY_d1[49]_i_10__4_n_0
    SLICE_X127Y142       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     5.736 f  Delay1No12_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.067     5.803    Delay1No12_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X127Y142       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     5.951 r  Delay1No12_instance/shiftedFracY_d1[49]_i_7__4/O
                         net (fo=32, routed)          0.332     6.283    Delay1No13_instance/Y_reg[23]_0
    SLICE_X132Y137       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     6.406 r  Delay1No13_instance/shiftedFracY_d1[45]_i_2__4/O
                         net (fo=4, routed)           0.462     6.868    Delay1No12_instance/level2[12]
    SLICE_X126Y135       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.907 r  Delay1No12_instance/shiftedFracY_d1[45]_i_1__4/O
                         net (fo=2, routed)           0.303     7.210    Delay1No12_instance/shiftedFracY_d1_reg[45]_0
    SLICE_X128Y133       LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     7.300 r  Delay1No12_instance/shiftedFracY_d1[29]_i_1__4/O
                         net (fo=1, routed)           0.059     7.359    Sum11_0_impl_instance/FPAddSubOp_instance/D[18]
    SLICE_X128Y133       FDRE                                         r  Sum11_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=23354, routed)       2.724     7.371    Sum11_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X128Y133       FDRE                                         r  Sum11_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]/C
                         clock pessimism              0.464     7.834    
                         clock uncertainty           -0.035     7.799    
    SLICE_X128Y133       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     7.824    Sum11_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]
  -------------------------------------------------------------------
                         required time                          7.824    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  0.465    




