#
# Copyright (C) 2009-2011 Chris McClelland
#
# This program is free software: you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation, either version 3 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program.  If not, see <http://www.gnu.org/licenses/>.
#
#NET "clk50"           LOC = "B8";  # Integral 50MHz clock
NET "reset_in"        LOC = "B18";

# PortB
NET "fifodata_io<0>"  LOC = "R14";   # PB0
NET "fifodata_io<1>"  LOC = "R13";   # PB1
NET "fifodata_io<2>"  LOC = "P13";   # PB2
NET "fifodata_io<3>"  LOC = "T12";   # PB3
NET "fifodata_io<4>"  LOC = "N11";   # PB4
NET "fifodata_io<5>"  LOC = "R11";   # PB5
NET "fifodata_io<6>"  LOC = "P10";   # PB6
NET "fifodata_io<7>"  LOC = "R10";   # PB7

NET "flagA_in"        LOC = "V14";
NET "flagB_in"        LOC = "U14";
NET "ifclk_in"        LOC = "T15";
NET "gotdata_in"      LOC = "V16";   # FLAGC

# PortA
NET "int0_in"         LOC = "U15";   # PA0
#NET "int1_in"         LOC = "";   # PA1
NET "sloe_out"        LOC = "V15";   # PA2
#NET "pa3_in"          LOC = "";   # PA3
NET "fifoaddr_out<0>" LOC = "T14";   # PA4
NET "fifoaddr_out<1>" LOC = "V13";   # PA5
NET "pktend_out"      LOC = "V12";   # PA6
#NET "pa7_in"          LOC = "";   # PA7
#NET "clkout_in"       LOC = "";

# PortD
#NET "pd_in<0>"        LOC = "";   # PD0
#NET "pd_in<1>"        LOC = "";   # PD1
#NET "pd_in<2>"        LOC = "";   # PD2
#NET "pd_in<3>"        LOC = "";   # PD3
#NET "pd_in<4>"        LOC = "";   # PD4
#NET "pd_in<5>"        LOC = "";   # PD5
#NET "pd_in<6>"        LOC = "";   # PD6
#NET "pd_in<7>"        LOC = "";   # PD7

NET "slrd_out"        LOC = "N9";
NET "slwr_out"        LOC = "V9";

NET "dummy_out"       LOC = "J13";    # JD1

# On-board peripheral signals
NET "led_out<0>"      LOC = "J14";
NET "led_out<1>"      LOC = "J15";
NET "led_out<2>"      LOC = "K15";
NET "led_out<3>"      LOC = "K14";
NET "led_out<4>"      LOC = "E16";
NET "led_out<5>"      LOC = "P16";
NET "led_out<6>"      LOC = "E4";
NET "led_out<7>"      LOC = "P4";

NET "sseg_out<6>"     LOC = "H14"; # segment g
NET "sseg_out<5>"     LOC = "J17"; # segment f
NET "sseg_out<4>"     LOC = "G14"; # segment e
NET "sseg_out<3>"     LOC = "D16"; # segment d
NET "sseg_out<2>"     LOC = "D17"; # segment c
NET "sseg_out<1>"     LOC = "F18"; # segment b
NET "sseg_out<0>"     LOC = "L18"; # segment a
NET "sseg_out<7>"     LOC = "C17"; # decimal point

NET "anode_out<0>"    LOC = "F17";
NET "anode_out<1>"    LOC = "H17";
NET "anode_out<2>"    LOC = "C18";
NET "anode_out<3>"    LOC = "F15";

NET "sw_in<0>"        LOC = "G18";   # SW0
NET "sw_in<1>"        LOC = "H18";   # SW1
NET "sw_in<2>"        LOC = "K18";   # SW2
NET "sw_in<3>"        LOC = "K17";   # SW3
NET "sw_in<4>"        LOC = "L14";   # SW4
NET "sw_in<5>"        LOC = "L13";   # SW5
NET "sw_in<6>"        LOC = "N17";   # SW6
NET "sw_in<7>"        LOC = "R17";   # SW7

#========================================================
# Timing constraint of S3 50-MHz onboard oscillator
# name of the clock signal is clk
#========================================================
NET "ifclk_in" CLOCK_DEDICATED_ROUTE = FALSE;
NET "ifclk_in" TNM_NET = "ifclk_in";
TIMESPEC "TS_clk" = PERIOD "ifclk_in" 20 ns HIGH 50 %;
