TimeQuest Timing Analyzer report for Uni_Projektas
Tue Apr 25 23:00:02 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'PLL_CLK'
 13. Slow Model Setup: 'CLK'
 14. Slow Model Hold: 'PLL_CLK'
 15. Slow Model Hold: 'CLK'
 16. Slow Model Minimum Pulse Width: 'PLL_CLK'
 17. Slow Model Minimum Pulse Width: 'CLK'
 18. Slow Model Minimum Pulse Width: 'ADC_CLK'
 19. Slow Model Minimum Pulse Width: 'ADC_DCLKA'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Output Enable Times
 25. Minimum Output Enable Times
 26. Output Disable Times
 27. Minimum Output Disable Times
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'PLL_CLK'
 34. Fast Model Setup: 'CLK'
 35. Fast Model Hold: 'PLL_CLK'
 36. Fast Model Hold: 'CLK'
 37. Fast Model Minimum Pulse Width: 'PLL_CLK'
 38. Fast Model Minimum Pulse Width: 'CLK'
 39. Fast Model Minimum Pulse Width: 'ADC_CLK'
 40. Fast Model Minimum Pulse Width: 'ADC_DCLKA'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Output Enable Times
 46. Minimum Output Enable Times
 47. Output Disable Times
 48. Minimum Output Disable Times
 49. Multicorner Timing Analysis Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Setup Transfers
 55. Hold Transfers
 56. Report TCCS
 57. Report RSKM
 58. Unconstrained Paths
 59. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Tue Apr 25 23:00:02 2023 ;
+-------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------+------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                                                                                                                                                                                                    ;
+------------+------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC_CLK    ; Base ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_CLK }                                                                                                                                                                                                                                                                                                ;
; ADC_DCLKA  ; Base ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_DCLKA }                                                                                                                                                                                                                                                                                              ;
; CLK        ; Base ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                                                                                                                                                                                                                                                                    ;
; PLL_CLK    ; Base ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update~clkctrl|outclk Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] Corr_Main_1|corr_buffer_update|datain Corr_Main_1|corr_buffer_update~feeder|combout Corr_Main_1|corr_buffer_update~feeder|datad Corr_Main_1|corr_buffer_update|clk Corr_Main_1|corr_buffer_update|regout } ;
+------------+------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 151.75 MHz ; 151.75 MHz      ; CLK        ;                                                       ;
; 249.88 MHz ; 163.03 MHz      ; PLL_CLK    ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; PLL_CLK ; 1.591 ; 0.000         ;
; CLK     ; 5.376 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; PLL_CLK ; -0.864 ; -0.864        ;
; CLK     ; 0.499  ; 0.000         ;
+---------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; PLL_CLK   ; 0.266  ; 0.000             ;
; CLK       ; 6.933  ; 0.000             ;
; ADC_CLK   ; 16.000 ; 0.000             ;
; ADC_DCLKA ; 17.223 ; 0.000             ;
+-----------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL_CLK'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.591 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                            ; CLK          ; PLL_CLK     ; 6.666        ; -3.589     ; 1.526      ;
; 1.595 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                                            ; CLK          ; PLL_CLK     ; 6.666        ; -3.589     ; 1.522      ;
; 1.598 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                                            ; CLK          ; PLL_CLK     ; 6.666        ; -3.589     ; 1.519      ;
; 1.598 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                                            ; CLK          ; PLL_CLK     ; 6.666        ; -3.589     ; 1.519      ;
; 1.599 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                            ; CLK          ; PLL_CLK     ; 6.666        ; -3.589     ; 1.518      ;
; 1.689 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]                                                                                                            ; CLK          ; PLL_CLK     ; 6.666        ; -3.589     ; 1.428      ;
; 1.763 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                            ; CLK          ; PLL_CLK     ; 6.666        ; -3.589     ; 1.354      ;
; 1.846 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                                            ; CLK          ; PLL_CLK     ; 6.666        ; -3.589     ; 1.271      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                    ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                    ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                    ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                    ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                    ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                    ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                    ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                    ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                    ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                    ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                    ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                    ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1                    ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1                    ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0                    ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0                    ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.057     ; 3.899      ;
; 3.410 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.019     ; 3.191      ;
; 3.410 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.019     ; 3.191      ;
; 3.410 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.019     ; 3.191      ;
; 3.410 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.019     ; 3.191      ;
; 3.410 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.019     ; 3.191      ;
; 3.410 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg5  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.019     ; 3.191      ;
; 3.410 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.019     ; 3.191      ;
; 3.410 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg7  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.019     ; 3.191      ;
; 3.931 ; Corr_Main_1|corr_buffer_update|datain                                                                                                                         ; Corr_Main:Corr_Main_1|corr_buffer_update                                                                                                                      ; PLL_CLK      ; PLL_CLK     ; 3.333        ; 0.666      ; 0.108      ;
; 4.430 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.001      ; 2.277      ;
; 4.722 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.001      ; 1.985      ;
; 4.749 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 1.957      ;
; 4.770 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.011      ; 1.947      ;
; 4.773 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.001      ; 1.934      ;
; 4.776 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.001      ; 1.931      ;
; 4.779 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.001      ; 1.928      ;
; 4.780 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.001      ; 1.927      ;
; 4.781 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.011      ; 1.936      ;
; 4.781 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.011      ; 1.936      ;
; 4.783 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.001      ; 1.924      ;
; 4.784 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.011      ; 1.933      ;
; 4.790 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.011      ; 1.927      ;
; 4.794 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.083     ; 1.829      ;
; 4.798 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.083     ; 1.825      ;
; 4.799 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.004     ; 1.903      ;
; 4.801 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.004     ; 1.901      ;
; 4.811 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.004     ; 1.891      ;
; 4.811 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.004     ; 1.891      ;
; 4.818 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.004     ; 1.884      ;
; 4.825 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 1.881      ;
; 4.840 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.001     ; 1.865      ;
; 4.844 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.001     ; 1.861      ;
; 4.847 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.001     ; 1.858      ;
; 4.891 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.001     ; 1.814      ;
; 4.932 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.083     ; 1.691      ;
; 4.933 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.083     ; 1.690      ;
; 4.935 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.011      ; 1.782      ;
; 4.936 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.011      ; 1.781      ;
; 4.938 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.011      ; 1.779      ;
; 4.942 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.083     ; 1.681      ;
; 4.946 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.001      ; 1.761      ;
; 4.950 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.083     ; 1.673      ;
; 4.951 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.083     ; 1.672      ;
; 4.957 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.083     ; 1.666      ;
; 4.960 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.004     ; 1.742      ;
; 4.966 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.004     ; 1.736      ;
; 4.971 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.004     ; 1.731      ;
; 4.997 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg2  ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.096      ; 1.719      ;
; 5.001 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg4  ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.096      ; 1.715      ;
; 5.002 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg3  ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.096      ; 1.714      ;
; 5.002 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.096      ; 1.714      ;
; 5.006 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg6  ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.096      ; 1.710      ;
; 5.008 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg7  ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.096      ; 1.708      ;
; 5.009 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg5  ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.096      ; 1.707      ;
; 5.011 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg1  ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.096      ; 1.705      ;
; 5.185 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.001     ; 1.520      ;
; 5.185 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.001     ; 1.520      ;
; 5.189 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 1.517      ;
; 5.191 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 1.515      ;
; 5.192 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 1.514      ;
; 5.194 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.001     ; 1.511      ;
; 5.196 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 1.510      ;
; 5.197 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 1.509      ;
; 5.198 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 1.508      ;
; 5.202 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 1.504      ;
; 5.227 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 1.479      ;
; 5.271 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.001     ; 1.434      ;
; 5.298 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg1 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.097      ; 1.419      ;
; 5.309 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.097      ; 1.408      ;
; 5.332 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 1.374      ;
; 5.334 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 1.372      ;
; 5.336 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 1.370      ;
; 5.336 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 1.370      ;
; 5.337 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 1.369      ;
; 5.338 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 1.368      ;
; 5.341 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.140      ; 1.419      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.376  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[0]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.103      ; 4.767      ;
; 5.376  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[1]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.103      ; 4.767      ;
; 5.376  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[2]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.103      ; 4.767      ;
; 5.376  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[3]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.103      ; 4.767      ;
; 5.376  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[4]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.103      ; 4.767      ;
; 5.376  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[5]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.103      ; 4.767      ;
; 5.376  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[6]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.103      ; 4.767      ;
; 5.376  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[7]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.103      ; 4.767      ;
; 5.376  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[8]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.103      ; 4.767      ;
; 5.376  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[9]            ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.103      ; 4.767      ;
; 5.575  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.552      ;
; 5.575  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.552      ;
; 5.575  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.552      ;
; 5.575  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.552      ;
; 5.575  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.552      ;
; 5.575  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.552      ;
; 5.575  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.552      ;
; 5.575  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.552      ;
; 5.575  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.552      ;
; 5.575  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.552      ;
; 5.633  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA               ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.494      ;
; 5.765  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|last_state                    ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.362      ;
; 5.766  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|read_counter                  ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.361      ;
; 13.410 ; Setup_manager:this_setup_manager|config_command_counter[15]              ; Setup_manager:this_setup_manager|SPI_send_data[11]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.629      ;
; 13.410 ; Setup_manager:this_setup_manager|config_command_counter[15]              ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.629      ;
; 13.415 ; Setup_manager:this_setup_manager|config_command_counter[15]              ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.624      ;
; 13.416 ; Setup_manager:this_setup_manager|config_command_counter[15]              ; Setup_manager:this_setup_manager|SPI_send_data[15]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.623      ;
; 13.512 ; Read_adc_manager:this_read_adc_manager|address_counter[7]                ; STATE_MANAGER:this_state_manager|curr_state.read_adc                 ; CLK          ; CLK         ; 20.000       ; -0.003     ; 6.525      ;
; 13.606 ; Setup_manager:this_setup_manager|config_command_counter[6]               ; Setup_manager:this_setup_manager|SPI_send_data[11]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.433      ;
; 13.606 ; Setup_manager:this_setup_manager|config_command_counter[6]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.433      ;
; 13.611 ; Setup_manager:this_setup_manager|config_command_counter[6]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.428      ;
; 13.612 ; Setup_manager:this_setup_manager|config_command_counter[6]               ; Setup_manager:this_setup_manager|SPI_send_data[15]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.427      ;
; 13.660 ; Setup_manager:this_setup_manager|config_command_counter[9]               ; Setup_manager:this_setup_manager|SPI_send_data[11]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.379      ;
; 13.660 ; Setup_manager:this_setup_manager|config_command_counter[9]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.379      ;
; 13.665 ; Setup_manager:this_setup_manager|config_command_counter[9]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.374      ;
; 13.666 ; Setup_manager:this_setup_manager|config_command_counter[9]               ; Setup_manager:this_setup_manager|SPI_send_data[15]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.373      ;
; 13.804 ; Setup_manager:this_setup_manager|config_command_counter[11]              ; Setup_manager:this_setup_manager|SPI_send_data[11]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.235      ;
; 13.804 ; Setup_manager:this_setup_manager|config_command_counter[11]              ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.235      ;
; 13.809 ; Setup_manager:this_setup_manager|config_command_counter[11]              ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.230      ;
; 13.810 ; Setup_manager:this_setup_manager|config_command_counter[11]              ; Setup_manager:this_setup_manager|SPI_send_data[15]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.229      ;
; 13.820 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[3]           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]    ; CLK          ; CLK         ; 20.000       ; 0.002      ; 6.222      ;
; 13.821 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[3]           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]    ; CLK          ; CLK         ; 20.000       ; 0.002      ; 6.221      ;
; 13.841 ; Setup_manager:this_setup_manager|config_command_counter[15]              ; Setup_manager:this_setup_manager|SPI_send_data[10]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.198      ;
; 13.945 ; Read_adc_manager:this_read_adc_manager|address_counter[6]                ; STATE_MANAGER:this_state_manager|curr_state.read_adc                 ; CLK          ; CLK         ; 20.000       ; -0.003     ; 6.092      ;
; 13.973 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|SPI_send_data[11]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.066      ;
; 13.973 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.066      ;
; 13.978 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.061      ;
; 13.979 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|SPI_send_data[15]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.060      ;
; 13.992 ; Setup_manager:this_setup_manager|config_command_counter[10]              ; Setup_manager:this_setup_manager|SPI_send_data[11]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.047      ;
; 13.992 ; Setup_manager:this_setup_manager|config_command_counter[10]              ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.047      ;
; 13.997 ; Setup_manager:this_setup_manager|config_command_counter[10]              ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.042      ;
; 13.998 ; Setup_manager:this_setup_manager|config_command_counter[10]              ; Setup_manager:this_setup_manager|SPI_send_data[15]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.041      ;
; 14.013 ; Setup_manager:this_setup_manager|config_command_counter[5]               ; Setup_manager:this_setup_manager|SPI_send_data[11]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.026      ;
; 14.013 ; Setup_manager:this_setup_manager|config_command_counter[5]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.026      ;
; 14.018 ; Setup_manager:this_setup_manager|config_command_counter[5]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.021      ;
; 14.019 ; Setup_manager:this_setup_manager|config_command_counter[5]               ; Setup_manager:this_setup_manager|SPI_send_data[15]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.020      ;
; 14.023 ; Setup_manager:this_setup_manager|config_command_counter[15]              ; Setup_manager:this_setup_manager|ADC_SYNC                            ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.016      ;
; 14.026 ; Read_adc_manager:this_read_adc_manager|address_counter[7]                ; STATE_MANAGER:this_state_manager|curr_state.wait_1                   ; CLK          ; CLK         ; 20.000       ; -0.003     ; 6.011      ;
; 14.037 ; Setup_manager:this_setup_manager|config_command_counter[6]               ; Setup_manager:this_setup_manager|SPI_send_data[10]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 6.002      ;
; 14.091 ; Setup_manager:this_setup_manager|config_command_counter[9]               ; Setup_manager:this_setup_manager|SPI_send_data[10]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.948      ;
; 14.112 ; Setup_manager:this_setup_manager|config_command_counter[14]              ; Setup_manager:this_setup_manager|SPI_send_data[11]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.927      ;
; 14.112 ; Setup_manager:this_setup_manager|config_command_counter[14]              ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.927      ;
; 14.117 ; Setup_manager:this_setup_manager|config_command_counter[14]              ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.922      ;
; 14.118 ; Setup_manager:this_setup_manager|config_command_counter[14]              ; Setup_manager:this_setup_manager|SPI_send_data[15]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.921      ;
; 14.197 ; Setup_manager:this_setup_manager|config_command_counter[2]               ; Setup_manager:this_setup_manager|SPI_send_data[11]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.842      ;
; 14.197 ; Setup_manager:this_setup_manager|config_command_counter[2]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.842      ;
; 14.202 ; Setup_manager:this_setup_manager|config_command_counter[2]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.837      ;
; 14.203 ; Setup_manager:this_setup_manager|config_command_counter[2]               ; Setup_manager:this_setup_manager|SPI_send_data[15]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.836      ;
; 14.208 ; Setup_manager:this_setup_manager|config_command_counter[4]               ; Setup_manager:this_setup_manager|SPI_send_data[11]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.831      ;
; 14.208 ; Setup_manager:this_setup_manager|config_command_counter[4]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.831      ;
; 14.213 ; Setup_manager:this_setup_manager|config_command_counter[4]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.826      ;
; 14.214 ; Setup_manager:this_setup_manager|config_command_counter[4]               ; Setup_manager:this_setup_manager|SPI_send_data[15]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.825      ;
; 14.222 ; STATE_MANAGER:this_state_manager|counter[8]                              ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram           ; CLK          ; CLK         ; 20.000       ; 0.001      ; 5.819      ;
; 14.235 ; Setup_manager:this_setup_manager|config_command_counter[11]              ; Setup_manager:this_setup_manager|SPI_send_data[10]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.804      ;
; 14.251 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[3]           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]    ; CLK          ; CLK         ; 20.000       ; 0.002      ; 5.791      ;
; 14.263 ; Read_adc_manager:this_read_adc_manager|address_counter[5]                ; STATE_MANAGER:this_state_manager|curr_state.read_adc                 ; CLK          ; CLK         ; 20.000       ; -0.003     ; 5.774      ;
; 14.333 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[7]           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]    ; CLK          ; CLK         ; 20.000       ; 0.002      ; 5.709      ;
; 14.334 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[7]           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]    ; CLK          ; CLK         ; 20.000       ; 0.002      ; 5.708      ;
; 14.374 ; Setup_manager:this_setup_manager|config_command_counter[7]               ; Setup_manager:this_setup_manager|SPI_send_data[11]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.665      ;
; 14.374 ; Setup_manager:this_setup_manager|config_command_counter[7]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.665      ;
; 14.379 ; Setup_manager:this_setup_manager|config_command_counter[7]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.660      ;
; 14.380 ; Setup_manager:this_setup_manager|config_command_counter[7]               ; Setup_manager:this_setup_manager|SPI_send_data[15]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.659      ;
; 14.404 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|SPI_send_data[10]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.635      ;
; 14.423 ; Setup_manager:this_setup_manager|config_command_counter[10]              ; Setup_manager:this_setup_manager|SPI_send_data[10]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.616      ;
; 14.428 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.611      ;
; 14.444 ; Setup_manager:this_setup_manager|config_command_counter[5]               ; Setup_manager:this_setup_manager|SPI_send_data[10]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.595      ;
; 14.452 ; Setup_manager:this_setup_manager|config_command_counter[16]              ; Setup_manager:this_setup_manager|SPI_send_data[11]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.587      ;
; 14.452 ; Setup_manager:this_setup_manager|config_command_counter[16]              ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.587      ;
; 14.453 ; Setup_manager:this_setup_manager|config_command_counter[15]              ; Setup_manager:this_setup_manager|SPI_send_irq                        ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.586      ;
; 14.457 ; Setup_manager:this_setup_manager|config_command_counter[16]              ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.582      ;
; 14.458 ; Setup_manager:this_setup_manager|config_command_counter[16]              ; Setup_manager:this_setup_manager|SPI_send_data[15]                   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.581      ;
; 14.459 ; Read_adc_manager:this_read_adc_manager|address_counter[6]                ; STATE_MANAGER:this_state_manager|curr_state.wait_1                   ; CLK          ; CLK         ; 20.000       ; -0.003     ; 5.578      ;
; 14.469 ; Setup_manager:this_setup_manager|config_command_counter[10]              ; Setup_manager:this_setup_manager|ADC_SYNC                            ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.570      ;
; 14.480 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[2]           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]    ; CLK          ; CLK         ; 20.000       ; 0.002      ; 5.562      ;
; 14.481 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[2]           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]    ; CLK          ; CLK         ; 20.000       ; 0.002      ; 5.561      ;
; 14.490 ; Setup_manager:this_setup_manager|config_command_counter[5]               ; Setup_manager:this_setup_manager|ADC_SYNC                            ; CLK          ; CLK         ; 20.000       ; -0.001     ; 5.549      ;
; 14.500 ; Read_adc_manager:this_read_adc_manager|address_counter[4]                ; STATE_MANAGER:this_state_manager|curr_state.read_adc                 ; CLK          ; CLK         ; 20.000       ; -0.003     ; 5.537      ;
; 14.504 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE  ; CLK          ; CLK         ; 20.000       ; -0.005     ; 5.531      ;
; 14.519 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[6]           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]    ; CLK          ; CLK         ; 20.000       ; 0.002      ; 5.523      ;
; 14.520 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[6]           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]    ; CLK          ; CLK         ; 20.000       ; 0.002      ; 5.522      ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL_CLK'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.864 ; Corr_Main_1|corr_buffer_update|datain                                                                                                                         ; Corr_Main:Corr_Main_1|corr_buffer_update                                                                                                                      ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.666      ; 0.108      ;
; 0.749  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.055      ;
; 0.750  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.056      ;
; 0.755  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[1]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.061      ;
; 0.909  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.215      ;
; 0.911  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.217      ;
; 0.911  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.217      ;
; 0.915  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.221      ;
; 0.977  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.283      ;
; 0.983  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.289      ;
; 1.001  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.140      ; 1.408      ;
; 1.012  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.140      ; 1.419      ;
; 1.044  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.097      ; 1.408      ;
; 1.055  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg1 ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.097      ; 1.419      ;
; 1.057  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.363      ;
; 1.058  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.364      ;
; 1.062  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.368      ;
; 1.063  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.369      ;
; 1.064  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.370      ;
; 1.064  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.370      ;
; 1.066  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.372      ;
; 1.068  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.374      ;
; 1.129  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.001     ; 1.434      ;
; 1.173  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.479      ;
; 1.198  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.504      ;
; 1.202  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.508      ;
; 1.203  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.509      ;
; 1.204  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.510      ;
; 1.206  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.001     ; 1.511      ;
; 1.208  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.514      ;
; 1.209  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.515      ;
; 1.211  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.517      ;
; 1.215  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.001     ; 1.520      ;
; 1.215  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.001     ; 1.520      ;
; 1.342  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg1  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.096      ; 1.705      ;
; 1.344  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg5  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.096      ; 1.707      ;
; 1.345  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg7  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.096      ; 1.708      ;
; 1.347  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg6  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.096      ; 1.710      ;
; 1.351  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg3  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.096      ; 1.714      ;
; 1.351  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.096      ; 1.714      ;
; 1.352  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg4  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.096      ; 1.715      ;
; 1.356  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg2  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.096      ; 1.719      ;
; 1.429  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.004     ; 1.731      ;
; 1.434  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.004     ; 1.736      ;
; 1.440  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.004     ; 1.742      ;
; 1.443  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.083     ; 1.666      ;
; 1.449  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.083     ; 1.672      ;
; 1.450  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.083     ; 1.673      ;
; 1.454  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.001      ; 1.761      ;
; 1.458  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.083     ; 1.681      ;
; 1.462  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.011      ; 1.779      ;
; 1.464  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.011      ; 1.781      ;
; 1.465  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.011      ; 1.782      ;
; 1.467  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.083     ; 1.690      ;
; 1.468  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.083     ; 1.691      ;
; 1.509  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.001     ; 1.814      ;
; 1.553  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.001     ; 1.858      ;
; 1.556  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.001     ; 1.861      ;
; 1.560  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.001     ; 1.865      ;
; 1.575  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.881      ;
; 1.582  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.004     ; 1.884      ;
; 1.589  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.004     ; 1.891      ;
; 1.589  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.004     ; 1.891      ;
; 1.599  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.004     ; 1.901      ;
; 1.601  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.004     ; 1.903      ;
; 1.602  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.083     ; 1.825      ;
; 1.606  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.083     ; 1.829      ;
; 1.610  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.011      ; 1.927      ;
; 1.616  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.011      ; 1.933      ;
; 1.617  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.001      ; 1.924      ;
; 1.619  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.011      ; 1.936      ;
; 1.619  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.011      ; 1.936      ;
; 1.620  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.001      ; 1.927      ;
; 1.621  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.001      ; 1.928      ;
; 1.624  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.001      ; 1.931      ;
; 1.627  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.001      ; 1.934      ;
; 1.630  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.011      ; 1.947      ;
; 1.651  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 1.957      ;
; 1.678  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.001      ; 1.985      ;
; 1.970  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.001      ; 2.277      ;
; 2.469  ; Corr_Main_1|corr_buffer_update|datain                                                                                                                         ; Corr_Main:Corr_Main_1|corr_buffer_update                                                                                                                      ; PLL_CLK      ; PLL_CLK     ; -3.333       ; 0.666      ; 0.108      ;
; 2.943  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.019     ; 3.191      ;
; 2.943  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.019     ; 3.191      ;
; 2.943  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.019     ; 3.191      ;
; 2.943  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.019     ; 3.191      ;
; 2.943  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.019     ; 3.191      ;
; 2.943  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg5  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.019     ; 3.191      ;
; 2.943  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.019     ; 3.191      ;
; 2.943  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg7  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.019     ; 3.191      ;
; 3.689  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.057     ; 3.899      ;
; 3.689  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.057     ; 3.899      ;
; 3.689  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.057     ; 3.899      ;
; 3.689  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.057     ; 3.899      ;
; 3.689  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.057     ; 3.899      ;
; 3.689  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.057     ; 3.899      ;
; 3.689  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.057     ; 3.899      ;
; 3.689  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.057     ; 3.899      ;
; 3.689  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.057     ; 3.899      ;
; 3.689  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.057     ; 3.899      ;
; 3.689  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.057     ; 3.899      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter                                                                                                                                         ; Read_adc_manager:this_read_adc_manager|read_counter                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                  ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                           ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                     ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                               ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                    ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                               ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                   ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                         ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.741 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.048      ;
; 0.746 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.052      ;
; 0.747 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.055      ;
; 0.753 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Read_adc_manager:this_read_adc_manager|read_counter                                                                                                                                         ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.060      ;
; 0.755 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.061      ;
; 0.761 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.067      ;
; 0.762 ; Read_adc_manager:this_read_adc_manager|address_counter[1]                                                                                                                                   ; MRAM_Controller:this_mram_controller|MRAM_A[1]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.068      ;
; 0.764 ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                           ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.070      ;
; 0.769 ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                           ; MRAM_Controller:this_mram_controller|curr_state.reading                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.075      ;
; 0.770 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.076      ;
; 0.773 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|UART_DATA_IRQ                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.079      ;
; 0.775 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.081      ;
; 0.775 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY                                                                                                                                 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.081      ;
; 0.775 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.081      ;
; 0.775 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.081      ;
; 0.777 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY                                                                                                                                 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.083      ;
; 0.778 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.084      ;
; 0.859 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.165      ;
; 0.860 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.166      ;
; 0.862 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[9]~reg0                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.168      ;
; 0.916 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.222      ;
; 0.917 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.223      ;
; 0.918 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.224      ;
; 0.920 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.226      ;
; 0.923 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.229      ;
; 0.928 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.234      ;
; 0.929 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.235      ;
; 0.942 ; Read_adc_manager:this_read_adc_manager|address_counter[0]                                                                                                                                   ; MRAM_Controller:this_mram_controller|MRAM_A[0]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.248      ;
; 0.943 ; Read_adc_manager:this_read_adc_manager|address_counter[3]                                                                                                                                   ; MRAM_Controller:this_mram_controller|MRAM_A[3]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.249      ;
; 0.948 ; MRAM_Controller:this_mram_controller|data_out[9]                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7 ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.316      ;
; 0.948 ; MRAM_Controller:this_mram_controller|data_out[4]                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2 ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.316      ;
; 0.950 ; MRAM_Controller:this_mram_controller|data_out[5]                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3 ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.318      ;
; 0.950 ; MRAM_Controller:this_mram_controller|data_out[3]                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1 ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.318      ;
; 0.953 ; MRAM_Controller:this_mram_controller|data_out[6]                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4 ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.321      ;
; 0.962 ; MRAM_Controller:this_mram_controller|data_out[8]                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6 ; CLK          ; CLK         ; 0.000        ; 0.101      ; 1.330      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK'                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                                           ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_DCLKA'                                             ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_DCLKA ; Rise       ; ADC_DCLKA ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 7.359 ; 7.359 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; 7.291 ; 7.291 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; 7.302 ; 7.302 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 7.297 ; 7.297 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 7.312 ; 7.312 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 7.359 ; 7.359 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 7.256 ; 7.256 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 6.836 ; 6.836 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 6.973 ; 6.973 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 6.810 ; 6.810 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 6.727 ; 6.727 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.624 ; 4.624 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 8.087 ; 8.087 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 7.230 ; 7.230 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 7.469 ; 7.469 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 7.475 ; 7.475 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 7.245 ; 7.245 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 6.852 ; 6.852 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 7.223 ; 7.223 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 8.062 ; 8.062 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 8.087 ; 8.087 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -6.461 ; -6.461 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; -7.025 ; -7.025 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; -7.036 ; -7.036 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -7.031 ; -7.031 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -7.046 ; -7.046 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -7.093 ; -7.093 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -6.990 ; -6.990 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -6.570 ; -6.570 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -6.707 ; -6.707 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -6.544 ; -6.544 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -6.461 ; -6.461 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -3.968 ; -3.968 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -6.586 ; -6.586 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -6.964 ; -6.964 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -7.203 ; -7.203 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -7.209 ; -7.209 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -6.979 ; -6.979 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -6.586 ; -6.586 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -6.957 ; -6.957 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -7.796 ; -7.796 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -7.821 ; -7.821 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033  ; 6.033  ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 4.780  ; 4.780  ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 5.154  ; 5.154  ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 6.366  ; 6.366  ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 4.972  ; 4.972  ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 7.307  ; 7.307  ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 5.011  ; 5.011  ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 5.016  ; 5.016  ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 5.014  ; 5.014  ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 5.013  ; 5.013  ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 5.415  ; 5.415  ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 7.074  ; 7.074  ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 7.231  ; 7.231  ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 7.231  ; 7.231  ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 7.307  ; 7.307  ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 6.394  ; 6.394  ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 7.032  ; 7.032  ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 5.743  ; 5.743  ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 5.373  ; 5.373  ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 5.782  ; 5.782  ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 6.123  ; 6.123  ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 6.113  ; 6.113  ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 6.339  ; 6.339  ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 6.572  ; 6.572  ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 6.395  ; 6.395  ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 6.717  ; 6.717  ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 7.032  ; 7.032  ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 6.488  ; 6.488  ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 4.556  ; 4.556  ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 6.536  ; 6.536  ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 4.589  ; 4.589  ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 4.561  ; 4.561  ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 4.535  ; 4.535  ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 5.041  ; 5.041  ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 5.085  ; 5.085  ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 4.440  ; 4.440  ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 5.085  ; 5.085  ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 6.492  ; 6.492  ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 6.015  ; 6.015  ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033  ; 6.033  ; Fall       ; CLK             ;
; SPI_CS         ; PLL_CLK    ; 23.950 ; 23.950 ; Rise       ; PLL_CLK         ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033  ; 6.033  ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 4.780  ; 4.780  ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 5.154  ; 5.154  ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 6.366  ; 6.366  ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 4.972  ; 4.972  ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 5.011  ; 5.011  ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 5.011  ; 5.011  ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 5.016  ; 5.016  ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 5.014  ; 5.014  ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 5.013  ; 5.013  ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 5.415  ; 5.415  ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 7.074  ; 7.074  ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 7.231  ; 7.231  ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 7.231  ; 7.231  ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 7.307  ; 7.307  ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 6.394  ; 6.394  ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 4.535  ; 4.535  ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 5.743  ; 5.743  ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 5.373  ; 5.373  ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 5.782  ; 5.782  ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 6.123  ; 6.123  ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 6.113  ; 6.113  ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 6.339  ; 6.339  ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 6.572  ; 6.572  ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 6.395  ; 6.395  ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 6.717  ; 6.717  ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 7.032  ; 7.032  ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 6.488  ; 6.488  ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 4.556  ; 4.556  ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 6.536  ; 6.536  ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 4.589  ; 4.589  ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 4.561  ; 4.561  ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 4.535  ; 4.535  ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 5.041  ; 5.041  ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 5.085  ; 5.085  ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 4.440  ; 4.440  ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 5.085  ; 5.085  ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 6.492  ; 6.492  ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 6.015  ; 6.015  ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033  ; 6.033  ; Fall       ; CLK             ;
; SPI_CS         ; PLL_CLK    ; 10.203 ; 10.203 ; Rise       ; PLL_CLK         ;
+----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.697 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.917 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.919 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.922 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.926 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.924 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.917 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.956 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.368 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.352 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.022 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.509 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.697 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.917 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.919 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.922 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.926 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.924 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.917 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.956 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.368 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.352 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.022 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.509 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.697     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.917     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.919     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.922     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.926     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.924     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.917     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.956     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.368     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.352     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.022     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.509     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.697     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.917     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.919     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.922     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.926     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.924     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.917     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.956     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.368     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.352     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.022     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.509     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; PLL_CLK ; 2.039 ; 0.000         ;
; CLK     ; 7.918 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; PLL_CLK ; -0.432 ; -0.432        ;
; CLK     ; 0.215  ; 0.000         ;
+---------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; PLL_CLK   ; 1.206  ; 0.000             ;
; CLK       ; 7.873  ; 0.000             ;
; ADC_CLK   ; 17.223 ; 0.000             ;
; ADC_DCLKA ; 17.778 ; 0.000             ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL_CLK'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.039 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                           ; CLK          ; PLL_CLK     ; 6.666        ; -4.087     ; 0.572      ;
; 2.042 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                                           ; CLK          ; PLL_CLK     ; 6.666        ; -4.087     ; 0.569      ;
; 2.044 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                                           ; CLK          ; PLL_CLK     ; 6.666        ; -4.087     ; 0.567      ;
; 2.044 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                                           ; CLK          ; PLL_CLK     ; 6.666        ; -4.087     ; 0.567      ;
; 2.045 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                           ; CLK          ; PLL_CLK     ; 6.666        ; -4.087     ; 0.566      ;
; 2.058 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]                                                                                                           ; CLK          ; PLL_CLK     ; 6.666        ; -4.087     ; 0.553      ;
; 2.135 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                           ; CLK          ; PLL_CLK     ; 6.666        ; -4.087     ; 0.476      ;
; 2.145 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                                           ; CLK          ; PLL_CLK     ; 6.666        ; -4.087     ; 0.466      ;
; 3.645 ; Corr_Main_1|corr_buffer_update|datain                                                                                                                         ; Corr_Main:Corr_Main_1|corr_buffer_update                                                                                                                     ; PLL_CLK      ; PLL_CLK     ; 3.333        ; 0.322      ; 0.042      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_memory_reg0 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1~porta_memory_reg0 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2~porta_memory_reg0 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3~porta_memory_reg0 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4~porta_memory_reg0 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg5  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5~porta_memory_reg0 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6~porta_memory_reg0 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg7  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7~porta_memory_reg0 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.017     ; 2.442      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                   ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                   ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                   ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                   ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                   ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                   ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                   ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                   ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                   ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                   ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                   ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                   ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1                   ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1                   ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0                   ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0                   ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.020     ; 1.960      ;
; 5.903 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.795      ;
; 5.973 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.725      ;
; 5.974 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.004     ; 0.720      ;
; 5.983 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[13]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.004     ; 0.711      ;
; 5.994 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[12]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.011      ; 0.715      ;
; 5.996 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.702      ;
; 5.997 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[11]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.042     ; 0.659      ;
; 5.999 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.699      ;
; 5.999 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.699      ;
; 6.000 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.698      ;
; 6.000 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[11]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.042     ; 0.656      ;
; 6.002 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.696      ;
; 6.002 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[12]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.011      ; 0.707      ;
; 6.003 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[12]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.011      ; 0.706      ;
; 6.006 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[12]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.011      ; 0.703      ;
; 6.008 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[12]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.011      ; 0.701      ;
; 6.009 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[13]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.004     ; 0.685      ;
; 6.013 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[13]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.004     ; 0.681      ;
; 6.014 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[13]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.004     ; 0.680      ;
; 6.025 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.673      ;
; 6.030 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.668      ;
; 6.036 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.662      ;
; 6.037 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[14]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.661      ;
; 6.039 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.659      ;
; 6.050 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                   ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.648      ;
; 6.074 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[11]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.042     ; 0.582      ;
; 6.077 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.042     ; 0.579      ;
; 6.080 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[11]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.042     ; 0.576      ;
; 6.084 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[11]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.042     ; 0.572      ;
; 6.085 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.042     ; 0.571      ;
; 6.086 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.042     ; 0.570      ;
; 6.088 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.011      ; 0.621      ;
; 6.089 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[12]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.011      ; 0.620      ;
; 6.090 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.011      ; 0.619      ;
; 6.093 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.605      ;
; 6.095 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[13]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.004     ; 0.599      ;
; 6.099 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.004     ; 0.595      ;
; 6.102 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[13]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.004     ; 0.592      ;
; 6.130 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[3]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.001     ; 0.567      ;
; 6.133 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.565      ;
; 6.133 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.565      ;
; 6.134 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.564      ;
; 6.134 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.001     ; 0.563      ;
; 6.134 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.564      ;
; 6.137 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.561      ;
; 6.138 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.560      ;
; 6.138 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[14]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.560      ;
; 6.140 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg2 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.058      ; 0.583      ;
; 6.141 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.557      ;
; 6.143 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg3 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.058      ; 0.580      ;
; 6.143 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[14]                                                                                                          ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.555      ;
; 6.145 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg4 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.058      ; 0.578      ;
; 6.146 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.058      ; 0.577      ;
; 6.147 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg6 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.058      ; 0.576      ;
; 6.150 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg7 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.058      ; 0.573      ;
; 6.150 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg5 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.058      ; 0.573      ;
; 6.151 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg1 ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.058      ; 0.572      ;
; 6.188 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                   ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.510      ;
; 6.210 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.488      ;
; 6.212 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.001     ; 0.485      ;
; 6.212 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[3]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.001     ; 0.485      ;
; 6.213 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.001     ; 0.484      ;
; 6.214 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.484      ;
; 6.214 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.484      ;
; 6.214 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[3]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.001     ; 0.483      ;
; 6.215 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; 0.000      ; 0.483      ;
; 6.215 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 6.666        ; -0.001     ; 0.482      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.918  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[0]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.121     ; 1.993      ;
; 7.918  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[1]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.121     ; 1.993      ;
; 7.918  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[2]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.121     ; 1.993      ;
; 7.918  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[3]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.121     ; 1.993      ;
; 7.918  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[4]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.121     ; 1.993      ;
; 7.918  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[5]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.121     ; 1.993      ;
; 7.918  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[6]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.121     ; 1.993      ;
; 7.918  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[7]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.121     ; 1.993      ;
; 7.918  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[8]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.121     ; 1.993      ;
; 7.918  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.121     ; 1.993      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 8.091  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                                                      ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.806      ;
; 8.166  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                                           ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.731      ;
; 8.167  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter                                                                                                                                                                         ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.730      ;
; 17.512 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.455      ;
; 17.512 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.455      ;
; 17.512 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.455      ;
; 17.512 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.455      ;
; 17.514 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.453      ;
; 17.514 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.453      ;
; 17.514 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.453      ;
; 17.514 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.453      ;
; 17.515 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.452      ;
; 17.515 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.452      ;
; 17.515 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.452      ;
; 17.515 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.452      ;
; 17.524 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.443      ;
; 17.524 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.443      ;
; 17.524 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.443      ;
; 17.524 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.443      ;
; 17.526 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.441      ;
; 17.526 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.441      ;
; 17.526 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.441      ;
; 17.526 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.441      ;
; 17.538 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.429      ;
; 17.538 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.429      ;
; 17.538 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.429      ;
; 17.538 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.429      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.544 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.423      ;
; 17.544 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.423      ;
; 17.544 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.423      ;
; 17.544 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.423      ;
; 17.554 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.416      ;
; 17.554 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.416      ;
; 17.554 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.416      ;
; 17.554 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.416      ;
; 17.561 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.409      ;
; 17.561 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.409      ;
; 17.561 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.409      ;
; 17.561 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.409      ;
; 17.565 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.405      ;
; 17.565 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.405      ;
; 17.565 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.405      ;
; 17.565 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.405      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.590 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.377      ;
; 17.590 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.377      ;
; 17.590 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.377      ;
; 17.590 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.377      ;
; 17.591 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.376      ;
; 17.591 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.376      ;
; 17.591 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.376      ;
; 17.591 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.376      ;
; 17.606 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.361      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL_CLK'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.432 ; Corr_Main_1|corr_buffer_update|datain                                                                                                                         ; Corr_Main:Corr_Main_1|corr_buffer_update                                                                                                                      ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.322      ; 0.042      ;
; 0.241  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.393      ;
; 0.244  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.396      ;
; 0.247  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[1]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.399      ;
; 0.298  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.063      ; 0.499      ;
; 0.302  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.063      ; 0.503      ;
; 0.302  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.059      ; 0.499      ;
; 0.306  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg1 ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.059      ; 0.503      ;
; 0.318  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.470      ;
; 0.325  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.001     ; 0.476      ;
; 0.325  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.477      ;
; 0.327  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.479      ;
; 0.330  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.482      ;
; 0.331  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.483      ;
; 0.331  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.001     ; 0.482      ;
; 0.332  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.484      ;
; 0.332  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.484      ;
; 0.332  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.001     ; 0.483      ;
; 0.333  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.001     ; 0.484      ;
; 0.334  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.001     ; 0.485      ;
; 0.334  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.001     ; 0.485      ;
; 0.336  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.488      ;
; 0.358  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.510      ;
; 0.376  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg1  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.058      ; 0.572      ;
; 0.377  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg7  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.058      ; 0.573      ;
; 0.377  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg5  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.058      ; 0.573      ;
; 0.380  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg6  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.058      ; 0.576      ;
; 0.381  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.058      ; 0.577      ;
; 0.382  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg4  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.058      ; 0.578      ;
; 0.384  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg3  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.058      ; 0.580      ;
; 0.387  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg2  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.058      ; 0.583      ;
; 0.403  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.555      ;
; 0.405  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.557      ;
; 0.408  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.560      ;
; 0.408  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.560      ;
; 0.409  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.561      ;
; 0.412  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.564      ;
; 0.412  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.001     ; 0.563      ;
; 0.412  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.564      ;
; 0.413  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.565      ;
; 0.413  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.565      ;
; 0.416  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[2]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[3]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.001     ; 0.567      ;
; 0.444  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.004     ; 0.592      ;
; 0.447  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.004     ; 0.595      ;
; 0.451  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.004     ; 0.599      ;
; 0.453  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.605      ;
; 0.456  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.011      ; 0.619      ;
; 0.457  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.011      ; 0.620      ;
; 0.458  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.011      ; 0.621      ;
; 0.460  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.042     ; 0.570      ;
; 0.461  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.042     ; 0.571      ;
; 0.462  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.042     ; 0.572      ;
; 0.466  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.042     ; 0.576      ;
; 0.469  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.042     ; 0.579      ;
; 0.472  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.042     ; 0.582      ;
; 0.496  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.648      ;
; 0.507  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.659      ;
; 0.509  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.662      ;
; 0.516  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.668      ;
; 0.521  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.673      ;
; 0.532  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.004     ; 0.680      ;
; 0.533  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.004     ; 0.681      ;
; 0.537  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.004     ; 0.685      ;
; 0.538  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.011      ; 0.701      ;
; 0.540  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.011      ; 0.703      ;
; 0.543  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.011      ; 0.706      ;
; 0.544  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.011      ; 0.707      ;
; 0.546  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.042     ; 0.656      ;
; 0.547  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.699      ;
; 0.547  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.699      ;
; 0.549  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[11]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.042     ; 0.659      ;
; 0.550  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.702      ;
; 0.552  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[11]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[12]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.011      ; 0.715      ;
; 0.563  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.004     ; 0.711      ;
; 0.572  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                                           ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.004     ; 0.720      ;
; 0.573  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.725      ;
; 0.643  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[3]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                                            ; PLL_CLK      ; PLL_CLK     ; 0.000        ; 0.000      ; 0.795      ;
; 1.842  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.020     ; 1.960      ;
; 1.842  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.020     ; 1.960      ;
; 1.842  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.020     ; 1.960      ;
; 1.842  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.020     ; 1.960      ;
; 1.842  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.020     ; 1.960      ;
; 1.842  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.020     ; 1.960      ;
; 1.842  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.020     ; 1.960      ;
; 1.842  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.020     ; 1.960      ;
; 1.842  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.020     ; 1.960      ;
; 1.842  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.020     ; 1.960      ;
; 1.842  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.020     ; 1.960      ;
; 1.842  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.020     ; 1.960      ;
; 1.842  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.020     ; 1.960      ;
; 1.842  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.020     ; 1.960      ;
; 1.842  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.020     ; 1.960      ;
; 1.842  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0                    ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.020     ; 1.960      ;
; 2.321  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3~porta_memory_reg0  ; PLL_CLK      ; PLL_CLK     ; 0.000        ; -0.017     ; 2.442      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter                                                                                                                                         ; Read_adc_manager:this_read_adc_manager|read_counter                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                  ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                           ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                     ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                               ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                    ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                               ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                   ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                         ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Read_adc_manager:this_read_adc_manager|read_counter                                                                                                                                         ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                           ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; Read_adc_manager:this_read_adc_manager|address_counter[1]                                                                                                                                   ; MRAM_Controller:this_mram_controller|MRAM_A[1]                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.253 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|UART_DATA_IRQ                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                           ; MRAM_Controller:this_mram_controller|curr_state.reading                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; MRAM_Controller:this_mram_controller|data_out[9]                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7          ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.452      ;
; 0.254 ; MRAM_Controller:this_mram_controller|data_out[4]                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.452      ;
; 0.255 ; MRAM_Controller:this_mram_controller|data_out[5]                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.453      ;
; 0.255 ; MRAM_Controller:this_mram_controller|data_out[3]                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.453      ;
; 0.256 ; MRAM_Controller:this_mram_controller|data_out[6]                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.454      ;
; 0.256 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY                                                                                                                                 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY                                                                                                                                 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; MRAM_Controller:this_mram_controller|data_out[8]                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6          ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.458      ;
; 0.260 ; MRAM_Controller:this_mram_controller|data_out[7]                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5          ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.458      ;
; 0.282 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.482      ;
; 0.286 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.486      ;
; 0.286 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.486      ;
; 0.290 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.486      ;
; 0.292 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.488      ;
; 0.292 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.492      ;
; 0.292 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.444      ;
; 0.292 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.444      ;
; 0.293 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.445      ;
; 0.294 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.446      ;
; 0.295 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.491      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK'                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                                           ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_DCLKA'                                             ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 17.778 ; 20.000       ; 2.222          ; Port Rate ; ADC_DCLKA ; Rise       ; ADC_DCLKA ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 3.753 ; 3.753 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; 3.673 ; 3.673 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; 3.683 ; 3.683 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 3.686 ; 3.686 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 3.689 ; 3.689 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 3.753 ; 3.753 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 3.690 ; 3.690 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 3.553 ; 3.553 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 3.632 ; 3.632 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 3.515 ; 3.515 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 3.480 ; 3.480 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 2.082 ; 2.082 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 3.974 ; 3.974 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 3.636 ; 3.636 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 3.782 ; 3.782 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 3.784 ; 3.784 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 3.639 ; 3.639 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 3.511 ; 3.511 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 3.625 ; 3.625 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 3.969 ; 3.969 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 3.974 ; 3.974 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.360 ; -3.360 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; -3.553 ; -3.553 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; -3.563 ; -3.563 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.566 ; -3.566 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.569 ; -3.569 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.633 ; -3.633 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.570 ; -3.570 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.433 ; -3.433 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.512 ; -3.512 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.395 ; -3.395 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.360 ; -3.360 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.713 ; -1.713 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -3.391 ; -3.391 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.516 ; -3.516 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -3.662 ; -3.662 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -3.664 ; -3.664 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.519 ; -3.519 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -3.391 ; -3.391 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -3.505 ; -3.505 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -3.849 ; -3.849 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -3.854 ; -3.854 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 1.854 ; 1.854 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 1.974 ; 1.974 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 2.359 ; 2.359 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 2.005 ; 2.005 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 2.755 ; 2.755 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 2.026 ; 2.026 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 2.029 ; 2.029 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 2.028 ; 2.028 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 2.027 ; 2.027 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 2.155 ; 2.155 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 2.691 ; 2.691 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 2.706 ; 2.706 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 2.709 ; 2.709 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 2.755 ; 2.755 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 2.505 ; 2.505 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 2.677 ; 2.677 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 2.244 ; 2.244 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 2.142 ; 2.142 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 2.268 ; 2.268 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 2.360 ; 2.360 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 2.354 ; 2.354 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 2.497 ; 2.497 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 2.526 ; 2.526 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 2.496 ; 2.496 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 2.604 ; 2.604 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 2.677 ; 2.677 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 2.494 ; 2.494 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 1.823 ; 1.823 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 2.477 ; 2.477 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 1.836 ; 1.836 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 1.825 ; 1.825 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 1.800 ; 1.800 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 2.043 ; 2.043 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 2.053 ; 2.053 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 1.763 ; 1.763 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 2.053 ; 2.053 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 2.488 ; 2.488 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 2.283 ; 2.283 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
; SPI_CS         ; PLL_CLK    ; 8.090 ; 8.090 ; Rise       ; PLL_CLK         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 1.854 ; 1.854 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 1.974 ; 1.974 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 2.359 ; 2.359 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 2.005 ; 2.005 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 2.026 ; 2.026 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 2.026 ; 2.026 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 2.029 ; 2.029 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 2.028 ; 2.028 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 2.027 ; 2.027 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 2.155 ; 2.155 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 2.691 ; 2.691 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 2.706 ; 2.706 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 2.709 ; 2.709 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 2.755 ; 2.755 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 2.505 ; 2.505 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 1.800 ; 1.800 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 2.244 ; 2.244 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 2.142 ; 2.142 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 2.268 ; 2.268 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 2.360 ; 2.360 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 2.354 ; 2.354 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 2.497 ; 2.497 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 2.526 ; 2.526 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 2.496 ; 2.496 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 2.604 ; 2.604 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 2.677 ; 2.677 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 2.494 ; 2.494 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 1.823 ; 1.823 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 2.477 ; 2.477 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 1.836 ; 1.836 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 1.825 ; 1.825 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 1.800 ; 1.800 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 2.043 ; 2.043 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 2.053 ; 2.053 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 1.763 ; 1.763 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 2.053 ; 2.053 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 2.488 ; 2.488 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 2.283 ; 2.283 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
; SPI_CS         ; PLL_CLK    ; 4.050 ; 4.050 ; Rise       ; PLL_CLK         ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.158 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.980 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.986 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.988 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.990 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.983 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.980 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.004 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.146 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.137 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.331 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.502 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.158 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.980 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.986 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.988 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.990 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.983 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.980 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.004 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.146 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.137 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.331 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.502 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.158     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.980     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.986     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.988     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.990     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.983     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.980     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.004     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.146     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.137     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.331     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.502     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.158     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.980     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.986     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.988     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.990     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.983     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.980     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.004     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.146     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.137     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.331     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.502     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+-------+--------+----------+---------+---------------------+
; Clock            ; Setup ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+--------+----------+---------+---------------------+
; Worst-case Slack ; 1.591 ; -0.864 ; N/A      ; N/A     ; 0.266               ;
;  ADC_CLK         ; N/A   ; N/A    ; N/A      ; N/A     ; 16.000              ;
;  ADC_DCLKA       ; N/A   ; N/A    ; N/A      ; N/A     ; 17.223              ;
;  CLK             ; 5.376 ; 0.215  ; N/A      ; N/A     ; 6.933               ;
;  PLL_CLK         ; 1.591 ; -0.864 ; N/A      ; N/A     ; 0.266               ;
; Design-wide TNS  ; 0.0   ; -0.864 ; 0.0      ; 0.0     ; 0.0                 ;
;  ADC_CLK         ; N/A   ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  ADC_DCLKA       ; N/A   ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  CLK             ; 0.000 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK         ; 0.000 ; -0.864 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 7.359 ; 7.359 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; 7.291 ; 7.291 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; 7.302 ; 7.302 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 7.297 ; 7.297 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 7.312 ; 7.312 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 7.359 ; 7.359 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 7.256 ; 7.256 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 6.836 ; 6.836 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 6.973 ; 6.973 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 6.810 ; 6.810 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 6.727 ; 6.727 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.624 ; 4.624 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 8.087 ; 8.087 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 7.230 ; 7.230 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 7.469 ; 7.469 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 7.475 ; 7.475 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 7.245 ; 7.245 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 6.852 ; 6.852 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 7.223 ; 7.223 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 8.062 ; 8.062 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 8.087 ; 8.087 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.360 ; -3.360 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; -3.553 ; -3.553 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; -3.563 ; -3.563 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.566 ; -3.566 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.569 ; -3.569 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.633 ; -3.633 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.570 ; -3.570 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.433 ; -3.433 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.512 ; -3.512 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.395 ; -3.395 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.360 ; -3.360 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.713 ; -1.713 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -3.391 ; -3.391 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.516 ; -3.516 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -3.662 ; -3.662 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -3.664 ; -3.664 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.519 ; -3.519 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -3.391 ; -3.391 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -3.505 ; -3.505 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -3.849 ; -3.849 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -3.854 ; -3.854 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033  ; 6.033  ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 4.780  ; 4.780  ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 5.154  ; 5.154  ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 6.366  ; 6.366  ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 4.972  ; 4.972  ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 7.307  ; 7.307  ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 5.011  ; 5.011  ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 5.016  ; 5.016  ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 5.014  ; 5.014  ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 5.013  ; 5.013  ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 5.415  ; 5.415  ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 7.074  ; 7.074  ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 7.231  ; 7.231  ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 7.231  ; 7.231  ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 7.307  ; 7.307  ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 6.394  ; 6.394  ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 7.032  ; 7.032  ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 5.743  ; 5.743  ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 5.373  ; 5.373  ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 5.782  ; 5.782  ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 6.123  ; 6.123  ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 6.113  ; 6.113  ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 6.339  ; 6.339  ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 6.572  ; 6.572  ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 6.395  ; 6.395  ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 6.717  ; 6.717  ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 7.032  ; 7.032  ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 6.488  ; 6.488  ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 4.556  ; 4.556  ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 6.536  ; 6.536  ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 4.589  ; 4.589  ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 4.561  ; 4.561  ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 4.535  ; 4.535  ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 5.041  ; 5.041  ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 5.085  ; 5.085  ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 4.440  ; 4.440  ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 5.085  ; 5.085  ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 6.492  ; 6.492  ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 6.015  ; 6.015  ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033  ; 6.033  ; Fall       ; CLK             ;
; SPI_CS         ; PLL_CLK    ; 23.950 ; 23.950 ; Rise       ; PLL_CLK         ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 1.854 ; 1.854 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 1.974 ; 1.974 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 2.359 ; 2.359 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 2.005 ; 2.005 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 2.026 ; 2.026 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 2.026 ; 2.026 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 2.029 ; 2.029 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 2.028 ; 2.028 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 2.027 ; 2.027 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 2.155 ; 2.155 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 2.691 ; 2.691 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 2.706 ; 2.706 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 2.709 ; 2.709 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 2.755 ; 2.755 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 2.505 ; 2.505 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 1.800 ; 1.800 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 2.244 ; 2.244 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 2.142 ; 2.142 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 2.268 ; 2.268 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 2.360 ; 2.360 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 2.354 ; 2.354 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 2.497 ; 2.497 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 2.526 ; 2.526 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 2.496 ; 2.496 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 2.604 ; 2.604 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 2.677 ; 2.677 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 2.494 ; 2.494 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 1.823 ; 1.823 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 2.477 ; 2.477 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 1.836 ; 1.836 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 1.825 ; 1.825 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 1.800 ; 1.800 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 2.043 ; 2.043 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 2.053 ; 2.053 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 1.763 ; 1.763 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 2.053 ; 2.053 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 2.488 ; 2.488 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 2.283 ; 2.283 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
; SPI_CS         ; PLL_CLK    ; 4.050 ; 4.050 ; Rise       ; PLL_CLK         ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ADC_DCLKA  ; CLK      ; 23       ; 23       ; 0        ; 0        ;
; CLK        ; CLK      ; 4199     ; 0        ; 0        ; 0        ;
; CLK        ; PLL_CLK  ; 8        ; 0        ; 0        ; 0        ;
; PLL_CLK    ; PLL_CLK  ; 104      ; 1        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ADC_DCLKA  ; CLK      ; 23       ; 23       ; 0        ; 0        ;
; CLK        ; CLK      ; 4199     ; 0        ; 0        ; 0        ;
; CLK        ; PLL_CLK  ; 8        ; 0        ; 0        ; 0        ;
; PLL_CLK    ; PLL_CLK  ; 104      ; 1        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 19    ; 19   ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 128   ; 128  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Apr 25 23:00:01 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332191): Clock target Corr_Main_1|corr_buffer_update~clkctrl|outclk of clock PLL_CLK is fed by another target of the same clock.
Warning (332191): Clock target Corr_Main_1|corr_buffer_update|datain of clock PLL_CLK is fed by another target of the same clock.
Warning (332191): Clock target Corr_Main_1|corr_buffer_update~feeder|combout of clock PLL_CLK is fed by another target of the same clock.
Warning (332191): Clock target Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] of clock PLL_CLK is fed by another target of the same clock.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 1.591
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.591         0.000 PLL_CLK 
    Info (332119):     5.376         0.000 CLK 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -0.864
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.864        -0.864 PLL_CLK 
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.266
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.266         0.000 PLL_CLK 
    Info (332119):     6.933         0.000 CLK 
    Info (332119):    16.000         0.000 ADC_CLK 
    Info (332119):    17.223         0.000 ADC_DCLKA 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332191): Clock target Corr_Main_1|corr_buffer_update~clkctrl|outclk of clock PLL_CLK is fed by another target of the same clock.
Warning (332191): Clock target Corr_Main_1|corr_buffer_update|datain of clock PLL_CLK is fed by another target of the same clock.
Warning (332191): Clock target Corr_Main_1|corr_buffer_update~feeder|combout of clock PLL_CLK is fed by another target of the same clock.
Warning (332191): Clock target Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] of clock PLL_CLK is fed by another target of the same clock.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 2.039
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.039         0.000 PLL_CLK 
    Info (332119):     7.918         0.000 CLK 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -0.432
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.432        -0.432 PLL_CLK 
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.206
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.206         0.000 PLL_CLK 
    Info (332119):     7.873         0.000 CLK 
    Info (332119):    17.223         0.000 ADC_CLK 
    Info (332119):    17.778         0.000 ADC_DCLKA 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4543 megabytes
    Info: Processing ended: Tue Apr 25 23:00:02 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


