#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jul  2 23:22:40 2020
# Process ID: 8456
# Current directory: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6624 C:\Users\YaKerTaker\Google Drive\8vo\Arquitectura-Computadoras\Proyecto\Burbuja\Burbuja.xpr
# Log file: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/vivado.log
# Journal file: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 686.988 ; gain = 34.637
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Jul  2 23:26:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.srcs/sources_1/new/MemoriaPrograma2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemoriaPrograma2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
"xelab -wto 7e50d9f47b534a1f9848910114e5273e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7e50d9f47b534a1f9848910114e5273e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoriaPrograma2 [memoriaprograma2_default]
Compiling architecture behavioral of entity xil_defaultlib.UnidadC [unidadc_default]
Compiling architecture behavioral of entity xil_defaultlib.Condicion [condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.DecodificadorInstruccion [decodificadorinstruccion_default]
Compiling architecture behavioral of entity xil_defaultlib.MfunCode [mfuncode_default]
Compiling architecture behavioral of entity xil_defaultlib.MopCode [mopcode_default]
Compiling architecture behavorial of entity xil_defaultlib.Mux2CUC [mux2cuc_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplexorUC [multiplexoruc_default]
Compiling architecture behavioral of entity xil_defaultlib.Nivel [nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistroBanderas [registrobanderas_default]
Compiling architecture behavioral of entity xil_defaultlib.UnidadControl [unidadcontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxSR2 [muxsr2_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux16Bits [mux16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.Demultiplexor [demultiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.BarrelShifter [barrelshifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2C [mux2c_default]
Compiling architecture behavioral of entity xil_defaultlib.ArchivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.ExtensorSigno [extensorsigno_default]
Compiling architecture behavioral of entity xil_defaultlib.ExtensorDireccion [extensordireccion_default]
Compiling architecture behavioral of entity xil_defaultlib.sum1bit [sum1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1Bit [alu1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUNBits [alunbits_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.ESCOMips [escomips_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 750.340 ; gain = 0.906
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
set_property -name {xsim.simulate.runtime} -value {15100ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
"xelab -wto 7e50d9f47b534a1f9848910114e5273e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7e50d9f47b534a1f9848910114e5273e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15100ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 792.281 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Jul  2 23:34:42 2020] Launched synth_1...
Run output will be captured here: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.srcs/sources_1/new/MemoriaPrograma2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemoriaPrograma2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
"xelab -wto 7e50d9f47b534a1f9848910114e5273e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7e50d9f47b534a1f9848910114e5273e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoriaPrograma2 [memoriaprograma2_default]
Compiling architecture behavioral of entity xil_defaultlib.UnidadC [unidadc_default]
Compiling architecture behavioral of entity xil_defaultlib.Condicion [condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.DecodificadorInstruccion [decodificadorinstruccion_default]
Compiling architecture behavioral of entity xil_defaultlib.MfunCode [mfuncode_default]
Compiling architecture behavioral of entity xil_defaultlib.MopCode [mopcode_default]
Compiling architecture behavorial of entity xil_defaultlib.Mux2CUC [mux2cuc_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplexorUC [multiplexoruc_default]
Compiling architecture behavioral of entity xil_defaultlib.Nivel [nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistroBanderas [registrobanderas_default]
Compiling architecture behavioral of entity xil_defaultlib.UnidadControl [unidadcontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxSR2 [muxsr2_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux16Bits [mux16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.Demultiplexor [demultiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.BarrelShifter [barrelshifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2C [mux2c_default]
Compiling architecture behavioral of entity xil_defaultlib.ArchivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.ExtensorSigno [extensorsigno_default]
Compiling architecture behavioral of entity xil_defaultlib.ExtensorDireccion [extensordireccion_default]
Compiling architecture behavioral of entity xil_defaultlib.sum1bit [sum1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1Bit [alu1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUNBits [alunbits_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.ESCOMips [escomips_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 15100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 15100ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 818.160 ; gain = 0.000
run 1000 ns
run 1000 ns
set_property -name {xsim.simulate.runtime} -value {16200ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
"xelab -wto 7e50d9f47b534a1f9848910114e5273e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7e50d9f47b534a1f9848910114e5273e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 16200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 16200ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 822.141 ; gain = 3.258
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Jul  2 23:43:30 2020] Launched synth_1...
Run output will be captured here: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.srcs/sources_1/new/MemoriaPrograma2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemoriaPrograma2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
"xelab -wto 7e50d9f47b534a1f9848910114e5273e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7e50d9f47b534a1f9848910114e5273e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoriaPrograma2 [memoriaprograma2_default]
Compiling architecture behavioral of entity xil_defaultlib.UnidadC [unidadc_default]
Compiling architecture behavioral of entity xil_defaultlib.Condicion [condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.DecodificadorInstruccion [decodificadorinstruccion_default]
Compiling architecture behavioral of entity xil_defaultlib.MfunCode [mfuncode_default]
Compiling architecture behavioral of entity xil_defaultlib.MopCode [mopcode_default]
Compiling architecture behavorial of entity xil_defaultlib.Mux2CUC [mux2cuc_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplexorUC [multiplexoruc_default]
Compiling architecture behavioral of entity xil_defaultlib.Nivel [nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistroBanderas [registrobanderas_default]
Compiling architecture behavioral of entity xil_defaultlib.UnidadControl [unidadcontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxSR2 [muxsr2_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux16Bits [mux16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.Demultiplexor [demultiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.BarrelShifter [barrelshifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2C [mux2c_default]
Compiling architecture behavioral of entity xil_defaultlib.ArchivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.ExtensorSigno [extensorsigno_default]
Compiling architecture behavioral of entity xil_defaultlib.ExtensorDireccion [extensordireccion_default]
Compiling architecture behavioral of entity xil_defaultlib.sum1bit [sum1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1Bit [alu1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUNBits [alunbits_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.ESCOMips [escomips_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 16200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 16200ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.602 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Jul  2 23:49:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Jul  2 23:50:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Jul  2 23:51:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.srcs/sources_1/new/ESCOMips.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ESCOMips'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
"xelab -wto 7e50d9f47b534a1f9848910114e5273e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7e50d9f47b534a1f9848910114e5273e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoriaPrograma2 [memoriaprograma2_default]
Compiling architecture behavioral of entity xil_defaultlib.UnidadC [unidadc_default]
Compiling architecture behavioral of entity xil_defaultlib.Condicion [condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.DecodificadorInstruccion [decodificadorinstruccion_default]
Compiling architecture behavioral of entity xil_defaultlib.MfunCode [mfuncode_default]
Compiling architecture behavioral of entity xil_defaultlib.MopCode [mopcode_default]
Compiling architecture behavorial of entity xil_defaultlib.Mux2CUC [mux2cuc_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplexorUC [multiplexoruc_default]
Compiling architecture behavioral of entity xil_defaultlib.Nivel [nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistroBanderas [registrobanderas_default]
Compiling architecture behavioral of entity xil_defaultlib.UnidadControl [unidadcontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxSR2 [muxsr2_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux16Bits [mux16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.Demultiplexor [demultiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.BarrelShifter [barrelshifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2C [mux2c_default]
Compiling architecture behavioral of entity xil_defaultlib.ArchivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.ExtensorSigno [extensorsigno_default]
Compiling architecture behavioral of entity xil_defaultlib.ExtensorDireccion [extensordireccion_default]
Compiling architecture behavioral of entity xil_defaultlib.sum1bit [sum1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1Bit [alu1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUNBits [alunbits_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.ESCOMips [escomips_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 16200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 16200ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.602 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Jul  2 23:52:57 2020] Launched synth_1...
Run output will be captured here: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Jul  2 23:53:28 2020] Launched synth_1...
Run output will be captured here: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.srcs/sources_1/new/ESCOMips.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ESCOMips'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/ESCOMips/ESCOMips.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
"xelab -wto 7e50d9f47b534a1f9848910114e5273e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7e50d9f47b534a1f9848910114e5273e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoriaPrograma2 [memoriaprograma2_default]
Compiling architecture behavioral of entity xil_defaultlib.UnidadC [unidadc_default]
Compiling architecture behavioral of entity xil_defaultlib.Condicion [condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.DecodificadorInstruccion [decodificadorinstruccion_default]
Compiling architecture behavioral of entity xil_defaultlib.MfunCode [mfuncode_default]
Compiling architecture behavioral of entity xil_defaultlib.MopCode [mopcode_default]
Compiling architecture behavorial of entity xil_defaultlib.Mux2CUC [mux2cuc_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplexorUC [multiplexoruc_default]
Compiling architecture behavioral of entity xil_defaultlib.Nivel [nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistroBanderas [registrobanderas_default]
Compiling architecture behavioral of entity xil_defaultlib.UnidadControl [unidadcontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxSR2 [muxsr2_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux16Bits [mux16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.Demultiplexor [demultiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.BarrelShifter [barrelshifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2C [mux2c_default]
Compiling architecture behavioral of entity xil_defaultlib.ArchivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.ExtensorSigno [extensorsigno_default]
Compiling architecture behavioral of entity xil_defaultlib.ExtensorDireccion [extensordireccion_default]
Compiling architecture behavioral of entity xil_defaultlib.sum1bit [sum1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1Bit [alu1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUNBits [alunbits_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.ESCOMips [escomips_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 16200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 16200ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1008.602 ; gain = 0.000
save_wave_config {C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/test_bench_behav.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Jul  2 23:59:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.srcs/sources_1/new/MemoriaPrograma2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemoriaPrograma2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
"xelab -wto 7e50d9f47b534a1f9848910114e5273e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7e50d9f47b534a1f9848910114e5273e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoriaPrograma2 [memoriaprograma2_default]
Compiling architecture behavioral of entity xil_defaultlib.UnidadC [unidadc_default]
Compiling architecture behavioral of entity xil_defaultlib.Condicion [condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.DecodificadorInstruccion [decodificadorinstruccion_default]
Compiling architecture behavioral of entity xil_defaultlib.MfunCode [mfuncode_default]
Compiling architecture behavioral of entity xil_defaultlib.MopCode [mopcode_default]
Compiling architecture behavorial of entity xil_defaultlib.Mux2CUC [mux2cuc_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplexorUC [multiplexoruc_default]
Compiling architecture behavioral of entity xil_defaultlib.Nivel [nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistroBanderas [registrobanderas_default]
Compiling architecture behavioral of entity xil_defaultlib.UnidadControl [unidadcontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxSR2 [muxsr2_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux16Bits [mux16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.Demultiplexor [demultiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.BarrelShifter [barrelshifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2C [mux2c_default]
Compiling architecture behavioral of entity xil_defaultlib.ArchivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.ExtensorSigno [extensorsigno_default]
Compiling architecture behavioral of entity xil_defaultlib.ExtensorDireccion [extensordireccion_default]
Compiling architecture behavioral of entity xil_defaultlib.sum1bit [sum1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1Bit [alu1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUNBits [alunbits_default]
Compiling architecture behavioral of entity xil_defaultlib.MemoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.ESCOMips [escomips_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/Burbuja.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 16200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 16200ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.602 ; gain = 0.000
save_wave_config {C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Proyecto/Burbuja/test_bench_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  3 00:04:07 2020...
