CAPI=2:

name: hugom:prims_generic:full_adder
filesets:
  rtl:
    files:
      - full_adder.sv
    file_type: systemVerilogSource

targets:
  default:
    filesets:
      - rtl
