{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v " "Source file: E:/FPGAProgramm/tpcurrent/rtl/AD7760.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1580406086378 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1580406086378 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v " "Source file: E:/FPGAProgramm/tpcurrent/rtl/AD7760.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1580406086468 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1580406086468 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v " "Source file: E:/FPGAProgramm/tpcurrent/rtl/AD7760.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1580406086483 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1580406086483 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580406087393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580406087393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 01:41:27 2020 " "Processing started: Fri Jan 31 01:41:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580406087393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580406087393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tpcurrent -c tpcurrent " "Command: quartus_map --read_settings_files=on --write_settings_files=off tpcurrent -c tpcurrent" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580406087393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1580406087718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_clk100.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_clk100.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk100 " "Found entity 1: pll_clk100" {  } { { "ipcore/pll_clk100.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/ipcore/pll_clk100.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406087773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406087773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "ipcore/fifo.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/ipcore/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406087778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406087778 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/uart_rev_fpga.v " "Can't analyze file -- file ../rtl/uart_rev_fpga.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1580406087778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprogramm/tpcurrent/rtl/tpcurrent.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprogramm/tpcurrent/rtl/tpcurrent.v" { { "Info" "ISGN_ENTITY_NAME" "1 tpcurrent " "Found entity 1: tpcurrent" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406087783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406087783 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 AD7760.v(51) " "Verilog HDL Attribute warning at AD7760.v(51): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 51 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1580406087788 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 AD7760.v(52) " "Verilog HDL Attribute warning at AD7760.v(52): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 52 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1580406087788 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 AD7760.v(53) " "Verilog HDL Attribute warning at AD7760.v(53): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 53 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1580406087788 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 AD7760.v(54) " "Verilog HDL Attribute warning at AD7760.v(54): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 54 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1580406087788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprogramm/tpcurrent/rtl/ad7760.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprogramm/tpcurrent/rtl/ad7760.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD7760 " "Found entity 1: AD7760" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406087788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406087788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tpcurrent " "Elaborating entity \"tpcurrent\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1580406087935 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_fifo tpcurrent.v(12) " "Output port \"o_fifo\" at tpcurrent.v(12) has no driver" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580406087940 "|tpcurrent"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dac_data tpcurrent.v(15) " "Output port \"dac_data\" at tpcurrent.v(15) has no driver" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580406087940 "|tpcurrent"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_data tpcurrent.v(11) " "Output port \"tx_data\" at tpcurrent.v(11) has no driver" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580406087940 "|tpcurrent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk100 pll_clk100:u_pll_clk10 " "Elaborating entity \"pll_clk100\" for hierarchy \"pll_clk100:u_pll_clk10\"" {  } { { "../rtl/tpcurrent.v" "u_pll_clk10" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk100:u_pll_clk10\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk100:u_pll_clk10\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk100.v" "altpll_component" { Text "E:/FPGAProgramm/tpcurrent/par/ipcore/pll_clk100.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk100:u_pll_clk10\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk100:u_pll_clk10\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk100.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/ipcore/pll_clk100.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk100:u_pll_clk10\|altpll:altpll_component " "Instantiated megafunction \"pll_clk100:u_pll_clk10\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk100 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406087985 ""}  } { { "ipcore/pll_clk100.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/ipcore/pll_clk100.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580406087985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk100_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk100_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk100_altpll " "Found entity 1: pll_clk100_altpll" {  } { { "db/pll_clk100_altpll.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/pll_clk100_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406088065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406088065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk100_altpll pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated " "Elaborating entity \"pll_clk100_altpll\" for hierarchy \"pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406088070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD7760 AD7760:u_AD7760 " "Elaborating entity \"AD7760\" for hierarchy \"AD7760:u_AD7760\"" {  } { { "../rtl/tpcurrent.v" "u_AD7760" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580406088070 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready_data_flg AD7760.v(58) " "Verilog HDL or VHDL warning at AD7760.v(58): object \"ready_data_flg\" assigned a value but never read" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1580406088070 "|tpcurrent|AD7760:u_AD7760"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 AD7760.v(76) " "Verilog HDL assignment warning at AD7760.v(76): truncated value with size 2 to match size of target (1)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580406088070 "|tpcurrent|AD7760:u_AD7760"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "AD7760.v(144) " "Verilog HDL Case Statement warning at AD7760.v(144): case item expression covers a value already covered by a previous case item" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 144 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "AD7760.v(236) " "Verilog HDL Case Statement warning at AD7760.v(236): case item expression covers a value already covered by a previous case item" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 236 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_rest_n AD7760.v(228) " "Verilog HDL Always Construct warning at AD7760.v(228): inferring latch(es) for variable \"o_rest_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cs_n AD7760.v(228) " "Verilog HDL Always Construct warning at AD7760.v(228): inferring latch(es) for variable \"cs_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_n_w AD7760.v(228) " "Verilog HDL Always Construct warning at AD7760.v(228): inferring latch(es) for variable \"r_n_w\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adcdata AD7760.v(228) " "Verilog HDL Always Construct warning at AD7760.v(228): inferring latch(es) for variable \"adcdata\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wrreq AD7760.v(228) " "Verilog HDL Always Construct warning at AD7760.v(228): inferring latch(es) for variable \"wrreq\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrreq AD7760.v(228) " "Inferred latch for \"wrreq\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[0\] AD7760.v(228) " "Inferred latch for \"adcdata\[0\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[1\] AD7760.v(228) " "Inferred latch for \"adcdata\[1\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[2\] AD7760.v(228) " "Inferred latch for \"adcdata\[2\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[3\] AD7760.v(228) " "Inferred latch for \"adcdata\[3\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[4\] AD7760.v(228) " "Inferred latch for \"adcdata\[4\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[5\] AD7760.v(228) " "Inferred latch for \"adcdata\[5\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[6\] AD7760.v(228) " "Inferred latch for \"adcdata\[6\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[7\] AD7760.v(228) " "Inferred latch for \"adcdata\[7\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[8\] AD7760.v(228) " "Inferred latch for \"adcdata\[8\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[9\] AD7760.v(228) " "Inferred latch for \"adcdata\[9\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[10\] AD7760.v(228) " "Inferred latch for \"adcdata\[10\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[11\] AD7760.v(228) " "Inferred latch for \"adcdata\[11\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[12\] AD7760.v(228) " "Inferred latch for \"adcdata\[12\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088075 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[13\] AD7760.v(228) " "Inferred latch for \"adcdata\[13\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088080 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[14\] AD7760.v(228) " "Inferred latch for \"adcdata\[14\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088080 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[15\] AD7760.v(228) " "Inferred latch for \"adcdata\[15\]\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088080 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_n_w AD7760.v(228) " "Inferred latch for \"r_n_w\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088080 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs_n AD7760.v(228) " "Inferred latch for \"cs_n\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088080 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rest_n AD7760.v(228) " "Inferred latch for \"o_rest_n\" at AD7760.v(228)" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580406088080 "|tpcurrent|AD7760:u_AD7760"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_ht31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_ht31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_ht31 " "Found entity 1: sld_ela_trigger_flow_sel_ht31" {  } { { "db/sld_ela_trigger_flow_sel_ht31.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/sld_ela_trigger_flow_sel_ht31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406089164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406089164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c " "Found entity 1: sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c" {  } { { "db/sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/sld_reserved_tpcurrent_auto_signaltap_0_flow_mgr_c90c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406089189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406089189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a124 " "Found entity 1: altsyncram_a124" {  } { { "db/altsyncram_a124.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/altsyncram_a124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406089453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406089453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406089645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406089645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406089746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406089746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/cntr_jgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406089892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406089892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406089967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406089967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406090082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406090082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406090197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406090197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406090302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406090302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580406090377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580406090377 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580406090473 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "drdy_n " "Bidir \"drdy_n\" has no driver" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1580406092545 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1580406092545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AD7760:u_AD7760\|cs_n " "Latch AD7760:u_AD7760\|cs_n has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AD7760:u_AD7760\|current_sta.WRITECONTROL1_ADR " "Ports D and ENA on the latch are fed by the same signal AD7760:u_AD7760\|current_sta.WRITECONTROL1_ADR" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580406092550 ""}  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580406092550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AD7760:u_AD7760\|adcdata\[0\] " "Latch AD7760:u_AD7760\|adcdata\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AD7760:u_AD7760\|current_sta.WRITECONTROL1_ADR " "Ports D and ENA on the latch are fed by the same signal AD7760:u_AD7760\|current_sta.WRITECONTROL1_ADR" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580406092550 ""}  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580406092550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AD7760:u_AD7760\|adcdata\[1\] " "Latch AD7760:u_AD7760\|adcdata\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AD7760:u_AD7760\|current_sta.WRITECONTROL2_ADR " "Ports D and ENA on the latch are fed by the same signal AD7760:u_AD7760\|current_sta.WRITECONTROL2_ADR" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580406092550 ""}  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580406092550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AD7760:u_AD7760\|adcdata\[5\] " "Latch AD7760:u_AD7760\|adcdata\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AD7760:u_AD7760\|current_sta.WRITECONTROL2_VAL " "Ports D and ENA on the latch are fed by the same signal AD7760:u_AD7760\|current_sta.WRITECONTROL2_VAL" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580406092550 ""}  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580406092550 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AD7760:u_AD7760\|r_n_w " "Latch AD7760:u_AD7760\|r_n_w has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AD7760:u_AD7760\|current_sta.COLLECT " "Ports D and ENA on the latch are fed by the same signal AD7760:u_AD7760\|current_sta.COLLECT" {  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580406092550 ""}  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580406092550 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[2\] GND " "Pin \"adcdata\[2\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|adcdata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[3\] GND " "Pin \"adcdata\[3\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|adcdata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[4\] GND " "Pin \"adcdata\[4\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|adcdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[6\] GND " "Pin \"adcdata\[6\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|adcdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[7\] GND " "Pin \"adcdata\[7\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|adcdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[8\] GND " "Pin \"adcdata\[8\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|adcdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[9\] GND " "Pin \"adcdata\[9\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|adcdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[10\] GND " "Pin \"adcdata\[10\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|adcdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[11\] GND " "Pin \"adcdata\[11\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|adcdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[12\] GND " "Pin \"adcdata\[12\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|adcdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[13\] GND " "Pin \"adcdata\[13\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|adcdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[14\] GND " "Pin \"adcdata\[14\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|adcdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adcdata\[15\] GND " "Pin \"adcdata\[15\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|adcdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rest_n VCC " "Pin \"rest_n\" is stuck at VCC" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|rest_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_data GND " "Pin \"tx_data\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|tx_data"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[0\] GND " "Pin \"o_fifo\[0\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|o_fifo[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[1\] GND " "Pin \"o_fifo\[1\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|o_fifo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[2\] GND " "Pin \"o_fifo\[2\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|o_fifo[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[3\] GND " "Pin \"o_fifo\[3\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|o_fifo[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[4\] GND " "Pin \"o_fifo\[4\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|o_fifo[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[5\] GND " "Pin \"o_fifo\[5\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|o_fifo[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[6\] GND " "Pin \"o_fifo\[6\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|o_fifo[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[7\] GND " "Pin \"o_fifo\[7\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|o_fifo[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[8\] GND " "Pin \"o_fifo\[8\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|o_fifo[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[9\] GND " "Pin \"o_fifo\[9\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|o_fifo[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[10\] GND " "Pin \"o_fifo\[10\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|o_fifo[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[11\] GND " "Pin \"o_fifo\[11\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|o_fifo[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[12\] GND " "Pin \"o_fifo\[12\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|o_fifo[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[13\] GND " "Pin \"o_fifo\[13\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|o_fifo[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[14\] GND " "Pin \"o_fifo\[14\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|o_fifo[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_fifo\[15\] GND " "Pin \"o_fifo\[15\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|o_fifo[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[0\] GND " "Pin \"dac_data\[0\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|dac_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[1\] GND " "Pin \"dac_data\[1\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|dac_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[2\] GND " "Pin \"dac_data\[2\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|dac_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[3\] GND " "Pin \"dac_data\[3\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|dac_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[4\] GND " "Pin \"dac_data\[4\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|dac_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[5\] GND " "Pin \"dac_data\[5\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|dac_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[6\] GND " "Pin \"dac_data\[6\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|dac_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[7\] GND " "Pin \"dac_data\[7\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|dac_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[8\] GND " "Pin \"dac_data\[8\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|dac_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[9\] GND " "Pin \"dac_data\[9\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|dac_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[10\] GND " "Pin \"dac_data\[10\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|dac_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[11\] GND " "Pin \"dac_data\[11\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|dac_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[12\] GND " "Pin \"dac_data\[12\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|dac_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data\[13\] GND " "Pin \"dac_data\[13\]\" is stuck at GND" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406092595 "|tpcurrent|dac_data[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1580406092595 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580406092726 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1580406092886 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1580406092941 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1580406092941 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1580406093141 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580406093301 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1580406093648 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1580406093648 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580406093713 "|tpcurrent|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1580406093713 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580406093844 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 57 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 57 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1580406094760 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1580406094790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580406094790 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_clk100_altpll.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/pll_clk100_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk100.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/ipcore/pll_clk100.v" 103 0 0 } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 33 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Quartus II" 0 -1 1580406094907 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_clk100_altpll.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/pll_clk100_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk100.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/ipcore/pll_clk100.v" 103 0 0 } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 33 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1580406094907 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_data " "No output dependent on input pin \"rx_data\"" {  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580406095123 "|tpcurrent|rx_data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1580406095123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1033 " "Implemented 1033 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1580406095123 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1580406095123 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1580406095123 ""} { "Info" "ICUT_CUT_TM_LCELLS" "943 " "Implemented 943 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1580406095123 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1580406095123 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1580406095123 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1580406095123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580406095218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 31 01:41:35 2020 " "Processing ended: Fri Jan 31 01:41:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580406095218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580406095218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580406095218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580406095218 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580406096854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580406096854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 01:41:36 2020 " "Processing started: Fri Jan 31 01:41:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580406096854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1580406096854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tpcurrent -c tpcurrent " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tpcurrent -c tpcurrent" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1580406096854 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1580406096929 ""}
{ "Info" "0" "" "Project  = tpcurrent" {  } {  } 0 0 "Project  = tpcurrent" 0 0 "Fitter" 0 0 1580406096929 ""}
{ "Info" "0" "" "Revision = tpcurrent" {  } {  } 0 0 "Revision = tpcurrent" 0 0 "Fitter" 0 0 1580406096929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1580406097055 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tpcurrent EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"tpcurrent\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1580406097090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580406097140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580406097140 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|pll1\" has been set to clock1" {  } { { "db/pll_clk100_altpll.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/pll_clk100_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1580406097200 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|wire_pll1_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_clk100_altpll.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/pll_clk100_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1580406097210 ""}  } { { "db/pll_clk100_altpll.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/pll_clk100_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1580406097210 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1580406097355 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580406097566 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580406097566 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580406097566 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1580406097566 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1580406097571 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1580406097571 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1580406097571 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1580406097571 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1580406097571 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1580406097576 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 56 " "No exact pin location assignment(s) for 17 pins of 56 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_data " "Pin rx_data not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { rx_data } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 4 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406098081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_data " "Pin tx_data not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { tx_data } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 11 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406098081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_clk " "Pin dac_clk not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_clk } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 13 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406098081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[0\] " "Pin dac_data\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[0] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406098081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[1\] " "Pin dac_data\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[1] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406098081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[2\] " "Pin dac_data\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[2] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406098081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[3\] " "Pin dac_data\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[3] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406098081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[4\] " "Pin dac_data\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[4] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406098081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[5\] " "Pin dac_data\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[5] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406098081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[6\] " "Pin dac_data\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[6] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406098081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[7\] " "Pin dac_data\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[7] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406098081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[8\] " "Pin dac_data\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[8] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406098081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[9\] " "Pin dac_data\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[9] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406098081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[10\] " "Pin dac_data\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[10] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406098081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[11\] " "Pin dac_data\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[11] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406098081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[12\] " "Pin dac_data\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[12] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406098081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_data\[13\] " "Pin dac_data\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { dac_data[13] } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580406098081 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1580406098081 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1580406098451 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1580406098451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1580406098451 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1580406098451 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1580406098451 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tpcurrent.sdc " "Synopsys Design Constraints File file not found: 'tpcurrent.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1580406098461 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk50 " "Node: sys_clk50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1580406098461 "|tpcurrent|sys_clk50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7760:u_AD7760\|current_sta.COLLECT " "Node: AD7760:u_AD7760\|current_sta.COLLECT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1580406098461 "|tpcurrent|AD7760:u_AD7760|current_sta.COLLECT"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk10\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk10\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1580406098471 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1580406098471 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1580406098471 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1580406098471 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1580406098471 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1580406098471 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1580406098471 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1580406098471 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1580406098471 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1580406098471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_clk100:u_pll_clk10\|altpll:altpll_component\|pll_clk100_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580406098547 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580406098547 ""}  } { { "db/pll_clk100_altpll.v" "" { Text "E:/FPGAProgramm/tpcurrent/par/db/pll_clk100_altpll.v" 80 -1 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk100:u_pll_clk10|altpll:altpll_component|pll_clk100_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580406098547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580406098547 ""}  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 2 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 2801 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580406098547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580406098547 ""}  } { { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580406098547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AD7760:u_AD7760\|WideOr17  " "Automatically promoted node AD7760:u_AD7760\|WideOr17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580406098547 ""}  } { { "../rtl/AD7760.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/AD7760.v" 228 -1 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD7760:u_AD7760|WideOr17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580406098547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rsn_t~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rsn_t~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580406098547 ""}  } { { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 3 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rsn_t~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 2800 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580406098547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580406098547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 1880 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580406098547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 803 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580406098547 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1580406098547 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 1358 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580406098547 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1580406099088 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580406099088 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580406099088 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580406099093 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580406099098 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1580406099103 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1580406099103 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1580406099108 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1580406099158 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1580406099163 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1580406099163 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 1 15 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 1 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1580406099173 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1580406099173 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1580406099173 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 9 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580406099173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580406099173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 25 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580406099173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580406099173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 1 24 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580406099173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580406099173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 13 13 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580406099173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 16 10 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580406099173 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1580406099173 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1580406099173 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580406099337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1580406100138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580406100423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1580406100438 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1580406101291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580406101291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1580406101882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1580406102820 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1580406102820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580406102981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1580406102983 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1580406102983 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1580406102983 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1580406103024 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580406103108 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580406103398 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580406103477 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580406103867 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580406104482 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "drdy_n a permanently disabled " "Pin drdy_n has a permanently disabled output enable" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { drdy_n } } } { "d:/altera/13.1standard/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1standard/quartus/bin64/Assignment Editor.qase" 1 { { 0 "drdy_n" } } } } { "../rtl/tpcurrent.v" "" { Text "E:/FPGAProgramm/tpcurrent/rtl/tpcurrent.v" 5 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drdy_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/tpcurrent/par/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1580406105145 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1580406105145 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGAProgramm/tpcurrent/par/output_files/tpcurrent.fit.smsg " "Generated suppressed messages file E:/FPGAProgramm/tpcurrent/par/output_files/tpcurrent.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1580406105353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5753 " "Peak virtual memory: 5753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580406106210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 31 01:41:46 2020 " "Processing ended: Fri Jan 31 01:41:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580406106210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580406106210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580406106210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1580406106210 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1580406107648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580406107648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 01:41:47 2020 " "Processing started: Fri Jan 31 01:41:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580406107648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1580406107648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tpcurrent -c tpcurrent " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tpcurrent -c tpcurrent" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1580406107649 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1580406108469 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1580406108498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580406108878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 31 01:41:48 2020 " "Processing ended: Fri Jan 31 01:41:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580406108878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580406108878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580406108878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1580406108878 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1580406109520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1580406110535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580406110536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 01:41:50 2020 " "Processing started: Fri Jan 31 01:41:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580406110536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580406110536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tpcurrent -c tpcurrent " "Command: quartus_sta tpcurrent -c tpcurrent" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580406110537 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1580406110621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1580406110819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1580406110867 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1580406110867 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1580406111126 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111239 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111239 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1580406111239 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1580406111239 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tpcurrent.sdc " "Synopsys Design Constraints File file not found: 'tpcurrent.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1580406111247 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk50 " "Node: sys_clk50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1580406111250 "|tpcurrent|sys_clk50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7760:u_AD7760\|current_sta.COLLECT " "Node: AD7760:u_AD7760\|current_sta.COLLECT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1580406111250 "|tpcurrent|AD7760:u_AD7760|current_sta.COLLECT"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk10\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk10\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111354 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111354 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1580406111354 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1580406111354 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1580406111354 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1580406111356 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1580406111368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.838 " "Worst-case setup slack is 42.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.838               0.000 altera_reserved_tck  " "   42.838               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580406111414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580406111430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.482 " "Worst-case recovery slack is 48.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.482               0.000 altera_reserved_tck  " "   48.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580406111441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.130 " "Worst-case removal slack is 1.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.130               0.000 altera_reserved_tck  " "    1.130               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580406111454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.446 " "Worst-case minimum pulse width slack is 49.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.446               0.000 altera_reserved_tck  " "   49.446               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406111466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580406111466 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1580406111611 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1580406111641 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1580406112097 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk50 " "Node: sys_clk50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1580406112267 "|tpcurrent|sys_clk50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7760:u_AD7760\|current_sta.COLLECT " "Node: AD7760:u_AD7760\|current_sta.COLLECT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1580406112267 "|tpcurrent|AD7760:u_AD7760|current_sta.COLLECT"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk10\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk10\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112271 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112271 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1580406112271 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1580406112271 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1580406112271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.320 " "Worst-case setup slack is 43.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.320               0.000 altera_reserved_tck  " "   43.320               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580406112306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580406112320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.787 " "Worst-case recovery slack is 48.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.787               0.000 altera_reserved_tck  " "   48.787               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580406112332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.034 " "Worst-case removal slack is 1.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.034               0.000 altera_reserved_tck  " "    1.034               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580406112345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.301 " "Worst-case minimum pulse width slack is 49.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.301               0.000 altera_reserved_tck  " "   49.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580406112357 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1580406112499 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk50 " "Node: sys_clk50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1580406112782 "|tpcurrent|sys_clk50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD7760:u_AD7760\|current_sta.COLLECT " "Node: AD7760:u_AD7760\|current_sta.COLLECT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1580406112782 "|tpcurrent|AD7760:u_AD7760|current_sta.COLLECT"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk10\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk10\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112785 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112785 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1580406112786 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1580406112786 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1580406112786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.045 " "Worst-case setup slack is 47.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.045               0.000 altera_reserved_tck  " "   47.045               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580406112805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580406112820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.523 " "Worst-case recovery slack is 49.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.523               0.000 altera_reserved_tck  " "   49.523               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580406112837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 altera_reserved_tck  " "    0.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580406112852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.448 " "Worst-case minimum pulse width slack is 49.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.448               0.000 altera_reserved_tck  " "   49.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580406112864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580406112864 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1580406113565 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1580406113565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580406113787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 31 01:41:53 2020 " "Processing ended: Fri Jan 31 01:41:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580406113787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580406113787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580406113787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580406113787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580406115341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580406115341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 01:41:55 2020 " "Processing started: Fri Jan 31 01:41:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580406115341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580406115341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tpcurrent -c tpcurrent " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tpcurrent -c tpcurrent" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580406115341 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tpcurrent_8_1200mv_85c_slow.vo E:/FPGAProgramm/tpcurrent/sim/ simulation " "Generated file tpcurrent_8_1200mv_85c_slow.vo in folder \"E:/FPGAProgramm/tpcurrent/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580406116189 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tpcurrent_8_1200mv_0c_slow.vo E:/FPGAProgramm/tpcurrent/sim/ simulation " "Generated file tpcurrent_8_1200mv_0c_slow.vo in folder \"E:/FPGAProgramm/tpcurrent/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580406116496 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tpcurrent_min_1200mv_0c_fast.vo E:/FPGAProgramm/tpcurrent/sim/ simulation " "Generated file tpcurrent_min_1200mv_0c_fast.vo in folder \"E:/FPGAProgramm/tpcurrent/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580406116783 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tpcurrent.vo E:/FPGAProgramm/tpcurrent/sim/ simulation " "Generated file tpcurrent.vo in folder \"E:/FPGAProgramm/tpcurrent/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580406117084 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tpcurrent_8_1200mv_85c_v_slow.sdo E:/FPGAProgramm/tpcurrent/sim/ simulation " "Generated file tpcurrent_8_1200mv_85c_v_slow.sdo in folder \"E:/FPGAProgramm/tpcurrent/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580406117475 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tpcurrent_8_1200mv_0c_v_slow.sdo E:/FPGAProgramm/tpcurrent/sim/ simulation " "Generated file tpcurrent_8_1200mv_0c_v_slow.sdo in folder \"E:/FPGAProgramm/tpcurrent/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580406117868 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tpcurrent_min_1200mv_0c_v_fast.sdo E:/FPGAProgramm/tpcurrent/sim/ simulation " "Generated file tpcurrent_min_1200mv_0c_v_fast.sdo in folder \"E:/FPGAProgramm/tpcurrent/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580406118263 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tpcurrent_v.sdo E:/FPGAProgramm/tpcurrent/sim/ simulation " "Generated file tpcurrent_v.sdo in folder \"E:/FPGAProgramm/tpcurrent/sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580406118671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580406118880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 31 01:41:58 2020 " "Processing ended: Fri Jan 31 01:41:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580406118880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580406118880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580406118880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580406118880 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 118 s " "Quartus II Full Compilation was successful. 0 errors, 118 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580406119534 ""}
