verilog work "svn_seg_decoder.v"
verilog work "divideby100.v"
verilog work "counter_0to9.v"
verilog work "counter_0to5.v"
verilog work "dsp_drvr.v"
verilog work "ctr_blk.v"
verilog work "sw_core.v"
verilog work "tb_sw_core.v"
verilog work "/data/fhiggins/xilinx_se/ISE_DS/ISE//verilog/src/glbl.v"
