<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.07.22.18:42:12"
 outputDirectory="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE6E22C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="rst_n" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="rst_n_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="ssram_0_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="ssram_0_external_interface_ssram_be_n"
       direction="output"
       role="ssram_be_n"
       width="4" />
   <port
       name="ssram_0_external_interface_ssram_we_n"
       direction="output"
       role="ssram_we_n"
       width="1" />
   <port
       name="ssram_0_external_interface_fs_dq"
       direction="bidir"
       role="fs_dq"
       width="32" />
   <port
       name="ssram_0_external_interface_ssram_adsc_n"
       direction="output"
       role="ssram_adsc_n"
       width="1" />
   <port
       name="ssram_0_external_interface_ssram_oe_n"
       direction="output"
       role="ssram_oe_n"
       width="1" />
   <port
       name="ssram_0_external_interface_fs_addr"
       direction="output"
       role="fs_addr"
       width="20" />
   <port
       name="ssram_0_external_interface_ssram_cs_n"
       direction="output"
       role="ssram_cs_n"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="platform:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1690040531,AUTO_UNIQUE_ID=(clock_source:22.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=DEASSERT)(riscv_core:1.0:)(altera_up_avalon_ssram:18.0:AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,board=DE2i-150,pixel_buffer=false(clock_source:22.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_tristate_conduit_bridge:22.1:INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tri_state_bridge_ssram_pinSharer.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;fs_addr&quot; width=&quot;20&quot; type=&quot;Output&quot; output_name=&quot;fs_addr&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_be_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;ssram_be_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_oe_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_oe_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_adsc_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_adsc_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_we_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_we_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;fs_dq&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;fs_dq&quot; output_enable_name=&quot;fs_dq_outen&quot; input_name=&quot;fs_dq_in&quot; /&gt;&lt;pin role=&quot;ssram_cs_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_cs_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;)(altera_generic_tristate_controller:22.1:ACTIVE_LOW_BEGINTRANSFER=1,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=1,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,CHIPSELECT_THROUGH_READLATENCY=1,CLOCK_RATE=0,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isMemoryDevice,INTERFACE_ASSIGNMENT_VALUES=1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SSRAM_DATA_WIDTH,embeddedsw.CMacro.SSRAM_READ_LATENCY,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,MODULE_ASSIGNMENT_VALUES=2,4194304,32,2,32,1,1,SIM_DIR,TCM_ADDRESS_W=20,TCM_BYTEENABLE_W=4,TCM_DATA_HOLD=3,TCM_DATA_W=32,TCM_MAX_PENDING_READ_TRANSACTIONS=5,TCM_READLATENCY=3,TCM_READ_WAIT=3,TCM_SETUP_WAIT=3,TCM_SYMBOLS_PER_WORD=4,TCM_TIMING_UNITS=1,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=3,USE_ADDRESS=1,USE_BEGINTRANSFER=1,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_controller_translator:22.1:CLOCK_RATE=0,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=5,READLATENCY=3,READLATENCY_CYCLES=3,TIMING_UNITS=1,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=2,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_DATA_W=32,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=20,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=3,AV_DATA_HOLD_CYCLES=3,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=5,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=3,AV_READ_WAIT=3,AV_READ_WAIT_CYCLES=3,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=3,AV_SETUP_WAIT_CYCLES=3,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=3,AV_WRITE_WAIT_CYCLES=3,CHIPSELECT_THROUGH_READLATENCY=1,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_tristate_controller_aggregator:22.1:ACTIVE_LOW_BEGINTRANSFER=1,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=1,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AV_ADDRESS_W=20,AV_BYTEENABLE_W=4,AV_DATA_W=32,AV_HOLD_TIME=3,AV_READ_LATENCY=3,AV_READ_WAIT=3,AV_SETUP_WAIT=3,AV_TIMING_UNITS=1,AV_WRITE_WAIT=3,USE_ADDRESS=1,USE_BEGINTRANSFER=1,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false))(altera_tristate_conduit_pin_sharer:22.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=0,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;ssram_tri_state_controller.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;20&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,REALTIME_SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_dq,ssram_cs_n,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_dq,ssram_cs_n,SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=20,4,1,1,1,32,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_conduit_pin_sharer_core:22.1:HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../ssram_tri_state_controller.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;20&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,REALTIME_SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_dq,ssram_cs_n,REALTIME_SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=20,4,1,1,1,32,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_dq,ssram_cs_n,SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=20,4,1,1,1,32,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out)(altera_merlin_std_arbitrator:22.1:AUTO_CLK_CLOCK_RATE=0,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0)(clock:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:))(clock:22.1:)(clock:22.1:)(clock:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(tristate_conduit:22.1:)(tristate_conduit:22.1:))(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:22.1:)(clock:22.1:)(reset:22.1:)(reset:22.1:)"
   instancePathKey="platform"
   kind="platform"
   version="1.0"
   name="platform">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1690040531" />
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/platform.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/riscv_core.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/instr_defs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/param_defs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0.v"
       type="VERILOG" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0_ssram_tri_state_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0_ssram_tri_state_controller.v"
       type="VERILOG" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer.v"
       type="VERILOG" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_pin_sharer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_axi_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_axi_master_ni.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/platform.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/tools/riscv_core_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/university_program/memory/altera_up_avalon_ssram/altera_up_avalon_ssram_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_conduit_pin_sharer/altera_tristate_conduit_pin_sharer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="platform">queue size: 0 starting:platform "platform"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master riscv_core_0.altera_axi4_master_1 and slave ssram_0.avalon_ssram_slave because the master is of type axi4 and the slave is of type avalon.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces riscv_core_0.altera_axi4_master_1 and riscv_core_0_altera_axi4_master_1_translator.s0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ssram_0_avalon_ssram_slave_translator.avalon_anti_slave_0 and ssram_0.avalon_ssram_slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>10</b> modules, <b>36</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>13</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>14</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>19</b> modules, <b>58</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>21</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>24</b> modules, <b>87</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>9</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>4</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="platform"><![CDATA["<b>platform</b>" reuses <b>riscv_core</b> "<b>submodules/riscv_core</b>"]]></message>
   <message level="Debug" culprit="platform"><![CDATA["<b>platform</b>" reuses <b>altera_up_avalon_ssram</b> "<b>submodules/platform_ssram_0</b>"]]></message>
   <message level="Debug" culprit="platform"><![CDATA["<b>platform</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/platform_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 2 starting:riscv_core "submodules/riscv_core"</message>
   <message level="Info" culprit="riscv_core_0"><![CDATA["<b>platform</b>" instantiated <b>riscv_core</b> "<b>riscv_core_0</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 1 starting:altera_up_avalon_ssram "submodules/platform_ssram_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug" culprit="ssram_0"><![CDATA["<b>ssram_0</b>" reuses <b>altera_tristate_conduit_bridge</b> "<b>submodules/platform_ssram_0_ssram_tri_state_bridge</b>"]]></message>
   <message level="Debug" culprit="ssram_0"><![CDATA["<b>ssram_0</b>" reuses <b>altera_generic_tristate_controller</b> "<b>submodules/platform_ssram_0_ssram_tri_state_controller</b>"]]></message>
   <message level="Debug" culprit="ssram_0"><![CDATA["<b>ssram_0</b>" reuses <b>altera_tristate_conduit_pin_sharer</b> "<b>submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer</b>"]]></message>
   <message level="Debug" culprit="ssram_0"><![CDATA["<b>ssram_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="ssram_0"><![CDATA["<b>platform</b>" instantiated <b>altera_up_avalon_ssram</b> "<b>ssram_0</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 22 starting:altera_tristate_conduit_bridge "submodules/platform_ssram_0_ssram_tri_state_bridge"</message>
   <message level="Info" culprit="ssram_tri_state_bridge"><![CDATA["<b>ssram_0</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>ssram_tri_state_bridge</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 21 starting:altera_generic_tristate_controller "submodules/platform_ssram_0_ssram_tri_state_controller"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ssram_tri_state_controller"><![CDATA["<b>ssram_tri_state_controller</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="ssram_tri_state_controller"><![CDATA["<b>ssram_tri_state_controller</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="ssram_tri_state_controller"><![CDATA["<b>ssram_tri_state_controller</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="ssram_tri_state_controller"><![CDATA["<b>ssram_0</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>ssram_tri_state_controller</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 5 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>ssram_tri_state_controller</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 22 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ssram_0_avalon_ssram_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ssram_0_avalon_ssram_slave_translator</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 3 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>ssram_tri_state_controller</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 23 starting:altera_tristate_conduit_pin_sharer "submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="tri_state_bridge_ssram_pinSharer"><![CDATA["<b>tri_state_bridge_ssram_pinSharer</b>" reuses <b>altera_tristate_conduit_pin_sharer_core</b> "<b>submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_pin_sharer</b>"]]></message>
   <message level="Debug" culprit="tri_state_bridge_ssram_pinSharer"><![CDATA["<b>tri_state_bridge_ssram_pinSharer</b>" reuses <b>altera_merlin_std_arbitrator</b> "<b>submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_arbiter</b>"]]></message>
   <message level="Info" culprit="tri_state_bridge_ssram_pinSharer"><![CDATA["<b>ssram_0</b>" instantiated <b>altera_tristate_conduit_pin_sharer</b> "<b>tri_state_bridge_ssram_pinSharer</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 2 starting:altera_tristate_conduit_pin_sharer_core "submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tri_state_bridge_ssram_pinSharer</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 1 starting:altera_merlin_std_arbitrator "submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tri_state_bridge_ssram_pinSharer</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 24 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>ssram_0</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 4 starting:altera_mm_interconnect "submodules/platform_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>21</b> modules, <b>60</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>60</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>60</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.009s/0.012s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>22</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_axi_translator</b> "<b>submodules/altera_merlin_axi_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_axi_master_ni</b> "<b>submodules/altera_merlin_axi_master_ni</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/platform_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/platform_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/platform_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/platform_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/platform_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/platform_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/platform_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/platform_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/platform_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/platform_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>platform</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 23 starting:altera_merlin_axi_translator "submodules/altera_merlin_axi_translator"</message>
   <message level="Info" culprit="riscv_core_0_altera_axi4_master_1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_translator</b> "<b>riscv_core_0_altera_axi4_master_1_translator</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 22 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ssram_0_avalon_ssram_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ssram_0_avalon_ssram_slave_translator</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 21 starting:altera_merlin_axi_master_ni "submodules/altera_merlin_axi_master_ni"</message>
   <message level="Info" culprit="riscv_core_0_altera_axi4_master_1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_master_ni</b> "<b>riscv_core_0_altera_axi4_master_1_agent</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 20 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ssram_0_avalon_ssram_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ssram_0_avalon_ssram_slave_agent</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 19 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ssram_0_avalon_ssram_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ssram_0_avalon_ssram_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 17 starting:altera_merlin_router "submodules/platform_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 15 starting:altera_merlin_router "submodules/platform_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 14 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="ssram_0_avalon_ssram_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>ssram_0_avalon_ssram_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Debug" culprit="platform">queue size: 13 starting:altera_merlin_demultiplexer "submodules/platform_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 11 starting:altera_merlin_multiplexer "submodules/platform_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 10 starting:altera_merlin_demultiplexer "submodules/platform_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 9 starting:altera_merlin_multiplexer "submodules/platform_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="platform">queue size: 7 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="ssram_0_avalon_ssram_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>ssram_0_avalon_ssram_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="platform">queue size: 5 starting:altera_avalon_st_adapter "submodules/platform_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 0 starting:error_adapter "submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="riscv_core:1.0:"
   instancePathKey="platform:.:riscv_core_0"
   kind="riscv_core"
   version="1.0"
   name="riscv_core">
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/riscv_core.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/instr_defs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/param_defs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/tools/riscv_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="platform" as="riscv_core_0" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 2 starting:riscv_core "submodules/riscv_core"</message>
   <message level="Info" culprit="riscv_core_0"><![CDATA["<b>platform</b>" instantiated <b>riscv_core</b> "<b>riscv_core_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_ssram:18.0:AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,board=DE2i-150,pixel_buffer=false(clock_source:22.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_tristate_conduit_bridge:22.1:INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tri_state_bridge_ssram_pinSharer.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;fs_addr&quot; width=&quot;20&quot; type=&quot;Output&quot; output_name=&quot;fs_addr&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_be_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;ssram_be_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_oe_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_oe_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_adsc_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_adsc_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_we_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_we_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;fs_dq&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;fs_dq&quot; output_enable_name=&quot;fs_dq_outen&quot; input_name=&quot;fs_dq_in&quot; /&gt;&lt;pin role=&quot;ssram_cs_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_cs_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;)(altera_generic_tristate_controller:22.1:ACTIVE_LOW_BEGINTRANSFER=1,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=1,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,CHIPSELECT_THROUGH_READLATENCY=1,CLOCK_RATE=0,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isMemoryDevice,INTERFACE_ASSIGNMENT_VALUES=1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SSRAM_DATA_WIDTH,embeddedsw.CMacro.SSRAM_READ_LATENCY,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,MODULE_ASSIGNMENT_VALUES=2,4194304,32,2,32,1,1,SIM_DIR,TCM_ADDRESS_W=20,TCM_BYTEENABLE_W=4,TCM_DATA_HOLD=3,TCM_DATA_W=32,TCM_MAX_PENDING_READ_TRANSACTIONS=5,TCM_READLATENCY=3,TCM_READ_WAIT=3,TCM_SETUP_WAIT=3,TCM_SYMBOLS_PER_WORD=4,TCM_TIMING_UNITS=1,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=3,USE_ADDRESS=1,USE_BEGINTRANSFER=1,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_controller_translator:22.1:CLOCK_RATE=0,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=5,READLATENCY=3,READLATENCY_CYCLES=3,TIMING_UNITS=1,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=2,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_DATA_W=32,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=20,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=3,AV_DATA_HOLD_CYCLES=3,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=5,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=3,AV_READ_WAIT=3,AV_READ_WAIT_CYCLES=3,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=3,AV_SETUP_WAIT_CYCLES=3,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=3,AV_WRITE_WAIT_CYCLES=3,CHIPSELECT_THROUGH_READLATENCY=1,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_tristate_controller_aggregator:22.1:ACTIVE_LOW_BEGINTRANSFER=1,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=1,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AV_ADDRESS_W=20,AV_BYTEENABLE_W=4,AV_DATA_W=32,AV_HOLD_TIME=3,AV_READ_LATENCY=3,AV_READ_WAIT=3,AV_SETUP_WAIT=3,AV_TIMING_UNITS=1,AV_WRITE_WAIT=3,USE_ADDRESS=1,USE_BEGINTRANSFER=1,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false))(altera_tristate_conduit_pin_sharer:22.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=0,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;ssram_tri_state_controller.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;20&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,REALTIME_SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_dq,ssram_cs_n,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_dq,ssram_cs_n,SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=20,4,1,1,1,32,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_conduit_pin_sharer_core:22.1:HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../ssram_tri_state_controller.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;20&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,REALTIME_SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_dq,ssram_cs_n,REALTIME_SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=20,4,1,1,1,32,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_dq,ssram_cs_n,SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=20,4,1,1,1,32,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out)(altera_merlin_std_arbitrator:22.1:AUTO_CLK_CLOCK_RATE=0,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0)(clock:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:))(clock:22.1:)(clock:22.1:)(clock:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(tristate_conduit:22.1:)(tristate_conduit:22.1:)"
   instancePathKey="platform:.:ssram_0"
   kind="altera_up_avalon_ssram"
   version="18.0"
   name="platform_ssram_0">
  <parameter name="pixel_buffer" value="false" />
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="board" value="DE2i-150" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0_ssram_tri_state_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0_ssram_tri_state_controller.v"
       type="VERILOG" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer.v"
       type="VERILOG" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_pin_sharer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/university_program/memory/altera_up_avalon_ssram/altera_up_avalon_ssram_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_conduit_pin_sharer/altera_tristate_conduit_pin_sharer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="platform" as="ssram_0" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 1 starting:altera_up_avalon_ssram "submodules/platform_ssram_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug" culprit="ssram_0"><![CDATA["<b>ssram_0</b>" reuses <b>altera_tristate_conduit_bridge</b> "<b>submodules/platform_ssram_0_ssram_tri_state_bridge</b>"]]></message>
   <message level="Debug" culprit="ssram_0"><![CDATA["<b>ssram_0</b>" reuses <b>altera_generic_tristate_controller</b> "<b>submodules/platform_ssram_0_ssram_tri_state_controller</b>"]]></message>
   <message level="Debug" culprit="ssram_0"><![CDATA["<b>ssram_0</b>" reuses <b>altera_tristate_conduit_pin_sharer</b> "<b>submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer</b>"]]></message>
   <message level="Debug" culprit="ssram_0"><![CDATA["<b>ssram_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="ssram_0"><![CDATA["<b>platform</b>" instantiated <b>altera_up_avalon_ssram</b> "<b>ssram_0</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 22 starting:altera_tristate_conduit_bridge "submodules/platform_ssram_0_ssram_tri_state_bridge"</message>
   <message level="Info" culprit="ssram_tri_state_bridge"><![CDATA["<b>ssram_0</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>ssram_tri_state_bridge</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 21 starting:altera_generic_tristate_controller "submodules/platform_ssram_0_ssram_tri_state_controller"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ssram_tri_state_controller"><![CDATA["<b>ssram_tri_state_controller</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="ssram_tri_state_controller"><![CDATA["<b>ssram_tri_state_controller</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="ssram_tri_state_controller"><![CDATA["<b>ssram_tri_state_controller</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="ssram_tri_state_controller"><![CDATA["<b>ssram_0</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>ssram_tri_state_controller</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 5 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>ssram_tri_state_controller</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 22 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ssram_0_avalon_ssram_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ssram_0_avalon_ssram_slave_translator</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 3 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>ssram_tri_state_controller</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 23 starting:altera_tristate_conduit_pin_sharer "submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="tri_state_bridge_ssram_pinSharer"><![CDATA["<b>tri_state_bridge_ssram_pinSharer</b>" reuses <b>altera_tristate_conduit_pin_sharer_core</b> "<b>submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_pin_sharer</b>"]]></message>
   <message level="Debug" culprit="tri_state_bridge_ssram_pinSharer"><![CDATA["<b>tri_state_bridge_ssram_pinSharer</b>" reuses <b>altera_merlin_std_arbitrator</b> "<b>submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_arbiter</b>"]]></message>
   <message level="Info" culprit="tri_state_bridge_ssram_pinSharer"><![CDATA["<b>ssram_0</b>" instantiated <b>altera_tristate_conduit_pin_sharer</b> "<b>tri_state_bridge_ssram_pinSharer</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 2 starting:altera_tristate_conduit_pin_sharer_core "submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tri_state_bridge_ssram_pinSharer</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 1 starting:altera_merlin_std_arbitrator "submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tri_state_bridge_ssram_pinSharer</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 24 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>ssram_0</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:22.1:AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {riscv_core_0_altera_axi4_master_1_translator} {altera_merlin_axi_translator};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_AWID} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_BID} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_ARID} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_RID} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {M0_ID_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {DATA_WIDTH} {64};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {S0_ID_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {M0_ADDR_WIDTH} {32};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {S0_ADDR_WIDTH} {32};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {COMBINED_ISSUING_CAPABILITY} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {READ_DATA_REORDERING_DEPTH} {1};add_instance {ssram_0_avalon_ssram_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_READ} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_LOCK} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {5};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {riscv_core_0_altera_axi4_master_1_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {ID_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {RDATA_WIDTH} {64};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {WDATA_WIDTH} {64};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BEGIN_BURST} {137};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_CACHE_H} {151};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_CACHE_L} {148};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_ADDR_SIDEBAND_H} {135};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_ADDR_SIDEBAND_L} {135};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_PROTECTION_H} {147};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_PROTECTION_L} {145};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BURST_SIZE_H} {132};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BURST_SIZE_L} {130};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BURST_TYPE_H} {134};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BURST_TYPE_L} {133};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_RESPONSE_STATUS_L} {152};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_RESPONSE_STATUS_H} {153};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BURSTWRAP_H} {129};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BURSTWRAP_L} {122};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_DATA_H} {63};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_SRC_ID_H} {142};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_SRC_ID_L} {142};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_DEST_ID_H} {143};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_DEST_ID_L} {143};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_THREAD_ID_H} {144};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_THREAD_ID_L} {144};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_QOS_L} {138};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_QOS_H} {141};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_ORI_BURST_SIZE_L} {154};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_ORI_BURST_SIZE_H} {156};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_DATA_SIDEBAND_H} {136};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_DATA_SIDEBAND_L} {136};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {ST_DATA_W} {157};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {ID} {0};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ssram_0_avalon_ssram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {ssram_0_avalon_ssram_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_ORI_BURST_SIZE_H} {120};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_ORI_BURST_SIZE_L} {118};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_RESPONSE_STATUS_H} {117};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_RESPONSE_STATUS_L} {116};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_PROTECTION_H} {111};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_PROTECTION_L} {109};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_BURSTWRAP_L} {86};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_BYTE_CNT_H} {85};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_SRC_ID_L} {106};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_DEST_ID_H} {107};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {ST_DATA_W} {121};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {MAX_BURSTWRAP} {255};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {ID} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {ECC_ENABLE} {0};add_instance {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {122};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {FIFO_DEPTH} {6};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x100000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {147};set_instance_parameter_value {router} {PKT_PROTECTION_L} {145};set_instance_parameter_value {router} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {157};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x100000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {103};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {147};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {145};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_001} {ST_DATA_W} {157};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {111};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {109};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {107};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {121};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {ssram_0_avalon_ssram_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BYTE_CNT_H} {85};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BURST_TYPE_H} {98};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BURST_TYPE_L} {97};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BURSTWRAP_L} {86};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {ST_DATA_W} {121};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {OUT_BURSTWRAP_H} {93};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {157};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {157};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {157};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {157};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {157};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {157};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {ssram_0_avalon_ssram_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {85};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {93};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {86};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {96};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {94};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {117};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {116};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {98};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {97};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {118};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {120};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_ST_DATA_W} {121};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {121};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {132};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {130};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {153};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {152};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {134};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {133};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {154};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {156};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_ST_DATA_W} {157};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {ssram_0_avalon_ssram_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {121};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {129};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {122};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {132};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {130};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {153};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {152};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {134};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {133};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {154};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {156};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_ST_DATA_W} {157};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {85};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {96};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {94};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {117};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {116};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {98};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {97};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {118};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {120};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_ST_DATA_W} {121};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {riscv_core_0_rst_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {riscv_core_0_rst_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {riscv_core_0_rst_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {riscv_core_0_rst_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {riscv_core_0_rst_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ssram_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ssram_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ssram_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ssram_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ssram_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {riscv_core_0_altera_axi4_master_1_translator.m0} {riscv_core_0_altera_axi4_master_1_agent.altera_axi_slave} {avalon};set_connection_parameter_value {riscv_core_0_altera_axi4_master_1_translator.m0/riscv_core_0_altera_axi4_master_1_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {riscv_core_0_altera_axi4_master_1_translator.m0/riscv_core_0_altera_axi4_master_1_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {riscv_core_0_altera_axi4_master_1_translator.m0/riscv_core_0_altera_axi4_master_1_agent.altera_axi_slave} {defaultConnection} {false};add_connection {rsp_mux.src} {riscv_core_0_altera_axi4_master_1_agent.write_rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/riscv_core_0_altera_axi4_master_1_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_001.src} {riscv_core_0_altera_axi4_master_1_agent.read_rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/riscv_core_0_altera_axi4_master_1_agent.read_rp} {qsys_mm.response};add_connection {ssram_0_avalon_ssram_slave_agent.m0} {ssram_0_avalon_ssram_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ssram_0_avalon_ssram_slave_agent.m0/ssram_0_avalon_ssram_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ssram_0_avalon_ssram_slave_agent.m0/ssram_0_avalon_ssram_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ssram_0_avalon_ssram_slave_agent.m0/ssram_0_avalon_ssram_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ssram_0_avalon_ssram_slave_agent.rf_source} {ssram_0_avalon_ssram_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {ssram_0_avalon_ssram_slave_agent_rsp_fifo.out} {ssram_0_avalon_ssram_slave_agent.rf_sink} {avalon_streaming};add_connection {ssram_0_avalon_ssram_slave_agent.rdata_fifo_src} {ssram_0_avalon_ssram_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {ssram_0_avalon_ssram_slave_agent_rdata_fifo.out} {ssram_0_avalon_ssram_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {riscv_core_0_altera_axi4_master_1_agent.write_cp} {router.sink} {avalon_streaming};preview_set_connection_tag {riscv_core_0_altera_axi4_master_1_agent.write_cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {riscv_core_0_altera_axi4_master_1_agent.read_cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {riscv_core_0_altera_axi4_master_1_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {ssram_0_avalon_ssram_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {ssram_0_avalon_ssram_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {ssram_0_avalon_ssram_slave_burst_adapter.source0} {ssram_0_avalon_ssram_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {ssram_0_avalon_ssram_slave_burst_adapter.source0/ssram_0_avalon_ssram_slave_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {router_002.src} {ssram_0_avalon_ssram_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/ssram_0_avalon_ssram_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ssram_0_avalon_ssram_slave_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {ssram_0_avalon_ssram_slave_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {ssram_0_avalon_ssram_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/ssram_0_avalon_ssram_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {ssram_0_avalon_ssram_slave_cmd_width_adapter.src} {ssram_0_avalon_ssram_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {ssram_0_avalon_ssram_slave_cmd_width_adapter.src/ssram_0_avalon_ssram_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {riscv_core_0_altera_axi4_master_1_translator.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {ssram_0_avalon_ssram_slave_translator.reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {riscv_core_0_altera_axi4_master_1_agent.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {ssram_0_avalon_ssram_slave_agent.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {ssram_0_avalon_ssram_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {ssram_0_avalon_ssram_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {ssram_0_avalon_ssram_slave_burst_adapter.cr0_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {ssram_0_avalon_ssram_slave_rsp_width_adapter.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {ssram_0_avalon_ssram_slave_cmd_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {riscv_core_0_altera_axi4_master_1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ssram_0_avalon_ssram_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {riscv_core_0_altera_axi4_master_1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ssram_0_avalon_ssram_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ssram_0_avalon_ssram_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ssram_0_avalon_ssram_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ssram_0_avalon_ssram_slave_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ssram_0_avalon_ssram_slave_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ssram_0_avalon_ssram_slave_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {riscv_core_0_rst_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ssram_0_reset_reset_bridge.clk} {clock};add_interface {riscv_core_0_altera_axi4_master_1} {axi4} {slave};set_interface_property {riscv_core_0_altera_axi4_master_1} {EXPORT_OF} {riscv_core_0_altera_axi4_master_1_translator.s0};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {riscv_core_0_rst_reset_bridge_in_reset} {reset} {slave};set_interface_property {riscv_core_0_rst_reset_bridge_in_reset} {EXPORT_OF} {riscv_core_0_rst_reset_bridge.in_reset};add_interface {ssram_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ssram_0_reset_reset_bridge_in_reset} {EXPORT_OF} {ssram_0_reset_reset_bridge.in_reset};add_interface {ssram_0_avalon_ssram_slave} {avalon} {master};set_interface_property {ssram_0_avalon_ssram_slave} {EXPORT_OF} {ssram_0_avalon_ssram_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.riscv_core_0.altera_axi4_master_1} {0};set_module_assignment {interconnect_id.ssram_0.avalon_ssram_slave} {0};(altera_merlin_axi_translator:22.1:COMBINED_ACCEPTANCE_CAPABILITY=16,COMBINED_ISSUING_CAPABILITY=1,DATA_WIDTH=64,M0_ADDR_WIDTH=32,M0_AXI_VERSION=AXI4,M0_BURST_LENGTH_WIDTH=8,M0_ID_WIDTH=1,M0_LOCK_WIDTH=1,M0_READ_ADDR_USER_WIDTH=1,M0_READ_DATA_USER_WIDTH=1,M0_WRITE_ADDR_USER_WIDTH=1,M0_WRITE_DATA_USER_WIDTH=1,M0_WRITE_RESPONSE_DATA_USER_WIDTH=1,READ_ACCEPTANCE_CAPABILITY=16,READ_DATA_REORDERING_DEPTH=1,READ_ISSUING_CAPABILITY=1,S0_ADDR_WIDTH=32,S0_AXI_VERSION=AXI4,S0_BURST_LENGTH_WIDTH=8,S0_ID_WIDTH=1,S0_LOCK_WIDTH=1,S0_READ_ADDR_USER_WIDTH=1,S0_READ_DATA_USER_WIDTH=1,S0_WRITE_ADDR_USER_WIDTH=1,S0_WRITE_DATA_USER_WIDTH=1,S0_WRITE_RESPONSE_DATA_USER_WIDTH=1,USE_M0_ARCACHE=1,USE_M0_ARLOCK=1,USE_M0_ARPROT=1,USE_M0_ARQOS=1,USE_M0_ARREGION=1,USE_M0_ARUSER=1,USE_M0_AWCACHE=1,USE_M0_AWLOCK=1,USE_M0_AWPROT=1,USE_M0_AWQOS=1,USE_M0_AWREGION=1,USE_M0_AWUSER=1,USE_M0_BRESP=1,USE_M0_BUSER=1,USE_M0_RRESP=1,USE_M0_RUSER=1,USE_M0_WLAST=1,USE_M0_WUSER=1,USE_S0_ARBURST=1,USE_S0_ARCACHE=1,USE_S0_ARID=1,USE_S0_ARLEN=1,USE_S0_ARLOCK=1,USE_S0_ARQOS=1,USE_S0_ARREGION=1,USE_S0_ARSIZE=1,USE_S0_ARUSER=0,USE_S0_AWBURST=1,USE_S0_AWCACHE=1,USE_S0_AWID=1,USE_S0_AWLEN=1,USE_S0_AWLOCK=1,USE_S0_AWQOS=1,USE_S0_AWREGION=1,USE_S0_AWSIZE=1,USE_S0_AWUSER=0,USE_S0_BID=1,USE_S0_BRESP=1,USE_S0_BUSER=0,USE_S0_RID=1,USE_S0_RLAST=1,USE_S0_RRESP=1,USE_S0_RUSER=0,USE_S0_WSTRB=1,USE_S0_WUSER=0,WRITE_ACCEPTANCE_CAPABILITY=16,WRITE_ISSUING_CAPABILITY=1)(altera_merlin_slave_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=20,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=5,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=1,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_axi_master_ni:22.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ssram_0_avalon_ssram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,ADDR_USER_WIDTH=1,ADDR_WIDTH=32,AXI_BURST_LENGTH_WIDTH=8,AXI_LOCK_WIDTH=1,AXI_VERSION=AXI4,DATA_USER_WIDTH=1,ID=0,ID_WIDTH=1,MERLIN_PACKET_FORMAT=ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=135,PKT_ADDR_SIDEBAND_L=135,PKT_BEGIN_BURST=137,PKT_BURSTWRAP_H=129,PKT_BURSTWRAP_L=122,PKT_BURST_SIZE_H=132,PKT_BURST_SIZE_L=130,PKT_BURST_TYPE_H=134,PKT_BURST_TYPE_L=133,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=121,PKT_BYTE_CNT_L=110,PKT_CACHE_H=151,PKT_CACHE_L=148,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=136,PKT_DATA_SIDEBAND_L=136,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_ORI_BURST_SIZE_H=156,PKT_ORI_BURST_SIZE_L=154,PKT_PROTECTION_H=147,PKT_PROTECTION_L=145,PKT_QOS_H=141,PKT_QOS_L=138,PKT_RESPONSE_STATUS_H=153,PKT_RESPONSE_STATUS_L=152,PKT_SRC_ID_H=142,PKT_SRC_ID_L=142,PKT_THREAD_ID_H=144,PKT_THREAD_ID_L=144,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,RDATA_WIDTH=64,READ_ISSUING_CAPABILITY=1,ST_CHANNEL_W=2,ST_DATA_W=157,USE_ADDR_USER=1,WDATA_WIDTH=64,WRITE_ISSUING_CAPABILITY=1)(altera_merlin_slave_agent:22.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=255,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=101,PKT_BURSTWRAP_H=93,PKT_BURSTWRAP_L=86,PKT_BURST_SIZE_H=96,PKT_BURST_SIZE_L=94,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=85,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=107,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=120,PKT_ORI_BURST_SIZE_L=118,PKT_PROTECTION_H=111,PKT_PROTECTION_L=109,PKT_RESPONSE_STATUS_H=117,PKT_RESPONSE_STATUS_L=116,PKT_SRC_ID_H=106,PKT_SRC_ID_L=106,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=121,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=122,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=6,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:22.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x100000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_PROTECTION_H=147,PKT_PROTECTION_L=145,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x100000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=157,TYPE_OF_TRANSACTION=both)(altera_merlin_router:22.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x100000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_PROTECTION_H=147,PKT_PROTECTION_L=145,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x100000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=157,TYPE_OF_TRANSACTION=both)(altera_merlin_router:22.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=-1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=1,DEFAULT_WR_CHANNEL=0,DESTINATION_ID=0,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=107,PKT_DEST_ID_L=107,PKT_PROTECTION_H=111,PKT_PROTECTION_L=109,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=121,TYPE_OF_TRANSACTION=write,read)(altera_merlin_burst_adapter:22.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=0,BURSTWRAP_CONST_VALUE=0,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=1,MERLIN_PACKET_FORMAT=ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=93,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=101,PKT_BURSTWRAP_H=93,PKT_BURSTWRAP_L=86,PKT_BURST_SIZE_H=96,PKT_BURST_SIZE_L=94,PKT_BURST_TYPE_H=98,PKT_BURST_TYPE_L=97,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=85,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=2,ST_DATA_W=121)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=157,VALID_WIDTH=1)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=157,VALID_WIDTH=1)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=157,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=157,VALID_WIDTH=1)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=157,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=157,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:22.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=0,ENABLE_ADDRESS_ALIGNMENT=1,IN_MERLIN_PACKET_FORMAT=ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=93,IN_PKT_BURSTWRAP_L=86,IN_PKT_BURST_SIZE_H=96,IN_PKT_BURST_SIZE_L=94,IN_PKT_BURST_TYPE_H=98,IN_PKT_BURST_TYPE_L=97,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=85,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=120,IN_PKT_ORI_BURST_SIZE_L=118,IN_PKT_RESPONSE_STATUS_H=117,IN_PKT_RESPONSE_STATUS_L=116,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=121,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=132,OUT_PKT_BURST_SIZE_L=130,OUT_PKT_BURST_TYPE_H=134,OUT_PKT_BURST_TYPE_L=133,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=121,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=156,OUT_PKT_ORI_BURST_SIZE_L=154,OUT_PKT_RESPONSE_STATUS_H=153,OUT_PKT_RESPONSE_STATUS_L=152,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=157,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2)(altera_merlin_width_adapter:22.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=0,ENABLE_ADDRESS_ALIGNMENT=1,IN_MERLIN_PACKET_FORMAT=ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=129,IN_PKT_BURSTWRAP_L=122,IN_PKT_BURST_SIZE_H=132,IN_PKT_BURST_SIZE_L=130,IN_PKT_BURST_TYPE_H=134,IN_PKT_BURST_TYPE_L=133,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=121,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=156,IN_PKT_ORI_BURST_SIZE_L=154,IN_PKT_RESPONSE_STATUS_H=153,IN_PKT_RESPONSE_STATUS_L=152,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=157,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=96,OUT_PKT_BURST_SIZE_L=94,OUT_PKT_BURST_TYPE_H=98,OUT_PKT_BURST_TYPE_L=97,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=85,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=120,OUT_PKT_ORI_BURST_SIZE_L=118,OUT_PKT_RESPONSE_STATUS_H=117,OUT_PKT_RESPONSE_STATUS_L=116,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=121,PACKING=0,RESPONSE_PATH=0,ST_CHANNEL_W=2)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(reset:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)(clock:22.1:)"
   instancePathKey="platform:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="22.1"
   name="platform_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {riscv_core_0_altera_axi4_master_1_translator} {altera_merlin_axi_translator};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_AWID} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_BID} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_ARID} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_RID} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {M0_ID_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {DATA_WIDTH} {64};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {S0_ID_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {M0_ADDR_WIDTH} {32};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {S0_ADDR_WIDTH} {32};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {COMBINED_ISSUING_CAPABILITY} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_translator} {READ_DATA_REORDERING_DEPTH} {1};add_instance {ssram_0_avalon_ssram_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_READ} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_LOCK} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {5};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {riscv_core_0_altera_axi4_master_1_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {ID_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {RDATA_WIDTH} {64};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {WDATA_WIDTH} {64};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BEGIN_BURST} {137};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_CACHE_H} {151};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_CACHE_L} {148};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_ADDR_SIDEBAND_H} {135};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_ADDR_SIDEBAND_L} {135};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_PROTECTION_H} {147};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_PROTECTION_L} {145};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BURST_SIZE_H} {132};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BURST_SIZE_L} {130};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BURST_TYPE_H} {134};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BURST_TYPE_L} {133};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_RESPONSE_STATUS_L} {152};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_RESPONSE_STATUS_H} {153};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BURSTWRAP_H} {129};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BURSTWRAP_L} {122};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_DATA_H} {63};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_SRC_ID_H} {142};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_SRC_ID_L} {142};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_DEST_ID_H} {143};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_DEST_ID_L} {143};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_THREAD_ID_H} {144};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_THREAD_ID_L} {144};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_QOS_L} {138};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_QOS_H} {141};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_ORI_BURST_SIZE_L} {154};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_ORI_BURST_SIZE_H} {156};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_DATA_SIDEBAND_H} {136};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {PKT_DATA_SIDEBAND_L} {136};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {ST_DATA_W} {157};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {ID} {0};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ssram_0_avalon_ssram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {riscv_core_0_altera_axi4_master_1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {ssram_0_avalon_ssram_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_ORI_BURST_SIZE_H} {120};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_ORI_BURST_SIZE_L} {118};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_RESPONSE_STATUS_H} {117};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_RESPONSE_STATUS_L} {116};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_PROTECTION_H} {111};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_PROTECTION_L} {109};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_BURSTWRAP_L} {86};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_BYTE_CNT_H} {85};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_SRC_ID_L} {106};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_DEST_ID_H} {107};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {ST_DATA_W} {121};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {MAX_BURSTWRAP} {255};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {ID} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent} {ECC_ENABLE} {0};add_instance {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {122};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {FIFO_DEPTH} {6};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ssram_0_avalon_ssram_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x100000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {147};set_instance_parameter_value {router} {PKT_PROTECTION_L} {145};set_instance_parameter_value {router} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {157};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x100000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {103};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {147};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {145};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_001} {ST_DATA_W} {157};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {111};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {109};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {107};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {121};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {ssram_0_avalon_ssram_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BYTE_CNT_H} {85};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BURST_TYPE_H} {98};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BURST_TYPE_L} {97};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_BURSTWRAP_L} {86};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {ST_DATA_W} {121};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {OUT_BURSTWRAP_H} {93};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {157};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {157};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {157};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {157};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {157};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {157};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {ssram_0_avalon_ssram_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {85};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {93};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {86};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {96};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {94};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {117};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {116};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {98};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {97};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {118};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {120};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_ST_DATA_W} {121};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {121};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {132};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {130};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {153};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {152};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {134};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {133};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {154};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {156};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_ST_DATA_W} {157};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ssram_0_avalon_ssram_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {ssram_0_avalon_ssram_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {121};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {129};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {122};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {132};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {130};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {153};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {152};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {134};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {133};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {154};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {156};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_ST_DATA_W} {157};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {85};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {96};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {94};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {117};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {116};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {98};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {97};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {118};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {120};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_ST_DATA_W} {121};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ssram_0_avalon_ssram_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {riscv_core_0_rst_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {riscv_core_0_rst_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {riscv_core_0_rst_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {riscv_core_0_rst_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {riscv_core_0_rst_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ssram_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ssram_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ssram_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ssram_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ssram_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {riscv_core_0_altera_axi4_master_1_translator.m0} {riscv_core_0_altera_axi4_master_1_agent.altera_axi_slave} {avalon};set_connection_parameter_value {riscv_core_0_altera_axi4_master_1_translator.m0/riscv_core_0_altera_axi4_master_1_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {riscv_core_0_altera_axi4_master_1_translator.m0/riscv_core_0_altera_axi4_master_1_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {riscv_core_0_altera_axi4_master_1_translator.m0/riscv_core_0_altera_axi4_master_1_agent.altera_axi_slave} {defaultConnection} {false};add_connection {rsp_mux.src} {riscv_core_0_altera_axi4_master_1_agent.write_rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/riscv_core_0_altera_axi4_master_1_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_001.src} {riscv_core_0_altera_axi4_master_1_agent.read_rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/riscv_core_0_altera_axi4_master_1_agent.read_rp} {qsys_mm.response};add_connection {ssram_0_avalon_ssram_slave_agent.m0} {ssram_0_avalon_ssram_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ssram_0_avalon_ssram_slave_agent.m0/ssram_0_avalon_ssram_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ssram_0_avalon_ssram_slave_agent.m0/ssram_0_avalon_ssram_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ssram_0_avalon_ssram_slave_agent.m0/ssram_0_avalon_ssram_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ssram_0_avalon_ssram_slave_agent.rf_source} {ssram_0_avalon_ssram_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {ssram_0_avalon_ssram_slave_agent_rsp_fifo.out} {ssram_0_avalon_ssram_slave_agent.rf_sink} {avalon_streaming};add_connection {ssram_0_avalon_ssram_slave_agent.rdata_fifo_src} {ssram_0_avalon_ssram_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {ssram_0_avalon_ssram_slave_agent_rdata_fifo.out} {ssram_0_avalon_ssram_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {riscv_core_0_altera_axi4_master_1_agent.write_cp} {router.sink} {avalon_streaming};preview_set_connection_tag {riscv_core_0_altera_axi4_master_1_agent.write_cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {riscv_core_0_altera_axi4_master_1_agent.read_cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {riscv_core_0_altera_axi4_master_1_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {ssram_0_avalon_ssram_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {ssram_0_avalon_ssram_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {ssram_0_avalon_ssram_slave_burst_adapter.source0} {ssram_0_avalon_ssram_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {ssram_0_avalon_ssram_slave_burst_adapter.source0/ssram_0_avalon_ssram_slave_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {router_002.src} {ssram_0_avalon_ssram_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/ssram_0_avalon_ssram_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ssram_0_avalon_ssram_slave_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {ssram_0_avalon_ssram_slave_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {ssram_0_avalon_ssram_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/ssram_0_avalon_ssram_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {ssram_0_avalon_ssram_slave_cmd_width_adapter.src} {ssram_0_avalon_ssram_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {ssram_0_avalon_ssram_slave_cmd_width_adapter.src/ssram_0_avalon_ssram_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {riscv_core_0_altera_axi4_master_1_translator.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {ssram_0_avalon_ssram_slave_translator.reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {riscv_core_0_altera_axi4_master_1_agent.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {ssram_0_avalon_ssram_slave_agent.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {ssram_0_avalon_ssram_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {ssram_0_avalon_ssram_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {ssram_0_avalon_ssram_slave_burst_adapter.cr0_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {ssram_0_avalon_ssram_slave_rsp_width_adapter.clk_reset} {reset};add_connection {riscv_core_0_rst_reset_bridge.out_reset} {ssram_0_avalon_ssram_slave_cmd_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {riscv_core_0_altera_axi4_master_1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ssram_0_avalon_ssram_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {riscv_core_0_altera_axi4_master_1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ssram_0_avalon_ssram_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ssram_0_avalon_ssram_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ssram_0_avalon_ssram_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ssram_0_avalon_ssram_slave_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ssram_0_avalon_ssram_slave_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ssram_0_avalon_ssram_slave_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {riscv_core_0_rst_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ssram_0_reset_reset_bridge.clk} {clock};add_interface {riscv_core_0_altera_axi4_master_1} {axi4} {slave};set_interface_property {riscv_core_0_altera_axi4_master_1} {EXPORT_OF} {riscv_core_0_altera_axi4_master_1_translator.s0};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {riscv_core_0_rst_reset_bridge_in_reset} {reset} {slave};set_interface_property {riscv_core_0_rst_reset_bridge_in_reset} {EXPORT_OF} {riscv_core_0_rst_reset_bridge.in_reset};add_interface {ssram_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ssram_0_reset_reset_bridge_in_reset} {EXPORT_OF} {ssram_0_reset_reset_bridge.in_reset};add_interface {ssram_0_avalon_ssram_slave} {avalon} {master};set_interface_property {ssram_0_avalon_ssram_slave} {EXPORT_OF} {ssram_0_avalon_ssram_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.riscv_core_0.altera_axi4_master_1} {0};set_module_assignment {interconnect_id.ssram_0.avalon_ssram_slave} {0};" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_axi_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_axi_master_ni.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="platform" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 4 starting:altera_mm_interconnect "submodules/platform_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>21</b> modules, <b>60</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>60</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>60</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.009s/0.012s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>22</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_axi_translator</b> "<b>submodules/altera_merlin_axi_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_axi_master_ni</b> "<b>submodules/altera_merlin_axi_master_ni</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/platform_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/platform_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/platform_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/platform_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/platform_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/platform_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/platform_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/platform_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/platform_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/platform_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>platform</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 23 starting:altera_merlin_axi_translator "submodules/altera_merlin_axi_translator"</message>
   <message level="Info" culprit="riscv_core_0_altera_axi4_master_1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_translator</b> "<b>riscv_core_0_altera_axi4_master_1_translator</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 22 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ssram_0_avalon_ssram_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ssram_0_avalon_ssram_slave_translator</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 21 starting:altera_merlin_axi_master_ni "submodules/altera_merlin_axi_master_ni"</message>
   <message level="Info" culprit="riscv_core_0_altera_axi4_master_1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_master_ni</b> "<b>riscv_core_0_altera_axi4_master_1_agent</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 20 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ssram_0_avalon_ssram_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ssram_0_avalon_ssram_slave_agent</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 19 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ssram_0_avalon_ssram_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ssram_0_avalon_ssram_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 17 starting:altera_merlin_router "submodules/platform_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 15 starting:altera_merlin_router "submodules/platform_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 14 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="ssram_0_avalon_ssram_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>ssram_0_avalon_ssram_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Debug" culprit="platform">queue size: 13 starting:altera_merlin_demultiplexer "submodules/platform_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 11 starting:altera_merlin_multiplexer "submodules/platform_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 10 starting:altera_merlin_demultiplexer "submodules/platform_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 9 starting:altera_merlin_multiplexer "submodules/platform_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="platform">queue size: 7 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="ssram_0_avalon_ssram_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>ssram_0_avalon_ssram_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="platform">queue size: 5 starting:altera_avalon_st_adapter "submodules/platform_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 0 starting:error_adapter "submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_bridge:22.1:INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tri_state_bridge_ssram_pinSharer.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;fs_addr&quot; width=&quot;20&quot; type=&quot;Output&quot; output_name=&quot;fs_addr&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_be_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;ssram_be_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_oe_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_oe_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_adsc_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_adsc_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_we_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_we_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;fs_dq&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;fs_dq&quot; output_enable_name=&quot;fs_dq_outen&quot; input_name=&quot;fs_dq_in&quot; /&gt;&lt;pin role=&quot;ssram_cs_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_cs_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;"
   instancePathKey="platform:.:ssram_0:.:ssram_tri_state_bridge"
   kind="altera_tristate_conduit_bridge"
   version="22.1"
   name="platform_ssram_0_ssram_tri_state_bridge">
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;tri_state_bridge_ssram_pinSharer.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;fs_addr&quot; width=&quot;20&quot; type=&quot;Output&quot; output_name=&quot;fs_addr&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_be_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;ssram_be_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_oe_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_oe_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_adsc_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_adsc_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;ssram_we_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_we_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;fs_dq&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;fs_dq&quot; output_enable_name=&quot;fs_dq_outen&quot; input_name=&quot;fs_dq_in&quot; /&gt;&lt;pin role=&quot;ssram_cs_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;ssram_cs_n&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0_ssram_tri_state_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="platform_ssram_0" as="ssram_tri_state_bridge" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 22 starting:altera_tristate_conduit_bridge "submodules/platform_ssram_0_ssram_tri_state_bridge"</message>
   <message level="Info" culprit="ssram_tri_state_bridge"><![CDATA["<b>ssram_0</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>ssram_tri_state_bridge</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_generic_tristate_controller:22.1:ACTIVE_LOW_BEGINTRANSFER=1,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=1,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,CHIPSELECT_THROUGH_READLATENCY=1,CLOCK_RATE=0,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isMemoryDevice,INTERFACE_ASSIGNMENT_VALUES=1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SSRAM_DATA_WIDTH,embeddedsw.CMacro.SSRAM_READ_LATENCY,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,MODULE_ASSIGNMENT_VALUES=2,4194304,32,2,32,1,1,SIM_DIR,TCM_ADDRESS_W=20,TCM_BYTEENABLE_W=4,TCM_DATA_HOLD=3,TCM_DATA_W=32,TCM_MAX_PENDING_READ_TRANSACTIONS=5,TCM_READLATENCY=3,TCM_READ_WAIT=3,TCM_SETUP_WAIT=3,TCM_SYMBOLS_PER_WORD=4,TCM_TIMING_UNITS=1,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=3,USE_ADDRESS=1,USE_BEGINTRANSFER=1,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_controller_translator:22.1:CLOCK_RATE=0,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=5,READLATENCY=3,READLATENCY_CYCLES=3,TIMING_UNITS=1,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=2,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_DATA_W=32,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=20,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=3,AV_DATA_HOLD_CYCLES=3,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=5,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=3,AV_READ_WAIT=3,AV_READ_WAIT_CYCLES=3,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=3,AV_SETUP_WAIT_CYCLES=3,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=3,AV_WRITE_WAIT_CYCLES=3,CHIPSELECT_THROUGH_READLATENCY=1,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_tristate_controller_aggregator:22.1:ACTIVE_LOW_BEGINTRANSFER=1,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=1,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AV_ADDRESS_W=20,AV_BYTEENABLE_W=4,AV_DATA_W=32,AV_HOLD_TIME=3,AV_READ_LATENCY=3,AV_READ_WAIT=3,AV_SETUP_WAIT=3,AV_TIMING_UNITS=1,AV_WRITE_WAIT=3,USE_ADDRESS=1,USE_BEGINTRANSFER=1,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:22.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)"
   instancePathKey="platform:.:ssram_0:.:ssram_tri_state_controller"
   kind="altera_generic_tristate_controller"
   version="22.1"
   name="platform_ssram_0_ssram_tri_state_controller">
  <parameter name="TCM_BYTEENABLE_W" value="4" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="1" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="1" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="1" />
  <parameter name="USE_BEGINTRANSFER" value="1" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="4" />
  <parameter name="TCM_READLATENCY" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_OUTPUTENABLE" value="1" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="5" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="1" />
  <parameter
     name="MODULE_ASSIGNMENT_KEYS"
     value="embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SSRAM_DATA_WIDTH,embeddedsw.CMacro.SSRAM_READ_LATENCY,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR" />
  <parameter name="CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
  <parameter name="TCM_WRITE_WAIT" value="3" />
  <parameter name="TCM_READ_WAIT" value="3" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="TCM_DATA_HOLD" value="3" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="1" />
  <parameter name="TCM_DATA_W" value="32" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_BYTEENABLE" value="1" />
  <parameter name="TCM_ADDRESS_W" value="20" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter
     name="INTERFACE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.isMemoryDevice" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1" />
  <parameter name="TCM_SETUP_WAIT" value="3" />
  <parameter name="TCM_TIMING_UNITS" value="1" />
  <parameter name="USE_READ" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="MODULE_ASSIGNMENT_VALUES" value="2,4194304,32,2,32,1,1,SIM_DIR" />
  <parameter name="ACTIVE_LOW_READ" value="0" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0_ssram_tri_state_controller.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="platform_ssram_0" as="ssram_tri_state_controller" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 21 starting:altera_generic_tristate_controller "submodules/platform_ssram_0_ssram_tri_state_controller"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ssram_tri_state_controller"><![CDATA["<b>ssram_tri_state_controller</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="ssram_tri_state_controller"><![CDATA["<b>ssram_tri_state_controller</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="ssram_tri_state_controller"><![CDATA["<b>ssram_tri_state_controller</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="ssram_tri_state_controller"><![CDATA["<b>ssram_0</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>ssram_tri_state_controller</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 5 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>ssram_tri_state_controller</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 22 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ssram_0_avalon_ssram_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ssram_0_avalon_ssram_slave_translator</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 3 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>ssram_tri_state_controller</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_pin_sharer:22.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=0,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;ssram_tri_state_controller.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;20&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,REALTIME_SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_dq,ssram_cs_n,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_dq,ssram_cs_n,SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=20,4,1,1,1,32,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_conduit_pin_sharer_core:22.1:HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../ssram_tri_state_controller.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;20&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,REALTIME_SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_dq,ssram_cs_n,REALTIME_SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=20,4,1,1,1,32,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_dq,ssram_cs_n,SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=20,4,1,1,1,32,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out)(altera_merlin_std_arbitrator:22.1:AUTO_CLK_CLOCK_RATE=0,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0)(clock:22.1:)(clock:22.1:)(reset:22.1:)(clock:22.1:)(reset:22.1:)(avalon_streaming:22.1:)(avalon_streaming:22.1:)"
   instancePathKey="platform:.:ssram_0:.:tri_state_bridge_ssram_pinSharer"
   kind="altera_tristate_conduit_pin_sharer"
   version="22.1"
   name="platform_ssram_0_tri_state_bridge_ssram_pinSharer">
  <parameter name="SIGNAL_INPUT_NAMES" value=",,,,,tcm_data_in" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="SIGNAL_OUTPUT_ENABLE_NAMES" value=",,,,,tcm_data_outen" />
  <parameter
     name="SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;ssram_tri_state_controller.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;20&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <parameter
     name="REALTIME_MODULE_ORIGIN_LIST"
     value="ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm" />
  <parameter
     name="SHARED_SIGNAL_LIST"
     value="fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_dq,ssram_cs_n" />
  <parameter
     name="MODULE_ORIGIN_LIST"
     value="ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="NUM_INTERFACES" value="1" />
  <parameter
     name="REALTIME_SHARED_SIGNAL_LIST"
     value="fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_dq,ssram_cs_n" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_LIST"
     value="address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n" />
  <parameter name="SIGNAL_ORIGIN_WIDTH" value="20,4,1,1,1,32,1" />
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter
     name="SIGNAL_ORIGIN_LIST"
     value="address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n" />
  <parameter
     name="SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Output,Output,Bidirectional,Output" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_pin_sharer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_conduit_pin_sharer/altera_tristate_conduit_pin_sharer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="platform_ssram_0" as="tri_state_bridge_ssram_pinSharer" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 23 starting:altera_tristate_conduit_pin_sharer "submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="tri_state_bridge_ssram_pinSharer"><![CDATA["<b>tri_state_bridge_ssram_pinSharer</b>" reuses <b>altera_tristate_conduit_pin_sharer_core</b> "<b>submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_pin_sharer</b>"]]></message>
   <message level="Debug" culprit="tri_state_bridge_ssram_pinSharer"><![CDATA["<b>tri_state_bridge_ssram_pinSharer</b>" reuses <b>altera_merlin_std_arbitrator</b> "<b>submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_arbiter</b>"]]></message>
   <message level="Info" culprit="tri_state_bridge_ssram_pinSharer"><![CDATA["<b>ssram_0</b>" instantiated <b>altera_tristate_conduit_pin_sharer</b> "<b>tri_state_bridge_ssram_pinSharer</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 2 starting:altera_tristate_conduit_pin_sharer_core "submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tri_state_bridge_ssram_pinSharer</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 1 starting:altera_merlin_std_arbitrator "submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tri_state_bridge_ssram_pinSharer</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:22.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="platform:.:ssram_0:.:rst_controller"
   kind="altera_reset_controller"
   version="22.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="platform_ssram_0" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 24 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>ssram_0</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_axi_translator:22.1:COMBINED_ACCEPTANCE_CAPABILITY=16,COMBINED_ISSUING_CAPABILITY=1,DATA_WIDTH=64,M0_ADDR_WIDTH=32,M0_AXI_VERSION=AXI4,M0_BURST_LENGTH_WIDTH=8,M0_ID_WIDTH=1,M0_LOCK_WIDTH=1,M0_READ_ADDR_USER_WIDTH=1,M0_READ_DATA_USER_WIDTH=1,M0_WRITE_ADDR_USER_WIDTH=1,M0_WRITE_DATA_USER_WIDTH=1,M0_WRITE_RESPONSE_DATA_USER_WIDTH=1,READ_ACCEPTANCE_CAPABILITY=16,READ_DATA_REORDERING_DEPTH=1,READ_ISSUING_CAPABILITY=1,S0_ADDR_WIDTH=32,S0_AXI_VERSION=AXI4,S0_BURST_LENGTH_WIDTH=8,S0_ID_WIDTH=1,S0_LOCK_WIDTH=1,S0_READ_ADDR_USER_WIDTH=1,S0_READ_DATA_USER_WIDTH=1,S0_WRITE_ADDR_USER_WIDTH=1,S0_WRITE_DATA_USER_WIDTH=1,S0_WRITE_RESPONSE_DATA_USER_WIDTH=1,USE_M0_ARCACHE=1,USE_M0_ARLOCK=1,USE_M0_ARPROT=1,USE_M0_ARQOS=1,USE_M0_ARREGION=1,USE_M0_ARUSER=1,USE_M0_AWCACHE=1,USE_M0_AWLOCK=1,USE_M0_AWPROT=1,USE_M0_AWQOS=1,USE_M0_AWREGION=1,USE_M0_AWUSER=1,USE_M0_BRESP=1,USE_M0_BUSER=1,USE_M0_RRESP=1,USE_M0_RUSER=1,USE_M0_WLAST=1,USE_M0_WUSER=1,USE_S0_ARBURST=1,USE_S0_ARCACHE=1,USE_S0_ARID=1,USE_S0_ARLEN=1,USE_S0_ARLOCK=1,USE_S0_ARQOS=1,USE_S0_ARREGION=1,USE_S0_ARSIZE=1,USE_S0_ARUSER=0,USE_S0_AWBURST=1,USE_S0_AWCACHE=1,USE_S0_AWID=1,USE_S0_AWLEN=1,USE_S0_AWLOCK=1,USE_S0_AWQOS=1,USE_S0_AWREGION=1,USE_S0_AWSIZE=1,USE_S0_AWUSER=0,USE_S0_BID=1,USE_S0_BRESP=1,USE_S0_BUSER=0,USE_S0_RID=1,USE_S0_RLAST=1,USE_S0_RRESP=1,USE_S0_RUSER=0,USE_S0_WSTRB=1,USE_S0_WUSER=0,WRITE_ACCEPTANCE_CAPABILITY=16,WRITE_ISSUING_CAPABILITY=1"
   instancePathKey="platform:.:mm_interconnect_0:.:riscv_core_0_altera_axi4_master_1_translator"
   kind="altera_merlin_axi_translator"
   version="22.1"
   name="altera_merlin_axi_translator">
  <parameter name="M0_LOCK_WIDTH" value="1" />
  <parameter name="M0_BURST_LENGTH_WIDTH" value="8" />
  <parameter name="S0_BURST_LENGTH_WIDTH" value="8" />
  <parameter name="S0_LOCK_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_axi_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_mm_interconnect_0"
     as="riscv_core_0_altera_axi4_master_1_translator" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 23 starting:altera_merlin_axi_translator "submodules/altera_merlin_axi_translator"</message>
   <message level="Info" culprit="riscv_core_0_altera_axi4_master_1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_translator</b> "<b>riscv_core_0_altera_axi4_master_1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:22.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=20,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=5,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=1,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="platform:.:mm_interconnect_0:.:ssram_0_avalon_ssram_slave_translator"
   kind="altera_merlin_slave_translator"
   version="22.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_mm_interconnect_0"
     as="ssram_0_avalon_ssram_slave_translator" />
  <instantiator
     instantiator="platform_ssram_0_ssram_tri_state_controller"
     as="slave_translator" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 22 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ssram_0_avalon_ssram_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ssram_0_avalon_ssram_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_axi_master_ni:22.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ssram_0_avalon_ssram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,ADDR_USER_WIDTH=1,ADDR_WIDTH=32,AXI_BURST_LENGTH_WIDTH=8,AXI_LOCK_WIDTH=1,AXI_VERSION=AXI4,DATA_USER_WIDTH=1,ID=0,ID_WIDTH=1,MERLIN_PACKET_FORMAT=ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=135,PKT_ADDR_SIDEBAND_L=135,PKT_BEGIN_BURST=137,PKT_BURSTWRAP_H=129,PKT_BURSTWRAP_L=122,PKT_BURST_SIZE_H=132,PKT_BURST_SIZE_L=130,PKT_BURST_TYPE_H=134,PKT_BURST_TYPE_L=133,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=121,PKT_BYTE_CNT_L=110,PKT_CACHE_H=151,PKT_CACHE_L=148,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=136,PKT_DATA_SIDEBAND_L=136,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_ORI_BURST_SIZE_H=156,PKT_ORI_BURST_SIZE_L=154,PKT_PROTECTION_H=147,PKT_PROTECTION_L=145,PKT_QOS_H=141,PKT_QOS_L=138,PKT_RESPONSE_STATUS_H=153,PKT_RESPONSE_STATUS_L=152,PKT_SRC_ID_H=142,PKT_SRC_ID_L=142,PKT_THREAD_ID_H=144,PKT_THREAD_ID_L=144,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,RDATA_WIDTH=64,READ_ISSUING_CAPABILITY=1,ST_CHANNEL_W=2,ST_DATA_W=157,USE_ADDR_USER=1,WDATA_WIDTH=64,WRITE_ISSUING_CAPABILITY=1"
   instancePathKey="platform:.:mm_interconnect_0:.:riscv_core_0_altera_axi4_master_1_agent"
   kind="altera_merlin_axi_master_ni"
   version="22.1"
   name="altera_merlin_axi_master_ni">
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_axi_master_ni.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_mm_interconnect_0"
     as="riscv_core_0_altera_axi4_master_1_agent" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 21 starting:altera_merlin_axi_master_ni "submodules/altera_merlin_axi_master_ni"</message>
   <message level="Info" culprit="riscv_core_0_altera_axi4_master_1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_master_ni</b> "<b>riscv_core_0_altera_axi4_master_1_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:22.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=255,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=101,PKT_BURSTWRAP_H=93,PKT_BURSTWRAP_L=86,PKT_BURST_SIZE_H=96,PKT_BURST_SIZE_L=94,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=85,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=107,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=120,PKT_ORI_BURST_SIZE_L=118,PKT_PROTECTION_H=111,PKT_PROTECTION_L=109,PKT_RESPONSE_STATUS_H=117,PKT_RESPONSE_STATUS_L=116,PKT_SRC_ID_H=106,PKT_SRC_ID_L=106,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=121,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="platform:.:mm_interconnect_0:.:ssram_0_avalon_ssram_slave_agent"
   kind="altera_merlin_slave_agent"
   version="22.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_mm_interconnect_0"
     as="ssram_0_avalon_ssram_slave_agent" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 20 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ssram_0_avalon_ssram_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ssram_0_avalon_ssram_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:22.1:BITS_PER_SYMBOL=122,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=6,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="platform:.:mm_interconnect_0:.:ssram_0_avalon_ssram_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="22.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_mm_interconnect_0"
     as="ssram_0_avalon_ssram_slave_agent_rsp_fifo,ssram_0_avalon_ssram_slave_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 19 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ssram_0_avalon_ssram_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ssram_0_avalon_ssram_slave_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:22.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x100000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=143,PKT_DEST_ID_L=143,PKT_PROTECTION_H=147,PKT_PROTECTION_L=145,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x100000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=157,TYPE_OF_TRANSACTION=both"
   instancePathKey="platform:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="22.1"
   name="platform_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x100000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="143" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="143" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="157" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="147" />
  <parameter name="END_ADDRESS" value="0x100000" />
  <parameter name="PKT_PROTECTION_L" value="145" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="platform_mm_interconnect_0" as="router,router_001" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 17 starting:altera_merlin_router "submodules/platform_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:22.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=-1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=1,DEFAULT_WR_CHANNEL=0,DESTINATION_ID=0,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=107,PKT_DEST_ID_L=107,PKT_PROTECTION_H=111,PKT_PROTECTION_L=109,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=121,TYPE_OF_TRANSACTION=write,read"
   instancePathKey="platform:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="22.1"
   name="platform_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="107" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="107" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="121" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="111" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="109" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="platform_mm_interconnect_0" as="router_002" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 15 starting:altera_merlin_router "submodules/platform_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:22.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=0,BURSTWRAP_CONST_VALUE=0,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=1,MERLIN_PACKET_FORMAT=ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=93,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=101,PKT_BURSTWRAP_H=93,PKT_BURSTWRAP_L=86,PKT_BURST_SIZE_H=96,PKT_BURST_SIZE_L=94,PKT_BURST_TYPE_H=98,PKT_BURST_TYPE_L=97,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=85,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=2,ST_DATA_W=121"
   instancePathKey="platform:.:mm_interconnect_0:.:ssram_0_avalon_ssram_slave_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="22.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="68" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_mm_interconnect_0"
     as="ssram_0_avalon_ssram_slave_burst_adapter" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 14 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="ssram_0_avalon_ssram_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>ssram_0_avalon_ssram_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=157,VALID_WIDTH=1"
   instancePathKey="platform:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="22.1"
   name="platform_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="157" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_mm_interconnect_0"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 13 starting:altera_merlin_demultiplexer "submodules/platform_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=157,USE_EXTERNAL_ARB=0"
   instancePathKey="platform:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="22.1"
   name="platform_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="157" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="platform_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 11 starting:altera_merlin_multiplexer "submodules/platform_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:22.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=157,VALID_WIDTH=1"
   instancePathKey="platform:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="22.1"
   name="platform_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="157" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="platform_mm_interconnect_0" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 10 starting:altera_merlin_demultiplexer "submodules/platform_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:22.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=157,USE_EXTERNAL_ARB=0"
   instancePathKey="platform:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="22.1"
   name="platform_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="157" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="platform_mm_interconnect_0" as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 9 starting:altera_merlin_multiplexer "submodules/platform_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:22.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=0,ENABLE_ADDRESS_ALIGNMENT=1,IN_MERLIN_PACKET_FORMAT=ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=93,IN_PKT_BURSTWRAP_L=86,IN_PKT_BURST_SIZE_H=96,IN_PKT_BURST_SIZE_L=94,IN_PKT_BURST_TYPE_H=98,IN_PKT_BURST_TYPE_L=97,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=85,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=120,IN_PKT_ORI_BURST_SIZE_L=118,IN_PKT_RESPONSE_STATUS_H=117,IN_PKT_RESPONSE_STATUS_L=116,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=121,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=132,OUT_PKT_BURST_SIZE_L=130,OUT_PKT_BURST_TYPE_H=134,OUT_PKT_BURST_TYPE_L=133,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=121,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=156,OUT_PKT_ORI_BURST_SIZE_L=154,OUT_PKT_RESPONSE_STATUS_H=153,OUT_PKT_RESPONSE_STATUS_L=152,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=157,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2"
   instancePathKey="platform:.:mm_interconnect_0:.:ssram_0_avalon_ssram_slave_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="22.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="156" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="154" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="120" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(156:154) response_status(153:152) cache(151:148) protection(147:145) thread_id(144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(120:118) response_status(117:116) cache(115:112) protection(111:109) thread_id(108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="118" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_mm_interconnect_0"
     as="ssram_0_avalon_ssram_slave_rsp_width_adapter,ssram_0_avalon_ssram_slave_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 7 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="ssram_0_avalon_ssram_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>ssram_0_avalon_ssram_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:22.1:AUTO_DEVICE=EP4CE6E22C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:22.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:22.1:)(clock:22.1:)(reset:22.1:)"
   instancePathKey="platform:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="22.1"
   name="platform_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE6E22C8" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="platform_mm_interconnect_0" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 5 starting:altera_avalon_st_adapter "submodules/platform_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="platform">queue size: 0 starting:error_adapter "submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_controller_translator:22.1:CLOCK_RATE=0,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=5,READLATENCY=3,READLATENCY_CYCLES=3,TIMING_UNITS=1,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=2,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_DATA_W=32,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0"
   instancePathKey="platform:.:ssram_0:.:ssram_tri_state_controller:.:tdt"
   kind="altera_tristate_controller_translator"
   version="22.1"
   name="altera_tristate_controller_translator">
  <parameter name="UAV_BURSTCOUNT_W" value="3" />
  <parameter name="TURNAROUND_TIME" value="2" />
  <parameter name="READLATENCY" value="3" />
  <parameter name="UAV_DATA_W" value="32" />
  <parameter name="ZERO_READ_DELAY" value="0" />
  <parameter name="ZERO_WRITE_DELAY" value="0" />
  <parameter name="CLOCK_RATE" value="0" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="READLATENCY_CYCLES" value="3" />
  <parameter name="TIMING_UNITS" value="1" />
  <parameter name="TURNAROUND_TIME_CYCLES" value="2" />
  <parameter name="MAX_PENDING_READ_TRANSACTIONS" value="5" />
  <parameter name="UAV_ADDRESS_W" value="20" />
  <parameter name="UAV_BYTEENABLE_W" value="4" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="platform_ssram_0_ssram_tri_state_controller" as="tdt" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 5 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>ssram_tri_state_controller</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_controller_aggregator:22.1:ACTIVE_LOW_BEGINTRANSFER=1,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=1,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AV_ADDRESS_W=20,AV_BYTEENABLE_W=4,AV_DATA_W=32,AV_HOLD_TIME=3,AV_READ_LATENCY=3,AV_READ_WAIT=3,AV_SETUP_WAIT=3,AV_TIMING_UNITS=1,AV_WRITE_WAIT=3,USE_ADDRESS=1,USE_BEGINTRANSFER=1,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1"
   instancePathKey="platform:.:ssram_0:.:ssram_tri_state_controller:.:tda"
   kind="altera_tristate_controller_aggregator"
   version="22.1"
   name="altera_tristate_controller_aggregator">
  <parameter name="USE_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="AV_ADDRESS_W" value="20" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="1" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_BYTEENABLE" value="1" />
  <parameter name="AV_BYTEENABLE_W" value="4" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="1" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="1" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter name="AV_READ_WAIT" value="3" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_BEGINTRANSFER" value="1" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_READ" value="0" />
  <parameter name="AV_WRITE_WAIT" value="3" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="AV_SETUP_WAIT" value="3" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_OUTPUTENABLE" value="1" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="AV_HOLD_TIME" value="3" />
  <parameter name="ACTIVE_LOW_READ" value="0" />
  <parameter name="AV_TIMING_UNITS" value="1" />
  <parameter name="AV_DATA_W" value="32" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="1" />
  <parameter name="AV_READ_LATENCY" value="3" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="platform_ssram_0_ssram_tri_state_controller" as="tda" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 3 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>ssram_tri_state_controller</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_pin_sharer_core:22.1:HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../ssram_tri_state_controller.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;20&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,REALTIME_SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_dq,ssram_cs_n,REALTIME_SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=20,4,1,1,1,32,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_dq,ssram_cs_n,SIGNAL_INPUT_NAMES=,,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=20,4,1,1,1,32,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out"
   instancePathKey="platform:.:ssram_0:.:tri_state_bridge_ssram_pinSharer:.:pin_sharer"
   kind="altera_tristate_conduit_pin_sharer_core"
   version="22.1"
   name="platform_ssram_0_tri_state_bridge_ssram_pinSharer_pin_sharer">
  <parameter name="SIGNAL_INPUT_NAMES" value=",,,,,tcm_data_in" />
  <parameter name="SIGNAL_OUTPUT_ENABLE_NAMES" value=",,,,,tcm_data_outen" />
  <parameter name="REALTIME_SIGNAL_ORIGIN_WIDTH" value="20,4,1,1,1,32,1" />
  <parameter name="HIERARCHY_LEVEL" value="1" />
  <parameter
     name="SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../ssram_tri_state_controller.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;begintransfer_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_begintransfer_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;20&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;4&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;32&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <parameter
     name="REALTIME_MODULE_ORIGIN_LIST"
     value="ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm" />
  <parameter
     name="REALTIME_SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_begintransfer_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter
     name="SHARED_SIGNAL_LIST"
     value="fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_dq,ssram_cs_n" />
  <parameter
     name="MODULE_ORIGIN_LIST"
     value="ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm,ssram_tri_state_controller.tcm" />
  <parameter name="NUM_INTERFACES" value="1" />
  <parameter
     name="REALTIME_SHARED_SIGNAL_LIST"
     value="fs_addr,ssram_be_n,ssram_oe_n,ssram_adsc_n,ssram_we_n,fs_dq,ssram_cs_n" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_LIST"
     value="address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n" />
  <parameter name="SIGNAL_ORIGIN_WIDTH" value="20,4,1,1,1,32,1" />
  <parameter name="REALTIME_SIGNAL_INPUT_NAMES" value=",,,,,tcm_data_in" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Output,Output,Bidirectional,Output" />
  <parameter
     name="SIGNAL_ORIGIN_LIST"
     value="address,byteenable_n,outputenable_n,begintransfer_n,write_n,data,chipselect_n" />
  <parameter
     name="SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Output,Output,Bidirectional,Output" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_pin_sharer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_ssram_0_tri_state_bridge_ssram_pinSharer"
     as="pin_sharer" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 2 starting:altera_tristate_conduit_pin_sharer_core "submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>tri_state_bridge_ssram_pinSharer</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_std_arbitrator:22.1:AUTO_CLK_CLOCK_RATE=0,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0"
   instancePathKey="platform:.:ssram_0:.:tri_state_bridge_ssram_pinSharer:.:arbiter"
   kind="altera_merlin_std_arbitrator"
   version="22.1"
   name="platform_ssram_0_tri_state_bridge_ssram_pinSharer_arbiter">
  <parameter name="USE_DATA" value="0" />
  <parameter name="NUM_REQUESTERS" value="1" />
  <parameter name="SCHEME" value="round-robin" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="ST_DATA_W" value="8" />
  <parameter name="USE_CHANNEL" value="0" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_ssram_0_tri_state_bridge_ssram_pinSharer"
     as="arbiter" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 1 starting:altera_merlin_std_arbitrator "submodules/platform_ssram_0_tri_state_bridge_ssram_pinSharer_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>tri_state_bridge_ssram_pinSharer</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:22.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="platform:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="22.1"
   name="platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/ssayin/.repos/riscv/my/riscv32-cosim-model/ip/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA_lite/22.1std/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="platform">queue size: 0 starting:error_adapter "submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
