// Seed: 2600492552
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_11, id_12, id_13;
  assign id_8 = 1;
  always id_3 <= 1;
  wire id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin
    $display;
  end
  wire id_5, id_6;
  always id_3 <= id_3;
  module_0(
      id_4, id_6, id_3, id_2, id_2, id_4, id_5, id_5, id_2, id_6
  );
  assign id_1 = {id_5, 1};
endmodule
