{"position": "Staff Research Scientist", "company": "Intel Corporation", "profiles": ["Summary I received the B.S. degree in electrical engineering from North Carolina State University, Raleigh, NC in 1994 and the M.S. and Ph.D. degrees in electrical engineering from the Georgia Institute of Technology, Atlanta, GA in 1995 and 2001, respectively. \n \nI am currently a Senior Staff Engineer in the Processor Research Team at Qualcomm in Raleigh, NC. In my current role, I am responsible for researching and developing variation-tolerant circuit techniques for enhancing the performance and energy efficiency of Qualcomm Snapdragon processors. From 2001 to 2004, I worked as a Senior Computer-Aided Design (CAD) Engineer in the Technology-CAD Division at Intel in Hillsboro, OR to develop and support statistical-based models, methodologies, and software tools to predict the performance and power variability of Intel microprocessors. From 2004 to 2012, I was a Staff Research Scientist in the Circuit Research Lab at Intel in Hillsboro, OR. In this role, I developed circuit design solutions to mitigate the impact of device and circuit parameter variations on the performance and energy efficiency of Intel microprocessors. I have published over 60 technical papers in refereed conferences and journals and presented over 20 tutorials on variation-tolerant circuit designs. Summary I received the B.S. degree in electrical engineering from North Carolina State University, Raleigh, NC in 1994 and the M.S. and Ph.D. degrees in electrical engineering from the Georgia Institute of Technology, Atlanta, GA in 1995 and 2001, respectively. \n \nI am currently a Senior Staff Engineer in the Processor Research Team at Qualcomm in Raleigh, NC. In my current role, I am responsible for researching and developing variation-tolerant circuit techniques for enhancing the performance and energy efficiency of Qualcomm Snapdragon processors. From 2001 to 2004, I worked as a Senior Computer-Aided Design (CAD) Engineer in the Technology-CAD Division at Intel in Hillsboro, OR to develop and support statistical-based models, methodologies, and software tools to predict the performance and power variability of Intel microprocessors. From 2004 to 2012, I was a Staff Research Scientist in the Circuit Research Lab at Intel in Hillsboro, OR. In this role, I developed circuit design solutions to mitigate the impact of device and circuit parameter variations on the performance and energy efficiency of Intel microprocessors. I have published over 60 technical papers in refereed conferences and journals and presented over 20 tutorials on variation-tolerant circuit designs. I received the B.S. degree in electrical engineering from North Carolina State University, Raleigh, NC in 1994 and the M.S. and Ph.D. degrees in electrical engineering from the Georgia Institute of Technology, Atlanta, GA in 1995 and 2001, respectively. \n \nI am currently a Senior Staff Engineer in the Processor Research Team at Qualcomm in Raleigh, NC. In my current role, I am responsible for researching and developing variation-tolerant circuit techniques for enhancing the performance and energy efficiency of Qualcomm Snapdragon processors. From 2001 to 2004, I worked as a Senior Computer-Aided Design (CAD) Engineer in the Technology-CAD Division at Intel in Hillsboro, OR to develop and support statistical-based models, methodologies, and software tools to predict the performance and power variability of Intel microprocessors. From 2004 to 2012, I was a Staff Research Scientist in the Circuit Research Lab at Intel in Hillsboro, OR. In this role, I developed circuit design solutions to mitigate the impact of device and circuit parameter variations on the performance and energy efficiency of Intel microprocessors. I have published over 60 technical papers in refereed conferences and journals and presented over 20 tutorials on variation-tolerant circuit designs. I received the B.S. degree in electrical engineering from North Carolina State University, Raleigh, NC in 1994 and the M.S. and Ph.D. degrees in electrical engineering from the Georgia Institute of Technology, Atlanta, GA in 1995 and 2001, respectively. \n \nI am currently a Senior Staff Engineer in the Processor Research Team at Qualcomm in Raleigh, NC. In my current role, I am responsible for researching and developing variation-tolerant circuit techniques for enhancing the performance and energy efficiency of Qualcomm Snapdragon processors. From 2001 to 2004, I worked as a Senior Computer-Aided Design (CAD) Engineer in the Technology-CAD Division at Intel in Hillsboro, OR to develop and support statistical-based models, methodologies, and software tools to predict the performance and power variability of Intel microprocessors. From 2004 to 2012, I was a Staff Research Scientist in the Circuit Research Lab at Intel in Hillsboro, OR. In this role, I developed circuit design solutions to mitigate the impact of device and circuit parameter variations on the performance and energy efficiency of Intel microprocessors. I have published over 60 technical papers in refereed conferences and journals and presented over 20 tutorials on variation-tolerant circuit designs. Experience Senior Staff Engineer Qualcomm January 2013  \u2013 Present (2 years 8 months) Raleigh, North Carolina I joined a newly formed Processor Research Team. The focus of this team is to research and develop novel circuit and architecture techniques for enhancing the performance and energy efficiency of Qualcomm Snapdragon processors. Staff Research Scientist Intel Corporation September 2004  \u2013  January 2013  (8 years 5 months) Hillsboro, OR Develop circuit design solutions to mitigate the impact of device and circuit parameter variations on microprocessor performance and energy efficiency. Senior Computer-Aided Design (CAD) Engineer Intel Corporation September 2001  \u2013  September 2004  (3 years 1 month) Hillsboro, OR Develop and support statistical-based models, methodologies, and software tools to predict the impact of device and circuit parameter variations on microprocessor performance and power. Senior Staff Engineer Qualcomm January 2013  \u2013 Present (2 years 8 months) Raleigh, North Carolina I joined a newly formed Processor Research Team. The focus of this team is to research and develop novel circuit and architecture techniques for enhancing the performance and energy efficiency of Qualcomm Snapdragon processors. Senior Staff Engineer Qualcomm January 2013  \u2013 Present (2 years 8 months) Raleigh, North Carolina I joined a newly formed Processor Research Team. The focus of this team is to research and develop novel circuit and architecture techniques for enhancing the performance and energy efficiency of Qualcomm Snapdragon processors. Staff Research Scientist Intel Corporation September 2004  \u2013  January 2013  (8 years 5 months) Hillsboro, OR Develop circuit design solutions to mitigate the impact of device and circuit parameter variations on microprocessor performance and energy efficiency. Staff Research Scientist Intel Corporation September 2004  \u2013  January 2013  (8 years 5 months) Hillsboro, OR Develop circuit design solutions to mitigate the impact of device and circuit parameter variations on microprocessor performance and energy efficiency. Senior Computer-Aided Design (CAD) Engineer Intel Corporation September 2001  \u2013  September 2004  (3 years 1 month) Hillsboro, OR Develop and support statistical-based models, methodologies, and software tools to predict the impact of device and circuit parameter variations on microprocessor performance and power. Senior Computer-Aided Design (CAD) Engineer Intel Corporation September 2001  \u2013  September 2004  (3 years 1 month) Hillsboro, OR Develop and support statistical-based models, methodologies, and software tools to predict the impact of device and circuit parameter variations on microprocessor performance and power. Skills Electrical Engineering Circuit Design Microprocessors VLSI Verilog ModelSim FPGA Semiconductors Electronics Computer Architecture CMOS Integrated Circuit... SoC Processors IC Skills  Electrical Engineering Circuit Design Microprocessors VLSI Verilog ModelSim FPGA Semiconductors Electronics Computer Architecture CMOS Integrated Circuit... SoC Processors IC Electrical Engineering Circuit Design Microprocessors VLSI Verilog ModelSim FPGA Semiconductors Electronics Computer Architecture CMOS Integrated Circuit... SoC Processors IC Electrical Engineering Circuit Design Microprocessors VLSI Verilog ModelSim FPGA Semiconductors Electronics Computer Architecture CMOS Integrated Circuit... SoC Processors IC Education Georgia Institute of Technology MS & PhD,  Electrical Engineering 1994  \u2013 2001 Thesis Advisor: Prof. James D. Meindl \n \nThesis Title: A Circuit-Level Perspective of Opportunities and Limitations for Gigascale Integration (GSI) North Carolina State University BS,  Electrical Engineering 1990  \u2013 1994 Georgia Institute of Technology MS & PhD,  Electrical Engineering 1994  \u2013 2001 Thesis Advisor: Prof. James D. Meindl \n \nThesis Title: A Circuit-Level Perspective of Opportunities and Limitations for Gigascale Integration (GSI) Georgia Institute of Technology MS & PhD,  Electrical Engineering 1994  \u2013 2001 Thesis Advisor: Prof. James D. Meindl \n \nThesis Title: A Circuit-Level Perspective of Opportunities and Limitations for Gigascale Integration (GSI) Georgia Institute of Technology MS & PhD,  Electrical Engineering 1994  \u2013 2001 Thesis Advisor: Prof. James D. Meindl \n \nThesis Title: A Circuit-Level Perspective of Opportunities and Limitations for Gigascale Integration (GSI) North Carolina State University BS,  Electrical Engineering 1990  \u2013 1994 North Carolina State University BS,  Electrical Engineering 1990  \u2013 1994 North Carolina State University BS,  Electrical Engineering 1990  \u2013 1994 ", "Summary I have been a Staff Research Scientist of Systems and Software Research in Intel Labs since June 2014. Prior to joining Intel, I was a Senior Research Scientist at Deutsche Telekom Innovation Center in Silicon Valley. I received my PhD in Computer Science from ETH Zurich, Switzerland in 2007. After two years building search engine and information logistics systems at the German software company Caatoosee, I joined ETH Zurich, working on adaptive software architectures. There I was the leader, designer and builder of the PROSE open source project. Prior to that I had internships with Google and Webquote in Silicon Valley. In the summer of 2000, I was selected, together with 10 other students from all over Romania, for the American Romanian Student Internship Program (ARSIP) organized in association with high tech companies from Silicon Valley. During all years of my university studies I was a recipient of the High-Performance Scholarship at Politehnica University of Timisoara, Romania for superior academic performance. \n \nMy interests are in the areas of mobile platforms and services, mobile computing, embedded systems, persistent memories, networking, adaptive software architectures, distributed systems, virtual machines, middleware for mobile and distributed computing. \n \nMy work has been published in numerous leading technical conferences, workshops and symposia proceedings. I am a regular speaker and panelist at premium international industry and scientific conferences. I have received several prestigious awards and honors for my work and technical contributions, the most recent ones include the Best Paper Award from IEEE RTAS 2012 and Best Student Paper Award from ACM WWW 2012. My work has been quoted by the press and media, as well as chaired and served as a technical program committee member of multiple industry and scientific conferences. I am a member of ACM and IEEE societies. Summary I have been a Staff Research Scientist of Systems and Software Research in Intel Labs since June 2014. Prior to joining Intel, I was a Senior Research Scientist at Deutsche Telekom Innovation Center in Silicon Valley. I received my PhD in Computer Science from ETH Zurich, Switzerland in 2007. After two years building search engine and information logistics systems at the German software company Caatoosee, I joined ETH Zurich, working on adaptive software architectures. There I was the leader, designer and builder of the PROSE open source project. Prior to that I had internships with Google and Webquote in Silicon Valley. In the summer of 2000, I was selected, together with 10 other students from all over Romania, for the American Romanian Student Internship Program (ARSIP) organized in association with high tech companies from Silicon Valley. During all years of my university studies I was a recipient of the High-Performance Scholarship at Politehnica University of Timisoara, Romania for superior academic performance. \n \nMy interests are in the areas of mobile platforms and services, mobile computing, embedded systems, persistent memories, networking, adaptive software architectures, distributed systems, virtual machines, middleware for mobile and distributed computing. \n \nMy work has been published in numerous leading technical conferences, workshops and symposia proceedings. I am a regular speaker and panelist at premium international industry and scientific conferences. I have received several prestigious awards and honors for my work and technical contributions, the most recent ones include the Best Paper Award from IEEE RTAS 2012 and Best Student Paper Award from ACM WWW 2012. My work has been quoted by the press and media, as well as chaired and served as a technical program committee member of multiple industry and scientific conferences. I am a member of ACM and IEEE societies. I have been a Staff Research Scientist of Systems and Software Research in Intel Labs since June 2014. Prior to joining Intel, I was a Senior Research Scientist at Deutsche Telekom Innovation Center in Silicon Valley. I received my PhD in Computer Science from ETH Zurich, Switzerland in 2007. After two years building search engine and information logistics systems at the German software company Caatoosee, I joined ETH Zurich, working on adaptive software architectures. There I was the leader, designer and builder of the PROSE open source project. Prior to that I had internships with Google and Webquote in Silicon Valley. In the summer of 2000, I was selected, together with 10 other students from all over Romania, for the American Romanian Student Internship Program (ARSIP) organized in association with high tech companies from Silicon Valley. During all years of my university studies I was a recipient of the High-Performance Scholarship at Politehnica University of Timisoara, Romania for superior academic performance. \n \nMy interests are in the areas of mobile platforms and services, mobile computing, embedded systems, persistent memories, networking, adaptive software architectures, distributed systems, virtual machines, middleware for mobile and distributed computing. \n \nMy work has been published in numerous leading technical conferences, workshops and symposia proceedings. I am a regular speaker and panelist at premium international industry and scientific conferences. I have received several prestigious awards and honors for my work and technical contributions, the most recent ones include the Best Paper Award from IEEE RTAS 2012 and Best Student Paper Award from ACM WWW 2012. My work has been quoted by the press and media, as well as chaired and served as a technical program committee member of multiple industry and scientific conferences. I am a member of ACM and IEEE societies. I have been a Staff Research Scientist of Systems and Software Research in Intel Labs since June 2014. Prior to joining Intel, I was a Senior Research Scientist at Deutsche Telekom Innovation Center in Silicon Valley. I received my PhD in Computer Science from ETH Zurich, Switzerland in 2007. After two years building search engine and information logistics systems at the German software company Caatoosee, I joined ETH Zurich, working on adaptive software architectures. There I was the leader, designer and builder of the PROSE open source project. Prior to that I had internships with Google and Webquote in Silicon Valley. In the summer of 2000, I was selected, together with 10 other students from all over Romania, for the American Romanian Student Internship Program (ARSIP) organized in association with high tech companies from Silicon Valley. During all years of my university studies I was a recipient of the High-Performance Scholarship at Politehnica University of Timisoara, Romania for superior academic performance. \n \nMy interests are in the areas of mobile platforms and services, mobile computing, embedded systems, persistent memories, networking, adaptive software architectures, distributed systems, virtual machines, middleware for mobile and distributed computing. \n \nMy work has been published in numerous leading technical conferences, workshops and symposia proceedings. I am a regular speaker and panelist at premium international industry and scientific conferences. I have received several prestigious awards and honors for my work and technical contributions, the most recent ones include the Best Paper Award from IEEE RTAS 2012 and Best Student Paper Award from ACM WWW 2012. My work has been quoted by the press and media, as well as chaired and served as a technical program committee member of multiple industry and scientific conferences. I am a member of ACM and IEEE societies. Experience Staff Research Scientist Intel Corporation \u2013 Intel Labs, Systems and Software Research June 2014  \u2013 Present (1 year 3 months) \u2013 Innovate, lead, and conduct research and development in systems software, mobile platforms and services, mobile computing, distributed systems, embedded systems, and persistent memories Senior Research Scientist Deutsche Telekom Silicon Valley Innovation Center, USA 2008  \u2013  2014  (6 years) \u2013 Invented and implemented cutting-edge mobile systems, applications and services \n\u2013 Proven track record of success and recognition in building novel solutions that shape the emerging trends in mobile infrastructure and services sectors \n\u2013 Primary focus is on the development of open and programmable mobile platforms (e.g., Android) and novel information technology services \u2013 Developed the vision and goals, novel technologies, systems and services, delivering significant business impact for Deutsche Telekom \n\u2013 Led and conducted research and development of mobile systems, apps and services \n\u2013 Invented and filled 8 patents to advance the state-of-the-art in services and mobile platforms \n\u2013 Received internationally prestigious awards and honors for my innovations and technical contributions; Best Paper Award at IEEE RTAS 2012, Best Student Paper Award at ACM WWW 2012, DT Innovation Day 2010 Award \n\u2013 My work attracted the attention of press and media \n\u2013 Interviewed by BBC and O'Reilly Media for my work and technical contributions on mobile device battery drainage \n\u2013 Regular speaker and panelist at premium international industry and scientific conferences Ph.D. \u2013 Research and Teaching Assistant ETH Zurich (Swiss Federal Institute of Technology Zurich), Switzerland October 2002  \u2013  December 2007  (5 years 3 months) \u2013 My dissertation research is focused on the problem of dynamic adaptation of applications through dynamic bytecode manipulations using a variety of techniques.  \n\u2013 Developed PROSE, a system that performs controlled, systematic, and efficient modification of the code of running Java applications without requiring them to be shut down. \n\u2013 PROSE Open Source Project: http://prose.ethz.ch, Download: SourceForge.net => http://sourceforge.net/projects/jprose \u2013 Total # of downloads: 3,348. Engineering Intern Google Inc., Mountain View, California, USA July 2004  \u2013  October 2004  (4 months) While working on my PhD, in the summer of 2004, I was selected for a summer internship with Google Inc. in Mountain View, California, USA. There I had the opportunity to experience a period of actual work together with the Google team in California, USA. I have been exposed to the leading, cutting-edge and innovative technologies Google employs, which proved to be a great challenge and an extraordinary experience for me. Software Engineer \u2013 Java and C/C++ Developer Caatoosee Ltd., Timisoara, Romania September 2000  \u2013  August 2002  (2 years) \u2013 Search Engine, 2000 \u2013 2001 \nWorked on a module of a Search Engine, called the \u201cManaging Module\u201d, that was part of a distributed web app and its purpose was to offer companies strong facilities of storage, indexing, searching, and highlighting of web docs. The \u201cManaging Module\u201d is responsible for the management of the whole crawling and indexing system, and offers the user a way to control the functionality of the entire system. \n \n\u2013 IQ-Server, 2001 \u2013 2002 \nDesigned and developed two modules of the IQ-Server project that were part of an advanced dynamic approach to information logistics and its goal was to offer companies fast access to all relevant information, irrespective of the kinds of data sources. \n--- Designed and implemented the \u201cNTFS2K-Agent (Native File System 2000 Agent)\u201d that monitors the changes made to the files or directories on an NTFS 5.0 volume.  \n--- Designed and implemented a translator from Microsoft PowerPoint documents to XHTML formats. Engineering Intern WebQuote (now called EmpactSoftware), Los Gatos, California, USA July 2000  \u2013  August 2000  (2 months) One of 11 students from all over Romania selected for an internship in Silicon Valley, USA. \n \n\u2013 Sales Process Automation for PCBs \nDesigned and developed the GenCAM component for a software infrastructure that automates the sales process of printed circuit boards (PCBs). The GenCAM component enables the automatic translation of CAD file formats of type GenCAM, which include all information about a PCB, into quotable formats. The GenCAM file is parsed, generating the specification fields for PCBs that impact costs (e.g., dimensions, layer stacking, vias, surface mount pads, trace and gap, gold fingers, components, routing, technology, fabrication and testing), and then automatically converted into quotable formats that draw costs from a price model. Summer Intern Arpechim, Pitesti, Romania July 1999  \u2013  August 1999  (2 months) Summer intern - internship focus on DBMS (SAP R/3) Staff Research Scientist Intel Corporation \u2013 Intel Labs, Systems and Software Research June 2014  \u2013 Present (1 year 3 months) \u2013 Innovate, lead, and conduct research and development in systems software, mobile platforms and services, mobile computing, distributed systems, embedded systems, and persistent memories Staff Research Scientist Intel Corporation \u2013 Intel Labs, Systems and Software Research June 2014  \u2013 Present (1 year 3 months) \u2013 Innovate, lead, and conduct research and development in systems software, mobile platforms and services, mobile computing, distributed systems, embedded systems, and persistent memories Senior Research Scientist Deutsche Telekom Silicon Valley Innovation Center, USA 2008  \u2013  2014  (6 years) \u2013 Invented and implemented cutting-edge mobile systems, applications and services \n\u2013 Proven track record of success and recognition in building novel solutions that shape the emerging trends in mobile infrastructure and services sectors \n\u2013 Primary focus is on the development of open and programmable mobile platforms (e.g., Android) and novel information technology services \u2013 Developed the vision and goals, novel technologies, systems and services, delivering significant business impact for Deutsche Telekom \n\u2013 Led and conducted research and development of mobile systems, apps and services \n\u2013 Invented and filled 8 patents to advance the state-of-the-art in services and mobile platforms \n\u2013 Received internationally prestigious awards and honors for my innovations and technical contributions; Best Paper Award at IEEE RTAS 2012, Best Student Paper Award at ACM WWW 2012, DT Innovation Day 2010 Award \n\u2013 My work attracted the attention of press and media \n\u2013 Interviewed by BBC and O'Reilly Media for my work and technical contributions on mobile device battery drainage \n\u2013 Regular speaker and panelist at premium international industry and scientific conferences Senior Research Scientist Deutsche Telekom Silicon Valley Innovation Center, USA 2008  \u2013  2014  (6 years) \u2013 Invented and implemented cutting-edge mobile systems, applications and services \n\u2013 Proven track record of success and recognition in building novel solutions that shape the emerging trends in mobile infrastructure and services sectors \n\u2013 Primary focus is on the development of open and programmable mobile platforms (e.g., Android) and novel information technology services \u2013 Developed the vision and goals, novel technologies, systems and services, delivering significant business impact for Deutsche Telekom \n\u2013 Led and conducted research and development of mobile systems, apps and services \n\u2013 Invented and filled 8 patents to advance the state-of-the-art in services and mobile platforms \n\u2013 Received internationally prestigious awards and honors for my innovations and technical contributions; Best Paper Award at IEEE RTAS 2012, Best Student Paper Award at ACM WWW 2012, DT Innovation Day 2010 Award \n\u2013 My work attracted the attention of press and media \n\u2013 Interviewed by BBC and O'Reilly Media for my work and technical contributions on mobile device battery drainage \n\u2013 Regular speaker and panelist at premium international industry and scientific conferences Ph.D. \u2013 Research and Teaching Assistant ETH Zurich (Swiss Federal Institute of Technology Zurich), Switzerland October 2002  \u2013  December 2007  (5 years 3 months) \u2013 My dissertation research is focused on the problem of dynamic adaptation of applications through dynamic bytecode manipulations using a variety of techniques.  \n\u2013 Developed PROSE, a system that performs controlled, systematic, and efficient modification of the code of running Java applications without requiring them to be shut down. \n\u2013 PROSE Open Source Project: http://prose.ethz.ch, Download: SourceForge.net => http://sourceforge.net/projects/jprose \u2013 Total # of downloads: 3,348. Ph.D. \u2013 Research and Teaching Assistant ETH Zurich (Swiss Federal Institute of Technology Zurich), Switzerland October 2002  \u2013  December 2007  (5 years 3 months) \u2013 My dissertation research is focused on the problem of dynamic adaptation of applications through dynamic bytecode manipulations using a variety of techniques.  \n\u2013 Developed PROSE, a system that performs controlled, systematic, and efficient modification of the code of running Java applications without requiring them to be shut down. \n\u2013 PROSE Open Source Project: http://prose.ethz.ch, Download: SourceForge.net => http://sourceforge.net/projects/jprose \u2013 Total # of downloads: 3,348. Engineering Intern Google Inc., Mountain View, California, USA July 2004  \u2013  October 2004  (4 months) While working on my PhD, in the summer of 2004, I was selected for a summer internship with Google Inc. in Mountain View, California, USA. There I had the opportunity to experience a period of actual work together with the Google team in California, USA. I have been exposed to the leading, cutting-edge and innovative technologies Google employs, which proved to be a great challenge and an extraordinary experience for me. Engineering Intern Google Inc., Mountain View, California, USA July 2004  \u2013  October 2004  (4 months) While working on my PhD, in the summer of 2004, I was selected for a summer internship with Google Inc. in Mountain View, California, USA. There I had the opportunity to experience a period of actual work together with the Google team in California, USA. I have been exposed to the leading, cutting-edge and innovative technologies Google employs, which proved to be a great challenge and an extraordinary experience for me. Software Engineer \u2013 Java and C/C++ Developer Caatoosee Ltd., Timisoara, Romania September 2000  \u2013  August 2002  (2 years) \u2013 Search Engine, 2000 \u2013 2001 \nWorked on a module of a Search Engine, called the \u201cManaging Module\u201d, that was part of a distributed web app and its purpose was to offer companies strong facilities of storage, indexing, searching, and highlighting of web docs. The \u201cManaging Module\u201d is responsible for the management of the whole crawling and indexing system, and offers the user a way to control the functionality of the entire system. \n \n\u2013 IQ-Server, 2001 \u2013 2002 \nDesigned and developed two modules of the IQ-Server project that were part of an advanced dynamic approach to information logistics and its goal was to offer companies fast access to all relevant information, irrespective of the kinds of data sources. \n--- Designed and implemented the \u201cNTFS2K-Agent (Native File System 2000 Agent)\u201d that monitors the changes made to the files or directories on an NTFS 5.0 volume.  \n--- Designed and implemented a translator from Microsoft PowerPoint documents to XHTML formats. Software Engineer \u2013 Java and C/C++ Developer Caatoosee Ltd., Timisoara, Romania September 2000  \u2013  August 2002  (2 years) \u2013 Search Engine, 2000 \u2013 2001 \nWorked on a module of a Search Engine, called the \u201cManaging Module\u201d, that was part of a distributed web app and its purpose was to offer companies strong facilities of storage, indexing, searching, and highlighting of web docs. The \u201cManaging Module\u201d is responsible for the management of the whole crawling and indexing system, and offers the user a way to control the functionality of the entire system. \n \n\u2013 IQ-Server, 2001 \u2013 2002 \nDesigned and developed two modules of the IQ-Server project that were part of an advanced dynamic approach to information logistics and its goal was to offer companies fast access to all relevant information, irrespective of the kinds of data sources. \n--- Designed and implemented the \u201cNTFS2K-Agent (Native File System 2000 Agent)\u201d that monitors the changes made to the files or directories on an NTFS 5.0 volume.  \n--- Designed and implemented a translator from Microsoft PowerPoint documents to XHTML formats. Engineering Intern WebQuote (now called EmpactSoftware), Los Gatos, California, USA July 2000  \u2013  August 2000  (2 months) One of 11 students from all over Romania selected for an internship in Silicon Valley, USA. \n \n\u2013 Sales Process Automation for PCBs \nDesigned and developed the GenCAM component for a software infrastructure that automates the sales process of printed circuit boards (PCBs). The GenCAM component enables the automatic translation of CAD file formats of type GenCAM, which include all information about a PCB, into quotable formats. The GenCAM file is parsed, generating the specification fields for PCBs that impact costs (e.g., dimensions, layer stacking, vias, surface mount pads, trace and gap, gold fingers, components, routing, technology, fabrication and testing), and then automatically converted into quotable formats that draw costs from a price model. Engineering Intern WebQuote (now called EmpactSoftware), Los Gatos, California, USA July 2000  \u2013  August 2000  (2 months) One of 11 students from all over Romania selected for an internship in Silicon Valley, USA. \n \n\u2013 Sales Process Automation for PCBs \nDesigned and developed the GenCAM component for a software infrastructure that automates the sales process of printed circuit boards (PCBs). The GenCAM component enables the automatic translation of CAD file formats of type GenCAM, which include all information about a PCB, into quotable formats. The GenCAM file is parsed, generating the specification fields for PCBs that impact costs (e.g., dimensions, layer stacking, vias, surface mount pads, trace and gap, gold fingers, components, routing, technology, fabrication and testing), and then automatically converted into quotable formats that draw costs from a price model. Summer Intern Arpechim, Pitesti, Romania July 1999  \u2013  August 1999  (2 months) Summer intern - internship focus on DBMS (SAP R/3) Summer Intern Arpechim, Pitesti, Romania July 1999  \u2013  August 1999  (2 months) Summer intern - internship focus on DBMS (SAP R/3) Languages   Skills Skills     Education University of California, Berkeley Project Management Professional (PMP) 2010  \u2013 2010 Project Management, Integration, Scope, Planning, Cost, Quality, Human Resources, Communications, Risk, Procurement, Professional Responsibility, and Leadership Skills ETH Zurich (Swiss Federal Institute of Technology Zurich), Switzerland Ph.D. \u2013 Dr. sc. ETH Zurich, Switzerland,  Computer Science 2002  \u2013 2007 Systems Research Group \n\u2013 Developed an infrastructure that supports software adaptation by extending applications at runtime: PROSE (PROgrammable extenSions of sErvices) (http://prose.ethz.ch) \n\u2013 I defended my PhD dissertation entitled \"Controlled, Systematic, and Efficient Code Replacement for Running Java Programs\" on Dec 12, 2007 at ETH Zurich.It was accepted on the recommendation of Prof. Gustavo Alonso (advisor), Prof. Thomas Gross and Prof. Timothy Roscoe (co-advisors). \n\u2013 Involved in the National Centres of Competence in Research, Mobile Information and Communication Systems (NCCR MICS), IP8 (System and Software Architecture) project (http://www.mics.org) \n \nTeaching Assistant in the Department of Computer Science, ETH Zurich \n\u2013 Computer Networks \n\u2013 Parallel and Distributed Databases \n\u2013 System Software \n\u2013 Information and Communication Systems \n\u2013 Supervised four post graduate level theses Activities and Societies:\u00a0 Teaching and Research Assistant ,  NCCR MICS ,  Scientific Reviewer for EuroSys 2006 ,  PC Member for VMIL 2008 \"Politehnica\" University of Timisoara, Romania, Faculty of Automation and Computer Science Bachelor of Science (Computer Science Major),  Computer Science 1996  \u2013 2001 \u2013 High-Performance Scholarship \u2013 Received the High-Performance Scholarship by the \u201cPolitehnica\u201d University of Timisoara, Faculty of Automation and Computer Science, Department of Computer Science for superior academic performance during all 5 years of my universities studies \u2013 GPA 9.10 (on a scale from 1 to 10). \n\u2013 Graduation Thesis: \u201cThe Managing Module for a Search Engine\u201d, GPA 10 on a scale from 1 to 10 \n\u2013 Beginning 2000 - Motorola Grant at the \"Politehnica\" University of Timisoara, Romania - \"Human face recognition\" project \n\u2013 September 1998 - June 1999 - leader of a 10-member team working on instruction execution in digital systems University of California, Berkeley Project Management Professional (PMP) 2010  \u2013 2010 Project Management, Integration, Scope, Planning, Cost, Quality, Human Resources, Communications, Risk, Procurement, Professional Responsibility, and Leadership Skills University of California, Berkeley Project Management Professional (PMP) 2010  \u2013 2010 Project Management, Integration, Scope, Planning, Cost, Quality, Human Resources, Communications, Risk, Procurement, Professional Responsibility, and Leadership Skills University of California, Berkeley Project Management Professional (PMP) 2010  \u2013 2010 Project Management, Integration, Scope, Planning, Cost, Quality, Human Resources, Communications, Risk, Procurement, Professional Responsibility, and Leadership Skills ETH Zurich (Swiss Federal Institute of Technology Zurich), Switzerland Ph.D. \u2013 Dr. sc. ETH Zurich, Switzerland,  Computer Science 2002  \u2013 2007 Systems Research Group \n\u2013 Developed an infrastructure that supports software adaptation by extending applications at runtime: PROSE (PROgrammable extenSions of sErvices) (http://prose.ethz.ch) \n\u2013 I defended my PhD dissertation entitled \"Controlled, Systematic, and Efficient Code Replacement for Running Java Programs\" on Dec 12, 2007 at ETH Zurich.It was accepted on the recommendation of Prof. Gustavo Alonso (advisor), Prof. Thomas Gross and Prof. Timothy Roscoe (co-advisors). \n\u2013 Involved in the National Centres of Competence in Research, Mobile Information and Communication Systems (NCCR MICS), IP8 (System and Software Architecture) project (http://www.mics.org) \n \nTeaching Assistant in the Department of Computer Science, ETH Zurich \n\u2013 Computer Networks \n\u2013 Parallel and Distributed Databases \n\u2013 System Software \n\u2013 Information and Communication Systems \n\u2013 Supervised four post graduate level theses Activities and Societies:\u00a0 Teaching and Research Assistant ,  NCCR MICS ,  Scientific Reviewer for EuroSys 2006 ,  PC Member for VMIL 2008 ETH Zurich (Swiss Federal Institute of Technology Zurich), Switzerland Ph.D. \u2013 Dr. sc. ETH Zurich, Switzerland,  Computer Science 2002  \u2013 2007 Systems Research Group \n\u2013 Developed an infrastructure that supports software adaptation by extending applications at runtime: PROSE (PROgrammable extenSions of sErvices) (http://prose.ethz.ch) \n\u2013 I defended my PhD dissertation entitled \"Controlled, Systematic, and Efficient Code Replacement for Running Java Programs\" on Dec 12, 2007 at ETH Zurich.It was accepted on the recommendation of Prof. Gustavo Alonso (advisor), Prof. Thomas Gross and Prof. Timothy Roscoe (co-advisors). \n\u2013 Involved in the National Centres of Competence in Research, Mobile Information and Communication Systems (NCCR MICS), IP8 (System and Software Architecture) project (http://www.mics.org) \n \nTeaching Assistant in the Department of Computer Science, ETH Zurich \n\u2013 Computer Networks \n\u2013 Parallel and Distributed Databases \n\u2013 System Software \n\u2013 Information and Communication Systems \n\u2013 Supervised four post graduate level theses Activities and Societies:\u00a0 Teaching and Research Assistant ,  NCCR MICS ,  Scientific Reviewer for EuroSys 2006 ,  PC Member for VMIL 2008 ETH Zurich (Swiss Federal Institute of Technology Zurich), Switzerland Ph.D. \u2013 Dr. sc. ETH Zurich, Switzerland,  Computer Science 2002  \u2013 2007 Systems Research Group \n\u2013 Developed an infrastructure that supports software adaptation by extending applications at runtime: PROSE (PROgrammable extenSions of sErvices) (http://prose.ethz.ch) \n\u2013 I defended my PhD dissertation entitled \"Controlled, Systematic, and Efficient Code Replacement for Running Java Programs\" on Dec 12, 2007 at ETH Zurich.It was accepted on the recommendation of Prof. Gustavo Alonso (advisor), Prof. Thomas Gross and Prof. Timothy Roscoe (co-advisors). \n\u2013 Involved in the National Centres of Competence in Research, Mobile Information and Communication Systems (NCCR MICS), IP8 (System and Software Architecture) project (http://www.mics.org) \n \nTeaching Assistant in the Department of Computer Science, ETH Zurich \n\u2013 Computer Networks \n\u2013 Parallel and Distributed Databases \n\u2013 System Software \n\u2013 Information and Communication Systems \n\u2013 Supervised four post graduate level theses Activities and Societies:\u00a0 Teaching and Research Assistant ,  NCCR MICS ,  Scientific Reviewer for EuroSys 2006 ,  PC Member for VMIL 2008 \"Politehnica\" University of Timisoara, Romania, Faculty of Automation and Computer Science Bachelor of Science (Computer Science Major),  Computer Science 1996  \u2013 2001 \u2013 High-Performance Scholarship \u2013 Received the High-Performance Scholarship by the \u201cPolitehnica\u201d University of Timisoara, Faculty of Automation and Computer Science, Department of Computer Science for superior academic performance during all 5 years of my universities studies \u2013 GPA 9.10 (on a scale from 1 to 10). \n\u2013 Graduation Thesis: \u201cThe Managing Module for a Search Engine\u201d, GPA 10 on a scale from 1 to 10 \n\u2013 Beginning 2000 - Motorola Grant at the \"Politehnica\" University of Timisoara, Romania - \"Human face recognition\" project \n\u2013 September 1998 - June 1999 - leader of a 10-member team working on instruction execution in digital systems \"Politehnica\" University of Timisoara, Romania, Faculty of Automation and Computer Science Bachelor of Science (Computer Science Major),  Computer Science 1996  \u2013 2001 \u2013 High-Performance Scholarship \u2013 Received the High-Performance Scholarship by the \u201cPolitehnica\u201d University of Timisoara, Faculty of Automation and Computer Science, Department of Computer Science for superior academic performance during all 5 years of my universities studies \u2013 GPA 9.10 (on a scale from 1 to 10). \n\u2013 Graduation Thesis: \u201cThe Managing Module for a Search Engine\u201d, GPA 10 on a scale from 1 to 10 \n\u2013 Beginning 2000 - Motorola Grant at the \"Politehnica\" University of Timisoara, Romania - \"Human face recognition\" project \n\u2013 September 1998 - June 1999 - leader of a 10-member team working on instruction execution in digital systems \"Politehnica\" University of Timisoara, Romania, Faculty of Automation and Computer Science Bachelor of Science (Computer Science Major),  Computer Science 1996  \u2013 2001 \u2013 High-Performance Scholarship \u2013 Received the High-Performance Scholarship by the \u201cPolitehnica\u201d University of Timisoara, Faculty of Automation and Computer Science, Department of Computer Science for superior academic performance during all 5 years of my universities studies \u2013 GPA 9.10 (on a scale from 1 to 10). \n\u2013 Graduation Thesis: \u201cThe Managing Module for a Search Engine\u201d, GPA 10 on a scale from 1 to 10 \n\u2013 Beginning 2000 - Motorola Grant at the \"Politehnica\" University of Timisoara, Romania - \"Human face recognition\" project \n\u2013 September 1998 - June 1999 - leader of a 10-member team working on instruction execution in digital systems Honors & Awards Interviewed by O\u2019Reilly Media May 2013 My work has attracted the attention of the American media \u2013 Interviewed by O\u2019Reilly Media about my work on mobile browsing energy consumption (my original report was titled \"Who Killed My Battery\"). Link to the O\u2019Reilly Media article: \"How Web Pages Can Extend (or Drain) Mobile Device Battery Life\" \u2013 http://programming.oreilly.com/2013/05/measuring-the-impact-of-web-page-structures-on-battery-usage-in-mobile-devices.html Interviewed by BBC February 2013 Interviewed by BBC for my work and investigation I did in collaboration with Prof. Dan Boneh\u2019s group from Stanford University on mobile device battery drainage (my original report was titled \"Who Killed My Battery\"). The work was picked up by BBC.com as part of Roland Pease\u2019s series on the future of mobile phones. Link to the BBC article: \"What is killing smartphones?\" \u2013 http://www.bbc.com/future/story/20130227-what-is-killing-smartphones Best Student Paper Award April 2012 Awarded the Best Student Paper Award at ACM World Wide Web Conference (WWW 2012) \u2013 premium conference in Internet technologies in the world. Acceptance rate is 12% (out of 885 full papers submissions). Best Paper Award April 2012 Awarded the Best Paper Award at IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2012) \u2013 premium venue in real-time & embedded systems worldwide. Acceptance rate is about 20%. Alien of Extraordinary Ability Honor 2012 Honored the Extraordinary Ability Priority Worker (EB1-1) Green Card \u2013 High honor to only those individuals in that small percentage who have risen to the top of their field of endeavor. Demonstrated extraordinary ability in computer science through sustained national and international acclaim; Achievements recognized in the field. \n Deutsche Telekom Innovation Day 2010 Award 2010 Awarded for the \u201cConnected Life & Drive\u201d Project selected as one of top three innovation projects for Deutsche Telekom Innovation Day 2010, DT\u2019s top event for innovation trends and developments Google Summer Internship 2004 Selected for a summer internship with Google Inc. in Mountain View, California, USA. High-Performance Scholarship 1996 \u2013 2001 Received the High-Performance Scholarship by the \u201cPolitehnica\u201d University of Timisoara, Department of Computer Science for superior academic performance during all 5 years of my university studies \u2013 GPA 9.10 (on a scale from 1 to 10). American Romanian Student Internship Program (A.R.S.I.P.) 2000 Selected together with 10 other students from all over Romania for an internship organized in association with high-technology companies from Silicon Valley, California, USA. \n \nLinks: 1) http://www.casaromana.org/arsip-2003.htm, 2) http://www.casaromana.org/arsip-2004.htm, 3) http://www.casaromana.org/programul-arsip.htm 5th place in the national chess championship 1991 Interviewed by O\u2019Reilly Media May 2013 My work has attracted the attention of the American media \u2013 Interviewed by O\u2019Reilly Media about my work on mobile browsing energy consumption (my original report was titled \"Who Killed My Battery\"). Link to the O\u2019Reilly Media article: \"How Web Pages Can Extend (or Drain) Mobile Device Battery Life\" \u2013 http://programming.oreilly.com/2013/05/measuring-the-impact-of-web-page-structures-on-battery-usage-in-mobile-devices.html Interviewed by O\u2019Reilly Media May 2013 My work has attracted the attention of the American media \u2013 Interviewed by O\u2019Reilly Media about my work on mobile browsing energy consumption (my original report was titled \"Who Killed My Battery\"). Link to the O\u2019Reilly Media article: \"How Web Pages Can Extend (or Drain) Mobile Device Battery Life\" \u2013 http://programming.oreilly.com/2013/05/measuring-the-impact-of-web-page-structures-on-battery-usage-in-mobile-devices.html Interviewed by O\u2019Reilly Media May 2013 My work has attracted the attention of the American media \u2013 Interviewed by O\u2019Reilly Media about my work on mobile browsing energy consumption (my original report was titled \"Who Killed My Battery\"). Link to the O\u2019Reilly Media article: \"How Web Pages Can Extend (or Drain) Mobile Device Battery Life\" \u2013 http://programming.oreilly.com/2013/05/measuring-the-impact-of-web-page-structures-on-battery-usage-in-mobile-devices.html Interviewed by BBC February 2013 Interviewed by BBC for my work and investigation I did in collaboration with Prof. Dan Boneh\u2019s group from Stanford University on mobile device battery drainage (my original report was titled \"Who Killed My Battery\"). The work was picked up by BBC.com as part of Roland Pease\u2019s series on the future of mobile phones. Link to the BBC article: \"What is killing smartphones?\" \u2013 http://www.bbc.com/future/story/20130227-what-is-killing-smartphones Interviewed by BBC February 2013 Interviewed by BBC for my work and investigation I did in collaboration with Prof. Dan Boneh\u2019s group from Stanford University on mobile device battery drainage (my original report was titled \"Who Killed My Battery\"). The work was picked up by BBC.com as part of Roland Pease\u2019s series on the future of mobile phones. Link to the BBC article: \"What is killing smartphones?\" \u2013 http://www.bbc.com/future/story/20130227-what-is-killing-smartphones Interviewed by BBC February 2013 Interviewed by BBC for my work and investigation I did in collaboration with Prof. Dan Boneh\u2019s group from Stanford University on mobile device battery drainage (my original report was titled \"Who Killed My Battery\"). The work was picked up by BBC.com as part of Roland Pease\u2019s series on the future of mobile phones. Link to the BBC article: \"What is killing smartphones?\" \u2013 http://www.bbc.com/future/story/20130227-what-is-killing-smartphones Best Student Paper Award April 2012 Awarded the Best Student Paper Award at ACM World Wide Web Conference (WWW 2012) \u2013 premium conference in Internet technologies in the world. Acceptance rate is 12% (out of 885 full papers submissions). Best Student Paper Award April 2012 Awarded the Best Student Paper Award at ACM World Wide Web Conference (WWW 2012) \u2013 premium conference in Internet technologies in the world. Acceptance rate is 12% (out of 885 full papers submissions). Best Student Paper Award April 2012 Awarded the Best Student Paper Award at ACM World Wide Web Conference (WWW 2012) \u2013 premium conference in Internet technologies in the world. Acceptance rate is 12% (out of 885 full papers submissions). Best Paper Award April 2012 Awarded the Best Paper Award at IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2012) \u2013 premium venue in real-time & embedded systems worldwide. Acceptance rate is about 20%. Best Paper Award April 2012 Awarded the Best Paper Award at IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2012) \u2013 premium venue in real-time & embedded systems worldwide. Acceptance rate is about 20%. Best Paper Award April 2012 Awarded the Best Paper Award at IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2012) \u2013 premium venue in real-time & embedded systems worldwide. Acceptance rate is about 20%. Alien of Extraordinary Ability Honor 2012 Honored the Extraordinary Ability Priority Worker (EB1-1) Green Card \u2013 High honor to only those individuals in that small percentage who have risen to the top of their field of endeavor. Demonstrated extraordinary ability in computer science through sustained national and international acclaim; Achievements recognized in the field. \n Alien of Extraordinary Ability Honor 2012 Honored the Extraordinary Ability Priority Worker (EB1-1) Green Card \u2013 High honor to only those individuals in that small percentage who have risen to the top of their field of endeavor. Demonstrated extraordinary ability in computer science through sustained national and international acclaim; Achievements recognized in the field. \n Alien of Extraordinary Ability Honor 2012 Honored the Extraordinary Ability Priority Worker (EB1-1) Green Card \u2013 High honor to only those individuals in that small percentage who have risen to the top of their field of endeavor. Demonstrated extraordinary ability in computer science through sustained national and international acclaim; Achievements recognized in the field. \n Deutsche Telekom Innovation Day 2010 Award 2010 Awarded for the \u201cConnected Life & Drive\u201d Project selected as one of top three innovation projects for Deutsche Telekom Innovation Day 2010, DT\u2019s top event for innovation trends and developments Deutsche Telekom Innovation Day 2010 Award 2010 Awarded for the \u201cConnected Life & Drive\u201d Project selected as one of top three innovation projects for Deutsche Telekom Innovation Day 2010, DT\u2019s top event for innovation trends and developments Deutsche Telekom Innovation Day 2010 Award 2010 Awarded for the \u201cConnected Life & Drive\u201d Project selected as one of top three innovation projects for Deutsche Telekom Innovation Day 2010, DT\u2019s top event for innovation trends and developments Google Summer Internship 2004 Selected for a summer internship with Google Inc. in Mountain View, California, USA. Google Summer Internship 2004 Selected for a summer internship with Google Inc. in Mountain View, California, USA. Google Summer Internship 2004 Selected for a summer internship with Google Inc. in Mountain View, California, USA. High-Performance Scholarship 1996 \u2013 2001 Received the High-Performance Scholarship by the \u201cPolitehnica\u201d University of Timisoara, Department of Computer Science for superior academic performance during all 5 years of my university studies \u2013 GPA 9.10 (on a scale from 1 to 10). High-Performance Scholarship 1996 \u2013 2001 Received the High-Performance Scholarship by the \u201cPolitehnica\u201d University of Timisoara, Department of Computer Science for superior academic performance during all 5 years of my university studies \u2013 GPA 9.10 (on a scale from 1 to 10). High-Performance Scholarship 1996 \u2013 2001 Received the High-Performance Scholarship by the \u201cPolitehnica\u201d University of Timisoara, Department of Computer Science for superior academic performance during all 5 years of my university studies \u2013 GPA 9.10 (on a scale from 1 to 10). American Romanian Student Internship Program (A.R.S.I.P.) 2000 Selected together with 10 other students from all over Romania for an internship organized in association with high-technology companies from Silicon Valley, California, USA. \n \nLinks: 1) http://www.casaromana.org/arsip-2003.htm, 2) http://www.casaromana.org/arsip-2004.htm, 3) http://www.casaromana.org/programul-arsip.htm American Romanian Student Internship Program (A.R.S.I.P.) 2000 Selected together with 10 other students from all over Romania for an internship organized in association with high-technology companies from Silicon Valley, California, USA. \n \nLinks: 1) http://www.casaromana.org/arsip-2003.htm, 2) http://www.casaromana.org/arsip-2004.htm, 3) http://www.casaromana.org/programul-arsip.htm American Romanian Student Internship Program (A.R.S.I.P.) 2000 Selected together with 10 other students from all over Romania for an internship organized in association with high-technology companies from Silicon Valley, California, USA. \n \nLinks: 1) http://www.casaromana.org/arsip-2003.htm, 2) http://www.casaromana.org/arsip-2004.htm, 3) http://www.casaromana.org/programul-arsip.htm 5th place in the national chess championship 1991 5th place in the national chess championship 1991 5th place in the national chess championship 1991 ", "Summary Bakcground:  \n- ee,ce,cs \n \nSpecialties:  \n- linux kernel driver \n- networking and storage, SCSI, FC/FCoE, DCB, etc.  \n- data (block or fs) backup and restore \n- wireless sensor networks \n- robotics and control \n \nprogramming: \n- C, x86 ASM, somewhat scripting, somewhat matlab Summary Bakcground:  \n- ee,ce,cs \n \nSpecialties:  \n- linux kernel driver \n- networking and storage, SCSI, FC/FCoE, DCB, etc.  \n- data (block or fs) backup and restore \n- wireless sensor networks \n- robotics and control \n \nprogramming: \n- C, x86 ASM, somewhat scripting, somewhat matlab Bakcground:  \n- ee,ce,cs \n \nSpecialties:  \n- linux kernel driver \n- networking and storage, SCSI, FC/FCoE, DCB, etc.  \n- data (block or fs) backup and restore \n- wireless sensor networks \n- robotics and control \n \nprogramming: \n- C, x86 ASM, somewhat scripting, somewhat matlab Bakcground:  \n- ee,ce,cs \n \nSpecialties:  \n- linux kernel driver \n- networking and storage, SCSI, FC/FCoE, DCB, etc.  \n- data (block or fs) backup and restore \n- wireless sensor networks \n- robotics and control \n \nprogramming: \n- C, x86 ASM, somewhat scripting, somewhat matlab Experience Staff Research Scientist Intel Corporation June 2013  \u2013 Present (2 years 3 months) Hillsboro, OR - Big data analytics, Hadoop, HBase, Graph database, ML \n \n- Software defined storage, Ceph, Swift, OpenStack etc \n \n- Caching in storage systems \n \n- Multi-tenant cloud storage optimizations Staff Open Source Software Engineer Intel January 2011  \u2013  June 2013  (2 years 6 months) Portland, OR Storage SW lead for 40G product line. Desgined and implemented earlier Intel 40G driver stack for FCoE offload. Worked with kernel communicty on converged ethernet and data center bridging related technologies. Sr. Open Source Software Engineer Intel Corporation October 2007  \u2013  December 2010  (3 years 3 months) Portland, Oregon Area Worked on Fiber Channel over Ethernet (FCoE) for Intel 10G network adapter product line. Key developer for the Linux kernel FCoE transport framework understand SCSI subtree, which got upstreamed since 2.6.32 kernel.  \n \nI was the key engineer in extending Intel's 10G NIC driver (ixgbe) to support advanced storage offload functionalities for FCoE, working with Linux netdev, scsi, and open-fcoe communities to support generic offload engine for FCoE. \n \nI was also invovled for the original open-lldp project, whose original release supported both IEEE 802.1AB and Data Center Bridg (DCB) related TLVs. \n \nApart from the above, I also worked closely with Linux ditro engineers from Red Hat, SuSE, etc. to enable related kernel and user space features for converged ethernet technologies. \n \nApart from these projects, I also worked in several other storage related projects in the context of iSCSI, RDMA, NVMe, DCB, etc. Sr. R&D Engineer Unitrends August 2005  \u2013  October 2007  (2 years 3 months) 1. Design and implement networked backup and recovery system \n2. Design and implement file system level backup and recovery  \n3. Design and implement block level system level backup and recovery \n4. Design and implement continuous data protection system \n5. etc. Development Engineer CE-Infosys July 2000  \u2013  December 2001  (1 year 6 months) 1. Storage device encryption/decryption \n2. Virtual private network  \n3. USB/Smart card device driver \n4. Various device drivers for both Windows and Linux Staff Research Scientist Intel Corporation June 2013  \u2013 Present (2 years 3 months) Hillsboro, OR - Big data analytics, Hadoop, HBase, Graph database, ML \n \n- Software defined storage, Ceph, Swift, OpenStack etc \n \n- Caching in storage systems \n \n- Multi-tenant cloud storage optimizations Staff Research Scientist Intel Corporation June 2013  \u2013 Present (2 years 3 months) Hillsboro, OR - Big data analytics, Hadoop, HBase, Graph database, ML \n \n- Software defined storage, Ceph, Swift, OpenStack etc \n \n- Caching in storage systems \n \n- Multi-tenant cloud storage optimizations Staff Open Source Software Engineer Intel January 2011  \u2013  June 2013  (2 years 6 months) Portland, OR Storage SW lead for 40G product line. Desgined and implemented earlier Intel 40G driver stack for FCoE offload. Worked with kernel communicty on converged ethernet and data center bridging related technologies. Staff Open Source Software Engineer Intel January 2011  \u2013  June 2013  (2 years 6 months) Portland, OR Storage SW lead for 40G product line. Desgined and implemented earlier Intel 40G driver stack for FCoE offload. Worked with kernel communicty on converged ethernet and data center bridging related technologies. Sr. Open Source Software Engineer Intel Corporation October 2007  \u2013  December 2010  (3 years 3 months) Portland, Oregon Area Worked on Fiber Channel over Ethernet (FCoE) for Intel 10G network adapter product line. Key developer for the Linux kernel FCoE transport framework understand SCSI subtree, which got upstreamed since 2.6.32 kernel.  \n \nI was the key engineer in extending Intel's 10G NIC driver (ixgbe) to support advanced storage offload functionalities for FCoE, working with Linux netdev, scsi, and open-fcoe communities to support generic offload engine for FCoE. \n \nI was also invovled for the original open-lldp project, whose original release supported both IEEE 802.1AB and Data Center Bridg (DCB) related TLVs. \n \nApart from the above, I also worked closely with Linux ditro engineers from Red Hat, SuSE, etc. to enable related kernel and user space features for converged ethernet technologies. \n \nApart from these projects, I also worked in several other storage related projects in the context of iSCSI, RDMA, NVMe, DCB, etc. Sr. Open Source Software Engineer Intel Corporation October 2007  \u2013  December 2010  (3 years 3 months) Portland, Oregon Area Worked on Fiber Channel over Ethernet (FCoE) for Intel 10G network adapter product line. Key developer for the Linux kernel FCoE transport framework understand SCSI subtree, which got upstreamed since 2.6.32 kernel.  \n \nI was the key engineer in extending Intel's 10G NIC driver (ixgbe) to support advanced storage offload functionalities for FCoE, working with Linux netdev, scsi, and open-fcoe communities to support generic offload engine for FCoE. \n \nI was also invovled for the original open-lldp project, whose original release supported both IEEE 802.1AB and Data Center Bridg (DCB) related TLVs. \n \nApart from the above, I also worked closely with Linux ditro engineers from Red Hat, SuSE, etc. to enable related kernel and user space features for converged ethernet technologies. \n \nApart from these projects, I also worked in several other storage related projects in the context of iSCSI, RDMA, NVMe, DCB, etc. Sr. R&D Engineer Unitrends August 2005  \u2013  October 2007  (2 years 3 months) 1. Design and implement networked backup and recovery system \n2. Design and implement file system level backup and recovery  \n3. Design and implement block level system level backup and recovery \n4. Design and implement continuous data protection system \n5. etc. Sr. R&D Engineer Unitrends August 2005  \u2013  October 2007  (2 years 3 months) 1. Design and implement networked backup and recovery system \n2. Design and implement file system level backup and recovery  \n3. Design and implement block level system level backup and recovery \n4. Design and implement continuous data protection system \n5. etc. Development Engineer CE-Infosys July 2000  \u2013  December 2001  (1 year 6 months) 1. Storage device encryption/decryption \n2. Virtual private network  \n3. USB/Smart card device driver \n4. Various device drivers for both Windows and Linux Development Engineer CE-Infosys July 2000  \u2013  December 2001  (1 year 6 months) 1. Storage device encryption/decryption \n2. Virtual private network  \n3. USB/Smart card device driver \n4. Various device drivers for both Windows and Linux Languages English Professional working proficiency Chinese Native or bilingual proficiency English Professional working proficiency Chinese Native or bilingual proficiency English Professional working proficiency Chinese Native or bilingual proficiency Professional working proficiency Native or bilingual proficiency Skills Linux Storage Device Drivers C Linux Kernel Data Center Cloud Computing Networking Matlab VPN Fibre Channel Windows Embedded Systems Ethernet Debugging Virtualization Software Development See 2+ \u00a0 \u00a0 See less Skills  Linux Storage Device Drivers C Linux Kernel Data Center Cloud Computing Networking Matlab VPN Fibre Channel Windows Embedded Systems Ethernet Debugging Virtualization Software Development See 2+ \u00a0 \u00a0 See less Linux Storage Device Drivers C Linux Kernel Data Center Cloud Computing Networking Matlab VPN Fibre Channel Windows Embedded Systems Ethernet Debugging Virtualization Software Development See 2+ \u00a0 \u00a0 See less Linux Storage Device Drivers C Linux Kernel Data Center Cloud Computing Networking Matlab VPN Fibre Channel Windows Embedded Systems Ethernet Debugging Virtualization Software Development See 2+ \u00a0 \u00a0 See less Education Duke University Doctor of Philosophy (Ph.D.),  Computer Engineering 2002  \u2013 2004 Wireless Sensor Networks Nanyang Technological University Master's Degree,  Electrical and Electronics Engineering 1997  \u2013 2000 1. Indoor navigation for robotics \n2. Sensor fusion on robotics Sichuan University Bachelor's Degree,  Electrical and Electronics Engineering 1993  \u2013 1997 Automatic Control no 7 Duke University Doctor of Philosophy (Ph.D.),  Computer Engineering 2002  \u2013 2004 Wireless Sensor Networks Duke University Doctor of Philosophy (Ph.D.),  Computer Engineering 2002  \u2013 2004 Wireless Sensor Networks Duke University Doctor of Philosophy (Ph.D.),  Computer Engineering 2002  \u2013 2004 Wireless Sensor Networks Nanyang Technological University Master's Degree,  Electrical and Electronics Engineering 1997  \u2013 2000 1. Indoor navigation for robotics \n2. Sensor fusion on robotics Nanyang Technological University Master's Degree,  Electrical and Electronics Engineering 1997  \u2013 2000 1. Indoor navigation for robotics \n2. Sensor fusion on robotics Nanyang Technological University Master's Degree,  Electrical and Electronics Engineering 1997  \u2013 2000 1. Indoor navigation for robotics \n2. Sensor fusion on robotics Sichuan University Bachelor's Degree,  Electrical and Electronics Engineering 1993  \u2013 1997 Automatic Control Sichuan University Bachelor's Degree,  Electrical and Electronics Engineering 1993  \u2013 1997 Automatic Control Sichuan University Bachelor's Degree,  Electrical and Electronics Engineering 1993  \u2013 1997 Automatic Control no 7 no 7 no 7 ", "Skills Parallel Computing C++ High Performance... Transactional Memory Parallel Programming Software Design Algorithms Parallel Algorithms Software Engineering Compilers Distributed Systems Programming Computer Architecture Object Oriented Design Computer Science Java Debugging C Perl Embedded Software Embedded Systems Python System Architecture Machine Learning See 9+ \u00a0 \u00a0 See less Skills  Parallel Computing C++ High Performance... Transactional Memory Parallel Programming Software Design Algorithms Parallel Algorithms Software Engineering Compilers Distributed Systems Programming Computer Architecture Object Oriented Design Computer Science Java Debugging C Perl Embedded Software Embedded Systems Python System Architecture Machine Learning See 9+ \u00a0 \u00a0 See less Parallel Computing C++ High Performance... Transactional Memory Parallel Programming Software Design Algorithms Parallel Algorithms Software Engineering Compilers Distributed Systems Programming Computer Architecture Object Oriented Design Computer Science Java Debugging C Perl Embedded Software Embedded Systems Python System Architecture Machine Learning See 9+ \u00a0 \u00a0 See less Parallel Computing C++ High Performance... Transactional Memory Parallel Programming Software Design Algorithms Parallel Algorithms Software Engineering Compilers Distributed Systems Programming Computer Architecture Object Oriented Design Computer Science Java Debugging C Perl Embedded Software Embedded Systems Python System Architecture Machine Learning See 9+ \u00a0 \u00a0 See less ", "Summary Expert in wireless communications and networking, industry standards (IEEE 802.11/15/22, 3GPP/LTE, ZigBee, TALQ ), dynamic spectrum access, cognitive radio networks, wireless connectivity for M2M and IoT applications, data-driven services and applications for smart cities and buildings, performance evaluation and simulation. \n \n \nSpecialties: Wireless communications, MAC and Routing protocols design and evaluation, standardization of wireless technologies, wireless sensor networks, industry consortia, project and program management, global R&D, strategy. \n \nProfessional Activities: \n- Senior Member of IEEE \n- Chair of the IEEE Computer Society Technical Committee on Simulation (TCSIM) (2008 - 2014) \n- Technical Editor of the TALQ Consortium (www.talq-consortium.org) (since 2012). \n- Co-Chair of the Green Computing, Networking &Communications Symposium, ICNC 2015 (http://www.conf-icnc.org/2015/) \n- Guest Editor of the IEEE Computer Magazine Special Issues on Modeling and Simulations of Smart and Green Computing Systems, Sep 2012. \n- Guest Editor of the IEEE Communication Magazine Special Issue on Advances in Standards and Testbeds for Cognitive Radio Networks (Sept 2010, and March 2011).  \n- Guest Editor of the IEEE Wireless Communications Magazine Special Issue on Recent Advances and Evolution of WLAN and WMAN Standards, Oct 2008. Summary Expert in wireless communications and networking, industry standards (IEEE 802.11/15/22, 3GPP/LTE, ZigBee, TALQ ), dynamic spectrum access, cognitive radio networks, wireless connectivity for M2M and IoT applications, data-driven services and applications for smart cities and buildings, performance evaluation and simulation. \n \n \nSpecialties: Wireless communications, MAC and Routing protocols design and evaluation, standardization of wireless technologies, wireless sensor networks, industry consortia, project and program management, global R&D, strategy. \n \nProfessional Activities: \n- Senior Member of IEEE \n- Chair of the IEEE Computer Society Technical Committee on Simulation (TCSIM) (2008 - 2014) \n- Technical Editor of the TALQ Consortium (www.talq-consortium.org) (since 2012). \n- Co-Chair of the Green Computing, Networking &Communications Symposium, ICNC 2015 (http://www.conf-icnc.org/2015/) \n- Guest Editor of the IEEE Computer Magazine Special Issues on Modeling and Simulations of Smart and Green Computing Systems, Sep 2012. \n- Guest Editor of the IEEE Communication Magazine Special Issue on Advances in Standards and Testbeds for Cognitive Radio Networks (Sept 2010, and March 2011).  \n- Guest Editor of the IEEE Wireless Communications Magazine Special Issue on Recent Advances and Evolution of WLAN and WMAN Standards, Oct 2008. Expert in wireless communications and networking, industry standards (IEEE 802.11/15/22, 3GPP/LTE, ZigBee, TALQ ), dynamic spectrum access, cognitive radio networks, wireless connectivity for M2M and IoT applications, data-driven services and applications for smart cities and buildings, performance evaluation and simulation. \n \n \nSpecialties: Wireless communications, MAC and Routing protocols design and evaluation, standardization of wireless technologies, wireless sensor networks, industry consortia, project and program management, global R&D, strategy. \n \nProfessional Activities: \n- Senior Member of IEEE \n- Chair of the IEEE Computer Society Technical Committee on Simulation (TCSIM) (2008 - 2014) \n- Technical Editor of the TALQ Consortium (www.talq-consortium.org) (since 2012). \n- Co-Chair of the Green Computing, Networking &Communications Symposium, ICNC 2015 (http://www.conf-icnc.org/2015/) \n- Guest Editor of the IEEE Computer Magazine Special Issues on Modeling and Simulations of Smart and Green Computing Systems, Sep 2012. \n- Guest Editor of the IEEE Communication Magazine Special Issue on Advances in Standards and Testbeds for Cognitive Radio Networks (Sept 2010, and March 2011).  \n- Guest Editor of the IEEE Wireless Communications Magazine Special Issue on Recent Advances and Evolution of WLAN and WMAN Standards, Oct 2008. Expert in wireless communications and networking, industry standards (IEEE 802.11/15/22, 3GPP/LTE, ZigBee, TALQ ), dynamic spectrum access, cognitive radio networks, wireless connectivity for M2M and IoT applications, data-driven services and applications for smart cities and buildings, performance evaluation and simulation. \n \n \nSpecialties: Wireless communications, MAC and Routing protocols design and evaluation, standardization of wireless technologies, wireless sensor networks, industry consortia, project and program management, global R&D, strategy. \n \nProfessional Activities: \n- Senior Member of IEEE \n- Chair of the IEEE Computer Society Technical Committee on Simulation (TCSIM) (2008 - 2014) \n- Technical Editor of the TALQ Consortium (www.talq-consortium.org) (since 2012). \n- Co-Chair of the Green Computing, Networking &Communications Symposium, ICNC 2015 (http://www.conf-icnc.org/2015/) \n- Guest Editor of the IEEE Computer Magazine Special Issues on Modeling and Simulations of Smart and Green Computing Systems, Sep 2012. \n- Guest Editor of the IEEE Communication Magazine Special Issue on Advances in Standards and Testbeds for Cognitive Radio Networks (Sept 2010, and March 2011).  \n- Guest Editor of the IEEE Wireless Communications Magazine Special Issue on Recent Advances and Evolution of WLAN and WMAN Standards, Oct 2008. Experience Senior Staff Research Scientist Intel Corporation April 2015  \u2013 Present (5 months) Principal Member Research Staff Philips Research November 2005  \u2013  April 2015  (9 years 6 months) Industry standards for M2M applications, wireless connectivity standards, applications and services innovation for smart cities and buildings, connected lighting systems, project management, global team lead, R&D strategy. Research Assistant University of Cincinnati 2003  \u2013  2006  (3 years) Main areas of research included integration of heterogeneous wireless networks, routing and MAC layer issues in wireless ad hoc and sensor networks. Research Intern Philips Research January 2005  \u2013  August 2005  (8 months) Worked on solutions for QoS and roaming issues in 802.11 WLANs for supporting medical applications and developed of a new 802.11e simulation module in OPNET. Senior Staff Research Scientist Intel Corporation April 2015  \u2013 Present (5 months) Senior Staff Research Scientist Intel Corporation April 2015  \u2013 Present (5 months) Principal Member Research Staff Philips Research November 2005  \u2013  April 2015  (9 years 6 months) Industry standards for M2M applications, wireless connectivity standards, applications and services innovation for smart cities and buildings, connected lighting systems, project management, global team lead, R&D strategy. Principal Member Research Staff Philips Research November 2005  \u2013  April 2015  (9 years 6 months) Industry standards for M2M applications, wireless connectivity standards, applications and services innovation for smart cities and buildings, connected lighting systems, project management, global team lead, R&D strategy. Research Assistant University of Cincinnati 2003  \u2013  2006  (3 years) Main areas of research included integration of heterogeneous wireless networks, routing and MAC layer issues in wireless ad hoc and sensor networks. Research Assistant University of Cincinnati 2003  \u2013  2006  (3 years) Main areas of research included integration of heterogeneous wireless networks, routing and MAC layer issues in wireless ad hoc and sensor networks. Research Intern Philips Research January 2005  \u2013  August 2005  (8 months) Worked on solutions for QoS and roaming issues in 802.11 WLANs for supporting medical applications and developed of a new 802.11e simulation module in OPNET. Research Intern Philips Research January 2005  \u2013  August 2005  (8 months) Worked on solutions for QoS and roaming issues in 802.11 WLANs for supporting medical applications and developed of a new 802.11e simulation module in OPNET. Languages Portuguese Portuguese Portuguese Skills Wireless Simulations Wireless Networking Matlab WLAN Sensors R&D Wireless Sensor Networks Product Development Project Management Embedded Systems Machine Learning Software Engineering QoS Routing Integration Algorithms See 2+ \u00a0 \u00a0 See less Skills  Wireless Simulations Wireless Networking Matlab WLAN Sensors R&D Wireless Sensor Networks Product Development Project Management Embedded Systems Machine Learning Software Engineering QoS Routing Integration Algorithms See 2+ \u00a0 \u00a0 See less Wireless Simulations Wireless Networking Matlab WLAN Sensors R&D Wireless Sensor Networks Product Development Project Management Embedded Systems Machine Learning Software Engineering QoS Routing Integration Algorithms See 2+ \u00a0 \u00a0 See less Wireless Simulations Wireless Networking Matlab WLAN Sensors R&D Wireless Sensor Networks Product Development Project Management Embedded Systems Machine Learning Software Engineering QoS Routing Integration Algorithms See 2+ \u00a0 \u00a0 See less Education University of Cincinnati PhD,  Computer Science and Engineering 2003  \u2013 2006 Universidade Federal de Pernambuco Engineer,  Electronics 1994  \u2013 1998 University of Cincinnati PhD,  Computer Science and Engineering 2003  \u2013 2006 University of Cincinnati PhD,  Computer Science and Engineering 2003  \u2013 2006 University of Cincinnati PhD,  Computer Science and Engineering 2003  \u2013 2006 Universidade Federal de Pernambuco Engineer,  Electronics 1994  \u2013 1998 Universidade Federal de Pernambuco Engineer,  Electronics 1994  \u2013 1998 Universidade Federal de Pernambuco Engineer,  Electronics 1994  \u2013 1998 Honors & Awards The IEEE Standard Association Award for outstanding contributions to the development of the IEEE 802.22 standard for cognitive-radio based wireless regional area networks (WRAN) in TV white spaces IEEE Standards Association July 2011 University Laurel Universidate Federal de Pernambuco March 1999 Additional Honors & Awards Who\u2019s Who in Science and Engineering 2006-2007 The IEEE Standard Association Award for outstanding contributions to the development of the IEEE 802.22 standard for cognitive-radio based wireless regional area networks (WRAN) in TV white spaces IEEE Standards Association July 2011 The IEEE Standard Association Award for outstanding contributions to the development of the IEEE 802.22 standard for cognitive-radio based wireless regional area networks (WRAN) in TV white spaces IEEE Standards Association July 2011 The IEEE Standard Association Award for outstanding contributions to the development of the IEEE 802.22 standard for cognitive-radio based wireless regional area networks (WRAN) in TV white spaces IEEE Standards Association July 2011 University Laurel Universidate Federal de Pernambuco March 1999 University Laurel Universidate Federal de Pernambuco March 1999 University Laurel Universidate Federal de Pernambuco March 1999 Additional Honors & Awards Who\u2019s Who in Science and Engineering 2006-2007 Additional Honors & Awards Who\u2019s Who in Science and Engineering 2006-2007 Additional Honors & Awards Who\u2019s Who in Science and Engineering 2006-2007 ", "Summary Specialties: Wireless communications and networking, IEEE 802.11/Wi-Fi. \n \n\u2022\tIn-depth knowledge and technical expertise in Wi-Fi protocols and wireless system design including IEEE 802.11 MAC architecture and algorithms, security, Wireless Network Management, Power Save, QoS, Radio Resource Measurement, Audio/Video codec, location, discovery, and Application Service Platform.Extensive experience in research from concept/analysis/simulations to standards contributions and product design.  \n\u2022\tInfluential technical leader driving key features adopted in IEEE 802.11 and Wi-Fi standards specifications: power save, discovery and P2P management in Wi-Fi Direct technical specification; multi-radio coexistence, direct multicast, location, time synchronization, sleep mode, traffic filter and power save in IEEE 802.11v specification. Summary Specialties: Wireless communications and networking, IEEE 802.11/Wi-Fi. \n \n\u2022\tIn-depth knowledge and technical expertise in Wi-Fi protocols and wireless system design including IEEE 802.11 MAC architecture and algorithms, security, Wireless Network Management, Power Save, QoS, Radio Resource Measurement, Audio/Video codec, location, discovery, and Application Service Platform.Extensive experience in research from concept/analysis/simulations to standards contributions and product design.  \n\u2022\tInfluential technical leader driving key features adopted in IEEE 802.11 and Wi-Fi standards specifications: power save, discovery and P2P management in Wi-Fi Direct technical specification; multi-radio coexistence, direct multicast, location, time synchronization, sleep mode, traffic filter and power save in IEEE 802.11v specification. Specialties: Wireless communications and networking, IEEE 802.11/Wi-Fi. \n \n\u2022\tIn-depth knowledge and technical expertise in Wi-Fi protocols and wireless system design including IEEE 802.11 MAC architecture and algorithms, security, Wireless Network Management, Power Save, QoS, Radio Resource Measurement, Audio/Video codec, location, discovery, and Application Service Platform.Extensive experience in research from concept/analysis/simulations to standards contributions and product design.  \n\u2022\tInfluential technical leader driving key features adopted in IEEE 802.11 and Wi-Fi standards specifications: power save, discovery and P2P management in Wi-Fi Direct technical specification; multi-radio coexistence, direct multicast, location, time synchronization, sleep mode, traffic filter and power save in IEEE 802.11v specification. Specialties: Wireless communications and networking, IEEE 802.11/Wi-Fi. \n \n\u2022\tIn-depth knowledge and technical expertise in Wi-Fi protocols and wireless system design including IEEE 802.11 MAC architecture and algorithms, security, Wireless Network Management, Power Save, QoS, Radio Resource Measurement, Audio/Video codec, location, discovery, and Application Service Platform.Extensive experience in research from concept/analysis/simulations to standards contributions and product design.  \n\u2022\tInfluential technical leader driving key features adopted in IEEE 802.11 and Wi-Fi standards specifications: power save, discovery and P2P management in Wi-Fi Direct technical specification; multi-radio coexistence, direct multicast, location, time synchronization, sleep mode, traffic filter and power save in IEEE 802.11v specification. Experience Principal Engineer Intel Corporation February 2012  \u2013 Present (3 years 7 months) Portland, Oregon Area Participant Wi-Fi Alliance January 2009  \u2013 Present (6 years 8 months) Chair of Wi-Fi Alliance Wi-Fi Direct Services Technical Task Group \nServed as Chair of Wi-Fi Alliance Power Conservation Marketing Task Group  \nServed as Vice Chair of Wi-Fi Alliance P2P Technical Task Group Participant IEEE 802.11 2004  \u2013 Present (11 years) Served as Technical Editor of IEEE 802.11 Task Group v (Wireless Network Management). \nMajor contributor to IEEE 80211k, IEEE 80211r, IEEE 80211w, IEEE 802.11v, and IEEE 80211ah, Wireless Architect Intel Corporation May 2007  \u2013  February 2012  (4 years 10 months) Portland, Oregon Area Sr. Staff Research Scientist Intel Corporation January 2002  \u2013  June 2007  (5 years 6 months) Sr. Software Engineer Intel Corporation December 1996  \u2013  February 2002  (5 years 3 months) Principal Engineer Intel Corporation February 2012  \u2013 Present (3 years 7 months) Portland, Oregon Area Principal Engineer Intel Corporation February 2012  \u2013 Present (3 years 7 months) Portland, Oregon Area Participant Wi-Fi Alliance January 2009  \u2013 Present (6 years 8 months) Chair of Wi-Fi Alliance Wi-Fi Direct Services Technical Task Group \nServed as Chair of Wi-Fi Alliance Power Conservation Marketing Task Group  \nServed as Vice Chair of Wi-Fi Alliance P2P Technical Task Group Participant Wi-Fi Alliance January 2009  \u2013 Present (6 years 8 months) Chair of Wi-Fi Alliance Wi-Fi Direct Services Technical Task Group \nServed as Chair of Wi-Fi Alliance Power Conservation Marketing Task Group  \nServed as Vice Chair of Wi-Fi Alliance P2P Technical Task Group Participant IEEE 802.11 2004  \u2013 Present (11 years) Served as Technical Editor of IEEE 802.11 Task Group v (Wireless Network Management). \nMajor contributor to IEEE 80211k, IEEE 80211r, IEEE 80211w, IEEE 802.11v, and IEEE 80211ah, Participant IEEE 802.11 2004  \u2013 Present (11 years) Served as Technical Editor of IEEE 802.11 Task Group v (Wireless Network Management). \nMajor contributor to IEEE 80211k, IEEE 80211r, IEEE 80211w, IEEE 802.11v, and IEEE 80211ah, Wireless Architect Intel Corporation May 2007  \u2013  February 2012  (4 years 10 months) Portland, Oregon Area Wireless Architect Intel Corporation May 2007  \u2013  February 2012  (4 years 10 months) Portland, Oregon Area Sr. Staff Research Scientist Intel Corporation January 2002  \u2013  June 2007  (5 years 6 months) Sr. Staff Research Scientist Intel Corporation January 2002  \u2013  June 2007  (5 years 6 months) Sr. Software Engineer Intel Corporation December 1996  \u2013  February 2002  (5 years 3 months) Sr. Software Engineer Intel Corporation December 1996  \u2013  February 2002  (5 years 3 months) Education Portland State University Ph. D 1998  \u2013 2007 Tsinghua University MS 1986  \u2013 1989 Huazhong University of Science and Technology BS 1982  \u2013 1986 Portland State University Ph. D 1998  \u2013 2007 Portland State University Ph. D 1998  \u2013 2007 Portland State University Ph. D 1998  \u2013 2007 Tsinghua University MS 1986  \u2013 1989 Tsinghua University MS 1986  \u2013 1989 Tsinghua University MS 1986  \u2013 1989 Huazhong University of Science and Technology BS 1982  \u2013 1986 Huazhong University of Science and Technology BS 1982  \u2013 1986 Huazhong University of Science and Technology BS 1982  \u2013 1986 ", "Experience Director, Wearable Components Research and Engineering Intel Corporation August 2014  \u2013 Present (1 year 1 month) San Francisco Bay Area CTO, Grameen-Intel Social Business Ltd. Intel June 2008  \u2013 Present (7 years 3 months) Director, Emerging Markets Healthcare Intel Corporation January 2013  \u2013  August 2014  (1 year 8 months) San Francisco Bay Area Global Program Manager, Emerging Markets Healthcare Intel Corporation June 2008  \u2013  December 2012  (4 years 7 months) San Francisco Bay Area Strategic Planner, New Business Initiatives Intel January 2008  \u2013  June 2008  (6 months) Senior Staff Researcher Intel Corporation January 2007  \u2013  December 2007  (1 year) Principal Investigator Intel Corporation September 2003  \u2013  December 2006  (3 years 4 months) Staff Research Scientist Intel Corporation January 2001  \u2013  August 2003  (2 years 8 months) Senior Process Engineer Intel Corporation June 1999  \u2013  December 2000  (1 year 7 months) Graduate Research Assistant Cornell University 1994  \u2013  1999  (5 years) Director, Wearable Components Research and Engineering Intel Corporation August 2014  \u2013 Present (1 year 1 month) San Francisco Bay Area Director, Wearable Components Research and Engineering Intel Corporation August 2014  \u2013 Present (1 year 1 month) San Francisco Bay Area CTO, Grameen-Intel Social Business Ltd. Intel June 2008  \u2013 Present (7 years 3 months) CTO, Grameen-Intel Social Business Ltd. Intel June 2008  \u2013 Present (7 years 3 months) Director, Emerging Markets Healthcare Intel Corporation January 2013  \u2013  August 2014  (1 year 8 months) San Francisco Bay Area Director, Emerging Markets Healthcare Intel Corporation January 2013  \u2013  August 2014  (1 year 8 months) San Francisco Bay Area Global Program Manager, Emerging Markets Healthcare Intel Corporation June 2008  \u2013  December 2012  (4 years 7 months) San Francisco Bay Area Global Program Manager, Emerging Markets Healthcare Intel Corporation June 2008  \u2013  December 2012  (4 years 7 months) San Francisco Bay Area Strategic Planner, New Business Initiatives Intel January 2008  \u2013  June 2008  (6 months) Strategic Planner, New Business Initiatives Intel January 2008  \u2013  June 2008  (6 months) Senior Staff Researcher Intel Corporation January 2007  \u2013  December 2007  (1 year) Senior Staff Researcher Intel Corporation January 2007  \u2013  December 2007  (1 year) Principal Investigator Intel Corporation September 2003  \u2013  December 2006  (3 years 4 months) Principal Investigator Intel Corporation September 2003  \u2013  December 2006  (3 years 4 months) Staff Research Scientist Intel Corporation January 2001  \u2013  August 2003  (2 years 8 months) Staff Research Scientist Intel Corporation January 2001  \u2013  August 2003  (2 years 8 months) Senior Process Engineer Intel Corporation June 1999  \u2013  December 2000  (1 year 7 months) Senior Process Engineer Intel Corporation June 1999  \u2013  December 2000  (1 year 7 months) Graduate Research Assistant Cornell University 1994  \u2013  1999  (5 years) Graduate Research Assistant Cornell University 1994  \u2013  1999  (5 years) Skills Strategy Business Strategy Engineering Management Healthcare Microfabrication Product Management Optics Product Development IT Strategy Process Simulation Perl Program Management Process Engineering Strategic Planning Characterization Biotechnology Embedded Systems Manufacturing Big Data Entrepreneurship AFM Cloud Computing Business Analysis Software Development Sustainability Product Marketing Materials Science Design of Experiments Nanotechnology Start-ups Training Research Semiconductors Social Entrepreneurship Competitive Analysis Silicon R&D Emerging Markets Microprocessors CVD Thin Films MEMS Algorithms Microfinance Nonprofits Project Management Cross-functional Team... Social Impact See 33+ \u00a0 \u00a0 See less Skills  Strategy Business Strategy Engineering Management Healthcare Microfabrication Product Management Optics Product Development IT Strategy Process Simulation Perl Program Management Process Engineering Strategic Planning Characterization Biotechnology Embedded Systems Manufacturing Big Data Entrepreneurship AFM Cloud Computing Business Analysis Software Development Sustainability Product Marketing Materials Science Design of Experiments Nanotechnology Start-ups Training Research Semiconductors Social Entrepreneurship Competitive Analysis Silicon R&D Emerging Markets Microprocessors CVD Thin Films MEMS Algorithms Microfinance Nonprofits Project Management Cross-functional Team... Social Impact See 33+ \u00a0 \u00a0 See less Strategy Business Strategy Engineering Management Healthcare Microfabrication Product Management Optics Product Development IT Strategy Process Simulation Perl Program Management Process Engineering Strategic Planning Characterization Biotechnology Embedded Systems Manufacturing Big Data Entrepreneurship AFM Cloud Computing Business Analysis Software Development Sustainability Product Marketing Materials Science Design of Experiments Nanotechnology Start-ups Training Research Semiconductors Social Entrepreneurship Competitive Analysis Silicon R&D Emerging Markets Microprocessors CVD Thin Films MEMS Algorithms Microfinance Nonprofits Project Management Cross-functional Team... Social Impact See 33+ \u00a0 \u00a0 See less Strategy Business Strategy Engineering Management Healthcare Microfabrication Product Management Optics Product Development IT Strategy Process Simulation Perl Program Management Process Engineering Strategic Planning Characterization Biotechnology Embedded Systems Manufacturing Big Data Entrepreneurship AFM Cloud Computing Business Analysis Software Development Sustainability Product Marketing Materials Science Design of Experiments Nanotechnology Start-ups Training Research Semiconductors Social Entrepreneurship Competitive Analysis Silicon R&D Emerging Markets Microprocessors CVD Thin Films MEMS Algorithms Microfinance Nonprofits Project Management Cross-functional Team... Social Impact See 33+ \u00a0 \u00a0 See less Honors & Awards ", "Summary Specialties:Programming languages, language runtimes and virtual machines, static and dynamic compilation and optimization, parallel programming, transactional memory, hardware support for programming languages and tools, debuggers, software engineering, and engineering and research management. Summary Specialties:Programming languages, language runtimes and virtual machines, static and dynamic compilation and optimization, parallel programming, transactional memory, hardware support for programming languages and tools, debuggers, software engineering, and engineering and research management. Specialties:Programming languages, language runtimes and virtual machines, static and dynamic compilation and optimization, parallel programming, transactional memory, hardware support for programming languages and tools, debuggers, software engineering, and engineering and research management. Specialties:Programming languages, language runtimes and virtual machines, static and dynamic compilation and optimization, parallel programming, transactional memory, hardware support for programming languages and tools, debuggers, software engineering, and engineering and research management. Experience Engineering Director, Technical Infrastructure & Cloud Site Reliability Engineering Google May 2013  \u2013 Present (2 years 4 months) Mountain View Software Engineer Facebook January 2012  \u2013  May 2013  (1 year 5 months) Menlo Park Director of the Programming Systems Lab and Senior Principal Engineer Intel Labs 2001  \u2013  February 2012  (11 years) I direct a group of researchers developing new programming technologies and their hardware support for Intel Architectures. My group develops new language features for heterogeneous parallelism, compiler and runtime support for parallelism, parallel programming tools, binary translation, and hardware support for all the above. Lecturer Stanford University February 2005  \u2013  May 2005  (4 months) Taught the advanced compiler course (CS243). Director of Engineering Broadbase March 2000  \u2013  December 2000  (10 months) Technical Lead & Engineering Manager Rubricsoft Corporation April 1998  \u2013  February 2000  (1 year 11 months) Staff Research Scientist Intel Corporation, Microcomputer Research Labs (MRL) July 1996  \u2013  February 1998  (1 year 8 months) Built and led a team of 3 engineers in the design and implementation of 3 Just-In-Time Java compilers (JITs), and a Java VM for the Pentium-Pro microprocessor. \n \nDeveloped the C++ internal representation and the control-flow analysis phase of the Itanium research compiler. Consultant Silicon Graphics November 1994  \u2013  November 1994  (1 month) Consulted the compiler and debugger development groups on source-level debugging of optimized code. Software Engineer MIPS Computer Corporation June 1991  \u2013  August 1991  (3 months) Extended the pixie binary translator to handle the MIPS-III 64-bit instruction set extensions. Added new functionality to translate 64-bit MIPS-III binaries to 32-bit MIPS-I binaries. Hardware Engineer Advanced Micro Devices April 1990  \u2013  August 1990  (5 months) Tested and debugged the instruction issue and bus interface units for the AM29030 RISC microprocessor. Designed solutions to logic errors and implemented solutions in production schematics. Research Assistant UCLA, Computer Science Department October 1989  \u2013  May 1990  (8 months) Conducted research on arithmetic algorithms for ASICs. Developed a gate array implementation of an arithmetic module for performing division, square root and multiplication in a single shared data path. Co-op engineer Advanced Micro Devices January 1989  \u2013  September 1989  (9 months) Provided hardware and software technical support for the AM29000 RISC microprocessor family of products, which included compilers, assemblers, linkers, debuggers, in-circuit emulators, target boards, PC-based plug-in cards, and simulators running on workstation and PC platforms. Developed COFF utility program shipped with the software support tools. Assisted with AM29000 support tools software releases. Summer Intern IBM June 1988  \u2013  September 1988  (4 months) Tested workstation controller card and X.25 networking card for IBM AS/400 computers. Engineering Director, Technical Infrastructure & Cloud Site Reliability Engineering Google May 2013  \u2013 Present (2 years 4 months) Mountain View Engineering Director, Technical Infrastructure & Cloud Site Reliability Engineering Google May 2013  \u2013 Present (2 years 4 months) Mountain View Software Engineer Facebook January 2012  \u2013  May 2013  (1 year 5 months) Menlo Park Software Engineer Facebook January 2012  \u2013  May 2013  (1 year 5 months) Menlo Park Director of the Programming Systems Lab and Senior Principal Engineer Intel Labs 2001  \u2013  February 2012  (11 years) I direct a group of researchers developing new programming technologies and their hardware support for Intel Architectures. My group develops new language features for heterogeneous parallelism, compiler and runtime support for parallelism, parallel programming tools, binary translation, and hardware support for all the above. Director of the Programming Systems Lab and Senior Principal Engineer Intel Labs 2001  \u2013  February 2012  (11 years) I direct a group of researchers developing new programming technologies and their hardware support for Intel Architectures. My group develops new language features for heterogeneous parallelism, compiler and runtime support for parallelism, parallel programming tools, binary translation, and hardware support for all the above. Lecturer Stanford University February 2005  \u2013  May 2005  (4 months) Taught the advanced compiler course (CS243). Lecturer Stanford University February 2005  \u2013  May 2005  (4 months) Taught the advanced compiler course (CS243). Director of Engineering Broadbase March 2000  \u2013  December 2000  (10 months) Director of Engineering Broadbase March 2000  \u2013  December 2000  (10 months) Technical Lead & Engineering Manager Rubricsoft Corporation April 1998  \u2013  February 2000  (1 year 11 months) Technical Lead & Engineering Manager Rubricsoft Corporation April 1998  \u2013  February 2000  (1 year 11 months) Staff Research Scientist Intel Corporation, Microcomputer Research Labs (MRL) July 1996  \u2013  February 1998  (1 year 8 months) Built and led a team of 3 engineers in the design and implementation of 3 Just-In-Time Java compilers (JITs), and a Java VM for the Pentium-Pro microprocessor. \n \nDeveloped the C++ internal representation and the control-flow analysis phase of the Itanium research compiler. Staff Research Scientist Intel Corporation, Microcomputer Research Labs (MRL) July 1996  \u2013  February 1998  (1 year 8 months) Built and led a team of 3 engineers in the design and implementation of 3 Just-In-Time Java compilers (JITs), and a Java VM for the Pentium-Pro microprocessor. \n \nDeveloped the C++ internal representation and the control-flow analysis phase of the Itanium research compiler. Consultant Silicon Graphics November 1994  \u2013  November 1994  (1 month) Consulted the compiler and debugger development groups on source-level debugging of optimized code. Consultant Silicon Graphics November 1994  \u2013  November 1994  (1 month) Consulted the compiler and debugger development groups on source-level debugging of optimized code. Software Engineer MIPS Computer Corporation June 1991  \u2013  August 1991  (3 months) Extended the pixie binary translator to handle the MIPS-III 64-bit instruction set extensions. Added new functionality to translate 64-bit MIPS-III binaries to 32-bit MIPS-I binaries. Software Engineer MIPS Computer Corporation June 1991  \u2013  August 1991  (3 months) Extended the pixie binary translator to handle the MIPS-III 64-bit instruction set extensions. Added new functionality to translate 64-bit MIPS-III binaries to 32-bit MIPS-I binaries. Hardware Engineer Advanced Micro Devices April 1990  \u2013  August 1990  (5 months) Tested and debugged the instruction issue and bus interface units for the AM29030 RISC microprocessor. Designed solutions to logic errors and implemented solutions in production schematics. Hardware Engineer Advanced Micro Devices April 1990  \u2013  August 1990  (5 months) Tested and debugged the instruction issue and bus interface units for the AM29030 RISC microprocessor. Designed solutions to logic errors and implemented solutions in production schematics. Research Assistant UCLA, Computer Science Department October 1989  \u2013  May 1990  (8 months) Conducted research on arithmetic algorithms for ASICs. Developed a gate array implementation of an arithmetic module for performing division, square root and multiplication in a single shared data path. Research Assistant UCLA, Computer Science Department October 1989  \u2013  May 1990  (8 months) Conducted research on arithmetic algorithms for ASICs. Developed a gate array implementation of an arithmetic module for performing division, square root and multiplication in a single shared data path. Co-op engineer Advanced Micro Devices January 1989  \u2013  September 1989  (9 months) Provided hardware and software technical support for the AM29000 RISC microprocessor family of products, which included compilers, assemblers, linkers, debuggers, in-circuit emulators, target boards, PC-based plug-in cards, and simulators running on workstation and PC platforms. Developed COFF utility program shipped with the software support tools. Assisted with AM29000 support tools software releases. Co-op engineer Advanced Micro Devices January 1989  \u2013  September 1989  (9 months) Provided hardware and software technical support for the AM29000 RISC microprocessor family of products, which included compilers, assemblers, linkers, debuggers, in-circuit emulators, target boards, PC-based plug-in cards, and simulators running on workstation and PC platforms. Developed COFF utility program shipped with the software support tools. Assisted with AM29000 support tools software releases. Summer Intern IBM June 1988  \u2013  September 1988  (4 months) Tested workstation controller card and X.25 networking card for IBM AS/400 computers. Summer Intern IBM June 1988  \u2013  September 1988  (4 months) Tested workstation controller card and X.25 networking card for IBM AS/400 computers. Skills Software Engineering Programming Languages Hardware Parallel Programming Java C++ Parallel Computing Algorithms Programming Debugging Optimization C Compilers Skills  Software Engineering Programming Languages Hardware Parallel Programming Java C++ Parallel Computing Algorithms Programming Debugging Optimization C Compilers Software Engineering Programming Languages Hardware Parallel Programming Java C++ Parallel Computing Algorithms Programming Debugging Optimization C Compilers Software Engineering Programming Languages Hardware Parallel Programming Java C++ Parallel Computing Algorithms Programming Debugging Optimization C Compilers Education Carnegie Mellon University Ph.D.,  Computer Science 1992  \u2013 1996 Thesis: \"Source-Level Debugging of Globally Optimized Code\" \n \nDeveloped new algorithms for source-level debugging of optimized code. Led the development of cmcc, a retargetable optimizing C compiler (written in C++) with code generators for MIPS, SPARC, and iWarp (a VLIW processor co-developed by Intel and CMU). Developed cmcc's intermediate representation and object-oriented frameworks for optimization and retargetable code generation. Implemented all global optimizations, including partial redundancy elimination, (partial) dead code elimination, strength reduction, induction variable optimization, and other classical optimizations. \n \nWorked on Omniware, a safe and language-independent virtual machine for mobile code. Implemented its MIPS code generator. \n \nManaged a team of graduate students in the implementation of software for Navigator, a wearable computer with a head-mounted display, speech input, and GPS, dedicated to campus navigation. Carnegie Mellon University MS,  Computer Science 1990  \u2013 1992 University of California, Los Angeles BS,  Computer Science and Engineering 1984  \u2013 1990 Awarded the School of Engineering and Applied Science\u2019s \"Most Outstanding Bachelor of Science Award\" for 1990. \n \nAwarded an NSF undergraduate research grant for research on arithmetic algorithms for ASICs. Carnegie Mellon University Ph.D.,  Computer Science 1992  \u2013 1996 Thesis: \"Source-Level Debugging of Globally Optimized Code\" \n \nDeveloped new algorithms for source-level debugging of optimized code. Led the development of cmcc, a retargetable optimizing C compiler (written in C++) with code generators for MIPS, SPARC, and iWarp (a VLIW processor co-developed by Intel and CMU). Developed cmcc's intermediate representation and object-oriented frameworks for optimization and retargetable code generation. Implemented all global optimizations, including partial redundancy elimination, (partial) dead code elimination, strength reduction, induction variable optimization, and other classical optimizations. \n \nWorked on Omniware, a safe and language-independent virtual machine for mobile code. Implemented its MIPS code generator. \n \nManaged a team of graduate students in the implementation of software for Navigator, a wearable computer with a head-mounted display, speech input, and GPS, dedicated to campus navigation. Carnegie Mellon University Ph.D.,  Computer Science 1992  \u2013 1996 Thesis: \"Source-Level Debugging of Globally Optimized Code\" \n \nDeveloped new algorithms for source-level debugging of optimized code. Led the development of cmcc, a retargetable optimizing C compiler (written in C++) with code generators for MIPS, SPARC, and iWarp (a VLIW processor co-developed by Intel and CMU). Developed cmcc's intermediate representation and object-oriented frameworks for optimization and retargetable code generation. Implemented all global optimizations, including partial redundancy elimination, (partial) dead code elimination, strength reduction, induction variable optimization, and other classical optimizations. \n \nWorked on Omniware, a safe and language-independent virtual machine for mobile code. Implemented its MIPS code generator. \n \nManaged a team of graduate students in the implementation of software for Navigator, a wearable computer with a head-mounted display, speech input, and GPS, dedicated to campus navigation. Carnegie Mellon University Ph.D.,  Computer Science 1992  \u2013 1996 Thesis: \"Source-Level Debugging of Globally Optimized Code\" \n \nDeveloped new algorithms for source-level debugging of optimized code. Led the development of cmcc, a retargetable optimizing C compiler (written in C++) with code generators for MIPS, SPARC, and iWarp (a VLIW processor co-developed by Intel and CMU). Developed cmcc's intermediate representation and object-oriented frameworks for optimization and retargetable code generation. Implemented all global optimizations, including partial redundancy elimination, (partial) dead code elimination, strength reduction, induction variable optimization, and other classical optimizations. \n \nWorked on Omniware, a safe and language-independent virtual machine for mobile code. Implemented its MIPS code generator. \n \nManaged a team of graduate students in the implementation of software for Navigator, a wearable computer with a head-mounted display, speech input, and GPS, dedicated to campus navigation. Carnegie Mellon University MS,  Computer Science 1990  \u2013 1992 Carnegie Mellon University MS,  Computer Science 1990  \u2013 1992 Carnegie Mellon University MS,  Computer Science 1990  \u2013 1992 University of California, Los Angeles BS,  Computer Science and Engineering 1984  \u2013 1990 Awarded the School of Engineering and Applied Science\u2019s \"Most Outstanding Bachelor of Science Award\" for 1990. \n \nAwarded an NSF undergraduate research grant for research on arithmetic algorithms for ASICs. University of California, Los Angeles BS,  Computer Science and Engineering 1984  \u2013 1990 Awarded the School of Engineering and Applied Science\u2019s \"Most Outstanding Bachelor of Science Award\" for 1990. \n \nAwarded an NSF undergraduate research grant for research on arithmetic algorithms for ASICs. University of California, Los Angeles BS,  Computer Science and Engineering 1984  \u2013 1990 Awarded the School of Engineering and Applied Science\u2019s \"Most Outstanding Bachelor of Science Award\" for 1990. \n \nAwarded an NSF undergraduate research grant for research on arithmetic algorithms for ASICs. Honors & Awards Additional Honors & Awards Issued patents: \n \nUS8521995 US8521965 US8489864 US8473921 US8468526 \nUS8407386 US8402218 US8370577 US8365016 US8364911 \nUS8356166 US8346760 US8316194 US8302099 US8250331  \nUS8245244 US8229907 US8200909 US8195898 US8185698 \nUS8161247 US8140773 US8136112 US8132158 US8108627 \nUS8099538 US8095824 US8086827 US8078807 US8065491 \nUS8065490 US8060482 US7991965 US7958319 US7913236 \nUS7870545 US7809903 US7793275 US7730286 US7725662 \nUS7610585 US7606981 US7580914 US7577947 US7567963 \nUS7542977 US7512930 US7512750 US7502897 US7490117 \nUS7487336 US7389502 US7389385 US7367022 US7366831 \nUS7257693 US7243191 US7162584 US7162583 US7143238 \nUS7080354 US6928582 US6848100 US6317869 US6292935 \nUS6170083 US6158048 US6093216 \n \nOver 10 pending patent applications Additional Honors & Awards Issued patents: \n \nUS8521995 US8521965 US8489864 US8473921 US8468526 \nUS8407386 US8402218 US8370577 US8365016 US8364911 \nUS8356166 US8346760 US8316194 US8302099 US8250331  \nUS8245244 US8229907 US8200909 US8195898 US8185698 \nUS8161247 US8140773 US8136112 US8132158 US8108627 \nUS8099538 US8095824 US8086827 US8078807 US8065491 \nUS8065490 US8060482 US7991965 US7958319 US7913236 \nUS7870545 US7809903 US7793275 US7730286 US7725662 \nUS7610585 US7606981 US7580914 US7577947 US7567963 \nUS7542977 US7512930 US7512750 US7502897 US7490117 \nUS7487336 US7389502 US7389385 US7367022 US7366831 \nUS7257693 US7243191 US7162584 US7162583 US7143238 \nUS7080354 US6928582 US6848100 US6317869 US6292935 \nUS6170083 US6158048 US6093216 \n \nOver 10 pending patent applications Additional Honors & Awards Issued patents: \n \nUS8521995 US8521965 US8489864 US8473921 US8468526 \nUS8407386 US8402218 US8370577 US8365016 US8364911 \nUS8356166 US8346760 US8316194 US8302099 US8250331  \nUS8245244 US8229907 US8200909 US8195898 US8185698 \nUS8161247 US8140773 US8136112 US8132158 US8108627 \nUS8099538 US8095824 US8086827 US8078807 US8065491 \nUS8065490 US8060482 US7991965 US7958319 US7913236 \nUS7870545 US7809903 US7793275 US7730286 US7725662 \nUS7610585 US7606981 US7580914 US7577947 US7567963 \nUS7542977 US7512930 US7512750 US7502897 US7490117 \nUS7487336 US7389502 US7389385 US7367022 US7366831 \nUS7257693 US7243191 US7162584 US7162583 US7143238 \nUS7080354 US6928582 US6848100 US6317869 US6292935 \nUS6170083 US6158048 US6093216 \n \nOver 10 pending patent applications Additional Honors & Awards Issued patents: \n \nUS8521995 US8521965 US8489864 US8473921 US8468526 \nUS8407386 US8402218 US8370577 US8365016 US8364911 \nUS8356166 US8346760 US8316194 US8302099 US8250331  \nUS8245244 US8229907 US8200909 US8195898 US8185698 \nUS8161247 US8140773 US8136112 US8132158 US8108627 \nUS8099538 US8095824 US8086827 US8078807 US8065491 \nUS8065490 US8060482 US7991965 US7958319 US7913236 \nUS7870545 US7809903 US7793275 US7730286 US7725662 \nUS7610585 US7606981 US7580914 US7577947 US7567963 \nUS7542977 US7512930 US7512750 US7502897 US7490117 \nUS7487336 US7389502 US7389385 US7367022 US7366831 \nUS7257693 US7243191 US7162584 US7162583 US7143238 \nUS7080354 US6928582 US6848100 US6317869 US6292935 \nUS6170083 US6158048 US6093216 \n \nOver 10 pending patent applications ", "Experience Google Access Google July 2014  \u2013 Present (1 year 2 months) Mountain View, CA Sr. Staff Research Scientist Intel Corporation 2004  \u2013  July 2014  (10 years) Santa Clara, CA Advanced See-through Mobile Platform and Antenna Design \n60GHz Phase Array Antenna Design/Fab/Test, RFIC/Packaging Integration, and System Performance Validation(802.11ad) \nReconfigurable Antenna Technology and Mobile Platform Integration \nMulti-radio Wireless System Design and Testing (3G, WCDMA, WiFi 802.11a/b/g/n, GPS, BT) Electrical Engineer Maxim Integrated Products 2003  \u2013  2004  (1 year) Hillsboro, OR High Speed Data Converters Electrical Engineer Agilent Technologies 2001  \u2013  2003  (2 years) Santa Rosa, CA Performance Spectrum Analyzers Research Scientist University of Illinois at Urbana-Champaign 1999  \u2013  2000  (1 year) Google Access Google July 2014  \u2013 Present (1 year 2 months) Mountain View, CA Google Access Google July 2014  \u2013 Present (1 year 2 months) Mountain View, CA Sr. Staff Research Scientist Intel Corporation 2004  \u2013  July 2014  (10 years) Santa Clara, CA Advanced See-through Mobile Platform and Antenna Design \n60GHz Phase Array Antenna Design/Fab/Test, RFIC/Packaging Integration, and System Performance Validation(802.11ad) \nReconfigurable Antenna Technology and Mobile Platform Integration \nMulti-radio Wireless System Design and Testing (3G, WCDMA, WiFi 802.11a/b/g/n, GPS, BT) Sr. Staff Research Scientist Intel Corporation 2004  \u2013  July 2014  (10 years) Santa Clara, CA Advanced See-through Mobile Platform and Antenna Design \n60GHz Phase Array Antenna Design/Fab/Test, RFIC/Packaging Integration, and System Performance Validation(802.11ad) \nReconfigurable Antenna Technology and Mobile Platform Integration \nMulti-radio Wireless System Design and Testing (3G, WCDMA, WiFi 802.11a/b/g/n, GPS, BT) Electrical Engineer Maxim Integrated Products 2003  \u2013  2004  (1 year) Hillsboro, OR High Speed Data Converters Electrical Engineer Maxim Integrated Products 2003  \u2013  2004  (1 year) Hillsboro, OR High Speed Data Converters Electrical Engineer Agilent Technologies 2001  \u2013  2003  (2 years) Santa Rosa, CA Performance Spectrum Analyzers Electrical Engineer Agilent Technologies 2001  \u2013  2003  (2 years) Santa Rosa, CA Performance Spectrum Analyzers Research Scientist University of Illinois at Urbana-Champaign 1999  \u2013  2000  (1 year) Research Scientist University of Illinois at Urbana-Champaign 1999  \u2013  2000  (1 year) Languages English Native or bilingual proficiency Chinese Native or bilingual proficiency English Native or bilingual proficiency Chinese Native or bilingual proficiency English Native or bilingual proficiency Chinese Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Electromagnetics Antennas RF Wireless Antenna Design RF design HFSS Agilent ADS Network Analyzer Signal Generators Spectrum Analyzer Transmission Lines Simulations Signal Integrity Analog ANSYS SPICE Cadence Virtuoso Circuit Design Signal Processing Digital Signal... Mixed Signal Matlab RF Design See 9+ \u00a0 \u00a0 See less Skills  Electromagnetics Antennas RF Wireless Antenna Design RF design HFSS Agilent ADS Network Analyzer Signal Generators Spectrum Analyzer Transmission Lines Simulations Signal Integrity Analog ANSYS SPICE Cadence Virtuoso Circuit Design Signal Processing Digital Signal... Mixed Signal Matlab RF Design See 9+ \u00a0 \u00a0 See less Electromagnetics Antennas RF Wireless Antenna Design RF design HFSS Agilent ADS Network Analyzer Signal Generators Spectrum Analyzer Transmission Lines Simulations Signal Integrity Analog ANSYS SPICE Cadence Virtuoso Circuit Design Signal Processing Digital Signal... Mixed Signal Matlab RF Design See 9+ \u00a0 \u00a0 See less Electromagnetics Antennas RF Wireless Antenna Design RF design HFSS Agilent ADS Network Analyzer Signal Generators Spectrum Analyzer Transmission Lines Simulations Signal Integrity Analog ANSYS SPICE Cadence Virtuoso Circuit Design Signal Processing Digital Signal... Mixed Signal Matlab RF Design See 9+ \u00a0 \u00a0 See less Education University of Illinois at Urbana-Champaign Master,  Electromagnetic 1999  \u2013 2001 University of Illinois at Urbana-Champaign Master of Science (MS) University of Illinois at Urbana-Champaign Master,  Electromagnetic 1999  \u2013 2001 University of Illinois at Urbana-Champaign Master,  Electromagnetic 1999  \u2013 2001 University of Illinois at Urbana-Champaign Master,  Electromagnetic 1999  \u2013 2001 University of Illinois at Urbana-Champaign Master of Science (MS) University of Illinois at Urbana-Champaign Master of Science (MS) University of Illinois at Urbana-Champaign Master of Science (MS) ", "Experience Software Engineer Google January 2014  \u2013 Present (1 year 8 months) Aarhus, Denmark Software Engineer Google January 2014  \u2013 Present (1 year 8 months) Aarhus, Denmark Software Engineer Google January 2014  \u2013 Present (1 year 8 months) Aarhus, Denmark Languages German English German English German English Skills Compiler Construction Distributed Systems Type Systems Parallel Computing Parallel Programming Software Engineering Compilers Web Technologies C Java JavaScript ML Computer Science Runtimes High Performance... University Teaching Haskell See 2+ \u00a0 \u00a0 See less Skills  Compiler Construction Distributed Systems Type Systems Parallel Computing Parallel Programming Software Engineering Compilers Web Technologies C Java JavaScript ML Computer Science Runtimes High Performance... University Teaching Haskell See 2+ \u00a0 \u00a0 See less Compiler Construction Distributed Systems Type Systems Parallel Computing Parallel Programming Software Engineering Compilers Web Technologies C Java JavaScript ML Computer Science Runtimes High Performance... University Teaching Haskell See 2+ \u00a0 \u00a0 See less Compiler Construction Distributed Systems Type Systems Parallel Computing Parallel Programming Software Engineering Compilers Web Technologies C Java JavaScript ML Computer Science Runtimes High Performance... University Teaching Haskell See 2+ \u00a0 \u00a0 See less Honors & Awards ", "Experience Associate Professor Georgia Institute of Technology January 2013  \u2013 Present (2 years 8 months) Atlanta, Georgia Staff Research Scientist Intel Corporation January 2010  \u2013  December 2012  (3 years) Hillsboro, Oregon Senior Research Scientist Intel Corporation October 2007  \u2013  December 2009  (2 years 3 months) Hillsboro, Oregon Analog Research Engineer Texas Instruments June 2001  \u2013  August 2002  (1 year 3 months) Bengaluru Area, India Associate Professor Georgia Institute of Technology January 2013  \u2013 Present (2 years 8 months) Atlanta, Georgia Associate Professor Georgia Institute of Technology January 2013  \u2013 Present (2 years 8 months) Atlanta, Georgia Staff Research Scientist Intel Corporation January 2010  \u2013  December 2012  (3 years) Hillsboro, Oregon Staff Research Scientist Intel Corporation January 2010  \u2013  December 2012  (3 years) Hillsboro, Oregon Senior Research Scientist Intel Corporation October 2007  \u2013  December 2009  (2 years 3 months) Hillsboro, Oregon Senior Research Scientist Intel Corporation October 2007  \u2013  December 2009  (2 years 3 months) Hillsboro, Oregon Analog Research Engineer Texas Instruments June 2001  \u2013  August 2002  (1 year 3 months) Bengaluru Area, India Analog Research Engineer Texas Instruments June 2001  \u2013  August 2002  (1 year 3 months) Bengaluru Area, India Education Purdue University Doctor of Philosophy (Ph.D.),  Electrical and computer engineering 2002  \u2013 2007 Purdue University Doctor of Philosophy (Ph.D.),  Electrical and computer engineering 2002  \u2013 2007 Purdue University Doctor of Philosophy (Ph.D.),  Electrical and computer engineering 2002  \u2013 2007 Purdue University Doctor of Philosophy (Ph.D.),  Electrical and computer engineering 2002  \u2013 2007 ", "Summary I am a staff research scientist at the Intel Visual Computing Lab. \n \nMy research interests lie in the field of computer vision and computer graphics. In particular, I tackle the challenges in 3D modeling. The ultimate goal of my research is to make computers perceive the 3D reality of the physical world, which is the foundation of many important applications. Summary I am a staff research scientist at the Intel Visual Computing Lab. \n \nMy research interests lie in the field of computer vision and computer graphics. In particular, I tackle the challenges in 3D modeling. The ultimate goal of my research is to make computers perceive the 3D reality of the physical world, which is the foundation of many important applications. I am a staff research scientist at the Intel Visual Computing Lab. \n \nMy research interests lie in the field of computer vision and computer graphics. In particular, I tackle the challenges in 3D modeling. The ultimate goal of my research is to make computers perceive the 3D reality of the physical world, which is the foundation of many important applications. I am a staff research scientist at the Intel Visual Computing Lab. \n \nMy research interests lie in the field of computer vision and computer graphics. In particular, I tackle the challenges in 3D modeling. The ultimate goal of my research is to make computers perceive the 3D reality of the physical world, which is the foundation of many important applications. Experience Staff Research Scientist Intel Corporation June 2015  \u2013 Present (3 months) Santa Clara Postdoctoral researcher Stanford University September 2012  \u2013  January 2015  (2 years 5 months) Staff Research Scientist Intel Corporation June 2015  \u2013 Present (3 months) Santa Clara Staff Research Scientist Intel Corporation June 2015  \u2013 Present (3 months) Santa Clara Postdoctoral researcher Stanford University September 2012  \u2013  January 2015  (2 years 5 months) Postdoctoral researcher Stanford University September 2012  \u2013  January 2015  (2 years 5 months) Skills Computer Graphics Computer Vision Modeling Machine Learning Algorithms Computer Science Artificial Intelligence Pattern Recognition Image Processing Python LaTeX OpenGL C++ Parallel Computing OpenCV C Programming Software Engineering Natural Language... Data Mining Information Retrieval MapReduce See 7+ \u00a0 \u00a0 See less Skills  Computer Graphics Computer Vision Modeling Machine Learning Algorithms Computer Science Artificial Intelligence Pattern Recognition Image Processing Python LaTeX OpenGL C++ Parallel Computing OpenCV C Programming Software Engineering Natural Language... Data Mining Information Retrieval MapReduce See 7+ \u00a0 \u00a0 See less Computer Graphics Computer Vision Modeling Machine Learning Algorithms Computer Science Artificial Intelligence Pattern Recognition Image Processing Python LaTeX OpenGL C++ Parallel Computing OpenCV C Programming Software Engineering Natural Language... Data Mining Information Retrieval MapReduce See 7+ \u00a0 \u00a0 See less Computer Graphics Computer Vision Modeling Machine Learning Algorithms Computer Science Artificial Intelligence Pattern Recognition Image Processing Python LaTeX OpenGL C++ Parallel Computing OpenCV C Programming Software Engineering Natural Language... Data Mining Information Retrieval MapReduce See 7+ \u00a0 \u00a0 See less Education University of Southern California Doctor of Philosophy (PhD),  Computer Science 2007  \u2013 2012 Tsinghua University Master,  Computer Science 2005  \u2013 2007 University of Southern California Doctor of Philosophy (PhD),  Computer Science 2007  \u2013 2012 University of Southern California Doctor of Philosophy (PhD),  Computer Science 2007  \u2013 2012 University of Southern California Doctor of Philosophy (PhD),  Computer Science 2007  \u2013 2012 Tsinghua University Master,  Computer Science 2005  \u2013 2007 Tsinghua University Master,  Computer Science 2005  \u2013 2007 Tsinghua University Master,  Computer Science 2005  \u2013 2007 ", "Experience Principal Engineer Intel April 2015  \u2013 Present (5 months) Santa Clara, CA Senior Staff Research Scientist Intel Corporation April 2011  \u2013  March 2015  (4 years) Greater Los Angeles Area Location Architect for Cross Platform Solutions Intel Corporation May 2013  \u2013  May 2014  (1 year 1 month) Santa Clara, CA Staff Research Scientist Intel Corporation April 2008  \u2013  March 2011  (3 years) Greater Los Angeles Area Co-chair of Bluetooth/MWS coexistence subgroup Bluetooth SIG July 2007  \u2013  April 2010  (2 years 10 months) Senior Research Scientist Intel Corporation January 2006  \u2013  March 2008  (2 years 3 months) Portland, Oregon Area Summer Intern Palo Alto Research Center (PARC) 2003  \u2013  2003  (less than a year) Principal Engineer Intel April 2015  \u2013 Present (5 months) Santa Clara, CA Principal Engineer Intel April 2015  \u2013 Present (5 months) Santa Clara, CA Senior Staff Research Scientist Intel Corporation April 2011  \u2013  March 2015  (4 years) Greater Los Angeles Area Senior Staff Research Scientist Intel Corporation April 2011  \u2013  March 2015  (4 years) Greater Los Angeles Area Location Architect for Cross Platform Solutions Intel Corporation May 2013  \u2013  May 2014  (1 year 1 month) Santa Clara, CA Location Architect for Cross Platform Solutions Intel Corporation May 2013  \u2013  May 2014  (1 year 1 month) Santa Clara, CA Staff Research Scientist Intel Corporation April 2008  \u2013  March 2011  (3 years) Greater Los Angeles Area Staff Research Scientist Intel Corporation April 2008  \u2013  March 2011  (3 years) Greater Los Angeles Area Co-chair of Bluetooth/MWS coexistence subgroup Bluetooth SIG July 2007  \u2013  April 2010  (2 years 10 months) Co-chair of Bluetooth/MWS coexistence subgroup Bluetooth SIG July 2007  \u2013  April 2010  (2 years 10 months) Senior Research Scientist Intel Corporation January 2006  \u2013  March 2008  (2 years 3 months) Portland, Oregon Area Senior Research Scientist Intel Corporation January 2006  \u2013  March 2008  (2 years 3 months) Portland, Oregon Area Summer Intern Palo Alto Research Center (PARC) 2003  \u2013  2003  (less than a year) Summer Intern Palo Alto Research Center (PARC) 2003  \u2013  2003  (less than a year) Skills Algorithms Embedded Systems Matlab Computer Architecture Signal Processing Simulations C Embedded Software Python Software Engineering Perl Digital Signal... Semiconductors FPGA Distributed Systems VHDL LaTeX Machine Learning Computer Science C++ Wireless System Architecture Mobile Devices See 8+ \u00a0 \u00a0 See less Skills  Algorithms Embedded Systems Matlab Computer Architecture Signal Processing Simulations C Embedded Software Python Software Engineering Perl Digital Signal... Semiconductors FPGA Distributed Systems VHDL LaTeX Machine Learning Computer Science C++ Wireless System Architecture Mobile Devices See 8+ \u00a0 \u00a0 See less Algorithms Embedded Systems Matlab Computer Architecture Signal Processing Simulations C Embedded Software Python Software Engineering Perl Digital Signal... Semiconductors FPGA Distributed Systems VHDL LaTeX Machine Learning Computer Science C++ Wireless System Architecture Mobile Devices See 8+ \u00a0 \u00a0 See less Algorithms Embedded Systems Matlab Computer Architecture Signal Processing Simulations C Embedded Software Python Software Engineering Perl Digital Signal... Semiconductors FPGA Distributed Systems VHDL LaTeX Machine Learning Computer Science C++ Wireless System Architecture Mobile Devices See 8+ \u00a0 \u00a0 See less Education University of Illinois at Urbana-Champaign Ph.D.,  Computer Engineering 2001  \u2013 2005 University of Illinois at Urbana-Champaign Ph.D.,  Computer Engineering 2001  \u2013 2005 University of Illinois at Urbana-Champaign Ph.D.,  Computer Engineering 2001  \u2013 2005 University of Illinois at Urbana-Champaign Ph.D.,  Computer Engineering 2001  \u2013 2005 ", "Skills Patents Patent Prosecution Patent Litigation Intellectual Property Licensing Patentability Trade Secrets Trademarks Software Licensing Corporate Law Joint Ventures Privacy Law Prosecution Litigation Skills  Patents Patent Prosecution Patent Litigation Intellectual Property Licensing Patentability Trade Secrets Trademarks Software Licensing Corporate Law Joint Ventures Privacy Law Prosecution Litigation Patents Patent Prosecution Patent Litigation Intellectual Property Licensing Patentability Trade Secrets Trademarks Software Licensing Corporate Law Joint Ventures Privacy Law Prosecution Litigation Patents Patent Prosecution Patent Litigation Intellectual Property Licensing Patentability Trade Secrets Trademarks Software Licensing Corporate Law Joint Ventures Privacy Law Prosecution Litigation Honors & Awards 40 under 40 Silicon Valley Business Journal December 2014 Unity Award Minority Bar Coalition November 2014 40 under 40 Silicon Valley Business Journal December 2014 40 under 40 Silicon Valley Business Journal December 2014 40 under 40 Silicon Valley Business Journal December 2014 Unity Award Minority Bar Coalition November 2014 Unity Award Minority Bar Coalition November 2014 Unity Award Minority Bar Coalition November 2014 ", "Experience Senior Staff Research Scientist Intel Corporation Senior Staff Research Scientist Intel Corporation Senior Staff Research Scientist Intel Corporation Skills Semiconductors ASIC CMOS Nanotechnology SoC Simulations Computer Architecture Thin Films IC VLSI Mixed Signal Skills  Semiconductors ASIC CMOS Nanotechnology SoC Simulations Computer Architecture Thin Films IC VLSI Mixed Signal Semiconductors ASIC CMOS Nanotechnology SoC Simulations Computer Architecture Thin Films IC VLSI Mixed Signal Semiconductors ASIC CMOS Nanotechnology SoC Simulations Computer Architecture Thin Films IC VLSI Mixed Signal Education University of Illinois at Urbana-Champaign M.S.,  Electrical Engineering 1998  \u2013 1999 University of Illinois at Urbana-Champaign B.S.,  Electrical Engineering 1994  \u2013 1998 University of Illinois at Urbana-Champaign M.S.,  Electrical Engineering 1998  \u2013 1999 University of Illinois at Urbana-Champaign M.S.,  Electrical Engineering 1998  \u2013 1999 University of Illinois at Urbana-Champaign M.S.,  Electrical Engineering 1998  \u2013 1999 University of Illinois at Urbana-Champaign B.S.,  Electrical Engineering 1994  \u2013 1998 University of Illinois at Urbana-Champaign B.S.,  Electrical Engineering 1994  \u2013 1998 University of Illinois at Urbana-Champaign B.S.,  Electrical Engineering 1994  \u2013 1998 "]}