// Seed: 1874741149
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_5(
      1, id_1, id_4
  );
  wire id_6;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input tri id_2,
    output supply0 id_3,
    input tri1 id_4
);
  tri1 id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_6 = {1 - 1{1'd0}};
  wire id_7;
  wire id_8;
  wire id_9;
  static id_10(
      .id_0(1), .id_1(id_7)
  );
  wire id_11, id_12, id_13, id_14, id_15, id_16;
endmodule
