// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module BlackBoxJam_Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        wa_in_1_dout,
        wa_in_1_num_data_valid,
        wa_in_1_fifo_cap,
        wa_in_1_empty_n,
        wa_in_1_read,
        wa_out_m_buffer_din,
        wa_out_m_buffer_num_data_valid,
        wa_out_m_buffer_fifo_cap,
        wa_out_m_buffer_full_n,
        wa_out_m_buffer_write,
        empty,
        weights7_address0,
        weights7_ce0,
        weights7_q0,
        threshs7_address0,
        threshs7_ce0,
        threshs7_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] wa_in_1_dout;
input  [2:0] wa_in_1_num_data_valid;
input  [2:0] wa_in_1_fifo_cap;
input   wa_in_1_empty_n;
output   wa_in_1_read;
output  [0:0] wa_out_m_buffer_din;
input  [2:0] wa_out_m_buffer_num_data_valid;
input  [2:0] wa_out_m_buffer_fifo_cap;
input   wa_out_m_buffer_full_n;
output   wa_out_m_buffer_write;
input  [31:0] empty;
output  [14:0] weights7_address0;
output   weights7_ce0;
input  [7:0] weights7_q0;
output  [8:0] threshs7_address0;
output   threshs7_ce0;
input  [15:0] threshs7_q0;

reg ap_idle;
reg wa_in_1_read;
reg wa_out_m_buffer_write;
reg weights7_ce0;
reg threshs7_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln122_reg_2323;
reg   [0:0] icmp_ln125_reg_2332;
reg    ap_predicate_op173_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] icmp_ln159_reg_2341;
reg   [0:0] icmp_ln159_reg_2341_pp0_iter4_reg;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln122_fu_676_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    wa_in_1_blk_n;
wire    ap_block_pp0_stage0;
reg    wa_out_m_buffer_blk_n;
reg   [7:0] inElem_reg_511;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] nf_17_reg_2318;
reg   [31:0] nf_17_reg_2318_pp0_iter2_reg;
wire   [5:0] trunc_ln117_fu_687_p1;
reg   [5:0] trunc_ln117_reg_2327;
wire   [0:0] icmp_ln125_fu_691_p2;
wire   [0:0] icmp_ln137_fu_697_p2;
reg   [0:0] icmp_ln137_reg_2336;
reg   [0:0] icmp_ln137_reg_2336_pp0_iter2_reg;
reg   [0:0] icmp_ln137_reg_2336_pp0_iter3_reg;
wire   [0:0] icmp_ln159_fu_709_p2;
reg   [0:0] icmp_ln159_reg_2341_pp0_iter2_reg;
reg   [0:0] icmp_ln159_reg_2341_pp0_iter3_reg;
wire   [0:0] icmp_ln173_fu_726_p2;
reg   [0:0] icmp_ln173_reg_2345;
wire   [7:0] tmp_i_fu_947_p131;
reg   [7:0] wgt_reg_2428;
wire   [1:0] add_ln169_704_fu_1777_p2;
reg   [1:0] add_ln169_704_reg_2433;
wire   [1:0] add_ln169_706_fu_1783_p2;
reg   [1:0] add_ln169_706_reg_2438;
wire   [1:0] add_ln169_708_fu_1795_p2;
reg   [1:0] add_ln169_708_reg_2443;
wire   [15:0] add_ln169_710_fu_1877_p2;
reg   [15:0] add_ln169_710_reg_2453;
reg   [15:0] threshs7_load_reg_2458;
wire   [7:0] ap_phi_reg_pp0_iter0_inElem_reg_511;
reg   [7:0] ap_phi_reg_pp0_iter1_inElem_reg_511;
reg   [7:0] ap_phi_reg_pp0_iter2_inElem_reg_511;
reg   [7:0] ap_phi_reg_pp0_iter3_inElem_reg_511;
wire   [63:0] idxprom2_i22_i_fu_1533_p1;
wire   [63:0] idxprom2_i_i_fu_1801_p1;
reg   [31:0] tile_fu_190;
wire   [31:0] tile_18_fu_1538_p2;
wire   [31:0] tile_19_fu_1549_p3;
wire    ap_loop_init;
reg   [31:0] sf_fu_194;
wire   [31:0] sf_14_fu_703_p2;
reg   [31:0] i_fu_198;
wire   [31:0] i_19_fu_681_p2;
reg   [15:0] p_0_0_03623_i_fu_202;
reg   [7:0] inputBuf_fu_206;
reg   [7:0] inputBuf_219_fu_210;
reg   [7:0] inputBuf_220_fu_214;
reg   [7:0] inputBuf_221_fu_218;
reg   [7:0] inputBuf_222_fu_222;
reg   [7:0] inputBuf_223_fu_226;
reg   [7:0] inputBuf_224_fu_230;
reg   [7:0] inputBuf_225_fu_234;
reg   [7:0] inputBuf_226_fu_238;
reg   [7:0] inputBuf_227_fu_242;
reg   [7:0] inputBuf_228_fu_246;
reg   [7:0] inputBuf_229_fu_250;
reg   [7:0] inputBuf_230_fu_254;
reg   [7:0] inputBuf_231_fu_258;
reg   [7:0] inputBuf_232_fu_262;
reg   [7:0] inputBuf_233_fu_266;
reg   [7:0] inputBuf_234_fu_270;
reg   [7:0] inputBuf_235_fu_274;
reg   [7:0] inputBuf_236_fu_278;
reg   [7:0] inputBuf_237_fu_282;
reg   [7:0] inputBuf_238_fu_286;
reg   [7:0] inputBuf_239_fu_290;
reg   [7:0] inputBuf_240_fu_294;
reg   [7:0] inputBuf_241_fu_298;
reg   [7:0] inputBuf_242_fu_302;
reg   [7:0] inputBuf_243_fu_306;
reg   [7:0] inputBuf_244_fu_310;
reg   [7:0] inputBuf_245_fu_314;
reg   [7:0] inputBuf_246_fu_318;
reg   [7:0] inputBuf_247_fu_322;
reg   [7:0] inputBuf_248_fu_326;
reg   [7:0] inputBuf_249_fu_330;
reg   [7:0] inputBuf_250_fu_334;
reg   [7:0] inputBuf_251_fu_338;
reg   [7:0] inputBuf_252_fu_342;
reg   [7:0] inputBuf_253_fu_346;
reg   [7:0] inputBuf_254_fu_350;
reg   [7:0] inputBuf_255_fu_354;
reg   [7:0] inputBuf_256_fu_358;
reg   [7:0] inputBuf_257_fu_362;
reg   [7:0] inputBuf_258_fu_366;
reg   [7:0] inputBuf_259_fu_370;
reg   [7:0] inputBuf_260_fu_374;
reg   [7:0] inputBuf_261_fu_378;
reg   [7:0] inputBuf_262_fu_382;
reg   [7:0] inputBuf_263_fu_386;
reg   [7:0] inputBuf_264_fu_390;
reg   [7:0] inputBuf_265_fu_394;
reg   [7:0] inputBuf_266_fu_398;
reg   [7:0] inputBuf_267_fu_402;
reg   [7:0] inputBuf_268_fu_406;
reg   [7:0] inputBuf_269_fu_410;
reg   [7:0] inputBuf_270_fu_414;
reg   [7:0] inputBuf_271_fu_418;
reg   [7:0] inputBuf_272_fu_422;
reg   [7:0] inputBuf_273_fu_426;
reg   [7:0] inputBuf_274_fu_430;
reg   [7:0] inputBuf_275_fu_434;
reg   [7:0] inputBuf_276_fu_438;
reg   [7:0] inputBuf_277_fu_442;
reg   [7:0] inputBuf_278_fu_446;
reg   [7:0] inputBuf_279_fu_450;
reg   [7:0] inputBuf_280_fu_454;
reg   [7:0] inputBuf_281_fu_458;
reg   [31:0] nf_14_fu_462;
wire   [31:0] nf_18_fu_732_p3;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] nf_fu_720_p2;
wire   [7:0] tmp_i_fu_947_p129;
wire   [0:0] empty_1282_fu_1565_p1;
wire   [0:0] xor_ln67_fu_1569_p2;
wire   [0:0] trunc_ln108_fu_1561_p1;
wire   [0:0] xor_ln67_1349_fu_1575_p2;
wire   [0:0] tmp_1802_fu_1593_p3;
wire   [0:0] tmp_1801_fu_1585_p3;
wire   [0:0] xor_ln67_1350_fu_1601_p2;
wire   [0:0] xor_ln67_1351_fu_1607_p2;
wire   [0:0] tmp_1805_fu_1617_p3;
wire   [0:0] xor_ln67_1354_fu_1633_p2;
wire   [0:0] tmp_1806_fu_1625_p3;
wire   [0:0] xor_ln67_1355_fu_1639_p2;
wire   [0:0] tmp_1808_fu_1657_p3;
wire   [0:0] tmp_1807_fu_1649_p3;
wire   [0:0] xor_ln67_1356_fu_1665_p2;
wire   [0:0] xor_ln67_1357_fu_1671_p2;
wire   [0:0] tmp_1810_fu_1689_p3;
wire   [0:0] tmp_1809_fu_1681_p3;
wire   [0:0] xor_ln67_1358_fu_1697_p2;
wire   [0:0] xor_ln67_1359_fu_1703_p2;
wire   [0:0] tmp_1811_fu_1713_p3;
wire   [0:0] xor_ln67_1360_fu_1729_p2;
wire   [0:0] tmp_1812_fu_1721_p3;
wire   [0:0] xor_ln67_1361_fu_1735_p2;
wire   [0:0] tmp_1814_fu_1753_p3;
wire   [0:0] tmp_1813_fu_1745_p3;
wire   [0:0] xor_ln67_1362_fu_1761_p2;
wire   [0:0] xor_ln67_1363_fu_1767_p2;
wire   [1:0] zext_ln169_1220_fu_1613_p1;
wire   [1:0] zext_ln169_1223_fu_1677_p1;
wire   [1:0] zext_ln169_1224_fu_1709_p1;
wire   [1:0] zext_ln169_1226_fu_1773_p1;
wire   [1:0] zext_ln169_1222_fu_1645_p1;
wire   [1:0] zext_ln169_1225_fu_1741_p1;
wire   [1:0] add_ln169_707_fu_1789_p2;
wire   [1:0] zext_ln169_fu_1581_p1;
wire   [0:0] tmp_1804_fu_1822_p3;
wire   [0:0] tmp_1803_fu_1815_p3;
wire   [0:0] xor_ln67_1352_fu_1830_p2;
wire   [0:0] xor_ln67_1353_fu_1836_p2;
wire   [15:0] select_ln137_fu_1808_p3;
wire   [15:0] zext_ln169_1221_fu_1842_p1;
wire   [15:0] zext_ln169_1227_fu_1852_p1;
wire   [15:0] add_ln169_fu_1846_p2;
wire   [2:0] zext_ln169_1229_fu_1864_p1;
wire   [2:0] zext_ln169_1228_fu_1861_p1;
wire   [2:0] add_ln169_709_fu_1867_p2;
wire   [15:0] zext_ln169_1230_fu_1873_p1;
wire   [15:0] add_ln169_705_fu_1855_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1577;
wire   [5:0] tmp_i_fu_947_p1;
wire   [5:0] tmp_i_fu_947_p3;
wire   [5:0] tmp_i_fu_947_p5;
wire   [5:0] tmp_i_fu_947_p7;
wire   [5:0] tmp_i_fu_947_p9;
wire   [5:0] tmp_i_fu_947_p11;
wire   [5:0] tmp_i_fu_947_p13;
wire   [5:0] tmp_i_fu_947_p15;
wire   [5:0] tmp_i_fu_947_p17;
wire   [5:0] tmp_i_fu_947_p19;
wire   [5:0] tmp_i_fu_947_p21;
wire   [5:0] tmp_i_fu_947_p23;
wire   [5:0] tmp_i_fu_947_p25;
wire   [5:0] tmp_i_fu_947_p27;
wire   [5:0] tmp_i_fu_947_p29;
wire   [5:0] tmp_i_fu_947_p31;
wire   [5:0] tmp_i_fu_947_p33;
wire   [5:0] tmp_i_fu_947_p35;
wire   [5:0] tmp_i_fu_947_p37;
wire   [5:0] tmp_i_fu_947_p39;
wire   [5:0] tmp_i_fu_947_p41;
wire   [5:0] tmp_i_fu_947_p43;
wire   [5:0] tmp_i_fu_947_p45;
wire   [5:0] tmp_i_fu_947_p47;
wire   [5:0] tmp_i_fu_947_p49;
wire   [5:0] tmp_i_fu_947_p51;
wire   [5:0] tmp_i_fu_947_p53;
wire   [5:0] tmp_i_fu_947_p55;
wire   [5:0] tmp_i_fu_947_p57;
wire   [5:0] tmp_i_fu_947_p59;
wire   [5:0] tmp_i_fu_947_p61;
wire   [5:0] tmp_i_fu_947_p63;
wire  signed [5:0] tmp_i_fu_947_p65;
wire  signed [5:0] tmp_i_fu_947_p67;
wire  signed [5:0] tmp_i_fu_947_p69;
wire  signed [5:0] tmp_i_fu_947_p71;
wire  signed [5:0] tmp_i_fu_947_p73;
wire  signed [5:0] tmp_i_fu_947_p75;
wire  signed [5:0] tmp_i_fu_947_p77;
wire  signed [5:0] tmp_i_fu_947_p79;
wire  signed [5:0] tmp_i_fu_947_p81;
wire  signed [5:0] tmp_i_fu_947_p83;
wire  signed [5:0] tmp_i_fu_947_p85;
wire  signed [5:0] tmp_i_fu_947_p87;
wire  signed [5:0] tmp_i_fu_947_p89;
wire  signed [5:0] tmp_i_fu_947_p91;
wire  signed [5:0] tmp_i_fu_947_p93;
wire  signed [5:0] tmp_i_fu_947_p95;
wire  signed [5:0] tmp_i_fu_947_p97;
wire  signed [5:0] tmp_i_fu_947_p99;
wire  signed [5:0] tmp_i_fu_947_p101;
wire  signed [5:0] tmp_i_fu_947_p103;
wire  signed [5:0] tmp_i_fu_947_p105;
wire  signed [5:0] tmp_i_fu_947_p107;
wire  signed [5:0] tmp_i_fu_947_p109;
wire  signed [5:0] tmp_i_fu_947_p111;
wire  signed [5:0] tmp_i_fu_947_p113;
wire  signed [5:0] tmp_i_fu_947_p115;
wire  signed [5:0] tmp_i_fu_947_p117;
wire  signed [5:0] tmp_i_fu_947_p119;
wire  signed [5:0] tmp_i_fu_947_p121;
wire  signed [5:0] tmp_i_fu_947_p123;
wire  signed [5:0] tmp_i_fu_947_p125;
wire  signed [5:0] tmp_i_fu_947_p127;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 tile_fu_190 = 32'd0;
#0 sf_fu_194 = 32'd0;
#0 i_fu_198 = 32'd0;
#0 p_0_0_03623_i_fu_202 = 16'd0;
#0 inputBuf_fu_206 = 8'd0;
#0 inputBuf_219_fu_210 = 8'd0;
#0 inputBuf_220_fu_214 = 8'd0;
#0 inputBuf_221_fu_218 = 8'd0;
#0 inputBuf_222_fu_222 = 8'd0;
#0 inputBuf_223_fu_226 = 8'd0;
#0 inputBuf_224_fu_230 = 8'd0;
#0 inputBuf_225_fu_234 = 8'd0;
#0 inputBuf_226_fu_238 = 8'd0;
#0 inputBuf_227_fu_242 = 8'd0;
#0 inputBuf_228_fu_246 = 8'd0;
#0 inputBuf_229_fu_250 = 8'd0;
#0 inputBuf_230_fu_254 = 8'd0;
#0 inputBuf_231_fu_258 = 8'd0;
#0 inputBuf_232_fu_262 = 8'd0;
#0 inputBuf_233_fu_266 = 8'd0;
#0 inputBuf_234_fu_270 = 8'd0;
#0 inputBuf_235_fu_274 = 8'd0;
#0 inputBuf_236_fu_278 = 8'd0;
#0 inputBuf_237_fu_282 = 8'd0;
#0 inputBuf_238_fu_286 = 8'd0;
#0 inputBuf_239_fu_290 = 8'd0;
#0 inputBuf_240_fu_294 = 8'd0;
#0 inputBuf_241_fu_298 = 8'd0;
#0 inputBuf_242_fu_302 = 8'd0;
#0 inputBuf_243_fu_306 = 8'd0;
#0 inputBuf_244_fu_310 = 8'd0;
#0 inputBuf_245_fu_314 = 8'd0;
#0 inputBuf_246_fu_318 = 8'd0;
#0 inputBuf_247_fu_322 = 8'd0;
#0 inputBuf_248_fu_326 = 8'd0;
#0 inputBuf_249_fu_330 = 8'd0;
#0 inputBuf_250_fu_334 = 8'd0;
#0 inputBuf_251_fu_338 = 8'd0;
#0 inputBuf_252_fu_342 = 8'd0;
#0 inputBuf_253_fu_346 = 8'd0;
#0 inputBuf_254_fu_350 = 8'd0;
#0 inputBuf_255_fu_354 = 8'd0;
#0 inputBuf_256_fu_358 = 8'd0;
#0 inputBuf_257_fu_362 = 8'd0;
#0 inputBuf_258_fu_366 = 8'd0;
#0 inputBuf_259_fu_370 = 8'd0;
#0 inputBuf_260_fu_374 = 8'd0;
#0 inputBuf_261_fu_378 = 8'd0;
#0 inputBuf_262_fu_382 = 8'd0;
#0 inputBuf_263_fu_386 = 8'd0;
#0 inputBuf_264_fu_390 = 8'd0;
#0 inputBuf_265_fu_394 = 8'd0;
#0 inputBuf_266_fu_398 = 8'd0;
#0 inputBuf_267_fu_402 = 8'd0;
#0 inputBuf_268_fu_406 = 8'd0;
#0 inputBuf_269_fu_410 = 8'd0;
#0 inputBuf_270_fu_414 = 8'd0;
#0 inputBuf_271_fu_418 = 8'd0;
#0 inputBuf_272_fu_422 = 8'd0;
#0 inputBuf_273_fu_426 = 8'd0;
#0 inputBuf_274_fu_430 = 8'd0;
#0 inputBuf_275_fu_434 = 8'd0;
#0 inputBuf_276_fu_438 = 8'd0;
#0 inputBuf_277_fu_442 = 8'd0;
#0 inputBuf_278_fu_446 = 8'd0;
#0 inputBuf_279_fu_450 = 8'd0;
#0 inputBuf_280_fu_454 = 8'd0;
#0 inputBuf_281_fu_458 = 8'd0;
#0 nf_14_fu_462 = 32'd0;
#0 ap_done_reg = 1'b0;
end

BlackBoxJam_sparsemux_129_6_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 6'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 6'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 6'h3 ),
    .din3_WIDTH( 8 ),
    .CASE4( 6'h4 ),
    .din4_WIDTH( 8 ),
    .CASE5( 6'h5 ),
    .din5_WIDTH( 8 ),
    .CASE6( 6'h6 ),
    .din6_WIDTH( 8 ),
    .CASE7( 6'h7 ),
    .din7_WIDTH( 8 ),
    .CASE8( 6'h8 ),
    .din8_WIDTH( 8 ),
    .CASE9( 6'h9 ),
    .din9_WIDTH( 8 ),
    .CASE10( 6'hA ),
    .din10_WIDTH( 8 ),
    .CASE11( 6'hB ),
    .din11_WIDTH( 8 ),
    .CASE12( 6'hC ),
    .din12_WIDTH( 8 ),
    .CASE13( 6'hD ),
    .din13_WIDTH( 8 ),
    .CASE14( 6'hE ),
    .din14_WIDTH( 8 ),
    .CASE15( 6'hF ),
    .din15_WIDTH( 8 ),
    .CASE16( 6'h10 ),
    .din16_WIDTH( 8 ),
    .CASE17( 6'h11 ),
    .din17_WIDTH( 8 ),
    .CASE18( 6'h12 ),
    .din18_WIDTH( 8 ),
    .CASE19( 6'h13 ),
    .din19_WIDTH( 8 ),
    .CASE20( 6'h14 ),
    .din20_WIDTH( 8 ),
    .CASE21( 6'h15 ),
    .din21_WIDTH( 8 ),
    .CASE22( 6'h16 ),
    .din22_WIDTH( 8 ),
    .CASE23( 6'h17 ),
    .din23_WIDTH( 8 ),
    .CASE24( 6'h18 ),
    .din24_WIDTH( 8 ),
    .CASE25( 6'h19 ),
    .din25_WIDTH( 8 ),
    .CASE26( 6'h1A ),
    .din26_WIDTH( 8 ),
    .CASE27( 6'h1B ),
    .din27_WIDTH( 8 ),
    .CASE28( 6'h1C ),
    .din28_WIDTH( 8 ),
    .CASE29( 6'h1D ),
    .din29_WIDTH( 8 ),
    .CASE30( 6'h1E ),
    .din30_WIDTH( 8 ),
    .CASE31( 6'h1F ),
    .din31_WIDTH( 8 ),
    .CASE32( 6'h20 ),
    .din32_WIDTH( 8 ),
    .CASE33( 6'h21 ),
    .din33_WIDTH( 8 ),
    .CASE34( 6'h22 ),
    .din34_WIDTH( 8 ),
    .CASE35( 6'h23 ),
    .din35_WIDTH( 8 ),
    .CASE36( 6'h24 ),
    .din36_WIDTH( 8 ),
    .CASE37( 6'h25 ),
    .din37_WIDTH( 8 ),
    .CASE38( 6'h26 ),
    .din38_WIDTH( 8 ),
    .CASE39( 6'h27 ),
    .din39_WIDTH( 8 ),
    .CASE40( 6'h28 ),
    .din40_WIDTH( 8 ),
    .CASE41( 6'h29 ),
    .din41_WIDTH( 8 ),
    .CASE42( 6'h2A ),
    .din42_WIDTH( 8 ),
    .CASE43( 6'h2B ),
    .din43_WIDTH( 8 ),
    .CASE44( 6'h2C ),
    .din44_WIDTH( 8 ),
    .CASE45( 6'h2D ),
    .din45_WIDTH( 8 ),
    .CASE46( 6'h2E ),
    .din46_WIDTH( 8 ),
    .CASE47( 6'h2F ),
    .din47_WIDTH( 8 ),
    .CASE48( 6'h30 ),
    .din48_WIDTH( 8 ),
    .CASE49( 6'h31 ),
    .din49_WIDTH( 8 ),
    .CASE50( 6'h32 ),
    .din50_WIDTH( 8 ),
    .CASE51( 6'h33 ),
    .din51_WIDTH( 8 ),
    .CASE52( 6'h34 ),
    .din52_WIDTH( 8 ),
    .CASE53( 6'h35 ),
    .din53_WIDTH( 8 ),
    .CASE54( 6'h36 ),
    .din54_WIDTH( 8 ),
    .CASE55( 6'h37 ),
    .din55_WIDTH( 8 ),
    .CASE56( 6'h38 ),
    .din56_WIDTH( 8 ),
    .CASE57( 6'h39 ),
    .din57_WIDTH( 8 ),
    .CASE58( 6'h3A ),
    .din58_WIDTH( 8 ),
    .CASE59( 6'h3B ),
    .din59_WIDTH( 8 ),
    .CASE60( 6'h3C ),
    .din60_WIDTH( 8 ),
    .CASE61( 6'h3D ),
    .din61_WIDTH( 8 ),
    .CASE62( 6'h3E ),
    .din62_WIDTH( 8 ),
    .CASE63( 6'h3F ),
    .din63_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
sparsemux_129_6_8_1_1_U621(
    .din0(inputBuf_fu_206),
    .din1(inputBuf_219_fu_210),
    .din2(inputBuf_220_fu_214),
    .din3(inputBuf_221_fu_218),
    .din4(inputBuf_222_fu_222),
    .din5(inputBuf_223_fu_226),
    .din6(inputBuf_224_fu_230),
    .din7(inputBuf_225_fu_234),
    .din8(inputBuf_226_fu_238),
    .din9(inputBuf_227_fu_242),
    .din10(inputBuf_228_fu_246),
    .din11(inputBuf_229_fu_250),
    .din12(inputBuf_230_fu_254),
    .din13(inputBuf_231_fu_258),
    .din14(inputBuf_232_fu_262),
    .din15(inputBuf_233_fu_266),
    .din16(inputBuf_234_fu_270),
    .din17(inputBuf_235_fu_274),
    .din18(inputBuf_236_fu_278),
    .din19(inputBuf_237_fu_282),
    .din20(inputBuf_238_fu_286),
    .din21(inputBuf_239_fu_290),
    .din22(inputBuf_240_fu_294),
    .din23(inputBuf_241_fu_298),
    .din24(inputBuf_242_fu_302),
    .din25(inputBuf_243_fu_306),
    .din26(inputBuf_244_fu_310),
    .din27(inputBuf_245_fu_314),
    .din28(inputBuf_246_fu_318),
    .din29(inputBuf_247_fu_322),
    .din30(inputBuf_248_fu_326),
    .din31(inputBuf_249_fu_330),
    .din32(inputBuf_250_fu_334),
    .din33(inputBuf_251_fu_338),
    .din34(inputBuf_252_fu_342),
    .din35(inputBuf_253_fu_346),
    .din36(inputBuf_254_fu_350),
    .din37(inputBuf_255_fu_354),
    .din38(inputBuf_256_fu_358),
    .din39(inputBuf_257_fu_362),
    .din40(inputBuf_258_fu_366),
    .din41(inputBuf_259_fu_370),
    .din42(inputBuf_260_fu_374),
    .din43(inputBuf_261_fu_378),
    .din44(inputBuf_262_fu_382),
    .din45(inputBuf_263_fu_386),
    .din46(inputBuf_264_fu_390),
    .din47(inputBuf_265_fu_394),
    .din48(inputBuf_266_fu_398),
    .din49(inputBuf_267_fu_402),
    .din50(inputBuf_268_fu_406),
    .din51(inputBuf_269_fu_410),
    .din52(inputBuf_270_fu_414),
    .din53(inputBuf_271_fu_418),
    .din54(inputBuf_272_fu_422),
    .din55(inputBuf_273_fu_426),
    .din56(inputBuf_274_fu_430),
    .din57(inputBuf_275_fu_434),
    .din58(inputBuf_276_fu_438),
    .din59(inputBuf_277_fu_442),
    .din60(inputBuf_278_fu_446),
    .din61(inputBuf_279_fu_450),
    .din62(inputBuf_280_fu_454),
    .din63(inputBuf_281_fu_458),
    .def(tmp_i_fu_947_p129),
    .sel(trunc_ln117_reg_2327),
    .dout(tmp_i_fu_947_p131)
);

BlackBoxJam_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd0) & (icmp_ln122_reg_2323 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_inElem_reg_511 <= tmp_i_fu_947_p131;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd62) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd4) & (ap_enable_reg_pp0_iter2 
    == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd5) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd6) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd8) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd9) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd10) & (ap_enable_reg_pp0_iter2 
    == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd11) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd12) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd13) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd14) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd15) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd16) & (ap_enable_reg_pp0_iter2 
    == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd17) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd18) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd19) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd20) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd21) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd22) & (ap_enable_reg_pp0_iter2 
    == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd23) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd24) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd25) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd26) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd27) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd28) & (ap_enable_reg_pp0_iter2 
    == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd29) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd30) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd31) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd32) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd33) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd34) & (ap_enable_reg_pp0_iter2 
    == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd35) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd36) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd37) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd38) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd39) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd40) & (ap_enable_reg_pp0_iter2 
    == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd41) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd42) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd43) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd44) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd45) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd46) & (ap_enable_reg_pp0_iter2 
    == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd47) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd48) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd49) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd50) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd51) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd52) & (ap_enable_reg_pp0_iter2 
    == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd53) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd54) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd55) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd56) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd57) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd58) & (ap_enable_reg_pp0_iter2 
    == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd59) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd60) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd61) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd63) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_phi_reg_pp0_iter3_inElem_reg_511 <= wa_in_1_dout;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_inElem_reg_511 <= ap_phi_reg_pp0_iter2_inElem_reg_511;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_198 <= 32'd0;
        end else if (((icmp_ln122_fu_676_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_198 <= i_19_fu_681_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            nf_14_fu_462 <= 32'd0;
        end else if ((1'b1 == ap_condition_1577)) begin
            nf_14_fu_462 <= nf_18_fu_732_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln122_fu_676_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln159_fu_709_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sf_fu_194 <= 32'd0;
    end else if (((icmp_ln122_fu_676_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln159_fu_709_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sf_fu_194 <= sf_14_fu_703_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            tile_fu_190 <= 32'd0;
        end else if (((icmp_ln159_reg_2341 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            tile_fu_190 <= tile_19_fu_1549_p3;
        end else if (((icmp_ln159_reg_2341 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            tile_fu_190 <= tile_18_fu_1538_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln169_704_reg_2433 <= add_ln169_704_fu_1777_p2;
        add_ln169_706_reg_2438 <= add_ln169_706_fu_1783_p2;
        add_ln169_708_reg_2443 <= add_ln169_708_fu_1795_p2;
        add_ln169_710_reg_2453 <= add_ln169_710_fu_1877_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln137_reg_2336_pp0_iter2_reg <= icmp_ln137_reg_2336;
        icmp_ln137_reg_2336_pp0_iter3_reg <= icmp_ln137_reg_2336_pp0_iter2_reg;
        icmp_ln159_reg_2341_pp0_iter2_reg <= icmp_ln159_reg_2341;
        icmp_ln159_reg_2341_pp0_iter3_reg <= icmp_ln159_reg_2341_pp0_iter2_reg;
        icmp_ln159_reg_2341_pp0_iter4_reg <= icmp_ln159_reg_2341_pp0_iter3_reg;
        nf_17_reg_2318_pp0_iter2_reg <= nf_17_reg_2318;
        threshs7_load_reg_2458 <= threshs7_q0;
        wgt_reg_2428 <= weights7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln122_reg_2323 <= icmp_ln122_fu_676_p2;
        icmp_ln125_reg_2332 <= icmp_ln125_fu_691_p2;
        icmp_ln137_reg_2336 <= icmp_ln137_fu_697_p2;
        icmp_ln159_reg_2341 <= icmp_ln159_fu_709_p2;
        icmp_ln173_reg_2345 <= icmp_ln173_fu_726_p2;
        nf_17_reg_2318 <= nf_14_fu_462;
        trunc_ln117_reg_2327 <= trunc_ln117_fu_687_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_inElem_reg_511 <= ap_phi_reg_pp0_iter0_inElem_reg_511;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_inElem_reg_511 <= ap_phi_reg_pp0_iter1_inElem_reg_511;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        inElem_reg_511 <= ap_phi_reg_pp0_iter3_inElem_reg_511;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_219_fu_210 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_220_fu_214 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_221_fu_218 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_222_fu_222 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_223_fu_226 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_224_fu_230 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_225_fu_234 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_226_fu_238 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_227_fu_242 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd10) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_228_fu_246 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd11) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_229_fu_250 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd12) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_230_fu_254 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd13) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_231_fu_258 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd14) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_232_fu_262 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd15) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_233_fu_266 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd16) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_234_fu_270 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd17) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_235_fu_274 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd18) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_236_fu_278 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd19) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_237_fu_282 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd20) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_238_fu_286 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd21) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_239_fu_290 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd22) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_240_fu_294 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd23) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_241_fu_298 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd24) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_242_fu_302 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd25) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_243_fu_306 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd26) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_244_fu_310 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd27) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_245_fu_314 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd28) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_246_fu_318 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd29) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_247_fu_322 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd30) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_248_fu_326 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd31) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_249_fu_330 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd32) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_250_fu_334 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd33) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_251_fu_338 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd34) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_252_fu_342 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd35) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_253_fu_346 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd36) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_254_fu_350 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd37) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_255_fu_354 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd38) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_256_fu_358 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd39) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_257_fu_362 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd40) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_258_fu_366 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd41) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_259_fu_370 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd42) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_260_fu_374 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd43) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_261_fu_378 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd44) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_262_fu_382 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd45) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_263_fu_386 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd46) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_264_fu_390 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd47) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_265_fu_394 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd48) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_266_fu_398 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd49) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_267_fu_402 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd50) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_268_fu_406 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd51) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_269_fu_410 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd52) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_270_fu_414 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd53) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_271_fu_418 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd54) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_272_fu_422 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd55) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_273_fu_426 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd56) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_274_fu_430 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd57) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_275_fu_434 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd58) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_276_fu_438 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd59) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_277_fu_442 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd60) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_278_fu_446 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd61) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_279_fu_450 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd62) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_280_fu_454 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd63) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_281_fu_458 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0) & (trunc_ln117_reg_2327 == 6'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_fu_206 <= wa_in_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_0_0_03623_i_fu_202 <= add_ln169_710_fu_1877_p2;
    end
end

always @ (*) begin
    if (((icmp_ln122_fu_676_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        threshs7_ce0 = 1'b1;
    end else begin
        threshs7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op173_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        wa_in_1_blk_n = wa_in_1_empty_n;
    end else begin
        wa_in_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op173_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        wa_in_1_read = 1'b1;
    end else begin
        wa_in_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_2341_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        wa_out_m_buffer_blk_n = wa_out_m_buffer_full_n;
    end else begin
        wa_out_m_buffer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_2341_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        wa_out_m_buffer_write = 1'b1;
    end else begin
        wa_out_m_buffer_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights7_ce0 = 1'b1;
    end else begin
        weights7_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln169_704_fu_1777_p2 = (zext_ln169_1220_fu_1613_p1 + zext_ln169_1223_fu_1677_p1);

assign add_ln169_705_fu_1855_p2 = (zext_ln169_1227_fu_1852_p1 + add_ln169_fu_1846_p2);

assign add_ln169_706_fu_1783_p2 = (zext_ln169_1224_fu_1709_p1 + zext_ln169_1226_fu_1773_p1);

assign add_ln169_707_fu_1789_p2 = (zext_ln169_1222_fu_1645_p1 + zext_ln169_1225_fu_1741_p1);

assign add_ln169_708_fu_1795_p2 = (add_ln169_707_fu_1789_p2 + zext_ln169_fu_1581_p1);

assign add_ln169_709_fu_1867_p2 = (zext_ln169_1229_fu_1864_p1 + zext_ln169_1228_fu_1861_p1);

assign add_ln169_710_fu_1877_p2 = (zext_ln169_1230_fu_1873_p1 + add_ln169_705_fu_1855_p2);

assign add_ln169_fu_1846_p2 = (select_ln137_fu_1808_p3 + zext_ln169_1221_fu_1842_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op173_read_state3 == 1'b1) & (wa_in_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((icmp_ln159_reg_2341_pp0_iter4_reg == 1'd1) & (wa_out_m_buffer_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_1577 = ((icmp_ln122_fu_676_p2 == 1'd0) & (icmp_ln159_fu_709_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter0_inElem_reg_511 = 'bx;

always @ (*) begin
    ap_predicate_op173_read_state3 = ((icmp_ln125_reg_2332 == 1'd1) & (icmp_ln122_reg_2323 == 1'd0));
end

assign empty_1282_fu_1565_p1 = weights7_q0[0:0];

assign i_19_fu_681_p2 = (i_fu_198 + 32'd1);

assign icmp_ln122_fu_676_p2 = ((i_fu_198 == empty) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_691_p2 = ((nf_14_fu_462 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln137_fu_697_p2 = ((sf_fu_194 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln159_fu_709_p2 = ((sf_14_fu_703_p2 == 32'd64) ? 1'b1 : 1'b0);

assign icmp_ln173_fu_726_p2 = ((nf_fu_720_p2 == 32'd512) ? 1'b1 : 1'b0);

assign idxprom2_i22_i_fu_1533_p1 = tile_fu_190;

assign idxprom2_i_i_fu_1801_p1 = nf_17_reg_2318_pp0_iter2_reg;

assign nf_18_fu_732_p3 = ((icmp_ln173_fu_726_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_720_p2);

assign nf_fu_720_p2 = (nf_14_fu_462 + 32'd1);

assign select_ln137_fu_1808_p3 = ((icmp_ln137_reg_2336_pp0_iter3_reg[0:0] == 1'b1) ? 16'd0 : p_0_0_03623_i_fu_202);

assign sf_14_fu_703_p2 = (sf_fu_194 + 32'd1);

assign threshs7_address0 = idxprom2_i_i_fu_1801_p1;

assign tile_18_fu_1538_p2 = (tile_fu_190 + 32'd1);

assign tile_19_fu_1549_p3 = ((icmp_ln173_reg_2345[0:0] == 1'b1) ? 32'd0 : tile_18_fu_1538_p2);

assign tmp_1801_fu_1585_p3 = weights7_q0[32'd1];

assign tmp_1802_fu_1593_p3 = ap_phi_reg_pp0_iter3_inElem_reg_511[32'd1];

assign tmp_1803_fu_1815_p3 = wgt_reg_2428[32'd2];

assign tmp_1804_fu_1822_p3 = inElem_reg_511[32'd2];

assign tmp_1805_fu_1617_p3 = weights7_q0[32'd3];

assign tmp_1806_fu_1625_p3 = ap_phi_reg_pp0_iter3_inElem_reg_511[32'd3];

assign tmp_1807_fu_1649_p3 = weights7_q0[32'd4];

assign tmp_1808_fu_1657_p3 = ap_phi_reg_pp0_iter3_inElem_reg_511[32'd4];

assign tmp_1809_fu_1681_p3 = weights7_q0[32'd5];

assign tmp_1810_fu_1689_p3 = ap_phi_reg_pp0_iter3_inElem_reg_511[32'd5];

assign tmp_1811_fu_1713_p3 = weights7_q0[32'd6];

assign tmp_1812_fu_1721_p3 = ap_phi_reg_pp0_iter3_inElem_reg_511[32'd6];

assign tmp_1813_fu_1745_p3 = weights7_q0[32'd7];

assign tmp_1814_fu_1753_p3 = ap_phi_reg_pp0_iter3_inElem_reg_511[32'd7];

assign tmp_i_fu_947_p129 = 'bx;

assign trunc_ln108_fu_1561_p1 = ap_phi_reg_pp0_iter3_inElem_reg_511[0:0];

assign trunc_ln117_fu_687_p1 = sf_fu_194[5:0];

assign wa_out_m_buffer_din = (($signed(threshs7_load_reg_2458) < $signed(add_ln169_710_reg_2453)) ? 1'b1 : 1'b0);

assign weights7_address0 = idxprom2_i22_i_fu_1533_p1;

assign xor_ln67_1349_fu_1575_p2 = (xor_ln67_fu_1569_p2 ^ trunc_ln108_fu_1561_p1);

assign xor_ln67_1350_fu_1601_p2 = (tmp_1802_fu_1593_p3 ^ tmp_1801_fu_1585_p3);

assign xor_ln67_1351_fu_1607_p2 = (xor_ln67_1350_fu_1601_p2 ^ 1'd1);

assign xor_ln67_1352_fu_1830_p2 = (tmp_1804_fu_1822_p3 ^ tmp_1803_fu_1815_p3);

assign xor_ln67_1353_fu_1836_p2 = (xor_ln67_1352_fu_1830_p2 ^ 1'd1);

assign xor_ln67_1354_fu_1633_p2 = (tmp_1805_fu_1617_p3 ^ 1'd1);

assign xor_ln67_1355_fu_1639_p2 = (xor_ln67_1354_fu_1633_p2 ^ tmp_1806_fu_1625_p3);

assign xor_ln67_1356_fu_1665_p2 = (tmp_1808_fu_1657_p3 ^ tmp_1807_fu_1649_p3);

assign xor_ln67_1357_fu_1671_p2 = (xor_ln67_1356_fu_1665_p2 ^ 1'd1);

assign xor_ln67_1358_fu_1697_p2 = (tmp_1810_fu_1689_p3 ^ tmp_1809_fu_1681_p3);

assign xor_ln67_1359_fu_1703_p2 = (xor_ln67_1358_fu_1697_p2 ^ 1'd1);

assign xor_ln67_1360_fu_1729_p2 = (tmp_1811_fu_1713_p3 ^ 1'd1);

assign xor_ln67_1361_fu_1735_p2 = (xor_ln67_1360_fu_1729_p2 ^ tmp_1812_fu_1721_p3);

assign xor_ln67_1362_fu_1761_p2 = (tmp_1814_fu_1753_p3 ^ tmp_1813_fu_1745_p3);

assign xor_ln67_1363_fu_1767_p2 = (xor_ln67_1362_fu_1761_p2 ^ 1'd1);

assign xor_ln67_fu_1569_p2 = (empty_1282_fu_1565_p1 ^ 1'd1);

assign zext_ln169_1220_fu_1613_p1 = xor_ln67_1351_fu_1607_p2;

assign zext_ln169_1221_fu_1842_p1 = xor_ln67_1353_fu_1836_p2;

assign zext_ln169_1222_fu_1645_p1 = xor_ln67_1355_fu_1639_p2;

assign zext_ln169_1223_fu_1677_p1 = xor_ln67_1357_fu_1671_p2;

assign zext_ln169_1224_fu_1709_p1 = xor_ln67_1359_fu_1703_p2;

assign zext_ln169_1225_fu_1741_p1 = xor_ln67_1361_fu_1735_p2;

assign zext_ln169_1226_fu_1773_p1 = xor_ln67_1363_fu_1767_p2;

assign zext_ln169_1227_fu_1852_p1 = add_ln169_704_reg_2433;

assign zext_ln169_1228_fu_1861_p1 = add_ln169_706_reg_2438;

assign zext_ln169_1229_fu_1864_p1 = add_ln169_708_reg_2443;

assign zext_ln169_1230_fu_1873_p1 = add_ln169_709_fu_1867_p2;

assign zext_ln169_fu_1581_p1 = xor_ln67_1349_fu_1575_p2;

endmodule //BlackBoxJam_Matrix_Vector_Activate_Batch_3_Pipeline_VITIS_LOOP_122_1
