#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd5687dce80 .scope module, "decoder_tb" "decoder_tb" 2 30;
 .timescale -9 -12;
v0x7fd5687f3500_0 .net "alucode", 5 0, v0x7fd5687f2a70_0;  1 drivers
v0x7fd5687f3590_0 .net "aluop1_type", 1 0, v0x7fd5687f2b20_0;  1 drivers
v0x7fd5687f3620_0 .net "aluop2_type", 1 0, v0x7fd5687f2bd0_0;  1 drivers
v0x7fd5687f36b0_0 .var "clk", 0 0;
v0x7fd5687f3740_0 .net "dstreg_num", 4 0, L_0x7fd5687f7420;  1 drivers
v0x7fd5687f3810_0 .net "imm", 31 0, L_0x7fd5687fb090;  1 drivers
v0x7fd5687f38a0_0 .var "ir", 31 0;
v0x7fd5687f3950_0 .net "is_halt", 0 0, v0x7fd5687f2f30_0;  1 drivers
v0x7fd5687f3a00_0 .net "is_load", 0 0, v0x7fd5687f2fd0_0;  1 drivers
v0x7fd5687f3b30_0 .net "is_store", 0 0, v0x7fd5687f3070_0;  1 drivers
v0x7fd5687f3bc0_0 .net "reg_we", 0 0, v0x7fd5687f31c0_0;  1 drivers
v0x7fd5687f3c50_0 .net "srcreg1_num", 4 0, L_0x7fd5687f5000;  1 drivers
v0x7fd5687f3d00_0 .net "srcreg2_num", 4 0, L_0x7fd5687f6160;  1 drivers
S_0x7fd5687dcff0 .scope module, "decoder" "decoder" 2 46, 3 5 0, S_0x7fd5687dce80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ir";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 5 "srcreg1_num";
    .port_info 3 /OUTPUT 5 "srcreg2_num";
    .port_info 4 /OUTPUT 5 "dstreg_num";
    .port_info 5 /OUTPUT 32 "imm";
    .port_info 6 /OUTPUT 6 "alucode";
    .port_info 7 /OUTPUT 2 "aluop1_type";
    .port_info 8 /OUTPUT 2 "aluop2_type";
    .port_info 9 /OUTPUT 1 "reg_we";
    .port_info 10 /OUTPUT 1 "is_load";
    .port_info 11 /OUTPUT 1 "is_store";
    .port_info 12 /OUTPUT 1 "is_halt";
L_0x7fd5687f86a0 .functor AND 1, L_0x7fd5687f56b0, L_0x7fd5687f8180, C4<1>, C4<1>;
L_0x7fd568563008 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fd5687dd360_0 .net/2u *"_ivl_0", 2 0, L_0x7fd568563008;  1 drivers
L_0x7fd5685630e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fd5687ed320_0 .net/2u *"_ivl_10", 4 0, L_0x7fd5685630e0;  1 drivers
L_0x7fd568563560 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fd5687ed3c0_0 .net/2u *"_ivl_100", 2 0, L_0x7fd568563560;  1 drivers
v0x7fd5687ed470_0 .net *"_ivl_102", 0 0, L_0x7fd5687f6340;  1 drivers
v0x7fd5687ed510_0 .net *"_ivl_105", 4 0, L_0x7fd5687f6420;  1 drivers
L_0x7fd5685635a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fd5687ed600_0 .net/2u *"_ivl_106", 2 0, L_0x7fd5685635a8;  1 drivers
v0x7fd5687ed6b0_0 .net *"_ivl_108", 0 0, L_0x7fd5687f6200;  1 drivers
v0x7fd5687ed750_0 .net *"_ivl_111", 4 0, L_0x7fd5687f65d0;  1 drivers
L_0x7fd5685635f0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fd5687ed800_0 .net/2u *"_ivl_112", 2 0, L_0x7fd5685635f0;  1 drivers
v0x7fd5687ed910_0 .net *"_ivl_114", 0 0, L_0x7fd5687f64c0;  1 drivers
v0x7fd5687ed9b0_0 .net *"_ivl_117", 4 0, L_0x7fd5687f6790;  1 drivers
L_0x7fd568563638 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fd5687eda60_0 .net/2u *"_ivl_118", 2 0, L_0x7fd568563638;  1 drivers
L_0x7fd568563128 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fd5687edb10_0 .net/2u *"_ivl_12", 2 0, L_0x7fd568563128;  1 drivers
v0x7fd5687edbc0_0 .net *"_ivl_120", 0 0, L_0x7fd5687f6670;  1 drivers
L_0x7fd568563680 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fd5687edc60_0 .net/2u *"_ivl_122", 4 0, L_0x7fd568563680;  1 drivers
L_0x7fd5685636c8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fd5687edd10_0 .net/2u *"_ivl_124", 2 0, L_0x7fd5685636c8;  1 drivers
v0x7fd5687eddc0_0 .net *"_ivl_126", 0 0, L_0x7fd5687f5330;  1 drivers
L_0x7fd568563710 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fd5687edf50_0 .net/2u *"_ivl_128", 4 0, L_0x7fd568563710;  1 drivers
L_0x7fd568563758 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fd5687edfe0_0 .net/2u *"_ivl_130", 2 0, L_0x7fd568563758;  1 drivers
v0x7fd5687ee080_0 .net *"_ivl_132", 0 0, L_0x7fd5687f6830;  1 drivers
v0x7fd5687ee120_0 .net *"_ivl_135", 4 0, L_0x7fd5687f6ca0;  1 drivers
L_0x7fd5685637a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fd5687ee1d0_0 .net/2u *"_ivl_136", 4 0, L_0x7fd5685637a0;  1 drivers
v0x7fd5687ee280_0 .net *"_ivl_138", 4 0, L_0x7fd5687f6b60;  1 drivers
v0x7fd5687ee330_0 .net *"_ivl_14", 0 0, L_0x7fd5687f40b0;  1 drivers
v0x7fd5687ee3d0_0 .net *"_ivl_140", 4 0, L_0x7fd5687f6e90;  1 drivers
v0x7fd5687ee480_0 .net *"_ivl_142", 4 0, L_0x7fd5687f6dc0;  1 drivers
v0x7fd5687ee530_0 .net *"_ivl_144", 4 0, L_0x7fd5687f7150;  1 drivers
v0x7fd5687ee5e0_0 .net *"_ivl_146", 4 0, L_0x7fd5687f6ff0;  1 drivers
L_0x7fd5685637e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fd5687ee690_0 .net/2u *"_ivl_150", 2 0, L_0x7fd5685637e8;  1 drivers
v0x7fd5687ee740_0 .net *"_ivl_152", 0 0, L_0x7fd5687f7640;  1 drivers
v0x7fd5687ee7e0_0 .net *"_ivl_155", 19 0, L_0x7fd5687f76e0;  1 drivers
L_0x7fd568563830 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd5687ee890_0 .net/2u *"_ivl_156", 11 0, L_0x7fd568563830;  1 drivers
v0x7fd5687ee940_0 .net *"_ivl_158", 31 0, L_0x7fd5687f74c0;  1 drivers
L_0x7fd568563878 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fd5687ede70_0 .net/2u *"_ivl_160", 2 0, L_0x7fd568563878;  1 drivers
v0x7fd5687eebd0_0 .net *"_ivl_162", 0 0, L_0x7fd5687f7910;  1 drivers
v0x7fd5687eec60_0 .net *"_ivl_165", 0 0, L_0x7fd5687f7780;  1 drivers
v0x7fd5687eecf0_0 .net *"_ivl_166", 10 0, L_0x7fd5687f7820;  1 drivers
v0x7fd5687eeda0_0 .net *"_ivl_169", 0 0, L_0x7fd5687f79b0;  1 drivers
v0x7fd5687eee50_0 .net *"_ivl_17", 4 0, L_0x7fd5687f4190;  1 drivers
v0x7fd5687eef00_0 .net *"_ivl_171", 7 0, L_0x7fd5687f7a50;  1 drivers
v0x7fd5687eefb0_0 .net *"_ivl_173", 0 0, L_0x7fd5687f5a00;  1 drivers
v0x7fd5687ef060_0 .net *"_ivl_175", 9 0, L_0x7fd5687f7d30;  1 drivers
L_0x7fd5685638c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd5687ef110_0 .net/2u *"_ivl_176", 0 0, L_0x7fd5685638c0;  1 drivers
v0x7fd5687ef1c0_0 .net *"_ivl_178", 31 0, L_0x7fd5687f7dd0;  1 drivers
L_0x7fd568563170 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fd5687ef270_0 .net/2u *"_ivl_18", 2 0, L_0x7fd568563170;  1 drivers
L_0x7fd568563908 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fd5687ef320_0 .net/2u *"_ivl_180", 2 0, L_0x7fd568563908;  1 drivers
v0x7fd5687ef3d0_0 .net *"_ivl_182", 0 0, L_0x7fd5687f56b0;  1 drivers
v0x7fd5687ef470_0 .net *"_ivl_185", 1 0, L_0x7fd5687f80e0;  1 drivers
L_0x7fd568563950 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fd5687ef520_0 .net/2u *"_ivl_186", 1 0, L_0x7fd568563950;  1 drivers
v0x7fd5687ef5d0_0 .net *"_ivl_188", 0 0, L_0x7fd5687f8180;  1 drivers
v0x7fd5687ef670_0 .net *"_ivl_191", 0 0, L_0x7fd5687f86a0;  1 drivers
v0x7fd5687ef710_0 .net *"_ivl_193", 0 0, L_0x7fd5687f8790;  1 drivers
v0x7fd5687ef7c0_0 .net *"_ivl_194", 26 0, L_0x7fd5687f8830;  1 drivers
v0x7fd5687ef870_0 .net *"_ivl_197", 4 0, L_0x7fd5687f8a70;  1 drivers
v0x7fd5687ef920_0 .net *"_ivl_198", 31 0, L_0x7fd5687f89b0;  1 drivers
v0x7fd5687ef9d0_0 .net *"_ivl_2", 0 0, L_0x7fd5687f3dd0;  1 drivers
v0x7fd5687efa70_0 .net *"_ivl_20", 0 0, L_0x7fd5687f4290;  1 drivers
L_0x7fd568563998 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fd5687efb10_0 .net/2u *"_ivl_200", 2 0, L_0x7fd568563998;  1 drivers
v0x7fd5687efbc0_0 .net *"_ivl_202", 0 0, L_0x7fd5687f84f0;  1 drivers
v0x7fd5687efc60_0 .net *"_ivl_205", 0 0, L_0x7fd5687f85d0;  1 drivers
v0x7fd5687efd10_0 .net *"_ivl_206", 19 0, L_0x7fd5687f8f90;  1 drivers
v0x7fd5687efdc0_0 .net *"_ivl_209", 11 0, L_0x7fd5687f91a0;  1 drivers
v0x7fd5687efe70_0 .net *"_ivl_210", 31 0, L_0x7fd5687f90e0;  1 drivers
L_0x7fd5685639e0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fd5687eff20_0 .net/2u *"_ivl_212", 2 0, L_0x7fd5685639e0;  1 drivers
v0x7fd5687effd0_0 .net *"_ivl_214", 0 0, L_0x7fd5687f8db0;  1 drivers
v0x7fd5687ee9e0_0 .net *"_ivl_217", 0 0, L_0x7fd5687f8e90;  1 drivers
v0x7fd5687eea90_0 .net *"_ivl_218", 18 0, L_0x7fd5687f96e0;  1 drivers
v0x7fd5687eeb40_0 .net *"_ivl_221", 0 0, L_0x7fd5687f98a0;  1 drivers
v0x7fd5687f0080_0 .net *"_ivl_223", 0 0, L_0x7fd5687f94a0;  1 drivers
v0x7fd5687f0130_0 .net *"_ivl_225", 5 0, L_0x7fd5687f9540;  1 drivers
v0x7fd5687f01e0_0 .net *"_ivl_227", 3 0, L_0x7fd5687f95e0;  1 drivers
L_0x7fd568563a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f0290_0 .net/2u *"_ivl_228", 0 0, L_0x7fd568563a28;  1 drivers
v0x7fd5687f0340_0 .net *"_ivl_23", 4 0, L_0x7fd5687f4400;  1 drivers
v0x7fd5687f03f0_0 .net *"_ivl_230", 31 0, L_0x7fd5687f9e10;  1 drivers
L_0x7fd568563a70 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f04a0_0 .net/2u *"_ivl_232", 2 0, L_0x7fd568563a70;  1 drivers
v0x7fd5687f0550_0 .net *"_ivl_234", 0 0, L_0x7fd5687f9f30;  1 drivers
v0x7fd5687f05f0_0 .net *"_ivl_237", 0 0, L_0x7fd5687f9ba0;  1 drivers
v0x7fd5687f06a0_0 .net *"_ivl_238", 19 0, L_0x7fd5687f9c40;  1 drivers
L_0x7fd5685631b8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f0750_0 .net/2u *"_ivl_24", 2 0, L_0x7fd5685631b8;  1 drivers
v0x7fd5687f0800_0 .net *"_ivl_241", 6 0, L_0x7fd5687fa310;  1 drivers
v0x7fd5687f08b0_0 .net *"_ivl_243", 4 0, L_0x7fd5687fa610;  1 drivers
v0x7fd5687f0960_0 .net *"_ivl_244", 31 0, L_0x7fd5687fa6b0;  1 drivers
L_0x7fd568563ab8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f0a10_0 .net/2u *"_ivl_246", 2 0, L_0x7fd568563ab8;  1 drivers
v0x7fd5687f0ac0_0 .net *"_ivl_248", 0 0, L_0x7fd5687fa750;  1 drivers
L_0x7fd568563b00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f0b60_0 .net/2u *"_ivl_250", 31 0, L_0x7fd568563b00;  1 drivers
L_0x7fd568563b48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f0c10_0 .net/2u *"_ivl_252", 31 0, L_0x7fd568563b48;  1 drivers
v0x7fd5687f0cc0_0 .net *"_ivl_254", 31 0, L_0x7fd5687fa010;  1 drivers
v0x7fd5687f0d70_0 .net *"_ivl_256", 31 0, L_0x7fd5687fa170;  1 drivers
v0x7fd5687f0e20_0 .net *"_ivl_258", 31 0, L_0x7fd5687faaf0;  1 drivers
v0x7fd5687f0ed0_0 .net *"_ivl_26", 0 0, L_0x7fd5687f44a0;  1 drivers
v0x7fd5687f0f70_0 .net *"_ivl_260", 31 0, L_0x7fd5687fac50;  1 drivers
v0x7fd5687f1020_0 .net *"_ivl_262", 31 0, L_0x7fd5687fa8b0;  1 drivers
v0x7fd5687f10d0_0 .net *"_ivl_264", 31 0, L_0x7fd5687faa10;  1 drivers
v0x7fd5687f1180_0 .net *"_ivl_29", 4 0, L_0x7fd5687f45e0;  1 drivers
L_0x7fd568563200 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f1230_0 .net/2u *"_ivl_30", 2 0, L_0x7fd568563200;  1 drivers
v0x7fd5687f12e0_0 .net *"_ivl_32", 0 0, L_0x7fd5687f4700;  1 drivers
v0x7fd5687f1380_0 .net *"_ivl_35", 4 0, L_0x7fd5687f4830;  1 drivers
L_0x7fd568563248 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f1430_0 .net/2u *"_ivl_36", 4 0, L_0x7fd568563248;  1 drivers
v0x7fd5687f14e0_0 .net *"_ivl_38", 4 0, L_0x7fd5687f4950;  1 drivers
L_0x7fd568563050 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f1590_0 .net/2u *"_ivl_4", 4 0, L_0x7fd568563050;  1 drivers
v0x7fd5687f1640_0 .net *"_ivl_40", 4 0, L_0x7fd5687f4a90;  1 drivers
v0x7fd5687f16f0_0 .net *"_ivl_42", 4 0, L_0x7fd5687f4bf0;  1 drivers
v0x7fd5687f17a0_0 .net *"_ivl_44", 4 0, L_0x7fd5687f4d40;  1 drivers
v0x7fd5687f1850_0 .net *"_ivl_46", 4 0, L_0x7fd5687f4e60;  1 drivers
L_0x7fd568563290 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f1900_0 .net/2u *"_ivl_50", 2 0, L_0x7fd568563290;  1 drivers
v0x7fd5687f19b0_0 .net *"_ivl_52", 0 0, L_0x7fd5687f5120;  1 drivers
L_0x7fd5685632d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f1a50_0 .net/2u *"_ivl_54", 4 0, L_0x7fd5685632d8;  1 drivers
L_0x7fd568563320 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f1b00_0 .net/2u *"_ivl_56", 2 0, L_0x7fd568563320;  1 drivers
v0x7fd5687f1bb0_0 .net *"_ivl_58", 0 0, L_0x7fd5687f5290;  1 drivers
L_0x7fd568563098 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f1c50_0 .net/2u *"_ivl_6", 2 0, L_0x7fd568563098;  1 drivers
L_0x7fd568563368 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f1d00_0 .net/2u *"_ivl_60", 4 0, L_0x7fd568563368;  1 drivers
L_0x7fd5685633b0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f1db0_0 .net/2u *"_ivl_62", 2 0, L_0x7fd5685633b0;  1 drivers
v0x7fd5687f1e60_0 .net *"_ivl_64", 0 0, L_0x7fd5687f4330;  1 drivers
L_0x7fd5685633f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f1f00_0 .net/2u *"_ivl_66", 4 0, L_0x7fd5685633f8;  1 drivers
L_0x7fd568563440 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f1fb0_0 .net/2u *"_ivl_68", 2 0, L_0x7fd568563440;  1 drivers
v0x7fd5687f2060_0 .net *"_ivl_70", 0 0, L_0x7fd5687f54d0;  1 drivers
v0x7fd5687f2100_0 .net *"_ivl_73", 4 0, L_0x7fd5687f5570;  1 drivers
L_0x7fd568563488 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f21b0_0 .net/2u *"_ivl_74", 2 0, L_0x7fd568563488;  1 drivers
v0x7fd5687f2260_0 .net *"_ivl_76", 0 0, L_0x7fd5687f5430;  1 drivers
v0x7fd5687f2300_0 .net *"_ivl_79", 4 0, L_0x7fd5687f57c0;  1 drivers
v0x7fd5687f23b0_0 .net *"_ivl_8", 0 0, L_0x7fd5687f3f30;  1 drivers
L_0x7fd5685634d0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f2450_0 .net/2u *"_ivl_80", 2 0, L_0x7fd5685634d0;  1 drivers
v0x7fd5687f2500_0 .net *"_ivl_82", 0 0, L_0x7fd5687f5610;  1 drivers
v0x7fd5687f25a0_0 .net *"_ivl_85", 4 0, L_0x7fd5687f5960;  1 drivers
L_0x7fd568563518 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fd5687f2650_0 .net/2u *"_ivl_86", 4 0, L_0x7fd568563518;  1 drivers
v0x7fd5687f2700_0 .net *"_ivl_88", 4 0, L_0x7fd5687f5860;  1 drivers
v0x7fd5687f27b0_0 .net *"_ivl_90", 4 0, L_0x7fd5687f5c10;  1 drivers
v0x7fd5687f2860_0 .net *"_ivl_92", 4 0, L_0x7fd5687f5d90;  1 drivers
v0x7fd5687f2910_0 .net *"_ivl_94", 4 0, L_0x7fd5687f5eb0;  1 drivers
v0x7fd5687f29c0_0 .net *"_ivl_96", 4 0, L_0x7fd5687f6040;  1 drivers
v0x7fd5687f2a70_0 .var "alucode", 5 0;
v0x7fd5687f2b20_0 .var "aluop1_type", 1 0;
v0x7fd5687f2bd0_0 .var "aluop2_type", 1 0;
v0x7fd5687f2c80_0 .net "clk", 0 0, v0x7fd5687f36b0_0;  1 drivers
v0x7fd5687f2d20_0 .net "dstreg_num", 4 0, L_0x7fd5687f7420;  alias, 1 drivers
v0x7fd5687f2dd0_0 .net "imm", 31 0, L_0x7fd5687fb090;  alias, 1 drivers
v0x7fd5687f2e80_0 .net "ir", 31 0, v0x7fd5687f38a0_0;  1 drivers
v0x7fd5687f2f30_0 .var "is_halt", 0 0;
v0x7fd5687f2fd0_0 .var "is_load", 0 0;
v0x7fd5687f3070_0 .var "is_store", 0 0;
v0x7fd5687f3110_0 .var "op_type", 2 0;
v0x7fd5687f31c0_0 .var "reg_we", 0 0;
v0x7fd5687f3260_0 .net "srcreg1_num", 4 0, L_0x7fd5687f5000;  alias, 1 drivers
v0x7fd5687f3310_0 .net "srcreg2_num", 4 0, L_0x7fd5687f6160;  alias, 1 drivers
E_0x7fd5687dc0a0 .event edge, v0x7fd5687f2e80_0;
L_0x7fd5687f3dd0 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd568563008;
L_0x7fd5687f3f30 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd568563098;
L_0x7fd5687f40b0 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd568563128;
L_0x7fd5687f4190 .part v0x7fd5687f38a0_0, 15, 5;
L_0x7fd5687f4290 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd568563170;
L_0x7fd5687f4400 .part v0x7fd5687f38a0_0, 15, 5;
L_0x7fd5687f44a0 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd5685631b8;
L_0x7fd5687f45e0 .part v0x7fd5687f38a0_0, 15, 5;
L_0x7fd5687f4700 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd568563200;
L_0x7fd5687f4830 .part v0x7fd5687f38a0_0, 15, 5;
L_0x7fd5687f4950 .functor MUXZ 5, L_0x7fd568563248, L_0x7fd5687f4830, L_0x7fd5687f4700, C4<>;
L_0x7fd5687f4a90 .functor MUXZ 5, L_0x7fd5687f4950, L_0x7fd5687f45e0, L_0x7fd5687f44a0, C4<>;
L_0x7fd5687f4bf0 .functor MUXZ 5, L_0x7fd5687f4a90, L_0x7fd5687f4400, L_0x7fd5687f4290, C4<>;
L_0x7fd5687f4d40 .functor MUXZ 5, L_0x7fd5687f4bf0, L_0x7fd5687f4190, L_0x7fd5687f40b0, C4<>;
L_0x7fd5687f4e60 .functor MUXZ 5, L_0x7fd5687f4d40, L_0x7fd5685630e0, L_0x7fd5687f3f30, C4<>;
L_0x7fd5687f5000 .functor MUXZ 5, L_0x7fd5687f4e60, L_0x7fd568563050, L_0x7fd5687f3dd0, C4<>;
L_0x7fd5687f5120 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd568563290;
L_0x7fd5687f5290 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd568563320;
L_0x7fd5687f4330 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd5685633b0;
L_0x7fd5687f54d0 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd568563440;
L_0x7fd5687f5570 .part v0x7fd5687f38a0_0, 20, 5;
L_0x7fd5687f5430 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd568563488;
L_0x7fd5687f57c0 .part v0x7fd5687f38a0_0, 20, 5;
L_0x7fd5687f5610 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd5685634d0;
L_0x7fd5687f5960 .part v0x7fd5687f38a0_0, 20, 5;
L_0x7fd5687f5860 .functor MUXZ 5, L_0x7fd568563518, L_0x7fd5687f5960, L_0x7fd5687f5610, C4<>;
L_0x7fd5687f5c10 .functor MUXZ 5, L_0x7fd5687f5860, L_0x7fd5687f57c0, L_0x7fd5687f5430, C4<>;
L_0x7fd5687f5d90 .functor MUXZ 5, L_0x7fd5687f5c10, L_0x7fd5687f5570, L_0x7fd5687f54d0, C4<>;
L_0x7fd5687f5eb0 .functor MUXZ 5, L_0x7fd5687f5d90, L_0x7fd5685633f8, L_0x7fd5687f4330, C4<>;
L_0x7fd5687f6040 .functor MUXZ 5, L_0x7fd5687f5eb0, L_0x7fd568563368, L_0x7fd5687f5290, C4<>;
L_0x7fd5687f6160 .functor MUXZ 5, L_0x7fd5687f6040, L_0x7fd5685632d8, L_0x7fd5687f5120, C4<>;
L_0x7fd5687f6340 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd568563560;
L_0x7fd5687f6420 .part v0x7fd5687f38a0_0, 7, 5;
L_0x7fd5687f6200 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd5685635a8;
L_0x7fd5687f65d0 .part v0x7fd5687f38a0_0, 7, 5;
L_0x7fd5687f64c0 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd5685635f0;
L_0x7fd5687f6790 .part v0x7fd5687f38a0_0, 7, 5;
L_0x7fd5687f6670 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd568563638;
L_0x7fd5687f5330 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd5685636c8;
L_0x7fd5687f6830 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd568563758;
L_0x7fd5687f6ca0 .part v0x7fd5687f38a0_0, 7, 5;
L_0x7fd5687f6b60 .functor MUXZ 5, L_0x7fd5685637a0, L_0x7fd5687f6ca0, L_0x7fd5687f6830, C4<>;
L_0x7fd5687f6e90 .functor MUXZ 5, L_0x7fd5687f6b60, L_0x7fd568563710, L_0x7fd5687f5330, C4<>;
L_0x7fd5687f6dc0 .functor MUXZ 5, L_0x7fd5687f6e90, L_0x7fd568563680, L_0x7fd5687f6670, C4<>;
L_0x7fd5687f7150 .functor MUXZ 5, L_0x7fd5687f6dc0, L_0x7fd5687f6790, L_0x7fd5687f64c0, C4<>;
L_0x7fd5687f6ff0 .functor MUXZ 5, L_0x7fd5687f7150, L_0x7fd5687f65d0, L_0x7fd5687f6200, C4<>;
L_0x7fd5687f7420 .functor MUXZ 5, L_0x7fd5687f6ff0, L_0x7fd5687f6420, L_0x7fd5687f6340, C4<>;
L_0x7fd5687f7640 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd5685637e8;
L_0x7fd5687f76e0 .part v0x7fd5687f38a0_0, 12, 20;
L_0x7fd5687f74c0 .concat [ 12 20 0 0], L_0x7fd568563830, L_0x7fd5687f76e0;
L_0x7fd5687f7910 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd568563878;
L_0x7fd5687f7780 .part v0x7fd5687f38a0_0, 31, 1;
LS_0x7fd5687f7820_0_0 .concat [ 1 1 1 1], L_0x7fd5687f7780, L_0x7fd5687f7780, L_0x7fd5687f7780, L_0x7fd5687f7780;
LS_0x7fd5687f7820_0_4 .concat [ 1 1 1 1], L_0x7fd5687f7780, L_0x7fd5687f7780, L_0x7fd5687f7780, L_0x7fd5687f7780;
LS_0x7fd5687f7820_0_8 .concat [ 1 1 1 0], L_0x7fd5687f7780, L_0x7fd5687f7780, L_0x7fd5687f7780;
L_0x7fd5687f7820 .concat [ 4 4 3 0], LS_0x7fd5687f7820_0_0, LS_0x7fd5687f7820_0_4, LS_0x7fd5687f7820_0_8;
L_0x7fd5687f79b0 .part v0x7fd5687f38a0_0, 31, 1;
L_0x7fd5687f7a50 .part v0x7fd5687f38a0_0, 12, 8;
L_0x7fd5687f5a00 .part v0x7fd5687f38a0_0, 20, 1;
L_0x7fd5687f7d30 .part v0x7fd5687f38a0_0, 21, 10;
LS_0x7fd5687f7dd0_0_0 .concat [ 1 10 1 8], L_0x7fd5685638c0, L_0x7fd5687f7d30, L_0x7fd5687f5a00, L_0x7fd5687f7a50;
LS_0x7fd5687f7dd0_0_4 .concat [ 1 11 0 0], L_0x7fd5687f79b0, L_0x7fd5687f7820;
L_0x7fd5687f7dd0 .concat [ 20 12 0 0], LS_0x7fd5687f7dd0_0_0, LS_0x7fd5687f7dd0_0_4;
L_0x7fd5687f56b0 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd568563908;
L_0x7fd5687f80e0 .part v0x7fd5687f38a0_0, 12, 2;
L_0x7fd5687f8180 .cmp/eq 2, L_0x7fd5687f80e0, L_0x7fd568563950;
L_0x7fd5687f8790 .part v0x7fd5687f38a0_0, 24, 1;
LS_0x7fd5687f8830_0_0 .concat [ 1 1 1 1], L_0x7fd5687f8790, L_0x7fd5687f8790, L_0x7fd5687f8790, L_0x7fd5687f8790;
LS_0x7fd5687f8830_0_4 .concat [ 1 1 1 1], L_0x7fd5687f8790, L_0x7fd5687f8790, L_0x7fd5687f8790, L_0x7fd5687f8790;
LS_0x7fd5687f8830_0_8 .concat [ 1 1 1 1], L_0x7fd5687f8790, L_0x7fd5687f8790, L_0x7fd5687f8790, L_0x7fd5687f8790;
LS_0x7fd5687f8830_0_12 .concat [ 1 1 1 1], L_0x7fd5687f8790, L_0x7fd5687f8790, L_0x7fd5687f8790, L_0x7fd5687f8790;
LS_0x7fd5687f8830_0_16 .concat [ 1 1 1 1], L_0x7fd5687f8790, L_0x7fd5687f8790, L_0x7fd5687f8790, L_0x7fd5687f8790;
LS_0x7fd5687f8830_0_20 .concat [ 1 1 1 1], L_0x7fd5687f8790, L_0x7fd5687f8790, L_0x7fd5687f8790, L_0x7fd5687f8790;
LS_0x7fd5687f8830_0_24 .concat [ 1 1 1 0], L_0x7fd5687f8790, L_0x7fd5687f8790, L_0x7fd5687f8790;
LS_0x7fd5687f8830_1_0 .concat [ 4 4 4 4], LS_0x7fd5687f8830_0_0, LS_0x7fd5687f8830_0_4, LS_0x7fd5687f8830_0_8, LS_0x7fd5687f8830_0_12;
LS_0x7fd5687f8830_1_4 .concat [ 4 4 3 0], LS_0x7fd5687f8830_0_16, LS_0x7fd5687f8830_0_20, LS_0x7fd5687f8830_0_24;
L_0x7fd5687f8830 .concat [ 16 11 0 0], LS_0x7fd5687f8830_1_0, LS_0x7fd5687f8830_1_4;
L_0x7fd5687f8a70 .part v0x7fd5687f38a0_0, 20, 5;
L_0x7fd5687f89b0 .concat [ 5 27 0 0], L_0x7fd5687f8a70, L_0x7fd5687f8830;
L_0x7fd5687f84f0 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd568563998;
L_0x7fd5687f85d0 .part v0x7fd5687f38a0_0, 31, 1;
LS_0x7fd5687f8f90_0_0 .concat [ 1 1 1 1], L_0x7fd5687f85d0, L_0x7fd5687f85d0, L_0x7fd5687f85d0, L_0x7fd5687f85d0;
LS_0x7fd5687f8f90_0_4 .concat [ 1 1 1 1], L_0x7fd5687f85d0, L_0x7fd5687f85d0, L_0x7fd5687f85d0, L_0x7fd5687f85d0;
LS_0x7fd5687f8f90_0_8 .concat [ 1 1 1 1], L_0x7fd5687f85d0, L_0x7fd5687f85d0, L_0x7fd5687f85d0, L_0x7fd5687f85d0;
LS_0x7fd5687f8f90_0_12 .concat [ 1 1 1 1], L_0x7fd5687f85d0, L_0x7fd5687f85d0, L_0x7fd5687f85d0, L_0x7fd5687f85d0;
LS_0x7fd5687f8f90_0_16 .concat [ 1 1 1 1], L_0x7fd5687f85d0, L_0x7fd5687f85d0, L_0x7fd5687f85d0, L_0x7fd5687f85d0;
LS_0x7fd5687f8f90_1_0 .concat [ 4 4 4 4], LS_0x7fd5687f8f90_0_0, LS_0x7fd5687f8f90_0_4, LS_0x7fd5687f8f90_0_8, LS_0x7fd5687f8f90_0_12;
LS_0x7fd5687f8f90_1_4 .concat [ 4 0 0 0], LS_0x7fd5687f8f90_0_16;
L_0x7fd5687f8f90 .concat [ 16 4 0 0], LS_0x7fd5687f8f90_1_0, LS_0x7fd5687f8f90_1_4;
L_0x7fd5687f91a0 .part v0x7fd5687f38a0_0, 20, 12;
L_0x7fd5687f90e0 .concat [ 12 20 0 0], L_0x7fd5687f91a0, L_0x7fd5687f8f90;
L_0x7fd5687f8db0 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd5685639e0;
L_0x7fd5687f8e90 .part v0x7fd5687f38a0_0, 31, 1;
LS_0x7fd5687f96e0_0_0 .concat [ 1 1 1 1], L_0x7fd5687f8e90, L_0x7fd5687f8e90, L_0x7fd5687f8e90, L_0x7fd5687f8e90;
LS_0x7fd5687f96e0_0_4 .concat [ 1 1 1 1], L_0x7fd5687f8e90, L_0x7fd5687f8e90, L_0x7fd5687f8e90, L_0x7fd5687f8e90;
LS_0x7fd5687f96e0_0_8 .concat [ 1 1 1 1], L_0x7fd5687f8e90, L_0x7fd5687f8e90, L_0x7fd5687f8e90, L_0x7fd5687f8e90;
LS_0x7fd5687f96e0_0_12 .concat [ 1 1 1 1], L_0x7fd5687f8e90, L_0x7fd5687f8e90, L_0x7fd5687f8e90, L_0x7fd5687f8e90;
LS_0x7fd5687f96e0_0_16 .concat [ 1 1 1 0], L_0x7fd5687f8e90, L_0x7fd5687f8e90, L_0x7fd5687f8e90;
LS_0x7fd5687f96e0_1_0 .concat [ 4 4 4 4], LS_0x7fd5687f96e0_0_0, LS_0x7fd5687f96e0_0_4, LS_0x7fd5687f96e0_0_8, LS_0x7fd5687f96e0_0_12;
LS_0x7fd5687f96e0_1_4 .concat [ 3 0 0 0], LS_0x7fd5687f96e0_0_16;
L_0x7fd5687f96e0 .concat [ 16 3 0 0], LS_0x7fd5687f96e0_1_0, LS_0x7fd5687f96e0_1_4;
L_0x7fd5687f98a0 .part v0x7fd5687f38a0_0, 31, 1;
L_0x7fd5687f94a0 .part v0x7fd5687f38a0_0, 7, 1;
L_0x7fd5687f9540 .part v0x7fd5687f38a0_0, 25, 6;
L_0x7fd5687f95e0 .part v0x7fd5687f38a0_0, 8, 4;
LS_0x7fd5687f9e10_0_0 .concat [ 1 4 6 1], L_0x7fd568563a28, L_0x7fd5687f95e0, L_0x7fd5687f9540, L_0x7fd5687f94a0;
LS_0x7fd5687f9e10_0_4 .concat [ 1 19 0 0], L_0x7fd5687f98a0, L_0x7fd5687f96e0;
L_0x7fd5687f9e10 .concat [ 12 20 0 0], LS_0x7fd5687f9e10_0_0, LS_0x7fd5687f9e10_0_4;
L_0x7fd5687f9f30 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd568563a70;
L_0x7fd5687f9ba0 .part v0x7fd5687f38a0_0, 31, 1;
LS_0x7fd5687f9c40_0_0 .concat [ 1 1 1 1], L_0x7fd5687f9ba0, L_0x7fd5687f9ba0, L_0x7fd5687f9ba0, L_0x7fd5687f9ba0;
LS_0x7fd5687f9c40_0_4 .concat [ 1 1 1 1], L_0x7fd5687f9ba0, L_0x7fd5687f9ba0, L_0x7fd5687f9ba0, L_0x7fd5687f9ba0;
LS_0x7fd5687f9c40_0_8 .concat [ 1 1 1 1], L_0x7fd5687f9ba0, L_0x7fd5687f9ba0, L_0x7fd5687f9ba0, L_0x7fd5687f9ba0;
LS_0x7fd5687f9c40_0_12 .concat [ 1 1 1 1], L_0x7fd5687f9ba0, L_0x7fd5687f9ba0, L_0x7fd5687f9ba0, L_0x7fd5687f9ba0;
LS_0x7fd5687f9c40_0_16 .concat [ 1 1 1 1], L_0x7fd5687f9ba0, L_0x7fd5687f9ba0, L_0x7fd5687f9ba0, L_0x7fd5687f9ba0;
LS_0x7fd5687f9c40_1_0 .concat [ 4 4 4 4], LS_0x7fd5687f9c40_0_0, LS_0x7fd5687f9c40_0_4, LS_0x7fd5687f9c40_0_8, LS_0x7fd5687f9c40_0_12;
LS_0x7fd5687f9c40_1_4 .concat [ 4 0 0 0], LS_0x7fd5687f9c40_0_16;
L_0x7fd5687f9c40 .concat [ 16 4 0 0], LS_0x7fd5687f9c40_1_0, LS_0x7fd5687f9c40_1_4;
L_0x7fd5687fa310 .part v0x7fd5687f38a0_0, 25, 7;
L_0x7fd5687fa610 .part v0x7fd5687f38a0_0, 7, 5;
L_0x7fd5687fa6b0 .concat [ 5 7 20 0], L_0x7fd5687fa610, L_0x7fd5687fa310, L_0x7fd5687f9c40;
L_0x7fd5687fa750 .cmp/eq 3, v0x7fd5687f3110_0, L_0x7fd568563ab8;
L_0x7fd5687fa010 .functor MUXZ 32, L_0x7fd568563b48, L_0x7fd568563b00, L_0x7fd5687fa750, C4<>;
L_0x7fd5687fa170 .functor MUXZ 32, L_0x7fd5687fa010, L_0x7fd5687fa6b0, L_0x7fd5687f9f30, C4<>;
L_0x7fd5687faaf0 .functor MUXZ 32, L_0x7fd5687fa170, L_0x7fd5687f9e10, L_0x7fd5687f8db0, C4<>;
L_0x7fd5687fac50 .functor MUXZ 32, L_0x7fd5687faaf0, L_0x7fd5687f90e0, L_0x7fd5687f84f0, C4<>;
L_0x7fd5687fa8b0 .functor MUXZ 32, L_0x7fd5687fac50, L_0x7fd5687f89b0, L_0x7fd5687f86a0, C4<>;
L_0x7fd5687faa10 .functor MUXZ 32, L_0x7fd5687fa8b0, L_0x7fd5687f7dd0, L_0x7fd5687f7910, C4<>;
L_0x7fd5687fb090 .functor MUXZ 32, L_0x7fd5687faa10, L_0x7fd5687f74c0, L_0x7fd5687f7640, C4<>;
    .scope S_0x7fd5687dcff0;
T_0 ;
    %wait E_0x7fd5687dc0a0;
    %load/vec4 v0x7fd5687f2e80_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd5687f3110_0, 0;
    %load/vec4 v0x7fd5687f2e80_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %jmp T_0.18;
T_0.10 ;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.18;
T_0.11 ;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.18;
T_0.12 ;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.18;
T_0.13 ;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.18;
T_0.14 ;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.18;
T_0.15 ;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.18;
T_0.16 ;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.18;
T_0.17 ;
    %load/vec4 v0x7fd5687f2e80_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_0.19, 8;
    %pushi/vec4 26, 0, 6;
    %jmp/1 T_0.20, 8;
T_0.19 ; End of true expr.
    %pushi/vec4 25, 0, 6;
    %jmp/0 T_0.20, 8;
 ; End of false expr.
    %blend;
T_0.20;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.18;
T_0.18 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd5687f2b20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd5687f2bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd5687f31c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f2fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f3070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f2f30_0, 0;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fd5687f3110_0, 0;
    %load/vec4 v0x7fd5687f2e80_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %jmp T_0.29;
T_0.21 ;
    %load/vec4 v0x7fd5687f2e80_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_0.30, 8;
    %pushi/vec4 18, 0, 6;
    %jmp/1 T_0.31, 8;
T_0.30 ; End of true expr.
    %pushi/vec4 17, 0, 6;
    %jmp/0 T_0.31, 8;
 ; End of false expr.
    %blend;
T_0.31;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.29;
T_0.22 ;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.29;
T_0.23 ;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.29;
T_0.24 ;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.29;
T_0.25 ;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.29;
T_0.26 ;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.29;
T_0.27 ;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.29;
T_0.28 ;
    %load/vec4 v0x7fd5687f2e80_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_0.32, 8;
    %pushi/vec4 26, 0, 6;
    %jmp/1 T_0.33, 8;
T_0.32 ; End of true expr.
    %pushi/vec4 25, 0, 6;
    %jmp/0 T_0.33, 8;
 ; End of false expr.
    %blend;
T_0.33;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.29;
T_0.29 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd5687f2b20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd5687f2bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd5687f31c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f2fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f3070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f2f30_0, 0;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd5687f3110_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd5687f31c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd5687f2b20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd5687f2bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f2fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f3070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f2f30_0, 0;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd5687f3110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd5687f31c0_0, 0;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd5687f2b20_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd5687f2bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f2fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f3070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f2f30_0, 0;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd5687f3110_0, 0;
    %load/vec4 v0x7fd5687f2e80_0;
    %parti/s 5, 7, 4;
    %cmpi/ne 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_0.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.35, 8;
T_0.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.35, 8;
 ; End of false expr.
    %blend;
T_0.35;
    %assign/vec4 v0x7fd5687f31c0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd5687f2b20_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd5687f2bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f2fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f3070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f2f30_0, 0;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd5687f3110_0, 0;
    %load/vec4 v0x7fd5687f2e80_0;
    %parti/s 5, 7, 4;
    %cmpi/ne 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_0.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.37, 8;
T_0.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.37, 8;
 ; End of false expr.
    %blend;
T_0.37;
    %assign/vec4 v0x7fd5687f31c0_0, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd5687f2b20_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd5687f2bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f2fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f3070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f2f30_0, 0;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd5687f3110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f31c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd5687f2b20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd5687f2bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f2fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f3070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f2f30_0, 0;
    %load/vec4 v0x7fd5687f2e80_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.38 ;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.44;
T_0.39 ;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.44;
T_0.40 ;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.44;
T_0.41 ;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.44;
T_0.42 ;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.44;
T_0.43 ;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fd5687f3110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f31c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd5687f2b20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd5687f2bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f2fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd5687f3070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f2f30_0, 0;
    %load/vec4 v0x7fd5687f2e80_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.47, 6;
    %jmp T_0.48;
T_0.45 ;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.48;
T_0.46 ;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.48;
T_0.47 ;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.48;
T_0.48 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd5687f3110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd5687f31c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd5687f2b20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd5687f2bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd5687f2fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f3070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd5687f2f30_0, 0;
    %load/vec4 v0x7fd5687f2e80_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.53, 6;
    %jmp T_0.54;
T_0.49 ;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.54;
T_0.50 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.54;
T_0.51 ;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.54;
T_0.52 ;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.54;
T_0.53 ;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0x7fd5687f2a70_0, 0;
    %jmp T_0.54;
T_0.54 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fd5687dce80;
T_1 ;
    %pushi/vec4 11863603, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 74 "$display", "%s:", "ADD" {0 0 0};
    %vpi_call 2 75 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.0, 6;
    %vpi_call 2 78 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 81 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.1 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 85 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 86 "$finish" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 88 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_1.3 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.4, 6;
    %vpi_call 2 92 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 93 "$finish" {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 2 95 "$display", "\011%m: dstreg_num == 12" {0 0 0};
T_1.5 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.6, 6;
    %vpi_call 2 99 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 100 "$finish" {0 0 0};
    %jmp T_1.7;
T_1.6 ;
    %vpi_call 2 102 "$display", "\011%m: imm == 0" {0 0 0};
T_1.7 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 17, 0, 6;
    %jmp/0xz  T_1.8, 6;
    %vpi_call 2 106 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010001 {0 0 0};
    %vpi_call 2 107 "$finish" {0 0 0};
    %jmp T_1.9;
T_1.8 ;
    %vpi_call 2 109 "$display", "\011%m: alucode == `ALU_ADD" {0 0 0};
T_1.9 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.10, 6;
    %vpi_call 2 113 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 114 "$finish" {0 0 0};
    %jmp T_1.11;
T_1.10 ;
    %vpi_call 2 116 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.11 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.12, 6;
    %vpi_call 2 120 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 121 "$finish" {0 0 0};
    %jmp T_1.13;
T_1.12 ;
    %vpi_call 2 123 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.13 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.14, 6;
    %vpi_call 2 127 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 128 "$finish" {0 0 0};
    %jmp T_1.15;
T_1.14 ;
    %vpi_call 2 130 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.15 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.16, 6;
    %vpi_call 2 134 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 135 "$finish" {0 0 0};
    %jmp T_1.17;
T_1.16 ;
    %vpi_call 2 137 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.17 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.18, 6;
    %vpi_call 2 141 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 142 "$finish" {0 0 0};
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 144 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.19 ;
    %vpi_call 2 146 "$display", "%s test ...ok\012", "ADD" {0 0 0};
    %pushi/vec4 1085670963, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 78 "$display", "%s:", "SUB" {0 0 0};
    %vpi_call 2 79 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.20, 6;
    %vpi_call 2 82 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 83 "$finish" {0 0 0};
    %jmp T_1.21;
T_1.20 ;
    %vpi_call 2 85 "$display", "\011%m: srcreg1_num == 12" {0 0 0};
T_1.21 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.22, 6;
    %vpi_call 2 89 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
    %jmp T_1.23;
T_1.22 ;
    %vpi_call 2 92 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_1.23 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.24, 6;
    %vpi_call 2 96 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 97 "$finish" {0 0 0};
    %jmp T_1.25;
T_1.24 ;
    %vpi_call 2 99 "$display", "\011%m: dstreg_num == 12" {0 0 0};
T_1.25 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.26, 6;
    %vpi_call 2 103 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 104 "$finish" {0 0 0};
    %jmp T_1.27;
T_1.26 ;
    %vpi_call 2 106 "$display", "\011%m: imm == 0" {0 0 0};
T_1.27 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 18, 0, 6;
    %jmp/0xz  T_1.28, 6;
    %vpi_call 2 110 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010010 {0 0 0};
    %vpi_call 2 111 "$finish" {0 0 0};
    %jmp T_1.29;
T_1.28 ;
    %vpi_call 2 113 "$display", "\011%m: alucode == `ALU_SUB" {0 0 0};
T_1.29 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.30, 6;
    %vpi_call 2 117 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 118 "$finish" {0 0 0};
    %jmp T_1.31;
T_1.30 ;
    %vpi_call 2 120 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.31 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.32, 6;
    %vpi_call 2 124 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 125 "$finish" {0 0 0};
    %jmp T_1.33;
T_1.32 ;
    %vpi_call 2 127 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.33 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.34, 6;
    %vpi_call 2 131 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 132 "$finish" {0 0 0};
    %jmp T_1.35;
T_1.34 ;
    %vpi_call 2 134 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.35 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.36, 6;
    %vpi_call 2 138 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 139 "$finish" {0 0 0};
    %jmp T_1.37;
T_1.36 ;
    %vpi_call 2 141 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.37 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.38, 6;
    %vpi_call 2 145 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 146 "$finish" {0 0 0};
    %jmp T_1.39;
T_1.38 ;
    %vpi_call 2 148 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.39 ;
    %vpi_call 2 150 "$display", "%s test ...ok\012", "SUB" {0 0 0};
    %pushi/vec4 18228915, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 82 "$display", "%s:", "SLT" {0 0 0};
    %vpi_call 2 83 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.40, 6;
    %vpi_call 2 86 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 87 "$finish" {0 0 0};
    %jmp T_1.41;
T_1.40 ;
    %vpi_call 2 89 "$display", "\011%m: srcreg1_num == 12" {0 0 0};
T_1.41 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 17, 0, 32;
    %jmp/0xz  T_1.42, 6;
    %vpi_call 2 93 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000010001 {0 0 0};
    %vpi_call 2 94 "$finish" {0 0 0};
    %jmp T_1.43;
T_1.42 ;
    %vpi_call 2 96 "$display", "\011%m: srcreg2_num == 17" {0 0 0};
T_1.43 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.44, 6;
    %vpi_call 2 100 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 101 "$finish" {0 0 0};
    %jmp T_1.45;
T_1.44 ;
    %vpi_call 2 103 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_1.45 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.46, 6;
    %vpi_call 2 107 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 108 "$finish" {0 0 0};
    %jmp T_1.47;
T_1.46 ;
    %vpi_call 2 110 "$display", "\011%m: imm == 0" {0 0 0};
T_1.47 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 19, 0, 6;
    %jmp/0xz  T_1.48, 6;
    %vpi_call 2 114 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010011 {0 0 0};
    %vpi_call 2 115 "$finish" {0 0 0};
    %jmp T_1.49;
T_1.48 ;
    %vpi_call 2 117 "$display", "\011%m: alucode == `ALU_SLT" {0 0 0};
T_1.49 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.50, 6;
    %vpi_call 2 121 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 122 "$finish" {0 0 0};
    %jmp T_1.51;
T_1.50 ;
    %vpi_call 2 124 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.51 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.52, 6;
    %vpi_call 2 128 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 129 "$finish" {0 0 0};
    %jmp T_1.53;
T_1.52 ;
    %vpi_call 2 131 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.53 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.54, 6;
    %vpi_call 2 135 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 136 "$finish" {0 0 0};
    %jmp T_1.55;
T_1.54 ;
    %vpi_call 2 138 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.55 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.56, 6;
    %vpi_call 2 142 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 143 "$finish" {0 0 0};
    %jmp T_1.57;
T_1.56 ;
    %vpi_call 2 145 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.57 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.58, 6;
    %vpi_call 2 149 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 150 "$finish" {0 0 0};
    %jmp T_1.59;
T_1.58 ;
    %vpi_call 2 152 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.59 ;
    %vpi_call 2 154 "$display", "%s test ...ok\012", "SLT" {0 0 0};
    %pushi/vec4 12957363, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 86 "$display", "%s:", "SLTU" {0 0 0};
    %vpi_call 2 87 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.60, 6;
    %vpi_call 2 90 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 91 "$finish" {0 0 0};
    %jmp T_1.61;
T_1.60 ;
    %vpi_call 2 93 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_1.61 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.62, 6;
    %vpi_call 2 97 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 98 "$finish" {0 0 0};
    %jmp T_1.63;
T_1.62 ;
    %vpi_call 2 100 "$display", "\011%m: srcreg2_num == 12" {0 0 0};
T_1.63 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.64, 6;
    %vpi_call 2 104 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 105 "$finish" {0 0 0};
    %jmp T_1.65;
T_1.64 ;
    %vpi_call 2 107 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_1.65 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.66, 6;
    %vpi_call 2 111 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 112 "$finish" {0 0 0};
    %jmp T_1.67;
T_1.66 ;
    %vpi_call 2 114 "$display", "\011%m: imm == 0" {0 0 0};
T_1.67 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 20, 0, 6;
    %jmp/0xz  T_1.68, 6;
    %vpi_call 2 118 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010100 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
    %jmp T_1.69;
T_1.68 ;
    %vpi_call 2 121 "$display", "\011%m: alucode == `ALU_SLTU" {0 0 0};
T_1.69 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.70, 6;
    %vpi_call 2 125 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 126 "$finish" {0 0 0};
    %jmp T_1.71;
T_1.70 ;
    %vpi_call 2 128 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.71 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.72, 6;
    %vpi_call 2 132 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 133 "$finish" {0 0 0};
    %jmp T_1.73;
T_1.72 ;
    %vpi_call 2 135 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.73 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.74, 6;
    %vpi_call 2 139 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 140 "$finish" {0 0 0};
    %jmp T_1.75;
T_1.74 ;
    %vpi_call 2 142 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.75 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.76, 6;
    %vpi_call 2 146 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 147 "$finish" {0 0 0};
    %jmp T_1.77;
T_1.76 ;
    %vpi_call 2 149 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.77 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.78, 6;
    %vpi_call 2 153 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 154 "$finish" {0 0 0};
    %jmp T_1.79;
T_1.78 ;
    %vpi_call 2 156 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.79 ;
    %vpi_call 2 158 "$display", "%s test ...ok\012", "SLTU" {0 0 0};
    %pushi/vec4 11892531, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 90 "$display", "%s:", "AND" {0 0 0};
    %vpi_call 2 91 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.80, 6;
    %vpi_call 2 94 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 95 "$finish" {0 0 0};
    %jmp T_1.81;
T_1.80 ;
    %vpi_call 2 97 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.81 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.82, 6;
    %vpi_call 2 101 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 102 "$finish" {0 0 0};
    %jmp T_1.83;
T_1.82 ;
    %vpi_call 2 104 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_1.83 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_1.84, 6;
    %vpi_call 2 108 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 109 "$finish" {0 0 0};
    %jmp T_1.85;
T_1.84 ;
    %vpi_call 2 111 "$display", "\011%m: dstreg_num == 14" {0 0 0};
T_1.85 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.86, 6;
    %vpi_call 2 115 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 116 "$finish" {0 0 0};
    %jmp T_1.87;
T_1.86 ;
    %vpi_call 2 118 "$display", "\011%m: imm == 0" {0 0 0};
T_1.87 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 23, 0, 6;
    %jmp/0xz  T_1.88, 6;
    %vpi_call 2 122 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010111 {0 0 0};
    %vpi_call 2 123 "$finish" {0 0 0};
    %jmp T_1.89;
T_1.88 ;
    %vpi_call 2 125 "$display", "\011%m: alucode == `ALU_AND" {0 0 0};
T_1.89 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.90, 6;
    %vpi_call 2 129 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 130 "$finish" {0 0 0};
    %jmp T_1.91;
T_1.90 ;
    %vpi_call 2 132 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.91 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.92, 6;
    %vpi_call 2 136 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 137 "$finish" {0 0 0};
    %jmp T_1.93;
T_1.92 ;
    %vpi_call 2 139 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.93 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.94, 6;
    %vpi_call 2 143 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 144 "$finish" {0 0 0};
    %jmp T_1.95;
T_1.94 ;
    %vpi_call 2 146 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.95 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.96, 6;
    %vpi_call 2 150 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 151 "$finish" {0 0 0};
    %jmp T_1.97;
T_1.96 ;
    %vpi_call 2 153 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.97 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.98, 6;
    %vpi_call 2 157 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 158 "$finish" {0 0 0};
    %jmp T_1.99;
T_1.98 ;
    %vpi_call 2 160 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.99 ;
    %vpi_call 2 162 "$display", "%s test ...ok\012", "AND" {0 0 0};
    %pushi/vec4 13166387, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 94 "$display", "%s:", "OR" {0 0 0};
    %vpi_call 2 95 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 17, 0, 32;
    %jmp/0xz  T_1.100, 6;
    %vpi_call 2 98 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000010001 {0 0 0};
    %vpi_call 2 99 "$finish" {0 0 0};
    %jmp T_1.101;
T_1.100 ;
    %vpi_call 2 101 "$display", "\011%m: srcreg1_num == 17" {0 0 0};
T_1.101 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.102, 6;
    %vpi_call 2 105 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 106 "$finish" {0 0 0};
    %jmp T_1.103;
T_1.102 ;
    %vpi_call 2 108 "$display", "\011%m: srcreg2_num == 12" {0 0 0};
T_1.103 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_1.104, 6;
    %vpi_call 2 112 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 113 "$finish" {0 0 0};
    %jmp T_1.105;
T_1.104 ;
    %vpi_call 2 115 "$display", "\011%m: dstreg_num == 14" {0 0 0};
T_1.105 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.106, 6;
    %vpi_call 2 119 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 120 "$finish" {0 0 0};
    %jmp T_1.107;
T_1.106 ;
    %vpi_call 2 122 "$display", "\011%m: imm == 0" {0 0 0};
T_1.107 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 22, 0, 6;
    %jmp/0xz  T_1.108, 6;
    %vpi_call 2 126 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010110 {0 0 0};
    %vpi_call 2 127 "$finish" {0 0 0};
    %jmp T_1.109;
T_1.108 ;
    %vpi_call 2 129 "$display", "\011%m: alucode == `ALU_OR" {0 0 0};
T_1.109 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.110, 6;
    %vpi_call 2 133 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 134 "$finish" {0 0 0};
    %jmp T_1.111;
T_1.110 ;
    %vpi_call 2 136 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.111 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.112, 6;
    %vpi_call 2 140 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 141 "$finish" {0 0 0};
    %jmp T_1.113;
T_1.112 ;
    %vpi_call 2 143 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.113 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.114, 6;
    %vpi_call 2 147 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 148 "$finish" {0 0 0};
    %jmp T_1.115;
T_1.114 ;
    %vpi_call 2 150 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.115 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.116, 6;
    %vpi_call 2 154 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 155 "$finish" {0 0 0};
    %jmp T_1.117;
T_1.116 ;
    %vpi_call 2 157 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.117 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.118, 6;
    %vpi_call 2 161 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 162 "$finish" {0 0 0};
    %jmp T_1.119;
T_1.118 ;
    %vpi_call 2 164 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.119 ;
    %vpi_call 2 166 "$display", "%s test ...ok\012", "OR" {0 0 0};
    %pushi/vec4 13158195, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 98 "$display", "%s:", "XOR" {0 0 0};
    %vpi_call 2 99 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 17, 0, 32;
    %jmp/0xz  T_1.120, 6;
    %vpi_call 2 102 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000010001 {0 0 0};
    %vpi_call 2 103 "$finish" {0 0 0};
    %jmp T_1.121;
T_1.120 ;
    %vpi_call 2 105 "$display", "\011%m: srcreg1_num == 17" {0 0 0};
T_1.121 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.122, 6;
    %vpi_call 2 109 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 110 "$finish" {0 0 0};
    %jmp T_1.123;
T_1.122 ;
    %vpi_call 2 112 "$display", "\011%m: srcreg2_num == 12" {0 0 0};
T_1.123 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_1.124, 6;
    %vpi_call 2 116 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 117 "$finish" {0 0 0};
    %jmp T_1.125;
T_1.124 ;
    %vpi_call 2 119 "$display", "\011%m: dstreg_num == 14" {0 0 0};
T_1.125 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.126, 6;
    %vpi_call 2 123 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 124 "$finish" {0 0 0};
    %jmp T_1.127;
T_1.126 ;
    %vpi_call 2 126 "$display", "\011%m: imm == 0" {0 0 0};
T_1.127 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 21, 0, 6;
    %jmp/0xz  T_1.128, 6;
    %vpi_call 2 130 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010101 {0 0 0};
    %vpi_call 2 131 "$finish" {0 0 0};
    %jmp T_1.129;
T_1.128 ;
    %vpi_call 2 133 "$display", "\011%m: alucode == `ALU_XOR" {0 0 0};
T_1.129 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.130, 6;
    %vpi_call 2 137 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 138 "$finish" {0 0 0};
    %jmp T_1.131;
T_1.130 ;
    %vpi_call 2 140 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.131 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.132, 6;
    %vpi_call 2 144 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 145 "$finish" {0 0 0};
    %jmp T_1.133;
T_1.132 ;
    %vpi_call 2 147 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.133 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.134, 6;
    %vpi_call 2 151 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 152 "$finish" {0 0 0};
    %jmp T_1.135;
T_1.134 ;
    %vpi_call 2 154 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.135 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.136, 6;
    %vpi_call 2 158 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 159 "$finish" {0 0 0};
    %jmp T_1.137;
T_1.136 ;
    %vpi_call 2 161 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.137 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.138, 6;
    %vpi_call 2 165 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 166 "$finish" {0 0 0};
    %jmp T_1.139;
T_1.138 ;
    %vpi_call 2 168 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.139 ;
    %vpi_call 2 170 "$display", "%s test ...ok\012", "XOR" {0 0 0};
    %pushi/vec4 12949427, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 102 "$display", "%s:", "SLL" {0 0 0};
    %vpi_call 2 103 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.140, 6;
    %vpi_call 2 106 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 107 "$finish" {0 0 0};
    %jmp T_1.141;
T_1.140 ;
    %vpi_call 2 109 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_1.141 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.142, 6;
    %vpi_call 2 113 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 114 "$finish" {0 0 0};
    %jmp T_1.143;
T_1.142 ;
    %vpi_call 2 116 "$display", "\011%m: srcreg2_num == 12" {0 0 0};
T_1.143 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_1.144, 6;
    %vpi_call 2 120 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 2 121 "$finish" {0 0 0};
    %jmp T_1.145;
T_1.144 ;
    %vpi_call 2 123 "$display", "\011%m: dstreg_num == 15" {0 0 0};
T_1.145 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.146, 6;
    %vpi_call 2 127 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 128 "$finish" {0 0 0};
    %jmp T_1.147;
T_1.146 ;
    %vpi_call 2 130 "$display", "\011%m: imm == 0" {0 0 0};
T_1.147 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 24, 0, 6;
    %jmp/0xz  T_1.148, 6;
    %vpi_call 2 134 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b011000 {0 0 0};
    %vpi_call 2 135 "$finish" {0 0 0};
    %jmp T_1.149;
T_1.148 ;
    %vpi_call 2 137 "$display", "\011%m: alucode == `ALU_SLL" {0 0 0};
T_1.149 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.150, 6;
    %vpi_call 2 141 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 142 "$finish" {0 0 0};
    %jmp T_1.151;
T_1.150 ;
    %vpi_call 2 144 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.151 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.152, 6;
    %vpi_call 2 148 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 149 "$finish" {0 0 0};
    %jmp T_1.153;
T_1.152 ;
    %vpi_call 2 151 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.153 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.154, 6;
    %vpi_call 2 155 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 156 "$finish" {0 0 0};
    %jmp T_1.155;
T_1.154 ;
    %vpi_call 2 158 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.155 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.156, 6;
    %vpi_call 2 162 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 163 "$finish" {0 0 0};
    %jmp T_1.157;
T_1.156 ;
    %vpi_call 2 165 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.157 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.158, 6;
    %vpi_call 2 169 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 170 "$finish" {0 0 0};
    %jmp T_1.159;
T_1.158 ;
    %vpi_call 2 172 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.159 ;
    %vpi_call 2 174 "$display", "%s test ...ok\012", "SLL" {0 0 0};
    %pushi/vec4 11950003, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 106 "$display", "%s:", "SRL" {0 0 0};
    %vpi_call 2 107 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.160, 6;
    %vpi_call 2 110 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 111 "$finish" {0 0 0};
    %jmp T_1.161;
T_1.160 ;
    %vpi_call 2 113 "$display", "\011%m: srcreg1_num == 12" {0 0 0};
T_1.161 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.162, 6;
    %vpi_call 2 117 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 118 "$finish" {0 0 0};
    %jmp T_1.163;
T_1.162 ;
    %vpi_call 2 120 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_1.163 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_1.164, 6;
    %vpi_call 2 124 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 2 125 "$finish" {0 0 0};
    %jmp T_1.165;
T_1.164 ;
    %vpi_call 2 127 "$display", "\011%m: dstreg_num == 15" {0 0 0};
T_1.165 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.166, 6;
    %vpi_call 2 131 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 132 "$finish" {0 0 0};
    %jmp T_1.167;
T_1.166 ;
    %vpi_call 2 134 "$display", "\011%m: imm == 0" {0 0 0};
T_1.167 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 25, 0, 6;
    %jmp/0xz  T_1.168, 6;
    %vpi_call 2 138 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b011001 {0 0 0};
    %vpi_call 2 139 "$finish" {0 0 0};
    %jmp T_1.169;
T_1.168 ;
    %vpi_call 2 141 "$display", "\011%m: alucode == `ALU_SRL" {0 0 0};
T_1.169 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.170, 6;
    %vpi_call 2 145 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 146 "$finish" {0 0 0};
    %jmp T_1.171;
T_1.170 ;
    %vpi_call 2 148 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.171 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.172, 6;
    %vpi_call 2 152 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 153 "$finish" {0 0 0};
    %jmp T_1.173;
T_1.172 ;
    %vpi_call 2 155 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.173 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.174, 6;
    %vpi_call 2 159 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 160 "$finish" {0 0 0};
    %jmp T_1.175;
T_1.174 ;
    %vpi_call 2 162 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.175 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.176, 6;
    %vpi_call 2 166 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 167 "$finish" {0 0 0};
    %jmp T_1.177;
T_1.176 ;
    %vpi_call 2 169 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.177 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.178, 6;
    %vpi_call 2 173 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 174 "$finish" {0 0 0};
    %jmp T_1.179;
T_1.178 ;
    %vpi_call 2 176 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.179 ;
    %vpi_call 2 178 "$display", "%s test ...ok\012", "SRL" {0 0 0};
    %pushi/vec4 1085659059, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 110 "$display", "%s:", "SRA" {0 0 0};
    %vpi_call 2 111 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.180, 6;
    %vpi_call 2 114 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 115 "$finish" {0 0 0};
    %jmp T_1.181;
T_1.180 ;
    %vpi_call 2 117 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_1.181 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.182, 6;
    %vpi_call 2 121 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 122 "$finish" {0 0 0};
    %jmp T_1.183;
T_1.182 ;
    %vpi_call 2 124 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_1.183 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_1.184, 6;
    %vpi_call 2 128 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 2 129 "$finish" {0 0 0};
    %jmp T_1.185;
T_1.184 ;
    %vpi_call 2 131 "$display", "\011%m: dstreg_num == 15" {0 0 0};
T_1.185 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.186, 6;
    %vpi_call 2 135 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 136 "$finish" {0 0 0};
    %jmp T_1.187;
T_1.186 ;
    %vpi_call 2 138 "$display", "\011%m: imm == 0" {0 0 0};
T_1.187 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 26, 0, 6;
    %jmp/0xz  T_1.188, 6;
    %vpi_call 2 142 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b011010 {0 0 0};
    %vpi_call 2 143 "$finish" {0 0 0};
    %jmp T_1.189;
T_1.188 ;
    %vpi_call 2 145 "$display", "\011%m: alucode == `ALU_SRA" {0 0 0};
T_1.189 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.190, 6;
    %vpi_call 2 149 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 150 "$finish" {0 0 0};
    %jmp T_1.191;
T_1.190 ;
    %vpi_call 2 152 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.191 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.192, 6;
    %vpi_call 2 156 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 157 "$finish" {0 0 0};
    %jmp T_1.193;
T_1.192 ;
    %vpi_call 2 159 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.193 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.194, 6;
    %vpi_call 2 163 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 164 "$finish" {0 0 0};
    %jmp T_1.195;
T_1.194 ;
    %vpi_call 2 166 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.195 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.196, 6;
    %vpi_call 2 170 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 171 "$finish" {0 0 0};
    %jmp T_1.197;
T_1.196 ;
    %vpi_call 2 173 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.197 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.198, 6;
    %vpi_call 2 177 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 178 "$finish" {0 0 0};
    %jmp T_1.199;
T_1.198 ;
    %vpi_call 2 180 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.199 ;
    %vpi_call 2 182 "$display", "%s test ...ok\012", "SRA" {0 0 0};
    %pushi/vec4 4293920019, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 119 "$display", "%s:", "ADDI" {0 0 0};
    %vpi_call 2 120 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.200, 6;
    %vpi_call 2 123 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 124 "$finish" {0 0 0};
    %jmp T_1.201;
T_1.200 ;
    %vpi_call 2 126 "$display", "\011%m: srcreg1_num == 0" {0 0 0};
T_1.201 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.202, 6;
    %vpi_call 2 130 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 131 "$finish" {0 0 0};
    %jmp T_1.203;
T_1.202 ;
    %vpi_call 2 133 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.203 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.204, 6;
    %vpi_call 2 137 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 138 "$finish" {0 0 0};
    %jmp T_1.205;
T_1.204 ;
    %vpi_call 2 140 "$display", "\011%m: dstreg_num == 10" {0 0 0};
T_1.205 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_1.206, 6;
    %vpi_call 2 144 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'b11111111111111111111111111111111 {0 0 0};
    %vpi_call 2 145 "$finish" {0 0 0};
    %jmp T_1.207;
T_1.206 ;
    %vpi_call 2 147 "$display", "\011%m: imm == 32'hffffffff" {0 0 0};
T_1.207 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 17, 0, 6;
    %jmp/0xz  T_1.208, 6;
    %vpi_call 2 151 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010001 {0 0 0};
    %vpi_call 2 152 "$finish" {0 0 0};
    %jmp T_1.209;
T_1.208 ;
    %vpi_call 2 154 "$display", "\011%m: alucode == `ALU_ADD" {0 0 0};
T_1.209 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.210, 6;
    %vpi_call 2 158 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 159 "$finish" {0 0 0};
    %jmp T_1.211;
T_1.210 ;
    %vpi_call 2 161 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.211 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.212, 6;
    %vpi_call 2 165 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 166 "$finish" {0 0 0};
    %jmp T_1.213;
T_1.212 ;
    %vpi_call 2 168 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.213 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.214, 6;
    %vpi_call 2 172 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 173 "$finish" {0 0 0};
    %jmp T_1.215;
T_1.214 ;
    %vpi_call 2 175 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.215 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.216, 6;
    %vpi_call 2 179 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 180 "$finish" {0 0 0};
    %jmp T_1.217;
T_1.216 ;
    %vpi_call 2 182 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.217 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.218, 6;
    %vpi_call 2 186 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 187 "$finish" {0 0 0};
    %jmp T_1.219;
T_1.218 ;
    %vpi_call 2 189 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.219 ;
    %vpi_call 2 191 "$display", "%s test ...ok\012", "ADDI" {0 0 0};
    %pushi/vec4 1377683, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 123 "$display", "%s:", "ADDI" {0 0 0};
    %vpi_call 2 124 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.220, 6;
    %vpi_call 2 127 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 128 "$finish" {0 0 0};
    %jmp T_1.221;
T_1.220 ;
    %vpi_call 2 130 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.221 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.222, 6;
    %vpi_call 2 134 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 135 "$finish" {0 0 0};
    %jmp T_1.223;
T_1.222 ;
    %vpi_call 2 137 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.223 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.224, 6;
    %vpi_call 2 141 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 142 "$finish" {0 0 0};
    %jmp T_1.225;
T_1.224 ;
    %vpi_call 2 144 "$display", "\011%m: dstreg_num == 11" {0 0 0};
T_1.225 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.226, 6;
    %vpi_call 2 148 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 149 "$finish" {0 0 0};
    %jmp T_1.227;
T_1.226 ;
    %vpi_call 2 151 "$display", "\011%m: imm == 1" {0 0 0};
T_1.227 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 17, 0, 6;
    %jmp/0xz  T_1.228, 6;
    %vpi_call 2 155 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010001 {0 0 0};
    %vpi_call 2 156 "$finish" {0 0 0};
    %jmp T_1.229;
T_1.228 ;
    %vpi_call 2 158 "$display", "\011%m: alucode == `ALU_ADD" {0 0 0};
T_1.229 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.230, 6;
    %vpi_call 2 162 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 163 "$finish" {0 0 0};
    %jmp T_1.231;
T_1.230 ;
    %vpi_call 2 165 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.231 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.232, 6;
    %vpi_call 2 169 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 170 "$finish" {0 0 0};
    %jmp T_1.233;
T_1.232 ;
    %vpi_call 2 172 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.233 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.234, 6;
    %vpi_call 2 176 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 177 "$finish" {0 0 0};
    %jmp T_1.235;
T_1.234 ;
    %vpi_call 2 179 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.235 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.236, 6;
    %vpi_call 2 183 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 184 "$finish" {0 0 0};
    %jmp T_1.237;
T_1.236 ;
    %vpi_call 2 186 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.237 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.238, 6;
    %vpi_call 2 190 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 191 "$finish" {0 0 0};
    %jmp T_1.239;
T_1.238 ;
    %vpi_call 2 193 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.239 ;
    %vpi_call 2 195 "$display", "%s test ...ok\012", "ADDI" {0 0 0};
    %pushi/vec4 370195, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 127 "$display", "%s:", "SLTI" {0 0 0};
    %vpi_call 2 128 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.240, 6;
    %vpi_call 2 131 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 132 "$finish" {0 0 0};
    %jmp T_1.241;
T_1.240 ;
    %vpi_call 2 134 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_1.241 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.242, 6;
    %vpi_call 2 138 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 139 "$finish" {0 0 0};
    %jmp T_1.243;
T_1.242 ;
    %vpi_call 2 141 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.243 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.244, 6;
    %vpi_call 2 145 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 146 "$finish" {0 0 0};
    %jmp T_1.245;
T_1.244 ;
    %vpi_call 2 148 "$display", "\011%m: dstreg_num == 12" {0 0 0};
T_1.245 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.246, 6;
    %vpi_call 2 152 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 153 "$finish" {0 0 0};
    %jmp T_1.247;
T_1.246 ;
    %vpi_call 2 155 "$display", "\011%m: imm == 0" {0 0 0};
T_1.247 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 19, 0, 6;
    %jmp/0xz  T_1.248, 6;
    %vpi_call 2 159 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010011 {0 0 0};
    %vpi_call 2 160 "$finish" {0 0 0};
    %jmp T_1.249;
T_1.248 ;
    %vpi_call 2 162 "$display", "\011%m: alucode == `ALU_SLT" {0 0 0};
T_1.249 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.250, 6;
    %vpi_call 2 166 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 167 "$finish" {0 0 0};
    %jmp T_1.251;
T_1.250 ;
    %vpi_call 2 169 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.251 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.252, 6;
    %vpi_call 2 173 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 174 "$finish" {0 0 0};
    %jmp T_1.253;
T_1.252 ;
    %vpi_call 2 176 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.253 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.254, 6;
    %vpi_call 2 180 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 181 "$finish" {0 0 0};
    %jmp T_1.255;
T_1.254 ;
    %vpi_call 2 183 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.255 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.256, 6;
    %vpi_call 2 187 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 188 "$finish" {0 0 0};
    %jmp T_1.257;
T_1.256 ;
    %vpi_call 2 190 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.257 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.258, 6;
    %vpi_call 2 194 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 195 "$finish" {0 0 0};
    %jmp T_1.259;
T_1.258 ;
    %vpi_call 2 197 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.259 ;
    %vpi_call 2 199 "$display", "%s test ...ok\012", "SLTI" {0 0 0};
    %pushi/vec4 4294288915, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 131 "$display", "%s:", "SLTI" {0 0 0};
    %vpi_call 2 132 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.260, 6;
    %vpi_call 2 135 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 136 "$finish" {0 0 0};
    %jmp T_1.261;
T_1.260 ;
    %vpi_call 2 138 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_1.261 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.262, 6;
    %vpi_call 2 142 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 143 "$finish" {0 0 0};
    %jmp T_1.263;
T_1.262 ;
    %vpi_call 2 145 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.263 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.264, 6;
    %vpi_call 2 149 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 150 "$finish" {0 0 0};
    %jmp T_1.265;
T_1.264 ;
    %vpi_call 2 152 "$display", "\011%m: dstreg_num == 12" {0 0 0};
T_1.265 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_1.266, 6;
    %vpi_call 2 156 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb11111111111111111111111111111111 {0 0 0};
    %vpi_call 2 157 "$finish" {0 0 0};
    %jmp T_1.267;
T_1.266 ;
    %vpi_call 2 159 "$display", "\011%m: imm == -1" {0 0 0};
T_1.267 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 19, 0, 6;
    %jmp/0xz  T_1.268, 6;
    %vpi_call 2 163 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010011 {0 0 0};
    %vpi_call 2 164 "$finish" {0 0 0};
    %jmp T_1.269;
T_1.268 ;
    %vpi_call 2 166 "$display", "\011%m: alucode == `ALU_SLT" {0 0 0};
T_1.269 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.270, 6;
    %vpi_call 2 170 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 171 "$finish" {0 0 0};
    %jmp T_1.271;
T_1.270 ;
    %vpi_call 2 173 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.271 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.272, 6;
    %vpi_call 2 177 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 178 "$finish" {0 0 0};
    %jmp T_1.273;
T_1.272 ;
    %vpi_call 2 180 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.273 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.274, 6;
    %vpi_call 2 184 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 185 "$finish" {0 0 0};
    %jmp T_1.275;
T_1.274 ;
    %vpi_call 2 187 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.275 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.276, 6;
    %vpi_call 2 191 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 192 "$finish" {0 0 0};
    %jmp T_1.277;
T_1.276 ;
    %vpi_call 2 194 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.277 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.278, 6;
    %vpi_call 2 198 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 199 "$finish" {0 0 0};
    %jmp T_1.279;
T_1.278 ;
    %vpi_call 2 201 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.279 ;
    %vpi_call 2 203 "$display", "%s test ...ok\012", "SLTI" {0 0 0};
    %pushi/vec4 374419, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 135 "$display", "%s:", "SLTIU" {0 0 0};
    %vpi_call 2 136 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.280, 6;
    %vpi_call 2 139 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 140 "$finish" {0 0 0};
    %jmp T_1.281;
T_1.280 ;
    %vpi_call 2 142 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_1.281 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.282, 6;
    %vpi_call 2 146 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 147 "$finish" {0 0 0};
    %jmp T_1.283;
T_1.282 ;
    %vpi_call 2 149 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.283 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.284, 6;
    %vpi_call 2 153 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 154 "$finish" {0 0 0};
    %jmp T_1.285;
T_1.284 ;
    %vpi_call 2 156 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_1.285 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.286, 6;
    %vpi_call 2 160 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 161 "$finish" {0 0 0};
    %jmp T_1.287;
T_1.286 ;
    %vpi_call 2 163 "$display", "\011%m: imm == 0" {0 0 0};
T_1.287 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 20, 0, 6;
    %jmp/0xz  T_1.288, 6;
    %vpi_call 2 167 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010100 {0 0 0};
    %vpi_call 2 168 "$finish" {0 0 0};
    %jmp T_1.289;
T_1.288 ;
    %vpi_call 2 170 "$display", "\011%m: alucode == `ALU_SLTU" {0 0 0};
T_1.289 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.290, 6;
    %vpi_call 2 174 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 175 "$finish" {0 0 0};
    %jmp T_1.291;
T_1.290 ;
    %vpi_call 2 177 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.291 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.292, 6;
    %vpi_call 2 181 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 182 "$finish" {0 0 0};
    %jmp T_1.293;
T_1.292 ;
    %vpi_call 2 184 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.293 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.294, 6;
    %vpi_call 2 188 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 189 "$finish" {0 0 0};
    %jmp T_1.295;
T_1.294 ;
    %vpi_call 2 191 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.295 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.296, 6;
    %vpi_call 2 195 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 196 "$finish" {0 0 0};
    %jmp T_1.297;
T_1.296 ;
    %vpi_call 2 198 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.297 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.298, 6;
    %vpi_call 2 202 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 203 "$finish" {0 0 0};
    %jmp T_1.299;
T_1.298 ;
    %vpi_call 2 205 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.299 ;
    %vpi_call 2 207 "$display", "%s test ...ok\012", "SLTIU" {0 0 0};
    %pushi/vec4 4294293139, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 139 "$display", "%s:", "SLTIU" {0 0 0};
    %vpi_call 2 140 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.300, 6;
    %vpi_call 2 143 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 144 "$finish" {0 0 0};
    %jmp T_1.301;
T_1.300 ;
    %vpi_call 2 146 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_1.301 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.302, 6;
    %vpi_call 2 150 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 151 "$finish" {0 0 0};
    %jmp T_1.303;
T_1.302 ;
    %vpi_call 2 153 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.303 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.304, 6;
    %vpi_call 2 157 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 158 "$finish" {0 0 0};
    %jmp T_1.305;
T_1.304 ;
    %vpi_call 2 160 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_1.305 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_1.306, 6;
    %vpi_call 2 164 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb11111111111111111111111111111111 {0 0 0};
    %vpi_call 2 165 "$finish" {0 0 0};
    %jmp T_1.307;
T_1.306 ;
    %vpi_call 2 167 "$display", "\011%m: imm == -1" {0 0 0};
T_1.307 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 20, 0, 6;
    %jmp/0xz  T_1.308, 6;
    %vpi_call 2 171 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010100 {0 0 0};
    %vpi_call 2 172 "$finish" {0 0 0};
    %jmp T_1.309;
T_1.308 ;
    %vpi_call 2 174 "$display", "\011%m: alucode == `ALU_SLTU" {0 0 0};
T_1.309 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.310, 6;
    %vpi_call 2 178 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 179 "$finish" {0 0 0};
    %jmp T_1.311;
T_1.310 ;
    %vpi_call 2 181 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.311 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.312, 6;
    %vpi_call 2 185 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 186 "$finish" {0 0 0};
    %jmp T_1.313;
T_1.312 ;
    %vpi_call 2 188 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.313 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.314, 6;
    %vpi_call 2 192 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 193 "$finish" {0 0 0};
    %jmp T_1.315;
T_1.314 ;
    %vpi_call 2 195 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.315 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.316, 6;
    %vpi_call 2 199 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 200 "$finish" {0 0 0};
    %jmp T_1.317;
T_1.316 ;
    %vpi_call 2 202 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.317 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.318, 6;
    %vpi_call 2 206 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 207 "$finish" {0 0 0};
    %jmp T_1.319;
T_1.318 ;
    %vpi_call 2 209 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.319 ;
    %vpi_call 2 211 "$display", "%s test ...ok\012", "SLTIU" {0 0 0};
    %pushi/vec4 1439507, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 143 "$display", "%s:", "ANDI" {0 0 0};
    %vpi_call 2 144 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.320, 6;
    %vpi_call 2 147 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 148 "$finish" {0 0 0};
    %jmp T_1.321;
T_1.320 ;
    %vpi_call 2 150 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_1.321 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.322, 6;
    %vpi_call 2 154 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 155 "$finish" {0 0 0};
    %jmp T_1.323;
T_1.322 ;
    %vpi_call 2 157 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.323 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_1.324, 6;
    %vpi_call 2 161 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 162 "$finish" {0 0 0};
    %jmp T_1.325;
T_1.324 ;
    %vpi_call 2 164 "$display", "\011%m: dstreg_num == 14" {0 0 0};
T_1.325 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.326, 6;
    %vpi_call 2 168 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 169 "$finish" {0 0 0};
    %jmp T_1.327;
T_1.326 ;
    %vpi_call 2 171 "$display", "\011%m: imm == 1" {0 0 0};
T_1.327 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 23, 0, 6;
    %jmp/0xz  T_1.328, 6;
    %vpi_call 2 175 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010111 {0 0 0};
    %vpi_call 2 176 "$finish" {0 0 0};
    %jmp T_1.329;
T_1.328 ;
    %vpi_call 2 178 "$display", "\011%m: alucode == `ALU_AND" {0 0 0};
T_1.329 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.330, 6;
    %vpi_call 2 182 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 183 "$finish" {0 0 0};
    %jmp T_1.331;
T_1.330 ;
    %vpi_call 2 185 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.331 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.332, 6;
    %vpi_call 2 189 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 190 "$finish" {0 0 0};
    %jmp T_1.333;
T_1.332 ;
    %vpi_call 2 192 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.333 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.334, 6;
    %vpi_call 2 196 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 197 "$finish" {0 0 0};
    %jmp T_1.335;
T_1.334 ;
    %vpi_call 2 199 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.335 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.336, 6;
    %vpi_call 2 203 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 204 "$finish" {0 0 0};
    %jmp T_1.337;
T_1.336 ;
    %vpi_call 2 206 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.337 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.338, 6;
    %vpi_call 2 210 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 211 "$finish" {0 0 0};
    %jmp T_1.339;
T_1.338 ;
    %vpi_call 2 213 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.339 ;
    %vpi_call 2 215 "$display", "%s test ...ok\012", "ANDI" {0 0 0};
    %pushi/vec4 4294309651, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 147 "$display", "%s:", "ANDI" {0 0 0};
    %vpi_call 2 148 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.340, 6;
    %vpi_call 2 151 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 152 "$finish" {0 0 0};
    %jmp T_1.341;
T_1.340 ;
    %vpi_call 2 154 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_1.341 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.342, 6;
    %vpi_call 2 158 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 159 "$finish" {0 0 0};
    %jmp T_1.343;
T_1.342 ;
    %vpi_call 2 161 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.343 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_1.344, 6;
    %vpi_call 2 165 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 166 "$finish" {0 0 0};
    %jmp T_1.345;
T_1.344 ;
    %vpi_call 2 168 "$display", "\011%m: dstreg_num == 14" {0 0 0};
T_1.345 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_1.346, 6;
    %vpi_call 2 172 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb11111111111111111111111111111111 {0 0 0};
    %vpi_call 2 173 "$finish" {0 0 0};
    %jmp T_1.347;
T_1.346 ;
    %vpi_call 2 175 "$display", "\011%m: imm == -1" {0 0 0};
T_1.347 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 23, 0, 6;
    %jmp/0xz  T_1.348, 6;
    %vpi_call 2 179 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010111 {0 0 0};
    %vpi_call 2 180 "$finish" {0 0 0};
    %jmp T_1.349;
T_1.348 ;
    %vpi_call 2 182 "$display", "\011%m: alucode == `ALU_AND" {0 0 0};
T_1.349 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.350, 6;
    %vpi_call 2 186 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 187 "$finish" {0 0 0};
    %jmp T_1.351;
T_1.350 ;
    %vpi_call 2 189 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.351 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.352, 6;
    %vpi_call 2 193 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 194 "$finish" {0 0 0};
    %jmp T_1.353;
T_1.352 ;
    %vpi_call 2 196 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.353 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.354, 6;
    %vpi_call 2 200 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 201 "$finish" {0 0 0};
    %jmp T_1.355;
T_1.354 ;
    %vpi_call 2 203 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.355 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.356, 6;
    %vpi_call 2 207 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 208 "$finish" {0 0 0};
    %jmp T_1.357;
T_1.356 ;
    %vpi_call 2 210 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.357 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.358, 6;
    %vpi_call 2 214 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 215 "$finish" {0 0 0};
    %jmp T_1.359;
T_1.358 ;
    %vpi_call 2 217 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.359 ;
    %vpi_call 2 219 "$display", "%s test ...ok\012", "ANDI" {0 0 0};
    %pushi/vec4 386835, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 151 "$display", "%s:", "ORI" {0 0 0};
    %vpi_call 2 152 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.360, 6;
    %vpi_call 2 155 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 156 "$finish" {0 0 0};
    %jmp T_1.361;
T_1.360 ;
    %vpi_call 2 158 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_1.361 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.362, 6;
    %vpi_call 2 162 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 163 "$finish" {0 0 0};
    %jmp T_1.363;
T_1.362 ;
    %vpi_call 2 165 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.363 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_1.364, 6;
    %vpi_call 2 169 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 170 "$finish" {0 0 0};
    %jmp T_1.365;
T_1.364 ;
    %vpi_call 2 172 "$display", "\011%m: dstreg_num == 14" {0 0 0};
T_1.365 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.366, 6;
    %vpi_call 2 176 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 177 "$finish" {0 0 0};
    %jmp T_1.367;
T_1.366 ;
    %vpi_call 2 179 "$display", "\011%m: imm == 0" {0 0 0};
T_1.367 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 22, 0, 6;
    %jmp/0xz  T_1.368, 6;
    %vpi_call 2 183 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010110 {0 0 0};
    %vpi_call 2 184 "$finish" {0 0 0};
    %jmp T_1.369;
T_1.368 ;
    %vpi_call 2 186 "$display", "\011%m: alucode == `ALU_OR" {0 0 0};
T_1.369 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.370, 6;
    %vpi_call 2 190 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 191 "$finish" {0 0 0};
    %jmp T_1.371;
T_1.370 ;
    %vpi_call 2 193 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.371 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.372, 6;
    %vpi_call 2 197 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 198 "$finish" {0 0 0};
    %jmp T_1.373;
T_1.372 ;
    %vpi_call 2 200 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.373 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.374, 6;
    %vpi_call 2 204 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 205 "$finish" {0 0 0};
    %jmp T_1.375;
T_1.374 ;
    %vpi_call 2 207 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.375 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.376, 6;
    %vpi_call 2 211 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 212 "$finish" {0 0 0};
    %jmp T_1.377;
T_1.376 ;
    %vpi_call 2 214 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.377 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.378, 6;
    %vpi_call 2 218 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 219 "$finish" {0 0 0};
    %jmp T_1.379;
T_1.378 ;
    %vpi_call 2 221 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.379 ;
    %vpi_call 2 223 "$display", "%s test ...ok\012", "ORI" {0 0 0};
    %pushi/vec4 4294371091, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 155 "$display", "%s:", "ORI" {0 0 0};
    %vpi_call 2 156 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.380, 6;
    %vpi_call 2 159 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 160 "$finish" {0 0 0};
    %jmp T_1.381;
T_1.380 ;
    %vpi_call 2 162 "$display", "\011%m: srcreg1_num == 13" {0 0 0};
T_1.381 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.382, 6;
    %vpi_call 2 166 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 167 "$finish" {0 0 0};
    %jmp T_1.383;
T_1.382 ;
    %vpi_call 2 169 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.383 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_1.384, 6;
    %vpi_call 2 173 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 174 "$finish" {0 0 0};
    %jmp T_1.385;
T_1.384 ;
    %vpi_call 2 176 "$display", "\011%m: dstreg_num == 14" {0 0 0};
T_1.385 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_1.386, 6;
    %vpi_call 2 180 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb11111111111111111111111111111111 {0 0 0};
    %vpi_call 2 181 "$finish" {0 0 0};
    %jmp T_1.387;
T_1.386 ;
    %vpi_call 2 183 "$display", "\011%m: imm == -1" {0 0 0};
T_1.387 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 22, 0, 6;
    %jmp/0xz  T_1.388, 6;
    %vpi_call 2 187 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010110 {0 0 0};
    %vpi_call 2 188 "$finish" {0 0 0};
    %jmp T_1.389;
T_1.388 ;
    %vpi_call 2 190 "$display", "\011%m: alucode == `ALU_OR" {0 0 0};
T_1.389 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.390, 6;
    %vpi_call 2 194 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 195 "$finish" {0 0 0};
    %jmp T_1.391;
T_1.390 ;
    %vpi_call 2 197 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.391 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.392, 6;
    %vpi_call 2 201 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 202 "$finish" {0 0 0};
    %jmp T_1.393;
T_1.392 ;
    %vpi_call 2 204 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.393 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.394, 6;
    %vpi_call 2 208 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 209 "$finish" {0 0 0};
    %jmp T_1.395;
T_1.394 ;
    %vpi_call 2 211 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.395 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.396, 6;
    %vpi_call 2 215 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 216 "$finish" {0 0 0};
    %jmp T_1.397;
T_1.396 ;
    %vpi_call 2 218 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.397 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.398, 6;
    %vpi_call 2 222 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 223 "$finish" {0 0 0};
    %jmp T_1.399;
T_1.398 ;
    %vpi_call 2 225 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.399 ;
    %vpi_call 2 227 "$display", "%s test ...ok\012", "ORI" {0 0 0};
    %pushi/vec4 378643, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 159 "$display", "%s:", "XORI" {0 0 0};
    %vpi_call 2 160 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.400, 6;
    %vpi_call 2 163 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 164 "$finish" {0 0 0};
    %jmp T_1.401;
T_1.400 ;
    %vpi_call 2 166 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_1.401 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.402, 6;
    %vpi_call 2 170 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 171 "$finish" {0 0 0};
    %jmp T_1.403;
T_1.402 ;
    %vpi_call 2 173 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.403 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_1.404, 6;
    %vpi_call 2 177 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 178 "$finish" {0 0 0};
    %jmp T_1.405;
T_1.404 ;
    %vpi_call 2 180 "$display", "\011%m: dstreg_num == 14" {0 0 0};
T_1.405 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.406, 6;
    %vpi_call 2 184 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 185 "$finish" {0 0 0};
    %jmp T_1.407;
T_1.406 ;
    %vpi_call 2 187 "$display", "\011%m: imm == 0" {0 0 0};
T_1.407 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 21, 0, 6;
    %jmp/0xz  T_1.408, 6;
    %vpi_call 2 191 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010101 {0 0 0};
    %vpi_call 2 192 "$finish" {0 0 0};
    %jmp T_1.409;
T_1.408 ;
    %vpi_call 2 194 "$display", "\011%m: alucode == `ALU_XOR" {0 0 0};
T_1.409 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.410, 6;
    %vpi_call 2 198 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 199 "$finish" {0 0 0};
    %jmp T_1.411;
T_1.410 ;
    %vpi_call 2 201 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.411 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.412, 6;
    %vpi_call 2 205 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 206 "$finish" {0 0 0};
    %jmp T_1.413;
T_1.412 ;
    %vpi_call 2 208 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.413 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.414, 6;
    %vpi_call 2 212 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 213 "$finish" {0 0 0};
    %jmp T_1.415;
T_1.414 ;
    %vpi_call 2 215 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.415 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.416, 6;
    %vpi_call 2 219 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 220 "$finish" {0 0 0};
    %jmp T_1.417;
T_1.416 ;
    %vpi_call 2 222 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.417 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.418, 6;
    %vpi_call 2 226 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 227 "$finish" {0 0 0};
    %jmp T_1.419;
T_1.418 ;
    %vpi_call 2 229 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.419 ;
    %vpi_call 2 231 "$display", "%s test ...ok\012", "XORI" {0 0 0};
    %pushi/vec4 4294297363, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 163 "$display", "%s:", "XORI" {0 0 0};
    %vpi_call 2 164 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.420, 6;
    %vpi_call 2 167 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 168 "$finish" {0 0 0};
    %jmp T_1.421;
T_1.420 ;
    %vpi_call 2 170 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_1.421 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.422, 6;
    %vpi_call 2 174 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 175 "$finish" {0 0 0};
    %jmp T_1.423;
T_1.422 ;
    %vpi_call 2 177 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.423 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_1.424, 6;
    %vpi_call 2 181 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 182 "$finish" {0 0 0};
    %jmp T_1.425;
T_1.424 ;
    %vpi_call 2 184 "$display", "\011%m: dstreg_num == 14" {0 0 0};
T_1.425 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_1.426, 6;
    %vpi_call 2 188 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb11111111111111111111111111111111 {0 0 0};
    %vpi_call 2 189 "$finish" {0 0 0};
    %jmp T_1.427;
T_1.426 ;
    %vpi_call 2 191 "$display", "\011%m: imm == -1" {0 0 0};
T_1.427 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 21, 0, 6;
    %jmp/0xz  T_1.428, 6;
    %vpi_call 2 195 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010101 {0 0 0};
    %vpi_call 2 196 "$finish" {0 0 0};
    %jmp T_1.429;
T_1.428 ;
    %vpi_call 2 198 "$display", "\011%m: alucode == `ALU_XOR" {0 0 0};
T_1.429 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.430, 6;
    %vpi_call 2 202 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 203 "$finish" {0 0 0};
    %jmp T_1.431;
T_1.430 ;
    %vpi_call 2 205 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.431 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.432, 6;
    %vpi_call 2 209 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 210 "$finish" {0 0 0};
    %jmp T_1.433;
T_1.432 ;
    %vpi_call 2 212 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.433 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.434, 6;
    %vpi_call 2 216 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 217 "$finish" {0 0 0};
    %jmp T_1.435;
T_1.434 ;
    %vpi_call 2 219 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.435 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.436, 6;
    %vpi_call 2 223 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 224 "$finish" {0 0 0};
    %jmp T_1.437;
T_1.436 ;
    %vpi_call 2 226 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.437 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.438, 6;
    %vpi_call 2 230 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 231 "$finish" {0 0 0};
    %jmp T_1.439;
T_1.438 ;
    %vpi_call 2 233 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.439 ;
    %vpi_call 2 235 "$display", "%s test ...ok\012", "XORI" {0 0 0};
    %pushi/vec4 2594707, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 167 "$display", "%s:", "SLLI" {0 0 0};
    %vpi_call 2 168 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_1.440, 6;
    %vpi_call 2 171 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 2 172 "$finish" {0 0 0};
    %jmp T_1.441;
T_1.440 ;
    %vpi_call 2 174 "$display", "\011%m: srcreg1_num == 15" {0 0 0};
T_1.441 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.442, 6;
    %vpi_call 2 178 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 179 "$finish" {0 0 0};
    %jmp T_1.443;
T_1.442 ;
    %vpi_call 2 181 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.443 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_1.444, 6;
    %vpi_call 2 185 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 2 186 "$finish" {0 0 0};
    %jmp T_1.445;
T_1.444 ;
    %vpi_call 2 188 "$display", "\011%m: dstreg_num == 15" {0 0 0};
T_1.445 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_1.446, 6;
    %vpi_call 2 192 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000010 {0 0 0};
    %vpi_call 2 193 "$finish" {0 0 0};
    %jmp T_1.447;
T_1.446 ;
    %vpi_call 2 195 "$display", "\011%m: imm == 2" {0 0 0};
T_1.447 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 24, 0, 6;
    %jmp/0xz  T_1.448, 6;
    %vpi_call 2 199 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b011000 {0 0 0};
    %vpi_call 2 200 "$finish" {0 0 0};
    %jmp T_1.449;
T_1.448 ;
    %vpi_call 2 202 "$display", "\011%m: alucode == `ALU_SLL" {0 0 0};
T_1.449 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.450, 6;
    %vpi_call 2 206 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 207 "$finish" {0 0 0};
    %jmp T_1.451;
T_1.450 ;
    %vpi_call 2 209 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.451 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.452, 6;
    %vpi_call 2 213 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 214 "$finish" {0 0 0};
    %jmp T_1.453;
T_1.452 ;
    %vpi_call 2 216 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.453 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.454, 6;
    %vpi_call 2 220 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 221 "$finish" {0 0 0};
    %jmp T_1.455;
T_1.454 ;
    %vpi_call 2 223 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.455 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.456, 6;
    %vpi_call 2 227 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 228 "$finish" {0 0 0};
    %jmp T_1.457;
T_1.456 ;
    %vpi_call 2 230 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.457 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.458, 6;
    %vpi_call 2 234 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 235 "$finish" {0 0 0};
    %jmp T_1.459;
T_1.458 ;
    %vpi_call 2 237 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.459 ;
    %vpi_call 2 239 "$display", "%s test ...ok\012", "SLLI" {0 0 0};
    %pushi/vec4 1562515, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 171 "$display", "%s:", "SRLI" {0 0 0};
    %vpi_call 2 172 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_1.460, 6;
    %vpi_call 2 175 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 2 176 "$finish" {0 0 0};
    %jmp T_1.461;
T_1.460 ;
    %vpi_call 2 178 "$display", "\011%m: srcreg1_num == 15" {0 0 0};
T_1.461 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.462, 6;
    %vpi_call 2 182 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 183 "$finish" {0 0 0};
    %jmp T_1.463;
T_1.462 ;
    %vpi_call 2 185 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.463 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_1.464, 6;
    %vpi_call 2 189 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 2 190 "$finish" {0 0 0};
    %jmp T_1.465;
T_1.464 ;
    %vpi_call 2 192 "$display", "\011%m: dstreg_num == 15" {0 0 0};
T_1.465 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.466, 6;
    %vpi_call 2 196 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 197 "$finish" {0 0 0};
    %jmp T_1.467;
T_1.466 ;
    %vpi_call 2 199 "$display", "\011%m: imm == 1" {0 0 0};
T_1.467 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 25, 0, 6;
    %jmp/0xz  T_1.468, 6;
    %vpi_call 2 203 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b011001 {0 0 0};
    %vpi_call 2 204 "$finish" {0 0 0};
    %jmp T_1.469;
T_1.468 ;
    %vpi_call 2 206 "$display", "\011%m: alucode == `ALU_SRL" {0 0 0};
T_1.469 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.470, 6;
    %vpi_call 2 210 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 211 "$finish" {0 0 0};
    %jmp T_1.471;
T_1.470 ;
    %vpi_call 2 213 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.471 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.472, 6;
    %vpi_call 2 217 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 218 "$finish" {0 0 0};
    %jmp T_1.473;
T_1.472 ;
    %vpi_call 2 220 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.473 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.474, 6;
    %vpi_call 2 224 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 225 "$finish" {0 0 0};
    %jmp T_1.475;
T_1.474 ;
    %vpi_call 2 227 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.475 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.476, 6;
    %vpi_call 2 231 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 232 "$finish" {0 0 0};
    %jmp T_1.477;
T_1.476 ;
    %vpi_call 2 234 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.477 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.478, 6;
    %vpi_call 2 238 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 239 "$finish" {0 0 0};
    %jmp T_1.479;
T_1.478 ;
    %vpi_call 2 241 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.479 ;
    %vpi_call 2 243 "$display", "%s test ...ok\012", "SRLI" {0 0 0};
    %pushi/vec4 1431443, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 175 "$display", "%s:", "SRLI" {0 0 0};
    %vpi_call 2 176 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.480, 6;
    %vpi_call 2 179 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 180 "$finish" {0 0 0};
    %jmp T_1.481;
T_1.480 ;
    %vpi_call 2 182 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_1.481 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.482, 6;
    %vpi_call 2 186 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 187 "$finish" {0 0 0};
    %jmp T_1.483;
T_1.482 ;
    %vpi_call 2 189 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.483 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_1.484, 6;
    %vpi_call 2 193 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 2 194 "$finish" {0 0 0};
    %jmp T_1.485;
T_1.484 ;
    %vpi_call 2 196 "$display", "\011%m: dstreg_num == 15" {0 0 0};
T_1.485 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.486, 6;
    %vpi_call 2 200 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 201 "$finish" {0 0 0};
    %jmp T_1.487;
T_1.486 ;
    %vpi_call 2 203 "$display", "\011%m: imm == 1" {0 0 0};
T_1.487 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 25, 0, 6;
    %jmp/0xz  T_1.488, 6;
    %vpi_call 2 207 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b011001 {0 0 0};
    %vpi_call 2 208 "$finish" {0 0 0};
    %jmp T_1.489;
T_1.488 ;
    %vpi_call 2 210 "$display", "\011%m: alucode == `ALU_SRL" {0 0 0};
T_1.489 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.490, 6;
    %vpi_call 2 214 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 215 "$finish" {0 0 0};
    %jmp T_1.491;
T_1.490 ;
    %vpi_call 2 217 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.491 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.492, 6;
    %vpi_call 2 221 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 222 "$finish" {0 0 0};
    %jmp T_1.493;
T_1.492 ;
    %vpi_call 2 224 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.493 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.494, 6;
    %vpi_call 2 228 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 229 "$finish" {0 0 0};
    %jmp T_1.495;
T_1.494 ;
    %vpi_call 2 231 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.495 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.496, 6;
    %vpi_call 2 235 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 236 "$finish" {0 0 0};
    %jmp T_1.497;
T_1.496 ;
    %vpi_call 2 238 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.497 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.498, 6;
    %vpi_call 2 242 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 243 "$finish" {0 0 0};
    %jmp T_1.499;
T_1.498 ;
    %vpi_call 2 245 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.499 ;
    %vpi_call 2 247 "$display", "%s test ...ok\012", "SRLI" {0 0 0};
    %pushi/vec4 1075173267, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 179 "$display", "%s:", "SRAI" {0 0 0};
    %vpi_call 2 180 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.500, 6;
    %vpi_call 2 183 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 184 "$finish" {0 0 0};
    %jmp T_1.501;
T_1.500 ;
    %vpi_call 2 186 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_1.501 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.502, 6;
    %vpi_call 2 190 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 191 "$finish" {0 0 0};
    %jmp T_1.503;
T_1.502 ;
    %vpi_call 2 193 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.503 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_1.504, 6;
    %vpi_call 2 197 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 2 198 "$finish" {0 0 0};
    %jmp T_1.505;
T_1.504 ;
    %vpi_call 2 200 "$display", "\011%m: dstreg_num == 15" {0 0 0};
T_1.505 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.506, 6;
    %vpi_call 2 204 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 205 "$finish" {0 0 0};
    %jmp T_1.507;
T_1.506 ;
    %vpi_call 2 207 "$display", "\011%m: imm == 1" {0 0 0};
T_1.507 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 26, 0, 6;
    %jmp/0xz  T_1.508, 6;
    %vpi_call 2 211 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b011010 {0 0 0};
    %vpi_call 2 212 "$finish" {0 0 0};
    %jmp T_1.509;
T_1.508 ;
    %vpi_call 2 214 "$display", "\011%m: alucode == `ALU_SRA" {0 0 0};
T_1.509 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.510, 6;
    %vpi_call 2 218 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 219 "$finish" {0 0 0};
    %jmp T_1.511;
T_1.510 ;
    %vpi_call 2 221 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.511 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.512, 6;
    %vpi_call 2 225 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 226 "$finish" {0 0 0};
    %jmp T_1.513;
T_1.512 ;
    %vpi_call 2 228 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.513 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.514, 6;
    %vpi_call 2 232 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 233 "$finish" {0 0 0};
    %jmp T_1.515;
T_1.514 ;
    %vpi_call 2 235 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.515 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.516, 6;
    %vpi_call 2 239 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 240 "$finish" {0 0 0};
    %jmp T_1.517;
T_1.516 ;
    %vpi_call 2 242 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.517 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.518, 6;
    %vpi_call 2 246 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 247 "$finish" {0 0 0};
    %jmp T_1.519;
T_1.518 ;
    %vpi_call 2 249 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.519 ;
    %vpi_call 2 251 "$display", "%s test ...ok\012", "SRAI" {0 0 0};
    %pushi/vec4 6199, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 183 "$display", "%s:", "LUI" {0 0 0};
    %vpi_call 2 184 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.520, 6;
    %vpi_call 2 187 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 188 "$finish" {0 0 0};
    %jmp T_1.521;
T_1.520 ;
    %vpi_call 2 190 "$display", "\011%m: srcreg1_num == 0" {0 0 0};
T_1.521 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.522, 6;
    %vpi_call 2 194 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 195 "$finish" {0 0 0};
    %jmp T_1.523;
T_1.522 ;
    %vpi_call 2 197 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.523 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 16, 0, 32;
    %jmp/0xz  T_1.524, 6;
    %vpi_call 2 201 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000010000 {0 0 0};
    %vpi_call 2 202 "$finish" {0 0 0};
    %jmp T_1.525;
T_1.524 ;
    %vpi_call 2 204 "$display", "\011%m: dstreg_num == 16" {0 0 0};
T_1.525 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 4096, 0, 32;
    %jmp/0xz  T_1.526, 6;
    %vpi_call 2 208 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000001000000000000 {0 0 0};
    %vpi_call 2 209 "$finish" {0 0 0};
    %jmp T_1.527;
T_1.526 ;
    %vpi_call 2 211 "$display", "\011%m: imm == 4096" {0 0 0};
T_1.527 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 0, 0, 6;
    %jmp/0xz  T_1.528, 6;
    %vpi_call 2 215 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000000 {0 0 0};
    %vpi_call 2 216 "$finish" {0 0 0};
    %jmp T_1.529;
T_1.528 ;
    %vpi_call 2 218 "$display", "\011%m: alucode == `ALU_LUI" {0 0 0};
T_1.529 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_1.530, 6;
    %vpi_call 2 222 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b00 {0 0 0};
    %vpi_call 2 223 "$finish" {0 0 0};
    %jmp T_1.531;
T_1.530 ;
    %vpi_call 2 225 "$display", "\011%m: aluop1_type == `OP_TYPE_NONE" {0 0 0};
T_1.531 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.532, 6;
    %vpi_call 2 229 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 230 "$finish" {0 0 0};
    %jmp T_1.533;
T_1.532 ;
    %vpi_call 2 232 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.533 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.534, 6;
    %vpi_call 2 236 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 237 "$finish" {0 0 0};
    %jmp T_1.535;
T_1.534 ;
    %vpi_call 2 239 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.535 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.536, 6;
    %vpi_call 2 243 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 244 "$finish" {0 0 0};
    %jmp T_1.537;
T_1.536 ;
    %vpi_call 2 246 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.537 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.538, 6;
    %vpi_call 2 250 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 251 "$finish" {0 0 0};
    %jmp T_1.539;
T_1.538 ;
    %vpi_call 2 253 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.539 ;
    %vpi_call 2 255 "$display", "%s test ...ok\012", "LUI" {0 0 0};
    %pushi/vec4 2156398007, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 187 "$display", "%s:", "LUI" {0 0 0};
    %vpi_call 2 188 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.540, 6;
    %vpi_call 2 191 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 192 "$finish" {0 0 0};
    %jmp T_1.541;
T_1.540 ;
    %vpi_call 2 194 "$display", "\011%m: srcreg1_num == 0" {0 0 0};
T_1.541 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.542, 6;
    %vpi_call 2 198 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 199 "$finish" {0 0 0};
    %jmp T_1.543;
T_1.542 ;
    %vpi_call 2 201 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.543 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.544, 6;
    %vpi_call 2 205 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 206 "$finish" {0 0 0};
    %jmp T_1.545;
T_1.544 ;
    %vpi_call 2 208 "$display", "\011%m: dstreg_num == 11" {0 0 0};
T_1.545 ;
    %load/vec4 v0x7fd5687f3810_0;
    %pad/u 33;
    %cmpi/ne 2156396544, 0, 33;
    %jmp/0xz  T_1.546, 6;
    %vpi_call 2 212 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 33'sb010000000100010000000000000000000 {0 0 0};
    %vpi_call 2 213 "$finish" {0 0 0};
    %jmp T_1.547;
T_1.546 ;
    %vpi_call 2 215 "$display", "\011%m: imm == 2156396544" {0 0 0};
T_1.547 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 0, 0, 6;
    %jmp/0xz  T_1.548, 6;
    %vpi_call 2 219 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000000 {0 0 0};
    %vpi_call 2 220 "$finish" {0 0 0};
    %jmp T_1.549;
T_1.548 ;
    %vpi_call 2 222 "$display", "\011%m: alucode == `ALU_LUI" {0 0 0};
T_1.549 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_1.550, 6;
    %vpi_call 2 226 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b00 {0 0 0};
    %vpi_call 2 227 "$finish" {0 0 0};
    %jmp T_1.551;
T_1.550 ;
    %vpi_call 2 229 "$display", "\011%m: aluop1_type == `OP_TYPE_NONE" {0 0 0};
T_1.551 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.552, 6;
    %vpi_call 2 233 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 234 "$finish" {0 0 0};
    %jmp T_1.553;
T_1.552 ;
    %vpi_call 2 236 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.553 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.554, 6;
    %vpi_call 2 240 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 241 "$finish" {0 0 0};
    %jmp T_1.555;
T_1.554 ;
    %vpi_call 2 243 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.555 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.556, 6;
    %vpi_call 2 247 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 248 "$finish" {0 0 0};
    %jmp T_1.557;
T_1.556 ;
    %vpi_call 2 250 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.557 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.558, 6;
    %vpi_call 2 254 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 255 "$finish" {0 0 0};
    %jmp T_1.559;
T_1.558 ;
    %vpi_call 2 257 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.559 ;
    %vpi_call 2 259 "$display", "%s test ...ok\012", "LUI" {0 0 0};
    %pushi/vec4 2071, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 191 "$display", "%s:", "AUIPC" {0 0 0};
    %vpi_call 2 192 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.560, 6;
    %vpi_call 2 195 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 196 "$finish" {0 0 0};
    %jmp T_1.561;
T_1.560 ;
    %vpi_call 2 198 "$display", "\011%m: srcreg1_num == 0" {0 0 0};
T_1.561 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.562, 6;
    %vpi_call 2 202 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 203 "$finish" {0 0 0};
    %jmp T_1.563;
T_1.562 ;
    %vpi_call 2 205 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.563 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 16, 0, 32;
    %jmp/0xz  T_1.564, 6;
    %vpi_call 2 209 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000010000 {0 0 0};
    %vpi_call 2 210 "$finish" {0 0 0};
    %jmp T_1.565;
T_1.564 ;
    %vpi_call 2 212 "$display", "\011%m: dstreg_num == 16" {0 0 0};
T_1.565 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.566, 6;
    %vpi_call 2 216 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 217 "$finish" {0 0 0};
    %jmp T_1.567;
T_1.566 ;
    %vpi_call 2 219 "$display", "\011%m: imm == 0" {0 0 0};
T_1.567 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 17, 0, 6;
    %jmp/0xz  T_1.568, 6;
    %vpi_call 2 223 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010001 {0 0 0};
    %vpi_call 2 224 "$finish" {0 0 0};
    %jmp T_1.569;
T_1.568 ;
    %vpi_call 2 226 "$display", "\011%m: alucode == `ALU_ADD" {0 0 0};
T_1.569 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.570, 6;
    %vpi_call 2 230 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b10 {0 0 0};
    %vpi_call 2 231 "$finish" {0 0 0};
    %jmp T_1.571;
T_1.570 ;
    %vpi_call 2 233 "$display", "\011%m: aluop1_type == `OP_TYPE_IMM" {0 0 0};
T_1.571 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_1.572, 6;
    %vpi_call 2 237 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b11 {0 0 0};
    %vpi_call 2 238 "$finish" {0 0 0};
    %jmp T_1.573;
T_1.572 ;
    %vpi_call 2 240 "$display", "\011%m: aluop2_type == `OP_TYPE_PC" {0 0 0};
T_1.573 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.574, 6;
    %vpi_call 2 244 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 245 "$finish" {0 0 0};
    %jmp T_1.575;
T_1.574 ;
    %vpi_call 2 247 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.575 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.576, 6;
    %vpi_call 2 251 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 252 "$finish" {0 0 0};
    %jmp T_1.577;
T_1.576 ;
    %vpi_call 2 254 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.577 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.578, 6;
    %vpi_call 2 258 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 259 "$finish" {0 0 0};
    %jmp T_1.579;
T_1.578 ;
    %vpi_call 2 261 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.579 ;
    %vpi_call 2 263 "$display", "%s test ...ok\012", "AUIPC" {0 0 0};
    %pushi/vec4 11870243, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 200 "$display", "%s:", "SW" {0 0 0};
    %vpi_call 2 201 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.580, 6;
    %vpi_call 2 204 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 205 "$finish" {0 0 0};
    %jmp T_1.581;
T_1.580 ;
    %vpi_call 2 207 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.581 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.582, 6;
    %vpi_call 2 211 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 212 "$finish" {0 0 0};
    %jmp T_1.583;
T_1.582 ;
    %vpi_call 2 214 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_1.583 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.584, 6;
    %vpi_call 2 218 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 219 "$finish" {0 0 0};
    %jmp T_1.585;
T_1.584 ;
    %vpi_call 2 221 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.585 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.586, 6;
    %vpi_call 2 225 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 226 "$finish" {0 0 0};
    %jmp T_1.587;
T_1.586 ;
    %vpi_call 2 228 "$display", "\011%m: imm == 0" {0 0 0};
T_1.587 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 16, 0, 6;
    %jmp/0xz  T_1.588, 6;
    %vpi_call 2 232 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b010000 {0 0 0};
    %vpi_call 2 233 "$finish" {0 0 0};
    %jmp T_1.589;
T_1.588 ;
    %vpi_call 2 235 "$display", "\011%m: alucode == `ALU_SW" {0 0 0};
T_1.589 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.590, 6;
    %vpi_call 2 239 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 240 "$finish" {0 0 0};
    %jmp T_1.591;
T_1.590 ;
    %vpi_call 2 242 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.591 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.592, 6;
    %vpi_call 2 246 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 247 "$finish" {0 0 0};
    %jmp T_1.593;
T_1.592 ;
    %vpi_call 2 249 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.593 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.594, 6;
    %vpi_call 2 253 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 254 "$finish" {0 0 0};
    %jmp T_1.595;
T_1.594 ;
    %vpi_call 2 256 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.595 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.596, 6;
    %vpi_call 2 260 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 261 "$finish" {0 0 0};
    %jmp T_1.597;
T_1.596 ;
    %vpi_call 2 263 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.597 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.598, 6;
    %vpi_call 2 267 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b1 {0 0 0};
    %vpi_call 2 268 "$finish" {0 0 0};
    %jmp T_1.599;
T_1.598 ;
    %vpi_call 2 270 "$display", "\011%m: is_store == `ENABLE" {0 0 0};
T_1.599 ;
    %vpi_call 2 272 "$display", "%s test ...ok\012", "SW" {0 0 0};
    %pushi/vec4 11866147, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 204 "$display", "%s:", "SH" {0 0 0};
    %vpi_call 2 205 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.600, 6;
    %vpi_call 2 208 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 209 "$finish" {0 0 0};
    %jmp T_1.601;
T_1.600 ;
    %vpi_call 2 211 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.601 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.602, 6;
    %vpi_call 2 215 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 216 "$finish" {0 0 0};
    %jmp T_1.603;
T_1.602 ;
    %vpi_call 2 218 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_1.603 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.604, 6;
    %vpi_call 2 222 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 223 "$finish" {0 0 0};
    %jmp T_1.605;
T_1.604 ;
    %vpi_call 2 225 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.605 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.606, 6;
    %vpi_call 2 229 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 230 "$finish" {0 0 0};
    %jmp T_1.607;
T_1.606 ;
    %vpi_call 2 232 "$display", "\011%m: imm == 0" {0 0 0};
T_1.607 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 15, 0, 6;
    %jmp/0xz  T_1.608, 6;
    %vpi_call 2 236 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b001111 {0 0 0};
    %vpi_call 2 237 "$finish" {0 0 0};
    %jmp T_1.609;
T_1.608 ;
    %vpi_call 2 239 "$display", "\011%m: alucode == `ALU_SH" {0 0 0};
T_1.609 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.610, 6;
    %vpi_call 2 243 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 244 "$finish" {0 0 0};
    %jmp T_1.611;
T_1.610 ;
    %vpi_call 2 246 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.611 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.612, 6;
    %vpi_call 2 250 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 251 "$finish" {0 0 0};
    %jmp T_1.613;
T_1.612 ;
    %vpi_call 2 253 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.613 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.614, 6;
    %vpi_call 2 257 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 258 "$finish" {0 0 0};
    %jmp T_1.615;
T_1.614 ;
    %vpi_call 2 260 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.615 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.616, 6;
    %vpi_call 2 264 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 265 "$finish" {0 0 0};
    %jmp T_1.617;
T_1.616 ;
    %vpi_call 2 267 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.617 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.618, 6;
    %vpi_call 2 271 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b1 {0 0 0};
    %vpi_call 2 272 "$finish" {0 0 0};
    %jmp T_1.619;
T_1.618 ;
    %vpi_call 2 274 "$display", "\011%m: is_store == `ENABLE" {0 0 0};
T_1.619 ;
    %vpi_call 2 276 "$display", "%s test ...ok\012", "SH" {0 0 0};
    %pushi/vec4 11866275, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 208 "$display", "%s:", "SH" {0 0 0};
    %vpi_call 2 209 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.620, 6;
    %vpi_call 2 212 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 213 "$finish" {0 0 0};
    %jmp T_1.621;
T_1.620 ;
    %vpi_call 2 215 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.621 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.622, 6;
    %vpi_call 2 219 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 220 "$finish" {0 0 0};
    %jmp T_1.623;
T_1.622 ;
    %vpi_call 2 222 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_1.623 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.624, 6;
    %vpi_call 2 226 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 227 "$finish" {0 0 0};
    %jmp T_1.625;
T_1.624 ;
    %vpi_call 2 229 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.625 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.626, 6;
    %vpi_call 2 233 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 234 "$finish" {0 0 0};
    %jmp T_1.627;
T_1.626 ;
    %vpi_call 2 236 "$display", "\011%m: imm == 1" {0 0 0};
T_1.627 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 15, 0, 6;
    %jmp/0xz  T_1.628, 6;
    %vpi_call 2 240 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b001111 {0 0 0};
    %vpi_call 2 241 "$finish" {0 0 0};
    %jmp T_1.629;
T_1.628 ;
    %vpi_call 2 243 "$display", "\011%m: alucode == `ALU_SH" {0 0 0};
T_1.629 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.630, 6;
    %vpi_call 2 247 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 248 "$finish" {0 0 0};
    %jmp T_1.631;
T_1.630 ;
    %vpi_call 2 250 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.631 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.632, 6;
    %vpi_call 2 254 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 255 "$finish" {0 0 0};
    %jmp T_1.633;
T_1.632 ;
    %vpi_call 2 257 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.633 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.634, 6;
    %vpi_call 2 261 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 262 "$finish" {0 0 0};
    %jmp T_1.635;
T_1.634 ;
    %vpi_call 2 264 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.635 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.636, 6;
    %vpi_call 2 268 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 269 "$finish" {0 0 0};
    %jmp T_1.637;
T_1.636 ;
    %vpi_call 2 271 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.637 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.638, 6;
    %vpi_call 2 275 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b1 {0 0 0};
    %vpi_call 2 276 "$finish" {0 0 0};
    %jmp T_1.639;
T_1.638 ;
    %vpi_call 2 278 "$display", "\011%m: is_store == `ENABLE" {0 0 0};
T_1.639 ;
    %vpi_call 2 280 "$display", "%s test ...ok\012", "SH" {0 0 0};
    %pushi/vec4 11862051, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 212 "$display", "%s:", "SB" {0 0 0};
    %vpi_call 2 213 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.640, 6;
    %vpi_call 2 216 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 217 "$finish" {0 0 0};
    %jmp T_1.641;
T_1.640 ;
    %vpi_call 2 219 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.641 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.642, 6;
    %vpi_call 2 223 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 224 "$finish" {0 0 0};
    %jmp T_1.643;
T_1.642 ;
    %vpi_call 2 226 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_1.643 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.644, 6;
    %vpi_call 2 230 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 231 "$finish" {0 0 0};
    %jmp T_1.645;
T_1.644 ;
    %vpi_call 2 233 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.645 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.646, 6;
    %vpi_call 2 237 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 238 "$finish" {0 0 0};
    %jmp T_1.647;
T_1.646 ;
    %vpi_call 2 240 "$display", "\011%m: imm == 0" {0 0 0};
T_1.647 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 14, 0, 6;
    %jmp/0xz  T_1.648, 6;
    %vpi_call 2 244 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b001110 {0 0 0};
    %vpi_call 2 245 "$finish" {0 0 0};
    %jmp T_1.649;
T_1.648 ;
    %vpi_call 2 247 "$display", "\011%m: alucode == `ALU_SB" {0 0 0};
T_1.649 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.650, 6;
    %vpi_call 2 251 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 252 "$finish" {0 0 0};
    %jmp T_1.651;
T_1.650 ;
    %vpi_call 2 254 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.651 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.652, 6;
    %vpi_call 2 258 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 259 "$finish" {0 0 0};
    %jmp T_1.653;
T_1.652 ;
    %vpi_call 2 261 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.653 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.654, 6;
    %vpi_call 2 265 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 266 "$finish" {0 0 0};
    %jmp T_1.655;
T_1.654 ;
    %vpi_call 2 268 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.655 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.656, 6;
    %vpi_call 2 272 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 273 "$finish" {0 0 0};
    %jmp T_1.657;
T_1.656 ;
    %vpi_call 2 275 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.657 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.658, 6;
    %vpi_call 2 279 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b1 {0 0 0};
    %vpi_call 2 280 "$finish" {0 0 0};
    %jmp T_1.659;
T_1.658 ;
    %vpi_call 2 282 "$display", "\011%m: is_store == `ENABLE" {0 0 0};
T_1.659 ;
    %vpi_call 2 284 "$display", "%s test ...ok\012", "SB" {0 0 0};
    %pushi/vec4 11862179, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 216 "$display", "%s:", "SB" {0 0 0};
    %vpi_call 2 217 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.660, 6;
    %vpi_call 2 220 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 221 "$finish" {0 0 0};
    %jmp T_1.661;
T_1.660 ;
    %vpi_call 2 223 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.661 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.662, 6;
    %vpi_call 2 227 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 228 "$finish" {0 0 0};
    %jmp T_1.663;
T_1.662 ;
    %vpi_call 2 230 "$display", "\011%m: srcreg2_num == 11" {0 0 0};
T_1.663 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.664, 6;
    %vpi_call 2 234 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 235 "$finish" {0 0 0};
    %jmp T_1.665;
T_1.664 ;
    %vpi_call 2 237 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.665 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.666, 6;
    %vpi_call 2 241 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 242 "$finish" {0 0 0};
    %jmp T_1.667;
T_1.666 ;
    %vpi_call 2 244 "$display", "\011%m: imm == 1" {0 0 0};
T_1.667 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 14, 0, 6;
    %jmp/0xz  T_1.668, 6;
    %vpi_call 2 248 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b001110 {0 0 0};
    %vpi_call 2 249 "$finish" {0 0 0};
    %jmp T_1.669;
T_1.668 ;
    %vpi_call 2 251 "$display", "\011%m: alucode == `ALU_SB" {0 0 0};
T_1.669 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.670, 6;
    %vpi_call 2 255 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 256 "$finish" {0 0 0};
    %jmp T_1.671;
T_1.670 ;
    %vpi_call 2 258 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.671 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.672, 6;
    %vpi_call 2 262 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 263 "$finish" {0 0 0};
    %jmp T_1.673;
T_1.672 ;
    %vpi_call 2 265 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.673 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.674, 6;
    %vpi_call 2 269 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 270 "$finish" {0 0 0};
    %jmp T_1.675;
T_1.674 ;
    %vpi_call 2 272 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.675 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.676, 6;
    %vpi_call 2 276 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 277 "$finish" {0 0 0};
    %jmp T_1.677;
T_1.676 ;
    %vpi_call 2 279 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.677 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.678, 6;
    %vpi_call 2 283 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b1 {0 0 0};
    %vpi_call 2 284 "$finish" {0 0 0};
    %jmp T_1.679;
T_1.678 ;
    %vpi_call 2 286 "$display", "\011%m: is_store == `ENABLE" {0 0 0};
T_1.679 ;
    %vpi_call 2 288 "$display", "%s test ...ok\012", "SB" {0 0 0};
    %pushi/vec4 337539, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 220 "$display", "%s:", "LW" {0 0 0};
    %vpi_call 2 221 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.680, 6;
    %vpi_call 2 224 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 225 "$finish" {0 0 0};
    %jmp T_1.681;
T_1.680 ;
    %vpi_call 2 227 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.681 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.682, 6;
    %vpi_call 2 231 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 232 "$finish" {0 0 0};
    %jmp T_1.683;
T_1.682 ;
    %vpi_call 2 234 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.683 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.684, 6;
    %vpi_call 2 238 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 239 "$finish" {0 0 0};
    %jmp T_1.685;
T_1.684 ;
    %vpi_call 2 241 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_1.685 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.686, 6;
    %vpi_call 2 245 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 246 "$finish" {0 0 0};
    %jmp T_1.687;
T_1.686 ;
    %vpi_call 2 248 "$display", "\011%m: imm == 0" {0 0 0};
T_1.687 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 11, 0, 6;
    %jmp/0xz  T_1.688, 6;
    %vpi_call 2 252 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b001011 {0 0 0};
    %vpi_call 2 253 "$finish" {0 0 0};
    %jmp T_1.689;
T_1.688 ;
    %vpi_call 2 255 "$display", "\011%m: alucode == `ALU_LW" {0 0 0};
T_1.689 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.690, 6;
    %vpi_call 2 259 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 260 "$finish" {0 0 0};
    %jmp T_1.691;
T_1.690 ;
    %vpi_call 2 262 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.691 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.692, 6;
    %vpi_call 2 266 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 267 "$finish" {0 0 0};
    %jmp T_1.693;
T_1.692 ;
    %vpi_call 2 269 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.693 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.694, 6;
    %vpi_call 2 273 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 274 "$finish" {0 0 0};
    %jmp T_1.695;
T_1.694 ;
    %vpi_call 2 276 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.695 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.696, 6;
    %vpi_call 2 280 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b1 {0 0 0};
    %vpi_call 2 281 "$finish" {0 0 0};
    %jmp T_1.697;
T_1.696 ;
    %vpi_call 2 283 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_1.697 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.698, 6;
    %vpi_call 2 287 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 288 "$finish" {0 0 0};
    %jmp T_1.699;
T_1.698 ;
    %vpi_call 2 290 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.699 ;
    %vpi_call 2 292 "$display", "%s test ...ok\012", "LW" {0 0 0};
    %pushi/vec4 333443, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 224 "$display", "%s:", "LH" {0 0 0};
    %vpi_call 2 225 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.700, 6;
    %vpi_call 2 228 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 229 "$finish" {0 0 0};
    %jmp T_1.701;
T_1.700 ;
    %vpi_call 2 231 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.701 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.702, 6;
    %vpi_call 2 235 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 236 "$finish" {0 0 0};
    %jmp T_1.703;
T_1.702 ;
    %vpi_call 2 238 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.703 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.704, 6;
    %vpi_call 2 242 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 243 "$finish" {0 0 0};
    %jmp T_1.705;
T_1.704 ;
    %vpi_call 2 245 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_1.705 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.706, 6;
    %vpi_call 2 249 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 250 "$finish" {0 0 0};
    %jmp T_1.707;
T_1.706 ;
    %vpi_call 2 252 "$display", "\011%m: imm == 0" {0 0 0};
T_1.707 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 10, 0, 6;
    %jmp/0xz  T_1.708, 6;
    %vpi_call 2 256 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b001010 {0 0 0};
    %vpi_call 2 257 "$finish" {0 0 0};
    %jmp T_1.709;
T_1.708 ;
    %vpi_call 2 259 "$display", "\011%m: alucode == `ALU_LH" {0 0 0};
T_1.709 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.710, 6;
    %vpi_call 2 263 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 264 "$finish" {0 0 0};
    %jmp T_1.711;
T_1.710 ;
    %vpi_call 2 266 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.711 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.712, 6;
    %vpi_call 2 270 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 271 "$finish" {0 0 0};
    %jmp T_1.713;
T_1.712 ;
    %vpi_call 2 273 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.713 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.714, 6;
    %vpi_call 2 277 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 278 "$finish" {0 0 0};
    %jmp T_1.715;
T_1.714 ;
    %vpi_call 2 280 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.715 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.716, 6;
    %vpi_call 2 284 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b1 {0 0 0};
    %vpi_call 2 285 "$finish" {0 0 0};
    %jmp T_1.717;
T_1.716 ;
    %vpi_call 2 287 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_1.717 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.718, 6;
    %vpi_call 2 291 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 292 "$finish" {0 0 0};
    %jmp T_1.719;
T_1.718 ;
    %vpi_call 2 294 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.719 ;
    %vpi_call 2 296 "$display", "%s test ...ok\012", "LH" {0 0 0};
    %pushi/vec4 2430595, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 228 "$display", "%s:", "LH" {0 0 0};
    %vpi_call 2 229 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.720, 6;
    %vpi_call 2 232 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 233 "$finish" {0 0 0};
    %jmp T_1.721;
T_1.720 ;
    %vpi_call 2 235 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.721 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.722, 6;
    %vpi_call 2 239 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 240 "$finish" {0 0 0};
    %jmp T_1.723;
T_1.722 ;
    %vpi_call 2 242 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.723 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.724, 6;
    %vpi_call 2 246 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 247 "$finish" {0 0 0};
    %jmp T_1.725;
T_1.724 ;
    %vpi_call 2 249 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_1.725 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_1.726, 6;
    %vpi_call 2 253 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000010 {0 0 0};
    %vpi_call 2 254 "$finish" {0 0 0};
    %jmp T_1.727;
T_1.726 ;
    %vpi_call 2 256 "$display", "\011%m: imm == 2" {0 0 0};
T_1.727 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 10, 0, 6;
    %jmp/0xz  T_1.728, 6;
    %vpi_call 2 260 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b001010 {0 0 0};
    %vpi_call 2 261 "$finish" {0 0 0};
    %jmp T_1.729;
T_1.728 ;
    %vpi_call 2 263 "$display", "\011%m: alucode == `ALU_LH" {0 0 0};
T_1.729 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.730, 6;
    %vpi_call 2 267 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 268 "$finish" {0 0 0};
    %jmp T_1.731;
T_1.730 ;
    %vpi_call 2 270 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.731 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.732, 6;
    %vpi_call 2 274 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 275 "$finish" {0 0 0};
    %jmp T_1.733;
T_1.732 ;
    %vpi_call 2 277 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.733 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.734, 6;
    %vpi_call 2 281 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 282 "$finish" {0 0 0};
    %jmp T_1.735;
T_1.734 ;
    %vpi_call 2 284 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.735 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.736, 6;
    %vpi_call 2 288 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b1 {0 0 0};
    %vpi_call 2 289 "$finish" {0 0 0};
    %jmp T_1.737;
T_1.736 ;
    %vpi_call 2 291 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_1.737 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.738, 6;
    %vpi_call 2 295 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 296 "$finish" {0 0 0};
    %jmp T_1.739;
T_1.738 ;
    %vpi_call 2 298 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.739 ;
    %vpi_call 2 300 "$display", "%s test ...ok\012", "LH" {0 0 0};
    %pushi/vec4 2426499, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 232 "$display", "%s:", "LB" {0 0 0};
    %vpi_call 2 233 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.740, 6;
    %vpi_call 2 236 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 237 "$finish" {0 0 0};
    %jmp T_1.741;
T_1.740 ;
    %vpi_call 2 239 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.741 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.742, 6;
    %vpi_call 2 243 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 244 "$finish" {0 0 0};
    %jmp T_1.743;
T_1.742 ;
    %vpi_call 2 246 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.743 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.744, 6;
    %vpi_call 2 250 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 251 "$finish" {0 0 0};
    %jmp T_1.745;
T_1.744 ;
    %vpi_call 2 253 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_1.745 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_1.746, 6;
    %vpi_call 2 257 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000010 {0 0 0};
    %vpi_call 2 258 "$finish" {0 0 0};
    %jmp T_1.747;
T_1.746 ;
    %vpi_call 2 260 "$display", "\011%m: imm == 2" {0 0 0};
T_1.747 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 9, 0, 6;
    %jmp/0xz  T_1.748, 6;
    %vpi_call 2 264 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b001001 {0 0 0};
    %vpi_call 2 265 "$finish" {0 0 0};
    %jmp T_1.749;
T_1.748 ;
    %vpi_call 2 267 "$display", "\011%m: alucode == `ALU_LB" {0 0 0};
T_1.749 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.750, 6;
    %vpi_call 2 271 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 272 "$finish" {0 0 0};
    %jmp T_1.751;
T_1.750 ;
    %vpi_call 2 274 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.751 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.752, 6;
    %vpi_call 2 278 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 279 "$finish" {0 0 0};
    %jmp T_1.753;
T_1.752 ;
    %vpi_call 2 281 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.753 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.754, 6;
    %vpi_call 2 285 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 286 "$finish" {0 0 0};
    %jmp T_1.755;
T_1.754 ;
    %vpi_call 2 288 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.755 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.756, 6;
    %vpi_call 2 292 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b1 {0 0 0};
    %vpi_call 2 293 "$finish" {0 0 0};
    %jmp T_1.757;
T_1.756 ;
    %vpi_call 2 295 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_1.757 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.758, 6;
    %vpi_call 2 299 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 300 "$finish" {0 0 0};
    %jmp T_1.759;
T_1.758 ;
    %vpi_call 2 302 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.759 ;
    %vpi_call 2 304 "$display", "%s test ...ok\012", "LB" {0 0 0};
    %pushi/vec4 3475075, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 236 "$display", "%s:", "LB" {0 0 0};
    %vpi_call 2 237 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.760, 6;
    %vpi_call 2 240 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 241 "$finish" {0 0 0};
    %jmp T_1.761;
T_1.760 ;
    %vpi_call 2 243 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.761 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.762, 6;
    %vpi_call 2 247 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 248 "$finish" {0 0 0};
    %jmp T_1.763;
T_1.762 ;
    %vpi_call 2 250 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.763 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.764, 6;
    %vpi_call 2 254 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 255 "$finish" {0 0 0};
    %jmp T_1.765;
T_1.764 ;
    %vpi_call 2 257 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_1.765 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_1.766, 6;
    %vpi_call 2 261 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000011 {0 0 0};
    %vpi_call 2 262 "$finish" {0 0 0};
    %jmp T_1.767;
T_1.766 ;
    %vpi_call 2 264 "$display", "\011%m: imm == 3" {0 0 0};
T_1.767 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 9, 0, 6;
    %jmp/0xz  T_1.768, 6;
    %vpi_call 2 268 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b001001 {0 0 0};
    %vpi_call 2 269 "$finish" {0 0 0};
    %jmp T_1.769;
T_1.768 ;
    %vpi_call 2 271 "$display", "\011%m: alucode == `ALU_LB" {0 0 0};
T_1.769 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.770, 6;
    %vpi_call 2 275 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 276 "$finish" {0 0 0};
    %jmp T_1.771;
T_1.770 ;
    %vpi_call 2 278 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.771 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.772, 6;
    %vpi_call 2 282 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 283 "$finish" {0 0 0};
    %jmp T_1.773;
T_1.772 ;
    %vpi_call 2 285 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.773 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.774, 6;
    %vpi_call 2 289 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 290 "$finish" {0 0 0};
    %jmp T_1.775;
T_1.774 ;
    %vpi_call 2 292 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.775 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.776, 6;
    %vpi_call 2 296 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b1 {0 0 0};
    %vpi_call 2 297 "$finish" {0 0 0};
    %jmp T_1.777;
T_1.776 ;
    %vpi_call 2 299 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_1.777 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.778, 6;
    %vpi_call 2 303 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 304 "$finish" {0 0 0};
    %jmp T_1.779;
T_1.778 ;
    %vpi_call 2 306 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.779 ;
    %vpi_call 2 308 "$display", "%s test ...ok\012", "LB" {0 0 0};
    %pushi/vec4 349827, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 240 "$display", "%s:", "LHU" {0 0 0};
    %vpi_call 2 241 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.780, 6;
    %vpi_call 2 244 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 245 "$finish" {0 0 0};
    %jmp T_1.781;
T_1.780 ;
    %vpi_call 2 247 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.781 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.782, 6;
    %vpi_call 2 251 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 252 "$finish" {0 0 0};
    %jmp T_1.783;
T_1.782 ;
    %vpi_call 2 254 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.783 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.784, 6;
    %vpi_call 2 258 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 259 "$finish" {0 0 0};
    %jmp T_1.785;
T_1.784 ;
    %vpi_call 2 261 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_1.785 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.786, 6;
    %vpi_call 2 265 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 266 "$finish" {0 0 0};
    %jmp T_1.787;
T_1.786 ;
    %vpi_call 2 268 "$display", "\011%m: imm == 0" {0 0 0};
T_1.787 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 13, 0, 6;
    %jmp/0xz  T_1.788, 6;
    %vpi_call 2 272 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b001101 {0 0 0};
    %vpi_call 2 273 "$finish" {0 0 0};
    %jmp T_1.789;
T_1.788 ;
    %vpi_call 2 275 "$display", "\011%m: alucode == `ALU_LHU" {0 0 0};
T_1.789 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.790, 6;
    %vpi_call 2 279 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 280 "$finish" {0 0 0};
    %jmp T_1.791;
T_1.790 ;
    %vpi_call 2 282 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.791 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.792, 6;
    %vpi_call 2 286 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 287 "$finish" {0 0 0};
    %jmp T_1.793;
T_1.792 ;
    %vpi_call 2 289 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.793 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.794, 6;
    %vpi_call 2 293 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 294 "$finish" {0 0 0};
    %jmp T_1.795;
T_1.794 ;
    %vpi_call 2 296 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.795 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.796, 6;
    %vpi_call 2 300 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b1 {0 0 0};
    %vpi_call 2 301 "$finish" {0 0 0};
    %jmp T_1.797;
T_1.796 ;
    %vpi_call 2 303 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_1.797 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.798, 6;
    %vpi_call 2 307 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 308 "$finish" {0 0 0};
    %jmp T_1.799;
T_1.798 ;
    %vpi_call 2 310 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.799 ;
    %vpi_call 2 312 "$display", "%s test ...ok\012", "LHU" {0 0 0};
    %pushi/vec4 1398403, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 244 "$display", "%s:", "LHU" {0 0 0};
    %vpi_call 2 245 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.800, 6;
    %vpi_call 2 248 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 249 "$finish" {0 0 0};
    %jmp T_1.801;
T_1.800 ;
    %vpi_call 2 251 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.801 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.802, 6;
    %vpi_call 2 255 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 256 "$finish" {0 0 0};
    %jmp T_1.803;
T_1.802 ;
    %vpi_call 2 258 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.803 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.804, 6;
    %vpi_call 2 262 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 263 "$finish" {0 0 0};
    %jmp T_1.805;
T_1.804 ;
    %vpi_call 2 265 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_1.805 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.806, 6;
    %vpi_call 2 269 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 270 "$finish" {0 0 0};
    %jmp T_1.807;
T_1.806 ;
    %vpi_call 2 272 "$display", "\011%m: imm == 1" {0 0 0};
T_1.807 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 13, 0, 6;
    %jmp/0xz  T_1.808, 6;
    %vpi_call 2 276 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b001101 {0 0 0};
    %vpi_call 2 277 "$finish" {0 0 0};
    %jmp T_1.809;
T_1.808 ;
    %vpi_call 2 279 "$display", "\011%m: alucode == `ALU_LHU" {0 0 0};
T_1.809 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.810, 6;
    %vpi_call 2 283 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 284 "$finish" {0 0 0};
    %jmp T_1.811;
T_1.810 ;
    %vpi_call 2 286 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.811 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.812, 6;
    %vpi_call 2 290 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 291 "$finish" {0 0 0};
    %jmp T_1.813;
T_1.812 ;
    %vpi_call 2 293 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.813 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.814, 6;
    %vpi_call 2 297 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 298 "$finish" {0 0 0};
    %jmp T_1.815;
T_1.814 ;
    %vpi_call 2 300 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.815 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.816, 6;
    %vpi_call 2 304 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b1 {0 0 0};
    %vpi_call 2 305 "$finish" {0 0 0};
    %jmp T_1.817;
T_1.816 ;
    %vpi_call 2 307 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_1.817 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.818, 6;
    %vpi_call 2 311 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 312 "$finish" {0 0 0};
    %jmp T_1.819;
T_1.818 ;
    %vpi_call 2 314 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.819 ;
    %vpi_call 2 316 "$display", "%s test ...ok\012", "LHU" {0 0 0};
    %pushi/vec4 2446979, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 248 "$display", "%s:", "LHU" {0 0 0};
    %vpi_call 2 249 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.820, 6;
    %vpi_call 2 252 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 253 "$finish" {0 0 0};
    %jmp T_1.821;
T_1.820 ;
    %vpi_call 2 255 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.821 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.822, 6;
    %vpi_call 2 259 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 260 "$finish" {0 0 0};
    %jmp T_1.823;
T_1.822 ;
    %vpi_call 2 262 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.823 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.824, 6;
    %vpi_call 2 266 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 267 "$finish" {0 0 0};
    %jmp T_1.825;
T_1.824 ;
    %vpi_call 2 269 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_1.825 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_1.826, 6;
    %vpi_call 2 273 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000010 {0 0 0};
    %vpi_call 2 274 "$finish" {0 0 0};
    %jmp T_1.827;
T_1.826 ;
    %vpi_call 2 276 "$display", "\011%m: imm == 2" {0 0 0};
T_1.827 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 13, 0, 6;
    %jmp/0xz  T_1.828, 6;
    %vpi_call 2 280 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b001101 {0 0 0};
    %vpi_call 2 281 "$finish" {0 0 0};
    %jmp T_1.829;
T_1.828 ;
    %vpi_call 2 283 "$display", "\011%m: alucode == `ALU_LHU" {0 0 0};
T_1.829 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.830, 6;
    %vpi_call 2 287 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 288 "$finish" {0 0 0};
    %jmp T_1.831;
T_1.830 ;
    %vpi_call 2 290 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.831 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.832, 6;
    %vpi_call 2 294 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 295 "$finish" {0 0 0};
    %jmp T_1.833;
T_1.832 ;
    %vpi_call 2 297 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.833 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.834, 6;
    %vpi_call 2 301 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 302 "$finish" {0 0 0};
    %jmp T_1.835;
T_1.834 ;
    %vpi_call 2 304 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.835 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.836, 6;
    %vpi_call 2 308 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b1 {0 0 0};
    %vpi_call 2 309 "$finish" {0 0 0};
    %jmp T_1.837;
T_1.836 ;
    %vpi_call 2 311 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_1.837 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.838, 6;
    %vpi_call 2 315 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 316 "$finish" {0 0 0};
    %jmp T_1.839;
T_1.838 ;
    %vpi_call 2 318 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.839 ;
    %vpi_call 2 320 "$display", "%s test ...ok\012", "LHU" {0 0 0};
    %pushi/vec4 1394307, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 252 "$display", "%s:", "LBU" {0 0 0};
    %vpi_call 2 253 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.840, 6;
    %vpi_call 2 256 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 257 "$finish" {0 0 0};
    %jmp T_1.841;
T_1.840 ;
    %vpi_call 2 259 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.841 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.842, 6;
    %vpi_call 2 263 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 264 "$finish" {0 0 0};
    %jmp T_1.843;
T_1.842 ;
    %vpi_call 2 266 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.843 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.844, 6;
    %vpi_call 2 270 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 271 "$finish" {0 0 0};
    %jmp T_1.845;
T_1.844 ;
    %vpi_call 2 273 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_1.845 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.846, 6;
    %vpi_call 2 277 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 278 "$finish" {0 0 0};
    %jmp T_1.847;
T_1.846 ;
    %vpi_call 2 280 "$display", "\011%m: imm == 1" {0 0 0};
T_1.847 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 12, 0, 6;
    %jmp/0xz  T_1.848, 6;
    %vpi_call 2 284 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b001100 {0 0 0};
    %vpi_call 2 285 "$finish" {0 0 0};
    %jmp T_1.849;
T_1.848 ;
    %vpi_call 2 287 "$display", "\011%m: alucode == `ALU_LBU" {0 0 0};
T_1.849 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.850, 6;
    %vpi_call 2 291 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 292 "$finish" {0 0 0};
    %jmp T_1.851;
T_1.850 ;
    %vpi_call 2 294 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.851 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.852, 6;
    %vpi_call 2 298 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 299 "$finish" {0 0 0};
    %jmp T_1.853;
T_1.852 ;
    %vpi_call 2 301 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.853 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.854, 6;
    %vpi_call 2 305 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 306 "$finish" {0 0 0};
    %jmp T_1.855;
T_1.854 ;
    %vpi_call 2 308 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.855 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.856, 6;
    %vpi_call 2 312 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b1 {0 0 0};
    %vpi_call 2 313 "$finish" {0 0 0};
    %jmp T_1.857;
T_1.856 ;
    %vpi_call 2 315 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_1.857 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.858, 6;
    %vpi_call 2 319 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 320 "$finish" {0 0 0};
    %jmp T_1.859;
T_1.858 ;
    %vpi_call 2 322 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.859 ;
    %vpi_call 2 324 "$display", "%s test ...ok\012", "LBU" {0 0 0};
    %pushi/vec4 2442883, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 256 "$display", "%s:", "LBU" {0 0 0};
    %vpi_call 2 257 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.860, 6;
    %vpi_call 2 260 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 261 "$finish" {0 0 0};
    %jmp T_1.861;
T_1.860 ;
    %vpi_call 2 263 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.861 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.862, 6;
    %vpi_call 2 267 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 268 "$finish" {0 0 0};
    %jmp T_1.863;
T_1.862 ;
    %vpi_call 2 270 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.863 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.864, 6;
    %vpi_call 2 274 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 275 "$finish" {0 0 0};
    %jmp T_1.865;
T_1.864 ;
    %vpi_call 2 277 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_1.865 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_1.866, 6;
    %vpi_call 2 281 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000010 {0 0 0};
    %vpi_call 2 282 "$finish" {0 0 0};
    %jmp T_1.867;
T_1.866 ;
    %vpi_call 2 284 "$display", "\011%m: imm == 2" {0 0 0};
T_1.867 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 12, 0, 6;
    %jmp/0xz  T_1.868, 6;
    %vpi_call 2 288 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b001100 {0 0 0};
    %vpi_call 2 289 "$finish" {0 0 0};
    %jmp T_1.869;
T_1.868 ;
    %vpi_call 2 291 "$display", "\011%m: alucode == `ALU_LBU" {0 0 0};
T_1.869 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.870, 6;
    %vpi_call 2 295 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 296 "$finish" {0 0 0};
    %jmp T_1.871;
T_1.870 ;
    %vpi_call 2 298 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.871 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.872, 6;
    %vpi_call 2 302 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 303 "$finish" {0 0 0};
    %jmp T_1.873;
T_1.872 ;
    %vpi_call 2 305 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.873 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.874, 6;
    %vpi_call 2 309 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 310 "$finish" {0 0 0};
    %jmp T_1.875;
T_1.874 ;
    %vpi_call 2 312 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.875 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.876, 6;
    %vpi_call 2 316 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b1 {0 0 0};
    %vpi_call 2 317 "$finish" {0 0 0};
    %jmp T_1.877;
T_1.876 ;
    %vpi_call 2 319 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_1.877 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.878, 6;
    %vpi_call 2 323 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 324 "$finish" {0 0 0};
    %jmp T_1.879;
T_1.878 ;
    %vpi_call 2 326 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.879 ;
    %vpi_call 2 328 "$display", "%s test ...ok\012", "LBU" {0 0 0};
    %pushi/vec4 3491459, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 260 "$display", "%s:", "LBU" {0 0 0};
    %vpi_call 2 261 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.880, 6;
    %vpi_call 2 264 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 265 "$finish" {0 0 0};
    %jmp T_1.881;
T_1.880 ;
    %vpi_call 2 267 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.881 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.882, 6;
    %vpi_call 2 271 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 272 "$finish" {0 0 0};
    %jmp T_1.883;
T_1.882 ;
    %vpi_call 2 274 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.883 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.884, 6;
    %vpi_call 2 278 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 279 "$finish" {0 0 0};
    %jmp T_1.885;
T_1.884 ;
    %vpi_call 2 281 "$display", "\011%m: dstreg_num == 13" {0 0 0};
T_1.885 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_1.886, 6;
    %vpi_call 2 285 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000000011 {0 0 0};
    %vpi_call 2 286 "$finish" {0 0 0};
    %jmp T_1.887;
T_1.886 ;
    %vpi_call 2 288 "$display", "\011%m: imm == 3" {0 0 0};
T_1.887 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 12, 0, 6;
    %jmp/0xz  T_1.888, 6;
    %vpi_call 2 292 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b001100 {0 0 0};
    %vpi_call 2 293 "$finish" {0 0 0};
    %jmp T_1.889;
T_1.888 ;
    %vpi_call 2 295 "$display", "\011%m: alucode == `ALU_LBU" {0 0 0};
T_1.889 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.890, 6;
    %vpi_call 2 299 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 300 "$finish" {0 0 0};
    %jmp T_1.891;
T_1.890 ;
    %vpi_call 2 302 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.891 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_1.892, 6;
    %vpi_call 2 306 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b10 {0 0 0};
    %vpi_call 2 307 "$finish" {0 0 0};
    %jmp T_1.893;
T_1.892 ;
    %vpi_call 2 309 "$display", "\011%m: aluop2_type == `OP_TYPE_IMM" {0 0 0};
T_1.893 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.894, 6;
    %vpi_call 2 313 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 314 "$finish" {0 0 0};
    %jmp T_1.895;
T_1.894 ;
    %vpi_call 2 316 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.895 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.896, 6;
    %vpi_call 2 320 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b1 {0 0 0};
    %vpi_call 2 321 "$finish" {0 0 0};
    %jmp T_1.897;
T_1.896 ;
    %vpi_call 2 323 "$display", "\011%m: is_load == `ENABLE" {0 0 0};
T_1.897 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.898, 6;
    %vpi_call 2 327 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 328 "$finish" {0 0 0};
    %jmp T_1.899;
T_1.898 ;
    %vpi_call 2 330 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.899 ;
    %vpi_call 2 332 "$display", "%s test ...ok\012", "LBU" {0 0 0};
    %pushi/vec4 4274357475, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 269 "$display", "%s:", "BEQ" {0 0 0};
    %vpi_call 2 270 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.900, 6;
    %vpi_call 2 273 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 274 "$finish" {0 0 0};
    %jmp T_1.901;
T_1.900 ;
    %vpi_call 2 276 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_1.901 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.902, 6;
    %vpi_call 2 280 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 281 "$finish" {0 0 0};
    %jmp T_1.903;
T_1.902 ;
    %vpi_call 2 283 "$display", "\011%m: srcreg2_num == 12" {0 0 0};
T_1.903 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.904, 6;
    %vpi_call 2 287 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 288 "$finish" {0 0 0};
    %jmp T_1.905;
T_1.904 ;
    %vpi_call 2 290 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.905 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 4294967272, 0, 32;
    %jmp/0xz  T_1.906, 6;
    %vpi_call 2 294 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb11111111111111111111111111101000 {0 0 0};
    %vpi_call 2 295 "$finish" {0 0 0};
    %jmp T_1.907;
T_1.906 ;
    %vpi_call 2 297 "$display", "\011%m: imm == -24" {0 0 0};
T_1.907 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 3, 0, 6;
    %jmp/0xz  T_1.908, 6;
    %vpi_call 2 301 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000011 {0 0 0};
    %vpi_call 2 302 "$finish" {0 0 0};
    %jmp T_1.909;
T_1.908 ;
    %vpi_call 2 304 "$display", "\011%m: alucode == `ALU_BEQ" {0 0 0};
T_1.909 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.910, 6;
    %vpi_call 2 308 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 309 "$finish" {0 0 0};
    %jmp T_1.911;
T_1.910 ;
    %vpi_call 2 311 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.911 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.912, 6;
    %vpi_call 2 315 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 316 "$finish" {0 0 0};
    %jmp T_1.913;
T_1.912 ;
    %vpi_call 2 318 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.913 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.914, 6;
    %vpi_call 2 322 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 323 "$finish" {0 0 0};
    %jmp T_1.915;
T_1.914 ;
    %vpi_call 2 325 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.915 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.916, 6;
    %vpi_call 2 329 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 330 "$finish" {0 0 0};
    %jmp T_1.917;
T_1.916 ;
    %vpi_call 2 332 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.917 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.918, 6;
    %vpi_call 2 336 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 337 "$finish" {0 0 0};
    %jmp T_1.919;
T_1.918 ;
    %vpi_call 2 339 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.919 ;
    %vpi_call 2 341 "$display", "%s test ...ok\012", "BEQ" {0 0 0};
    %pushi/vec4 14025827, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 273 "$display", "%s:", "BEQ" {0 0 0};
    %vpi_call 2 274 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.920, 6;
    %vpi_call 2 277 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 278 "$finish" {0 0 0};
    %jmp T_1.921;
T_1.920 ;
    %vpi_call 2 280 "$display", "\011%m: srcreg1_num == 12" {0 0 0};
T_1.921 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.922, 6;
    %vpi_call 2 284 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 285 "$finish" {0 0 0};
    %jmp T_1.923;
T_1.922 ;
    %vpi_call 2 287 "$display", "\011%m: srcreg2_num == 13" {0 0 0};
T_1.923 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.924, 6;
    %vpi_call 2 291 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 292 "$finish" {0 0 0};
    %jmp T_1.925;
T_1.924 ;
    %vpi_call 2 294 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.925 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_1.926, 6;
    %vpi_call 2 298 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 299 "$finish" {0 0 0};
    %jmp T_1.927;
T_1.926 ;
    %vpi_call 2 301 "$display", "\011%m: imm == 8" {0 0 0};
T_1.927 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 3, 0, 6;
    %jmp/0xz  T_1.928, 6;
    %vpi_call 2 305 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000011 {0 0 0};
    %vpi_call 2 306 "$finish" {0 0 0};
    %jmp T_1.929;
T_1.928 ;
    %vpi_call 2 308 "$display", "\011%m: alucode == `ALU_BEQ" {0 0 0};
T_1.929 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.930, 6;
    %vpi_call 2 312 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 313 "$finish" {0 0 0};
    %jmp T_1.931;
T_1.930 ;
    %vpi_call 2 315 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.931 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.932, 6;
    %vpi_call 2 319 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 320 "$finish" {0 0 0};
    %jmp T_1.933;
T_1.932 ;
    %vpi_call 2 322 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.933 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.934, 6;
    %vpi_call 2 326 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 327 "$finish" {0 0 0};
    %jmp T_1.935;
T_1.934 ;
    %vpi_call 2 329 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.935 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.936, 6;
    %vpi_call 2 333 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 334 "$finish" {0 0 0};
    %jmp T_1.937;
T_1.936 ;
    %vpi_call 2 336 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.937 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.938, 6;
    %vpi_call 2 340 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 341 "$finish" {0 0 0};
    %jmp T_1.939;
T_1.938 ;
    %vpi_call 2 343 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.939 ;
    %vpi_call 2 345 "$display", "%s test ...ok\012", "BEQ" {0 0 0};
    %pushi/vec4 4241890531, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 277 "$display", "%s:", "BNE" {0 0 0};
    %vpi_call 2 278 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.940, 6;
    %vpi_call 2 281 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 282 "$finish" {0 0 0};
    %jmp T_1.941;
T_1.940 ;
    %vpi_call 2 284 "$display", "\011%m: srcreg1_num == 12" {0 0 0};
T_1.941 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.942, 6;
    %vpi_call 2 288 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 289 "$finish" {0 0 0};
    %jmp T_1.943;
T_1.942 ;
    %vpi_call 2 291 "$display", "\011%m: srcreg2_num == 13" {0 0 0};
T_1.943 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.944, 6;
    %vpi_call 2 295 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 296 "$finish" {0 0 0};
    %jmp T_1.945;
T_1.944 ;
    %vpi_call 2 298 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.945 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 4294967256, 0, 32;
    %jmp/0xz  T_1.946, 6;
    %vpi_call 2 302 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb11111111111111111111111111011000 {0 0 0};
    %vpi_call 2 303 "$finish" {0 0 0};
    %jmp T_1.947;
T_1.946 ;
    %vpi_call 2 305 "$display", "\011%m: imm == -40" {0 0 0};
T_1.947 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 4, 0, 6;
    %jmp/0xz  T_1.948, 6;
    %vpi_call 2 309 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000100 {0 0 0};
    %vpi_call 2 310 "$finish" {0 0 0};
    %jmp T_1.949;
T_1.948 ;
    %vpi_call 2 312 "$display", "\011%m: alucode == `ALU_BNE" {0 0 0};
T_1.949 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.950, 6;
    %vpi_call 2 316 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 317 "$finish" {0 0 0};
    %jmp T_1.951;
T_1.950 ;
    %vpi_call 2 319 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.951 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.952, 6;
    %vpi_call 2 323 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 324 "$finish" {0 0 0};
    %jmp T_1.953;
T_1.952 ;
    %vpi_call 2 326 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.953 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.954, 6;
    %vpi_call 2 330 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 331 "$finish" {0 0 0};
    %jmp T_1.955;
T_1.954 ;
    %vpi_call 2 333 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.955 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.956, 6;
    %vpi_call 2 337 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 338 "$finish" {0 0 0};
    %jmp T_1.957;
T_1.956 ;
    %vpi_call 2 340 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.957 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.958, 6;
    %vpi_call 2 344 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 345 "$finish" {0 0 0};
    %jmp T_1.959;
T_1.958 ;
    %vpi_call 2 347 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.959 ;
    %vpi_call 2 349 "$display", "%s test ...ok\012", "BNE" {0 0 0};
    %pushi/vec4 12948579, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 281 "$display", "%s:", "BNE" {0 0 0};
    %vpi_call 2 282 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.960, 6;
    %vpi_call 2 285 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 286 "$finish" {0 0 0};
    %jmp T_1.961;
T_1.960 ;
    %vpi_call 2 288 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_1.961 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.962, 6;
    %vpi_call 2 292 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 293 "$finish" {0 0 0};
    %jmp T_1.963;
T_1.962 ;
    %vpi_call 2 295 "$display", "\011%m: srcreg2_num == 12" {0 0 0};
T_1.963 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.964, 6;
    %vpi_call 2 299 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 300 "$finish" {0 0 0};
    %jmp T_1.965;
T_1.964 ;
    %vpi_call 2 302 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.965 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_1.966, 6;
    %vpi_call 2 306 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 307 "$finish" {0 0 0};
    %jmp T_1.967;
T_1.966 ;
    %vpi_call 2 309 "$display", "\011%m: imm == 8" {0 0 0};
T_1.967 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 4, 0, 6;
    %jmp/0xz  T_1.968, 6;
    %vpi_call 2 313 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000100 {0 0 0};
    %vpi_call 2 314 "$finish" {0 0 0};
    %jmp T_1.969;
T_1.968 ;
    %vpi_call 2 316 "$display", "\011%m: alucode == `ALU_BNE" {0 0 0};
T_1.969 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.970, 6;
    %vpi_call 2 320 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 321 "$finish" {0 0 0};
    %jmp T_1.971;
T_1.970 ;
    %vpi_call 2 323 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.971 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.972, 6;
    %vpi_call 2 327 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 328 "$finish" {0 0 0};
    %jmp T_1.973;
T_1.972 ;
    %vpi_call 2 330 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.973 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.974, 6;
    %vpi_call 2 334 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 335 "$finish" {0 0 0};
    %jmp T_1.975;
T_1.974 ;
    %vpi_call 2 337 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.975 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.976, 6;
    %vpi_call 2 341 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 342 "$finish" {0 0 0};
    %jmp T_1.977;
T_1.976 ;
    %vpi_call 2 344 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.977 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.978, 6;
    %vpi_call 2 348 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 349 "$finish" {0 0 0};
    %jmp T_1.979;
T_1.978 ;
    %vpi_call 2 351 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.979 ;
    %vpi_call 2 353 "$display", "%s test ...ok\012", "BNE" {0 0 0};
    %pushi/vec4 4241900771, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 285 "$display", "%s:", "BLT" {0 0 0};
    %vpi_call 2 286 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.980, 6;
    %vpi_call 2 289 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 290 "$finish" {0 0 0};
    %jmp T_1.981;
T_1.980 ;
    %vpi_call 2 292 "$display", "\011%m: srcreg1_num == 12" {0 0 0};
T_1.981 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.982, 6;
    %vpi_call 2 296 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 297 "$finish" {0 0 0};
    %jmp T_1.983;
T_1.982 ;
    %vpi_call 2 299 "$display", "\011%m: srcreg2_num == 13" {0 0 0};
T_1.983 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.984, 6;
    %vpi_call 2 303 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 304 "$finish" {0 0 0};
    %jmp T_1.985;
T_1.984 ;
    %vpi_call 2 306 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.985 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 4294967240, 0, 32;
    %jmp/0xz  T_1.986, 6;
    %vpi_call 2 310 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb11111111111111111111111111001000 {0 0 0};
    %vpi_call 2 311 "$finish" {0 0 0};
    %jmp T_1.987;
T_1.986 ;
    %vpi_call 2 313 "$display", "\011%m: imm == -56" {0 0 0};
T_1.987 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 5, 0, 6;
    %jmp/0xz  T_1.988, 6;
    %vpi_call 2 317 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000101 {0 0 0};
    %vpi_call 2 318 "$finish" {0 0 0};
    %jmp T_1.989;
T_1.988 ;
    %vpi_call 2 320 "$display", "\011%m: alucode == `ALU_BLT" {0 0 0};
T_1.989 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.990, 6;
    %vpi_call 2 324 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 325 "$finish" {0 0 0};
    %jmp T_1.991;
T_1.990 ;
    %vpi_call 2 327 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.991 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.992, 6;
    %vpi_call 2 331 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 332 "$finish" {0 0 0};
    %jmp T_1.993;
T_1.992 ;
    %vpi_call 2 334 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.993 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.994, 6;
    %vpi_call 2 338 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 339 "$finish" {0 0 0};
    %jmp T_1.995;
T_1.994 ;
    %vpi_call 2 341 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.995 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.996, 6;
    %vpi_call 2 345 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 346 "$finish" {0 0 0};
    %jmp T_1.997;
T_1.996 ;
    %vpi_call 2 348 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.997 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.998, 6;
    %vpi_call 2 352 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 353 "$finish" {0 0 0};
    %jmp T_1.999;
T_1.998 ;
    %vpi_call 2 355 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.999 ;
    %vpi_call 2 357 "$display", "%s test ...ok\012", "BLT" {0 0 0};
    %pushi/vec4 4242883299, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 289 "$display", "%s:", "BLT" {0 0 0};
    %vpi_call 2 290 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.1000, 6;
    %vpi_call 2 293 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 294 "$finish" {0 0 0};
    %jmp T_1.1001;
T_1.1000 ;
    %vpi_call 2 296 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.1001 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_1.1002, 6;
    %vpi_call 2 300 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 301 "$finish" {0 0 0};
    %jmp T_1.1003;
T_1.1002 ;
    %vpi_call 2 303 "$display", "\011%m: srcreg2_num == 14" {0 0 0};
T_1.1003 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1004, 6;
    %vpi_call 2 307 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 308 "$finish" {0 0 0};
    %jmp T_1.1005;
T_1.1004 ;
    %vpi_call 2 310 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.1005 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 4294967236, 0, 32;
    %jmp/0xz  T_1.1006, 6;
    %vpi_call 2 314 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb11111111111111111111111111000100 {0 0 0};
    %vpi_call 2 315 "$finish" {0 0 0};
    %jmp T_1.1007;
T_1.1006 ;
    %vpi_call 2 317 "$display", "\011%m: imm == -60" {0 0 0};
T_1.1007 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 5, 0, 6;
    %jmp/0xz  T_1.1008, 6;
    %vpi_call 2 321 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000101 {0 0 0};
    %vpi_call 2 322 "$finish" {0 0 0};
    %jmp T_1.1009;
T_1.1008 ;
    %vpi_call 2 324 "$display", "\011%m: alucode == `ALU_BLT" {0 0 0};
T_1.1009 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1010, 6;
    %vpi_call 2 328 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 329 "$finish" {0 0 0};
    %jmp T_1.1011;
T_1.1010 ;
    %vpi_call 2 331 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.1011 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1012, 6;
    %vpi_call 2 335 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 336 "$finish" {0 0 0};
    %jmp T_1.1013;
T_1.1012 ;
    %vpi_call 2 338 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.1013 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1014, 6;
    %vpi_call 2 342 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 343 "$finish" {0 0 0};
    %jmp T_1.1015;
T_1.1014 ;
    %vpi_call 2 345 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.1015 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1016, 6;
    %vpi_call 2 349 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 350 "$finish" {0 0 0};
    %jmp T_1.1017;
T_1.1016 ;
    %vpi_call 2 352 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.1017 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1018, 6;
    %vpi_call 2 356 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 357 "$finish" {0 0 0};
    %jmp T_1.1019;
T_1.1018 ;
    %vpi_call 2 359 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.1019 ;
    %vpi_call 2 361 "$display", "%s test ...ok\012", "BLT" {0 0 0};
    %pushi/vec4 10962019, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 293 "$display", "%s:", "BLT" {0 0 0};
    %vpi_call 2 294 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_1.1020, 6;
    %vpi_call 2 297 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 298 "$finish" {0 0 0};
    %jmp T_1.1021;
T_1.1020 ;
    %vpi_call 2 300 "$display", "\011%m: srcreg1_num == 14" {0 0 0};
T_1.1021 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.1022, 6;
    %vpi_call 2 304 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 305 "$finish" {0 0 0};
    %jmp T_1.1023;
T_1.1022 ;
    %vpi_call 2 307 "$display", "\011%m: srcreg2_num == 10" {0 0 0};
T_1.1023 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1024, 6;
    %vpi_call 2 311 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 312 "$finish" {0 0 0};
    %jmp T_1.1025;
T_1.1024 ;
    %vpi_call 2 314 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.1025 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_1.1026, 6;
    %vpi_call 2 318 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 319 "$finish" {0 0 0};
    %jmp T_1.1027;
T_1.1026 ;
    %vpi_call 2 321 "$display", "\011%m: imm == 8" {0 0 0};
T_1.1027 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 5, 0, 6;
    %jmp/0xz  T_1.1028, 6;
    %vpi_call 2 325 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000101 {0 0 0};
    %vpi_call 2 326 "$finish" {0 0 0};
    %jmp T_1.1029;
T_1.1028 ;
    %vpi_call 2 328 "$display", "\011%m: alucode == `ALU_BLT" {0 0 0};
T_1.1029 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1030, 6;
    %vpi_call 2 332 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 333 "$finish" {0 0 0};
    %jmp T_1.1031;
T_1.1030 ;
    %vpi_call 2 335 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.1031 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1032, 6;
    %vpi_call 2 339 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 340 "$finish" {0 0 0};
    %jmp T_1.1033;
T_1.1032 ;
    %vpi_call 2 342 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.1033 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1034, 6;
    %vpi_call 2 346 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 347 "$finish" {0 0 0};
    %jmp T_1.1035;
T_1.1034 ;
    %vpi_call 2 349 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.1035 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1036, 6;
    %vpi_call 2 353 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 354 "$finish" {0 0 0};
    %jmp T_1.1037;
T_1.1036 ;
    %vpi_call 2 356 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.1037 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1038, 6;
    %vpi_call 2 360 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 361 "$finish" {0 0 0};
    %jmp T_1.1039;
T_1.1038 ;
    %vpi_call 2 363 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.1039 ;
    %vpi_call 2 365 "$display", "%s test ...ok\012", "BLT" {0 0 0};
    %pushi/vec4 4205271779, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 297 "$display", "%s:", "BGE" {0 0 0};
    %vpi_call 2 298 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_1.1040, 6;
    %vpi_call 2 301 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 302 "$finish" {0 0 0};
    %jmp T_1.1041;
T_1.1040 ;
    %vpi_call 2 304 "$display", "\011%m: srcreg1_num == 14" {0 0 0};
T_1.1041 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.1042, 6;
    %vpi_call 2 308 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 309 "$finish" {0 0 0};
    %jmp T_1.1043;
T_1.1042 ;
    %vpi_call 2 311 "$display", "\011%m: srcreg2_num == 10" {0 0 0};
T_1.1043 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1044, 6;
    %vpi_call 2 315 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 316 "$finish" {0 0 0};
    %jmp T_1.1045;
T_1.1044 ;
    %vpi_call 2 318 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.1045 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 4294967220, 0, 32;
    %jmp/0xz  T_1.1046, 6;
    %vpi_call 2 322 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb11111111111111111111111110110100 {0 0 0};
    %vpi_call 2 323 "$finish" {0 0 0};
    %jmp T_1.1047;
T_1.1046 ;
    %vpi_call 2 325 "$display", "\011%m: imm == -76" {0 0 0};
T_1.1047 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 6, 0, 6;
    %jmp/0xz  T_1.1048, 6;
    %vpi_call 2 329 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000110 {0 0 0};
    %vpi_call 2 330 "$finish" {0 0 0};
    %jmp T_1.1049;
T_1.1048 ;
    %vpi_call 2 332 "$display", "\011%m: alucode == `ALU_BGE" {0 0 0};
T_1.1049 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1050, 6;
    %vpi_call 2 336 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 337 "$finish" {0 0 0};
    %jmp T_1.1051;
T_1.1050 ;
    %vpi_call 2 339 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.1051 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1052, 6;
    %vpi_call 2 343 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 344 "$finish" {0 0 0};
    %jmp T_1.1053;
T_1.1052 ;
    %vpi_call 2 346 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.1053 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1054, 6;
    %vpi_call 2 350 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 351 "$finish" {0 0 0};
    %jmp T_1.1055;
T_1.1054 ;
    %vpi_call 2 353 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.1055 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1056, 6;
    %vpi_call 2 357 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 358 "$finish" {0 0 0};
    %jmp T_1.1057;
T_1.1056 ;
    %vpi_call 2 360 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.1057 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1058, 6;
    %vpi_call 2 364 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 365 "$finish" {0 0 0};
    %jmp T_1.1059;
T_1.1058 ;
    %vpi_call 2 367 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.1059 ;
    %vpi_call 2 369 "$display", "%s test ...ok\012", "BGE" {0 0 0};
    %pushi/vec4 15029347, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 301 "$display", "%s:", "BGE" {0 0 0};
    %vpi_call 2 302 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.1060, 6;
    %vpi_call 2 305 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 306 "$finish" {0 0 0};
    %jmp T_1.1061;
T_1.1060 ;
    %vpi_call 2 308 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.1061 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_1.1062, 6;
    %vpi_call 2 312 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 313 "$finish" {0 0 0};
    %jmp T_1.1063;
T_1.1062 ;
    %vpi_call 2 315 "$display", "\011%m: srcreg2_num == 14" {0 0 0};
T_1.1063 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1064, 6;
    %vpi_call 2 319 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 320 "$finish" {0 0 0};
    %jmp T_1.1065;
T_1.1064 ;
    %vpi_call 2 322 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.1065 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_1.1066, 6;
    %vpi_call 2 326 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 327 "$finish" {0 0 0};
    %jmp T_1.1067;
T_1.1066 ;
    %vpi_call 2 329 "$display", "\011%m: imm == 8" {0 0 0};
T_1.1067 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 6, 0, 6;
    %jmp/0xz  T_1.1068, 6;
    %vpi_call 2 333 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000110 {0 0 0};
    %vpi_call 2 334 "$finish" {0 0 0};
    %jmp T_1.1069;
T_1.1068 ;
    %vpi_call 2 336 "$display", "\011%m: alucode == `ALU_BGE" {0 0 0};
T_1.1069 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1070, 6;
    %vpi_call 2 340 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 341 "$finish" {0 0 0};
    %jmp T_1.1071;
T_1.1070 ;
    %vpi_call 2 343 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.1071 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1072, 6;
    %vpi_call 2 347 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 348 "$finish" {0 0 0};
    %jmp T_1.1073;
T_1.1072 ;
    %vpi_call 2 350 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.1073 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1074, 6;
    %vpi_call 2 354 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 355 "$finish" {0 0 0};
    %jmp T_1.1075;
T_1.1074 ;
    %vpi_call 2 357 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.1075 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1076, 6;
    %vpi_call 2 361 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 362 "$finish" {0 0 0};
    %jmp T_1.1077;
T_1.1076 ;
    %vpi_call 2 364 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.1077 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1078, 6;
    %vpi_call 2 368 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 369 "$finish" {0 0 0};
    %jmp T_1.1079;
T_1.1078 ;
    %vpi_call 2 371 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.1079 ;
    %vpi_call 2 373 "$display", "%s test ...ok\012", "BGE" {0 0 0};
    %pushi/vec4 14046307, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 305 "$display", "%s:", "BGE" {0 0 0};
    %vpi_call 2 306 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.1080, 6;
    %vpi_call 2 309 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 310 "$finish" {0 0 0};
    %jmp T_1.1081;
T_1.1080 ;
    %vpi_call 2 312 "$display", "\011%m: srcreg1_num == 12" {0 0 0};
T_1.1081 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.1082, 6;
    %vpi_call 2 316 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 317 "$finish" {0 0 0};
    %jmp T_1.1083;
T_1.1082 ;
    %vpi_call 2 319 "$display", "\011%m: srcreg2_num == 13" {0 0 0};
T_1.1083 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1084, 6;
    %vpi_call 2 323 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 324 "$finish" {0 0 0};
    %jmp T_1.1085;
T_1.1084 ;
    %vpi_call 2 326 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.1085 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_1.1086, 6;
    %vpi_call 2 330 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 331 "$finish" {0 0 0};
    %jmp T_1.1087;
T_1.1086 ;
    %vpi_call 2 333 "$display", "\011%m: imm == 8" {0 0 0};
T_1.1087 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 6, 0, 6;
    %jmp/0xz  T_1.1088, 6;
    %vpi_call 2 337 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000110 {0 0 0};
    %vpi_call 2 338 "$finish" {0 0 0};
    %jmp T_1.1089;
T_1.1088 ;
    %vpi_call 2 340 "$display", "\011%m: alucode == `ALU_BGE" {0 0 0};
T_1.1089 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1090, 6;
    %vpi_call 2 344 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 345 "$finish" {0 0 0};
    %jmp T_1.1091;
T_1.1090 ;
    %vpi_call 2 347 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.1091 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1092, 6;
    %vpi_call 2 351 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 352 "$finish" {0 0 0};
    %jmp T_1.1093;
T_1.1092 ;
    %vpi_call 2 354 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.1093 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1094, 6;
    %vpi_call 2 358 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 359 "$finish" {0 0 0};
    %jmp T_1.1095;
T_1.1094 ;
    %vpi_call 2 361 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.1095 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1096, 6;
    %vpi_call 2 365 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 366 "$finish" {0 0 0};
    %jmp T_1.1097;
T_1.1096 ;
    %vpi_call 2 368 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.1097 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1098, 6;
    %vpi_call 2 372 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 373 "$finish" {0 0 0};
    %jmp T_1.1099;
T_1.1098 ;
    %vpi_call 2 375 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.1099 ;
    %vpi_call 2 377 "$display", "%s test ...ok\012", "BGE" {0 0 0};
    %pushi/vec4 4174802147, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 309 "$display", "%s:", "BLTU" {0 0 0};
    %vpi_call 2 310 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.1100, 6;
    %vpi_call 2 313 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 314 "$finish" {0 0 0};
    %jmp T_1.1101;
T_1.1100 ;
    %vpi_call 2 316 "$display", "\011%m: srcreg1_num == 12" {0 0 0};
T_1.1101 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.1102, 6;
    %vpi_call 2 320 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 321 "$finish" {0 0 0};
    %jmp T_1.1103;
T_1.1102 ;
    %vpi_call 2 323 "$display", "\011%m: srcreg2_num == 13" {0 0 0};
T_1.1103 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1104, 6;
    %vpi_call 2 327 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 328 "$finish" {0 0 0};
    %jmp T_1.1105;
T_1.1104 ;
    %vpi_call 2 330 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.1105 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 4294967192, 0, 32;
    %jmp/0xz  T_1.1106, 6;
    %vpi_call 2 334 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb11111111111111111111111110011000 {0 0 0};
    %vpi_call 2 335 "$finish" {0 0 0};
    %jmp T_1.1107;
T_1.1106 ;
    %vpi_call 2 337 "$display", "\011%m: imm == -104" {0 0 0};
T_1.1107 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 7, 0, 6;
    %jmp/0xz  T_1.1108, 6;
    %vpi_call 2 341 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000111 {0 0 0};
    %vpi_call 2 342 "$finish" {0 0 0};
    %jmp T_1.1109;
T_1.1108 ;
    %vpi_call 2 344 "$display", "\011%m: alucode == `ALU_BLTU" {0 0 0};
T_1.1109 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1110, 6;
    %vpi_call 2 348 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 349 "$finish" {0 0 0};
    %jmp T_1.1111;
T_1.1110 ;
    %vpi_call 2 351 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.1111 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1112, 6;
    %vpi_call 2 355 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 356 "$finish" {0 0 0};
    %jmp T_1.1113;
T_1.1112 ;
    %vpi_call 2 358 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.1113 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1114, 6;
    %vpi_call 2 362 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 363 "$finish" {0 0 0};
    %jmp T_1.1115;
T_1.1114 ;
    %vpi_call 2 365 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.1115 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1116, 6;
    %vpi_call 2 369 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 370 "$finish" {0 0 0};
    %jmp T_1.1117;
T_1.1116 ;
    %vpi_call 2 372 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.1117 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1118, 6;
    %vpi_call 2 376 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 377 "$finish" {0 0 0};
    %jmp T_1.1119;
T_1.1118 ;
    %vpi_call 2 379 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.1119 ;
    %vpi_call 2 381 "$display", "%s test ...ok\012", "BLTU" {0 0 0};
    %pushi/vec4 4171721443, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 313 "$display", "%s:", "BLTU" {0 0 0};
    %vpi_call 2 314 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_1.1120, 6;
    %vpi_call 2 317 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 318 "$finish" {0 0 0};
    %jmp T_1.1121;
T_1.1120 ;
    %vpi_call 2 320 "$display", "\011%m: srcreg1_num == 14" {0 0 0};
T_1.1121 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.1122, 6;
    %vpi_call 2 324 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 325 "$finish" {0 0 0};
    %jmp T_1.1123;
T_1.1122 ;
    %vpi_call 2 327 "$display", "\011%m: srcreg2_num == 10" {0 0 0};
T_1.1123 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1124, 6;
    %vpi_call 2 331 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 332 "$finish" {0 0 0};
    %jmp T_1.1125;
T_1.1124 ;
    %vpi_call 2 334 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.1125 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 4294967188, 0, 32;
    %jmp/0xz  T_1.1126, 6;
    %vpi_call 2 338 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb11111111111111111111111110010100 {0 0 0};
    %vpi_call 2 339 "$finish" {0 0 0};
    %jmp T_1.1127;
T_1.1126 ;
    %vpi_call 2 341 "$display", "\011%m: imm == -108" {0 0 0};
T_1.1127 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 7, 0, 6;
    %jmp/0xz  T_1.1128, 6;
    %vpi_call 2 345 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000111 {0 0 0};
    %vpi_call 2 346 "$finish" {0 0 0};
    %jmp T_1.1129;
T_1.1128 ;
    %vpi_call 2 348 "$display", "\011%m: alucode == `ALU_BLTU" {0 0 0};
T_1.1129 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1130, 6;
    %vpi_call 2 352 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 353 "$finish" {0 0 0};
    %jmp T_1.1131;
T_1.1130 ;
    %vpi_call 2 355 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.1131 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1132, 6;
    %vpi_call 2 359 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 360 "$finish" {0 0 0};
    %jmp T_1.1133;
T_1.1132 ;
    %vpi_call 2 362 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.1133 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1134, 6;
    %vpi_call 2 366 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 367 "$finish" {0 0 0};
    %jmp T_1.1135;
T_1.1134 ;
    %vpi_call 2 369 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.1135 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1136, 6;
    %vpi_call 2 373 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 374 "$finish" {0 0 0};
    %jmp T_1.1137;
T_1.1136 ;
    %vpi_call 2 376 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.1137 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1138, 6;
    %vpi_call 2 380 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 381 "$finish" {0 0 0};
    %jmp T_1.1139;
T_1.1138 ;
    %vpi_call 2 383 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.1139 ;
    %vpi_call 2 385 "$display", "%s test ...ok\012", "BLTU" {0 0 0};
    %pushi/vec4 15033443, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 317 "$display", "%s:", "BLTU" {0 0 0};
    %vpi_call 2 318 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.1140, 6;
    %vpi_call 2 321 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 322 "$finish" {0 0 0};
    %jmp T_1.1141;
T_1.1140 ;
    %vpi_call 2 324 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.1141 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_1.1142, 6;
    %vpi_call 2 328 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 329 "$finish" {0 0 0};
    %jmp T_1.1143;
T_1.1142 ;
    %vpi_call 2 331 "$display", "\011%m: srcreg2_num == 14" {0 0 0};
T_1.1143 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1144, 6;
    %vpi_call 2 335 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 336 "$finish" {0 0 0};
    %jmp T_1.1145;
T_1.1144 ;
    %vpi_call 2 338 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.1145 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_1.1146, 6;
    %vpi_call 2 342 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 343 "$finish" {0 0 0};
    %jmp T_1.1147;
T_1.1146 ;
    %vpi_call 2 345 "$display", "\011%m: imm == 8" {0 0 0};
T_1.1147 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 7, 0, 6;
    %jmp/0xz  T_1.1148, 6;
    %vpi_call 2 349 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000111 {0 0 0};
    %vpi_call 2 350 "$finish" {0 0 0};
    %jmp T_1.1149;
T_1.1148 ;
    %vpi_call 2 352 "$display", "\011%m: alucode == `ALU_BLTU" {0 0 0};
T_1.1149 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1150, 6;
    %vpi_call 2 356 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 357 "$finish" {0 0 0};
    %jmp T_1.1151;
T_1.1150 ;
    %vpi_call 2 359 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.1151 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1152, 6;
    %vpi_call 2 363 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 364 "$finish" {0 0 0};
    %jmp T_1.1153;
T_1.1152 ;
    %vpi_call 2 366 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.1153 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1154, 6;
    %vpi_call 2 370 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 371 "$finish" {0 0 0};
    %jmp T_1.1155;
T_1.1154 ;
    %vpi_call 2 373 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.1155 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1156, 6;
    %vpi_call 2 377 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 378 "$finish" {0 0 0};
    %jmp T_1.1157;
T_1.1156 ;
    %vpi_call 2 380 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.1157 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1158, 6;
    %vpi_call 2 384 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 385 "$finish" {0 0 0};
    %jmp T_1.1159;
T_1.1158 ;
    %vpi_call 2 387 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.1159 ;
    %vpi_call 2 389 "$display", "%s test ...ok\012", "BLTU" {0 0 0};
    %pushi/vec4 4175786723, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 321 "$display", "%s:", "BGEU" {0 0 0};
    %vpi_call 2 322 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.1160, 6;
    %vpi_call 2 325 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 326 "$finish" {0 0 0};
    %jmp T_1.1161;
T_1.1160 ;
    %vpi_call 2 328 "$display", "\011%m: srcreg1_num == 10" {0 0 0};
T_1.1161 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_1.1162, 6;
    %vpi_call 2 332 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 333 "$finish" {0 0 0};
    %jmp T_1.1163;
T_1.1162 ;
    %vpi_call 2 335 "$display", "\011%m: srcreg2_num == 14" {0 0 0};
T_1.1163 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1164, 6;
    %vpi_call 2 339 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 340 "$finish" {0 0 0};
    %jmp T_1.1165;
T_1.1164 ;
    %vpi_call 2 342 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.1165 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 4294967172, 0, 32;
    %jmp/0xz  T_1.1166, 6;
    %vpi_call 2 346 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb11111111111111111111111110000100 {0 0 0};
    %vpi_call 2 347 "$finish" {0 0 0};
    %jmp T_1.1167;
T_1.1166 ;
    %vpi_call 2 349 "$display", "\011%m: imm == -124" {0 0 0};
T_1.1167 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 8, 0, 6;
    %jmp/0xz  T_1.1168, 6;
    %vpi_call 2 353 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b001000 {0 0 0};
    %vpi_call 2 354 "$finish" {0 0 0};
    %jmp T_1.1169;
T_1.1168 ;
    %vpi_call 2 356 "$display", "\011%m: alucode == `ALU_BGEU" {0 0 0};
T_1.1169 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1170, 6;
    %vpi_call 2 360 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 361 "$finish" {0 0 0};
    %jmp T_1.1171;
T_1.1170 ;
    %vpi_call 2 363 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.1171 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1172, 6;
    %vpi_call 2 367 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 368 "$finish" {0 0 0};
    %jmp T_1.1173;
T_1.1172 ;
    %vpi_call 2 370 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.1173 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1174, 6;
    %vpi_call 2 374 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 375 "$finish" {0 0 0};
    %jmp T_1.1175;
T_1.1174 ;
    %vpi_call 2 377 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.1175 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1176, 6;
    %vpi_call 2 381 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 382 "$finish" {0 0 0};
    %jmp T_1.1177;
T_1.1176 ;
    %vpi_call 2 384 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.1177 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1178, 6;
    %vpi_call 2 388 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 389 "$finish" {0 0 0};
    %jmp T_1.1179;
T_1.1178 ;
    %vpi_call 2 391 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.1179 ;
    %vpi_call 2 393 "$display", "%s test ...ok\012", "BGEU" {0 0 0};
    %pushi/vec4 10974307, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 325 "$display", "%s:", "BGEU" {0 0 0};
    %vpi_call 2 326 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_1.1180, 6;
    %vpi_call 2 329 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001110 {0 0 0};
    %vpi_call 2 330 "$finish" {0 0 0};
    %jmp T_1.1181;
T_1.1180 ;
    %vpi_call 2 332 "$display", "\011%m: srcreg1_num == 14" {0 0 0};
T_1.1181 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_1.1182, 6;
    %vpi_call 2 336 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call 2 337 "$finish" {0 0 0};
    %jmp T_1.1183;
T_1.1182 ;
    %vpi_call 2 339 "$display", "\011%m: srcreg2_num == 10" {0 0 0};
T_1.1183 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1184, 6;
    %vpi_call 2 343 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 344 "$finish" {0 0 0};
    %jmp T_1.1185;
T_1.1184 ;
    %vpi_call 2 346 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.1185 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_1.1186, 6;
    %vpi_call 2 350 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 351 "$finish" {0 0 0};
    %jmp T_1.1187;
T_1.1186 ;
    %vpi_call 2 353 "$display", "\011%m: imm == 8" {0 0 0};
T_1.1187 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 8, 0, 6;
    %jmp/0xz  T_1.1188, 6;
    %vpi_call 2 357 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b001000 {0 0 0};
    %vpi_call 2 358 "$finish" {0 0 0};
    %jmp T_1.1189;
T_1.1188 ;
    %vpi_call 2 360 "$display", "\011%m: alucode == `ALU_BGEU" {0 0 0};
T_1.1189 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1190, 6;
    %vpi_call 2 364 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 365 "$finish" {0 0 0};
    %jmp T_1.1191;
T_1.1190 ;
    %vpi_call 2 367 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.1191 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1192, 6;
    %vpi_call 2 371 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 372 "$finish" {0 0 0};
    %jmp T_1.1193;
T_1.1192 ;
    %vpi_call 2 374 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.1193 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1194, 6;
    %vpi_call 2 378 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 379 "$finish" {0 0 0};
    %jmp T_1.1195;
T_1.1194 ;
    %vpi_call 2 381 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.1195 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1196, 6;
    %vpi_call 2 385 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 386 "$finish" {0 0 0};
    %jmp T_1.1197;
T_1.1196 ;
    %vpi_call 2 388 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.1197 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1198, 6;
    %vpi_call 2 392 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 393 "$finish" {0 0 0};
    %jmp T_1.1199;
T_1.1198 ;
    %vpi_call 2 395 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.1199 ;
    %vpi_call 2 397 "$display", "%s test ...ok\012", "BGEU" {0 0 0};
    %pushi/vec4 14054499, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 329 "$display", "%s:", "BGEU" {0 0 0};
    %vpi_call 2 330 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.1200, 6;
    %vpi_call 2 333 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 334 "$finish" {0 0 0};
    %jmp T_1.1201;
T_1.1200 ;
    %vpi_call 2 336 "$display", "\011%m: srcreg1_num == 12" {0 0 0};
T_1.1201 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_1.1202, 6;
    %vpi_call 2 340 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000001101 {0 0 0};
    %vpi_call 2 341 "$finish" {0 0 0};
    %jmp T_1.1203;
T_1.1202 ;
    %vpi_call 2 343 "$display", "\011%m: srcreg2_num == 13" {0 0 0};
T_1.1203 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1204, 6;
    %vpi_call 2 347 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 348 "$finish" {0 0 0};
    %jmp T_1.1205;
T_1.1204 ;
    %vpi_call 2 350 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.1205 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_1.1206, 6;
    %vpi_call 2 354 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 355 "$finish" {0 0 0};
    %jmp T_1.1207;
T_1.1206 ;
    %vpi_call 2 357 "$display", "\011%m: imm == 8" {0 0 0};
T_1.1207 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 8, 0, 6;
    %jmp/0xz  T_1.1208, 6;
    %vpi_call 2 361 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b001000 {0 0 0};
    %vpi_call 2 362 "$finish" {0 0 0};
    %jmp T_1.1209;
T_1.1208 ;
    %vpi_call 2 364 "$display", "\011%m: alucode == `ALU_BGEU" {0 0 0};
T_1.1209 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1210, 6;
    %vpi_call 2 368 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 369 "$finish" {0 0 0};
    %jmp T_1.1211;
T_1.1210 ;
    %vpi_call 2 371 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.1211 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1212, 6;
    %vpi_call 2 375 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b01 {0 0 0};
    %vpi_call 2 376 "$finish" {0 0 0};
    %jmp T_1.1213;
T_1.1212 ;
    %vpi_call 2 378 "$display", "\011%m: aluop2_type == `OP_TYPE_REG" {0 0 0};
T_1.1213 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1214, 6;
    %vpi_call 2 382 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 383 "$finish" {0 0 0};
    %jmp T_1.1215;
T_1.1214 ;
    %vpi_call 2 385 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.1215 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1216, 6;
    %vpi_call 2 389 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 390 "$finish" {0 0 0};
    %jmp T_1.1217;
T_1.1216 ;
    %vpi_call 2 392 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.1217 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1218, 6;
    %vpi_call 2 396 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 397 "$finish" {0 0 0};
    %jmp T_1.1219;
T_1.1218 ;
    %vpi_call 2 399 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.1219 ;
    %vpi_call 2 401 "$display", "%s test ...ok\012", "BGEU" {0 0 0};
    %pushi/vec4 8388847, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 333 "$display", "%s:", "JAL" {0 0 0};
    %vpi_call 2 334 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1220, 6;
    %vpi_call 2 337 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 338 "$finish" {0 0 0};
    %jmp T_1.1221;
T_1.1220 ;
    %vpi_call 2 340 "$display", "\011%m: srcreg1_num == 0" {0 0 0};
T_1.1221 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1222, 6;
    %vpi_call 2 344 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 345 "$finish" {0 0 0};
    %jmp T_1.1223;
T_1.1222 ;
    %vpi_call 2 347 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.1223 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.1224, 6;
    %vpi_call 2 351 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 352 "$finish" {0 0 0};
    %jmp T_1.1225;
T_1.1224 ;
    %vpi_call 2 354 "$display", "\011%m: dstreg_num == 1" {0 0 0};
T_1.1225 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_1.1226, 6;
    %vpi_call 2 358 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 359 "$finish" {0 0 0};
    %jmp T_1.1227;
T_1.1226 ;
    %vpi_call 2 361 "$display", "\011%m: imm == 8" {0 0 0};
T_1.1227 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 1, 0, 6;
    %jmp/0xz  T_1.1228, 6;
    %vpi_call 2 365 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000001 {0 0 0};
    %vpi_call 2 366 "$finish" {0 0 0};
    %jmp T_1.1229;
T_1.1228 ;
    %vpi_call 2 368 "$display", "\011%m: alucode == `ALU_JAL" {0 0 0};
T_1.1229 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_1.1230, 6;
    %vpi_call 2 372 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b00 {0 0 0};
    %vpi_call 2 373 "$finish" {0 0 0};
    %jmp T_1.1231;
T_1.1230 ;
    %vpi_call 2 375 "$display", "\011%m: aluop1_type == `OP_TYPE_NONE" {0 0 0};
T_1.1231 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_1.1232, 6;
    %vpi_call 2 379 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b11 {0 0 0};
    %vpi_call 2 380 "$finish" {0 0 0};
    %jmp T_1.1233;
T_1.1232 ;
    %vpi_call 2 382 "$display", "\011%m: aluop2_type == `OP_TYPE_PC" {0 0 0};
T_1.1233 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.1234, 6;
    %vpi_call 2 386 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 387 "$finish" {0 0 0};
    %jmp T_1.1235;
T_1.1234 ;
    %vpi_call 2 389 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.1235 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1236, 6;
    %vpi_call 2 393 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 394 "$finish" {0 0 0};
    %jmp T_1.1237;
T_1.1236 ;
    %vpi_call 2 396 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.1237 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1238, 6;
    %vpi_call 2 400 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 401 "$finish" {0 0 0};
    %jmp T_1.1239;
T_1.1238 ;
    %vpi_call 2 403 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.1239 ;
    %vpi_call 2 405 "$display", "%s test ...ok\012", "JAL" {0 0 0};
    %pushi/vec4 12583023, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 337 "$display", "%s:", "JAL" {0 0 0};
    %vpi_call 2 338 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1240, 6;
    %vpi_call 2 341 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 342 "$finish" {0 0 0};
    %jmp T_1.1241;
T_1.1240 ;
    %vpi_call 2 344 "$display", "\011%m: srcreg1_num == 0" {0 0 0};
T_1.1241 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1242, 6;
    %vpi_call 2 348 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 349 "$finish" {0 0 0};
    %jmp T_1.1243;
T_1.1242 ;
    %vpi_call 2 351 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.1243 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1244, 6;
    %vpi_call 2 355 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 356 "$finish" {0 0 0};
    %jmp T_1.1245;
T_1.1244 ;
    %vpi_call 2 358 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.1245 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.1246, 6;
    %vpi_call 2 362 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 363 "$finish" {0 0 0};
    %jmp T_1.1247;
T_1.1246 ;
    %vpi_call 2 365 "$display", "\011%m: imm == 12" {0 0 0};
T_1.1247 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 1, 0, 6;
    %jmp/0xz  T_1.1248, 6;
    %vpi_call 2 369 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000001 {0 0 0};
    %vpi_call 2 370 "$finish" {0 0 0};
    %jmp T_1.1249;
T_1.1248 ;
    %vpi_call 2 372 "$display", "\011%m: alucode == `ALU_JAL" {0 0 0};
T_1.1249 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_1.1250, 6;
    %vpi_call 2 376 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b00 {0 0 0};
    %vpi_call 2 377 "$finish" {0 0 0};
    %jmp T_1.1251;
T_1.1250 ;
    %vpi_call 2 379 "$display", "\011%m: aluop1_type == `OP_TYPE_NONE" {0 0 0};
T_1.1251 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_1.1252, 6;
    %vpi_call 2 383 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b11 {0 0 0};
    %vpi_call 2 384 "$finish" {0 0 0};
    %jmp T_1.1253;
T_1.1252 ;
    %vpi_call 2 386 "$display", "\011%m: aluop2_type == `OP_TYPE_PC" {0 0 0};
T_1.1253 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1254, 6;
    %vpi_call 2 390 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 391 "$finish" {0 0 0};
    %jmp T_1.1255;
T_1.1254 ;
    %vpi_call 2 393 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.1255 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1256, 6;
    %vpi_call 2 397 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 398 "$finish" {0 0 0};
    %jmp T_1.1257;
T_1.1256 ;
    %vpi_call 2 400 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.1257 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1258, 6;
    %vpi_call 2 404 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 405 "$finish" {0 0 0};
    %jmp T_1.1259;
T_1.1258 ;
    %vpi_call 2 407 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.1259 ;
    %vpi_call 2 409 "$display", "%s test ...ok\012", "JAL" {0 0 0};
    %pushi/vec4 8390127, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 341 "$display", "%s:", "JAL" {0 0 0};
    %vpi_call 2 342 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1260, 6;
    %vpi_call 2 345 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 346 "$finish" {0 0 0};
    %jmp T_1.1261;
T_1.1260 ;
    %vpi_call 2 348 "$display", "\011%m: srcreg1_num == 0" {0 0 0};
T_1.1261 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1262, 6;
    %vpi_call 2 352 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 353 "$finish" {0 0 0};
    %jmp T_1.1263;
T_1.1262 ;
    %vpi_call 2 355 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.1263 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.1264, 6;
    %vpi_call 2 359 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 360 "$finish" {0 0 0};
    %jmp T_1.1265;
T_1.1264 ;
    %vpi_call 2 362 "$display", "\011%m: dstreg_num == 11" {0 0 0};
T_1.1265 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_1.1266, 6;
    %vpi_call 2 366 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 367 "$finish" {0 0 0};
    %jmp T_1.1267;
T_1.1266 ;
    %vpi_call 2 369 "$display", "\011%m: imm == 8" {0 0 0};
T_1.1267 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 1, 0, 6;
    %jmp/0xz  T_1.1268, 6;
    %vpi_call 2 373 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000001 {0 0 0};
    %vpi_call 2 374 "$finish" {0 0 0};
    %jmp T_1.1269;
T_1.1268 ;
    %vpi_call 2 376 "$display", "\011%m: alucode == `ALU_JAL" {0 0 0};
T_1.1269 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_1.1270, 6;
    %vpi_call 2 380 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b00 {0 0 0};
    %vpi_call 2 381 "$finish" {0 0 0};
    %jmp T_1.1271;
T_1.1270 ;
    %vpi_call 2 383 "$display", "\011%m: aluop1_type == `OP_TYPE_NONE" {0 0 0};
T_1.1271 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_1.1272, 6;
    %vpi_call 2 387 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b11 {0 0 0};
    %vpi_call 2 388 "$finish" {0 0 0};
    %jmp T_1.1273;
T_1.1272 ;
    %vpi_call 2 390 "$display", "\011%m: aluop2_type == `OP_TYPE_PC" {0 0 0};
T_1.1273 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.1274, 6;
    %vpi_call 2 394 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 395 "$finish" {0 0 0};
    %jmp T_1.1275;
T_1.1274 ;
    %vpi_call 2 397 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.1275 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1276, 6;
    %vpi_call 2 401 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 402 "$finish" {0 0 0};
    %jmp T_1.1277;
T_1.1276 ;
    %vpi_call 2 404 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.1277 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1278, 6;
    %vpi_call 2 408 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 409 "$finish" {0 0 0};
    %jmp T_1.1279;
T_1.1278 ;
    %vpi_call 2 411 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.1279 ;
    %vpi_call 2 413 "$display", "%s test ...ok\012", "JAL" {0 0 0};
    %pushi/vec4 8749287, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 345 "$display", "%s:", "JALR" {0 0 0};
    %vpi_call 2 346 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_1.1280, 6;
    %vpi_call 2 349 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000001011 {0 0 0};
    %vpi_call 2 350 "$finish" {0 0 0};
    %jmp T_1.1281;
T_1.1280 ;
    %vpi_call 2 352 "$display", "\011%m: srcreg1_num == 11" {0 0 0};
T_1.1281 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1282, 6;
    %vpi_call 2 356 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 357 "$finish" {0 0 0};
    %jmp T_1.1283;
T_1.1282 ;
    %vpi_call 2 359 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.1283 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.1284, 6;
    %vpi_call 2 363 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 364 "$finish" {0 0 0};
    %jmp T_1.1285;
T_1.1284 ;
    %vpi_call 2 366 "$display", "\011%m: dstreg_num == 1" {0 0 0};
T_1.1285 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_1.1286, 6;
    %vpi_call 2 370 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call 2 371 "$finish" {0 0 0};
    %jmp T_1.1287;
T_1.1286 ;
    %vpi_call 2 373 "$display", "\011%m: imm == 8" {0 0 0};
T_1.1287 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 2, 0, 6;
    %jmp/0xz  T_1.1288, 6;
    %vpi_call 2 377 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000010 {0 0 0};
    %vpi_call 2 378 "$finish" {0 0 0};
    %jmp T_1.1289;
T_1.1288 ;
    %vpi_call 2 380 "$display", "\011%m: alucode == `ALU_JALR" {0 0 0};
T_1.1289 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1290, 6;
    %vpi_call 2 384 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 385 "$finish" {0 0 0};
    %jmp T_1.1291;
T_1.1290 ;
    %vpi_call 2 387 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.1291 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_1.1292, 6;
    %vpi_call 2 391 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b11 {0 0 0};
    %vpi_call 2 392 "$finish" {0 0 0};
    %jmp T_1.1293;
T_1.1292 ;
    %vpi_call 2 394 "$display", "\011%m: aluop2_type == `OP_TYPE_PC" {0 0 0};
T_1.1293 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.1294, 6;
    %vpi_call 2 398 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b1 {0 0 0};
    %vpi_call 2 399 "$finish" {0 0 0};
    %jmp T_1.1295;
T_1.1294 ;
    %vpi_call 2 401 "$display", "\011%m: reg_we == `ENABLE" {0 0 0};
T_1.1295 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1296, 6;
    %vpi_call 2 405 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 406 "$finish" {0 0 0};
    %jmp T_1.1297;
T_1.1296 ;
    %vpi_call 2 408 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.1297 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1298, 6;
    %vpi_call 2 412 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 413 "$finish" {0 0 0};
    %jmp T_1.1299;
T_1.1298 ;
    %vpi_call 2 415 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.1299 ;
    %vpi_call 2 417 "$display", "%s test ...ok\012", "JALR" {0 0 0};
    %pushi/vec4 12615783, 0, 32;
    %store/vec4 v0x7fd5687f38a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 349 "$display", "%s:", "JALR" {0 0 0};
    %vpi_call 2 350 "$display", "\011codeword: %b", v0x7fd5687f38a0_0 {0 0 0};
    %load/vec4 v0x7fd5687f3c50_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.1300, 6;
    %vpi_call 2 353 "$display", "ASSERTION FAILED in %s : srcreg1_num is '%d' but expected '%d'", "srcreg1_num", v0x7fd5687f3c50_0, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 354 "$finish" {0 0 0};
    %jmp T_1.1301;
T_1.1300 ;
    %vpi_call 2 356 "$display", "\011%m: srcreg1_num == 1" {0 0 0};
T_1.1301 ;
    %load/vec4 v0x7fd5687f3d00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1302, 6;
    %vpi_call 2 360 "$display", "ASSERTION FAILED in %s : srcreg2_num is '%d' but expected '%d'", "srcreg2_num", v0x7fd5687f3d00_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 361 "$finish" {0 0 0};
    %jmp T_1.1303;
T_1.1302 ;
    %vpi_call 2 363 "$display", "\011%m: srcreg2_num == 0" {0 0 0};
T_1.1303 ;
    %load/vec4 v0x7fd5687f3740_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.1304, 6;
    %vpi_call 2 367 "$display", "ASSERTION FAILED in %s : dstreg_num is '%d' but expected '%d'", "dstreg_num", v0x7fd5687f3740_0, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 368 "$finish" {0 0 0};
    %jmp T_1.1305;
T_1.1304 ;
    %vpi_call 2 370 "$display", "\011%m: dstreg_num == 0" {0 0 0};
T_1.1305 ;
    %load/vec4 v0x7fd5687f3810_0;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_1.1306, 6;
    %vpi_call 2 374 "$display", "ASSERTION FAILED in %s : imm is '%d' but expected '%d'", "imm", v0x7fd5687f3810_0, 32'sb00000000000000000000000000001100 {0 0 0};
    %vpi_call 2 375 "$finish" {0 0 0};
    %jmp T_1.1307;
T_1.1306 ;
    %vpi_call 2 377 "$display", "\011%m: imm == 12" {0 0 0};
T_1.1307 ;
    %load/vec4 v0x7fd5687f3500_0;
    %cmpi/ne 2, 0, 6;
    %jmp/0xz  T_1.1308, 6;
    %vpi_call 2 381 "$display", "ASSERTION FAILED in %s : alucode is '%d' but expected '%d'", "alucode", v0x7fd5687f3500_0, 6'b000010 {0 0 0};
    %vpi_call 2 382 "$finish" {0 0 0};
    %jmp T_1.1309;
T_1.1308 ;
    %vpi_call 2 384 "$display", "\011%m: alucode == `ALU_JALR" {0 0 0};
T_1.1309 ;
    %load/vec4 v0x7fd5687f3590_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_1.1310, 6;
    %vpi_call 2 388 "$display", "ASSERTION FAILED in %s : aluop1_type is '%d' but expected '%d'", "aluop1_type", v0x7fd5687f3590_0, 2'b01 {0 0 0};
    %vpi_call 2 389 "$finish" {0 0 0};
    %jmp T_1.1311;
T_1.1310 ;
    %vpi_call 2 391 "$display", "\011%m: aluop1_type == `OP_TYPE_REG" {0 0 0};
T_1.1311 ;
    %load/vec4 v0x7fd5687f3620_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_1.1312, 6;
    %vpi_call 2 395 "$display", "ASSERTION FAILED in %s : aluop2_type is '%d' but expected '%d'", "aluop2_type", v0x7fd5687f3620_0, 2'b11 {0 0 0};
    %vpi_call 2 396 "$finish" {0 0 0};
    %jmp T_1.1313;
T_1.1312 ;
    %vpi_call 2 398 "$display", "\011%m: aluop2_type == `OP_TYPE_PC" {0 0 0};
T_1.1313 ;
    %load/vec4 v0x7fd5687f3bc0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1314, 6;
    %vpi_call 2 402 "$display", "ASSERTION FAILED in %s : reg_we is '%d' but expected '%d'", "reg_we", v0x7fd5687f3bc0_0, 1'b0 {0 0 0};
    %vpi_call 2 403 "$finish" {0 0 0};
    %jmp T_1.1315;
T_1.1314 ;
    %vpi_call 2 405 "$display", "\011%m: reg_we == `DISABLE" {0 0 0};
T_1.1315 ;
    %load/vec4 v0x7fd5687f3a00_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1316, 6;
    %vpi_call 2 409 "$display", "ASSERTION FAILED in %s : is_load is '%d' but expected '%d'", "is_load", v0x7fd5687f3a00_0, 1'b0 {0 0 0};
    %vpi_call 2 410 "$finish" {0 0 0};
    %jmp T_1.1317;
T_1.1316 ;
    %vpi_call 2 412 "$display", "\011%m: is_load == `DISABLE" {0 0 0};
T_1.1317 ;
    %load/vec4 v0x7fd5687f3b30_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.1318, 6;
    %vpi_call 2 416 "$display", "ASSERTION FAILED in %s : is_store is '%d' but expected '%d'", "is_store", v0x7fd5687f3b30_0, 1'b0 {0 0 0};
    %vpi_call 2 417 "$finish" {0 0 0};
    %jmp T_1.1319;
T_1.1318 ;
    %vpi_call 2 419 "$display", "\011%m: is_store == `DISABLE" {0 0 0};
T_1.1319 ;
    %vpi_call 2 421 "$display", "%s test ...ok\012", "JALR" {0 0 0};
    %vpi_call 2 350 "$display", "all decoder-tests passed!" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "decoder_tb.v";
    "./decoder.v";
