<html><head><meta charset="utf-8"><title>chip-design</title>
<style>.cards { display:block; }
.card {
  border: 1px solid #e2e2e2;
  border-radius: 12px;
  padding: 12px 14px;
  margin: 10px 0;
  box-shadow: 0 1px 2px rgba(0,0,0,0.04);
}
.card-title {
  margin: 0 0 6px 0;
  font-weight: 600;
  font-size: 1.05rem;
  line-height: 1.3;
}
.card-title a { text-decoration: none; }
.card-image { margin: 6px 0 8px 0; }
.card-image img { display:block; max-width:100%; height:auto; border-radius: 8px; }
.card-excerpt {
  margin: 0;
  font-size: .9rem;
  color: #444;
}
.nav {
  margin: 0 0 12px 0;
  font-size: .9rem;
}
.nav a { text-decoration: none; }
</style></head><body>
<div class="nav">⟵ <a href="index.html">Up</a> &nbsp;|&nbsp; <a href="index.html">Index</a></div>
<h1>chip-design</h1>
<div class="cards">
  <div class="card">
    <div class="card-title"><a href="https://www.righto.com/2025/08/static-latchup-metastability-386.html">Here be dragons: Preventing static damage, latchup, and metastability in the 386</a></div>
    <div class="card-image"><a href="https://www.righto.com/2025/08/static-latchup-metastability-386.html"><img src="https://lh3.googleusercontent.com/blogger_img_proxy/AEn0k_t87elRv20ogkeaopukAz8_amKep86upthdY-7ef2OJPEAZsa_lllvk1tRQzMowi679NeIgx-7SlSYfeP2MOe63M6tIy8ij5qJ2KYjvlqTyrhZ-Xf_u-psAQhJpRPubZabHbtE=w1200-h630-p-k-no-nu" alt=""></a></div>
    <p class="card-excerpt">I've been reverse-engineering the Intel 386 processor (from 1985), and I've come across some interesting circuits for the chip's input/outpu...</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://www.righto.com/2025/08/reverse-engineering-analog-TDA7000.html?m=1">How to reverse engineer an analog chip: the TDA7000 FM radio receiver</a></div>
    <div class="card-image"><a href="http://www.righto.com/2025/08/reverse-engineering-analog-TDA7000.html?m=1"><img src="https://lh3.googleusercontent.com/blogger_img_proxy/AEn0k_uSXVaQFYYpvibdkXrNKg3EWypbpm90DdGNh1wyOVa78h_e-RCtuCZivKK-6EzmA4yxakqGEzKpWt0L1NPT4fOpJ2B5tqw4WL3x_cneQ0l-TKfzQ7ENI3M-G4-6a9rwBZ0=w1200-h630-p-k-no-nu" alt=""></a></div>
    <p class="card-excerpt">Have you ever wanted to reverse engineer an analog chip from a die photo? Wanted to understand what's inside the "black box" of an integrate...</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/rethinking-scan-chains-in-semiconductor-test/">Rethinking Scan Chains In Semiconductor Test</a></div>
    <div class="card-image"><a href="https://semiengineering.com/rethinking-scan-chains-in-semiconductor-test/"><img src="https://i0.wp.com/semiengineering.com/wp-content/uploads/Screenshot-2025-07-01-at-6.22.55%E2%80%AFPM-1.png?fit=1540%2C1231&ssl=1" alt=""></a></div>
    <p class="card-excerpt">Finding defects now requires multiple data types, and a much more thorough search.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://spectrum.ieee.org/thermodynamic-computing-normal-computing">Prototype Computer Uses Noise to Its Advantage</a></div>
    <div class="card-image"><a href="https://spectrum.ieee.org/thermodynamic-computing-normal-computing"><img src="https://assets.rbl.ms/60263459/origin.jpg" alt=""></a></div>
    <p class="card-excerpt">Thermodynamic computing isn't just a rebrand of probabilistic computing</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiwiki.com/eda/355779-metal-fill-extraction-breaking-the-speed-accuracy-tradeoff/">Metal fill extraction: Breaking the speed-accuracy tradeoff</a></div>
    <div class="card-image"><a href="https://semiwiki.com/eda/355779-metal-fill-extraction-breaking-the-speed-accuracy-tradeoff/"><img src="https://semiwiki.com/wp-content/uploads/2025/05/fig1-metal-fill.jpg" alt=""></a></div>
    <p class="card-excerpt">An adaptive metal fill extraction technique dynamically adjusts the level of detail based on the design context, such as the density of...</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/die-to-die-interconnect-standards-in-flux/">Die-to-die Interconnect Standards In Flux</a></div>
    <div class="card-image"><a href="https://semiengineering.com/die-to-die-interconnect-standards-in-flux/"><img src="https://i0.wp.com/semiengineering.com/wp-content/uploads/LPHP-May-2025-Bryon-UCle.png?fit=1458%2C1312&ssl=1" alt=""></a></div>
    <p class="card-excerpt">Many features of UCIe 2.0 seen as “heavy” are optional, causing confusion.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://products.easyperf.net/perf-book-2">Performance Analysis and Tuning on Modern CPUs</a></div>
    <div class="card-image"><a href="https://products.easyperf.net/perf-book-2"><img src="https://mcusercontent.com/a8d7caa7874c7a96f1301bc15/images/58d599d7-30dc-5a27-7c0f-ea9fbd98a622.png" alt=""></a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://www.righto.com/2025/03/pentium-microcde-rom-circuitry.html?m=1">Notes on the Pentium's microcode circuitry</a></div>
    <div class="card-image"><a href="http://www.righto.com/2025/03/pentium-microcde-rom-circuitry.html?m=1"><img src="https://lh3.googleusercontent.com/blogger_img_proxy/AEn0k_uLu_ers44BB7LDfTyOP1Bssj491qpngd0aBSUccN1ckEFHeOgyLMktRcmFc_0BmkB76mULyeA4NZJPvpna9bS1F2ZTllFIqGeZ3jzEzjs46DaOYwhShaSX2vl3C2qIWC6UiMllM-ex1teCWniXlQM=w1200-h630-p-k-no-nu" alt=""></a></div>
    <p class="card-excerpt">Most people think of machine instructions as the fundamental steps that a computer performs. However, many processors have another layer of ...</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/first-time-silicon-success-plummets/">First-Time Silicon Success Plummets</a></div>
    <div class="card-image"><a href="https://semiengineering.com/first-time-silicon-success-plummets/"><img src="https://semiengineering.com/wp-content/uploads/Screenshot-2025-03-26-at-8.06.55%E2%80%AFPM.png" alt=""></a></div>
    <p class="card-excerpt">Number of designs that are late increases. Rapidly rising complexity is the leading cause, but tools, training, and workflows need to improve.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://chipsandcheese.com/p/amds-strix-halo-under-the-hood">AMD's Strix Halo - Under the Hood</a></div>
    <div class="card-image"><a href="https://chipsandcheese.com/p/amds-strix-halo-under-the-hood"><img src="https://substackcdn.com/image/fetch/f_auto,q_auto:best,fl_progressive:steep/https%3A%2F%2Fchipsandcheese.substack.com%2Fapi%2Fv1%2Fpost_preview%2F154782290%2Ftwitter.jpg%3Fversion%3D4" alt=""></a></div>
    <p class="card-excerpt">Hello you fine Internet folks,</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://www.righto.com/2025/03/pentium-multiplier-adder-reverse-engineered.html?m=1">The Pentium contains a complicated circuit to multiply by three</a></div>
    <div class="card-image"><a href="http://www.righto.com/2025/03/pentium-multiplier-adder-reverse-engineered.html?m=1"><img src="https://lh3.googleusercontent.com/blogger_img_proxy/AEn0k_uSpE-1KRIG06-orPWSEDwpDZhkLMzE5BILSu48cemh5lFcLwRKwoOHPTsf42TMHH2PPOITKz4k17C6aqHEMBs7V6RQVDOkt2qxuMp0uYIi-k-Zt-9NpnCeQ188DNUJFW1LQHgOVO_YNsPJ=w1200-h630-p-k-no-nu" alt=""></a></div>
    <p class="card-excerpt">In 1993, Intel released the high-performance Pentium processor, the start of the long-running Pentium line. I've been examining the Pentium'...</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://cerebras.ai/blog/100x-defect-tolerance-how-cerebras-solved-the-yield-problem">100x Defect Tolerance: How Cerebras Solved the Yield Problem - Cerebras</a></div>
    <div class="card-image"><a href="https://cerebras.ai/blog/100x-defect-tolerance-how-cerebras-solved-the-yield-problem"><img src="https://cerebras.ai/wp-content/uploads/2025/01/100x-GPUs-per-wafer-01.png" alt=""></a></div>
    <p class="card-excerpt">[vc_row][vc_column column_width_percent=”90″ gutter_size=”3″ overlay_alpha=”50″ shift_x=”0″ shift_y=”0″ shift_y_down=”0″ z_index=”0″ medium_width=”0″ mobile_width=”0″ width=”1/1″ uncode_shortcode_id=”158708″][vc_column_text uncode_shortcode_id=”154284″] Conventional wisdom in semiconductor manufacturing has long […]</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://hothardware.com/news/amd-no-dual-vcache-cpus">AMD Reveals Real Reason It Won't Put 3D V-Cache On Multiple CCDs</a></div>
    <div class="card-image"><a href="https://hothardware.com/news/amd-no-dual-vcache-cpus"><img src="https://images.hothardware.com/contentimages/newsitem/66468/content/small_hero-amd-ryzen-9-9950x3d-dual.jpg" alt=""></a></div>
    <p class="card-excerpt">After persistent rumors refused to recede, AMD steps in with a clear explanation why dual-CCD V-Cache doesn't exist.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.marktechpost.com/2024/12/29/cmu-researchers-introduce-tnngen-an-ai-framework-that-automates-design-of-temporal-neural-networks-tnns-from-pytorch-software-models-to-post-layout-netlists/">CMU Researchers Introduce TNNGen: An AI Framework that Automates Design of Temporal Neural Networks (TNNs) from PyTorch Software Models to Post-Layout Netlists</a></div>
    <div class="card-image"><a href="https://www.marktechpost.com/2024/12/29/cmu-researchers-introduce-tnngen-an-ai-framework-that-automates-design-of-temporal-neural-networks-tnns-from-pytorch-software-models-to-post-layout-netlists/"><img src="https://www.marktechpost.com/wp-content/uploads/2024/12/Screenshot-2024-12-29-at-10.39.03%E2%80%AFPM.png" alt=""></a></div>
    <p class="card-excerpt">Designing neuromorphic sensory processing units (NSPUs) based on Temporal Neural Networks (TNNs) is a highly challenging task due to the reliance on manual, labor-intensive hardware development processes. TNNs have been identified as highly promising for real-time edge AI applications, mainly because they are energy-efficient and bio-inspired. However, available methodologies lack automation and are not very accessible. Consequently, the design process becomes complex, time-consuming, and requires specialized knowledge. It is through overcoming these challenges that one can unlock the full potential of TNNs for efficient and scalable processing of sensory signals.  The current approaches to TNN development are fragmented workflows, as</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://www.righto.com/2024/12/this-die-photo-of-pentium-shows.html?m=1">Intel's $475 million error: the silicon behind the Pentium division bug</a></div>
    <div class="card-image"><a href="http://www.righto.com/2024/12/this-die-photo-of-pentium-shows.html?m=1"><img src="https://static.righto.com/images/pentium-fdiv/fdiv-bug-here-w500.jpg" alt=""></a></div>
    <p class="card-excerpt">In 1993, Intel released the high-performance Pentium processor, the start of the long-running Pentium line. The Pentium had many improvement...</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.marktechpost.com/2024/12/20/slim-llama-an-energy-efficient-llm-asic-processor-supporting-3-billion-parameters-at-just-4-69mw/">Slim-Llama: An Energy-Efficient LLM ASIC Processor Supporting 3-Billion Parameters at Just 4.69mW</a></div>
    <div class="card-image"><a href="https://www.marktechpost.com/2024/12/20/slim-llama-an-energy-efficient-llm-asic-processor-supporting-3-billion-parameters-at-just-4-69mw/"><img src="https://www.marktechpost.com/wp-content/uploads/2024/12/Screenshot-2024-12-20-at-4.36.50%E2%80%AFPM.png" alt=""></a></div>
    <p class="card-excerpt">Large Language Models (LLMs) have become a cornerstone of artificial intelligence, driving advancements in natural language processing and decision-making tasks. However, their extensive power demands, resulting from high computational overhead and frequent external memory access, significantly hinder their scalability and deployment, especially in energy-constrained environments such as edge devices. This escalates the cost of operation while also limiting accessibility to these LLMs, which therefore calls for energy-efficient approaches designed to handle billion-parameter models. Current approaches to reduce the computational and memory needs of LLMs are based either on general-purpose processors or on GPUs, with a combination of weight quantization and</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://www.righto.com/2024/11/antenna-diodes-in-pentium-processor.html?m=1">Antenna diodes in the Pentium processor</a></div>
    <div class="card-image"><a href="http://www.righto.com/2024/11/antenna-diodes-in-pentium-processor.html?m=1"><img src="https://static.righto.com/images/pentium-antenna/diodes-w450.jpg" alt=""></a></div>
    <p class="card-excerpt">I was studying the silicon die of the Pentium processor and noticed some puzzling structures where signal lines were connected to the silico...</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://open.substack.com/pub/chipsandcheese/p/amd-disables-zen-4s-loop-buffer?r=oc5d&utm_medium=ios">AMD Disables Zen 4's Loop Buffer</a></div>
    <div class="card-image"><a href="https://open.substack.com/pub/chipsandcheese/p/amd-disables-zen-4s-loop-buffer?r=oc5d&utm_medium=ios"><img src="https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Ffc6a6496-65ff-48b9-857c-a465f897ca92_958x716.png" alt=""></a></div>
    <p class="card-excerpt">A loop buffer sits at a CPU's frontend, where it holds a small number of previously fetched instructions.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://asap.asu.edu/">Predictive PDK (ASAP) – ASU Engineering</a></div>
    <div class="card-image"><a href="https://asap.asu.edu/"><img src="https://asap.asu.edu/wp-content/uploads/sites/47/2021/11/arm-asu-website-bg3-scaled-1-1536x614.jpg" alt=""></a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://open.substack.com/pub/semianalysis/p/clash-of-the-foundries?r=oc5d">Clash of the Foundries: Gate All Around + Backside Power at 2nm</a></div>
    <div class="card-image"><a href="https://open.substack.com/pub/semianalysis/p/clash-of-the-foundries?r=oc5d"><img src="https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F616af44f-7281-492e-9bf8-0cdd7e1e3fcf_2912x1632.png" alt=""></a></div>
    <p class="card-excerpt">Fab Cost, WFE Implications, Backside Power Details</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/signal-integrity-basics">Signal Integrity Basics</a></div>
    <div class="card-image"><a href="https://semiengineering.com/signal-integrity-basics"><img src="https://semiengineering.com/wp-content/uploads/2017/05/semi_fb_thumb.jpg?fit=250%2C250&ssl=1" alt=""></a></div>
    <p class="card-excerpt">eBook: Pre-requisites for successful high-performance electronic system design.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://open.substack.com/pub/viksnewsletter/p/how-to-design-a-class-a-power-amplifier?r=oc5d">ABCs of Power Amplifier Classes: Class A</a></div>
    <div class="card-image"><a href="https://open.substack.com/pub/viksnewsletter/p/how-to-design-a-class-a-power-amplifier?r=oc5d"><img src="https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F9a1cb267-953f-46de-b937-2ddbc43002c5_1456x1048.png" alt=""></a></div>
    <p class="card-excerpt">Design, operation and characteristics of the most linear amplifier class of all.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/industry-articles/understanding-haptic-technology-and-the-use-of-piezoelectric-actuators">Understanding Haptic Technology and the Use of Piezoelectric Actuators</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/industry-articles/understanding-haptic-technology-and-the-use-of-piezoelectric-actuators"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/TDK_IA_Haptics_and_THUMB.jpg" alt=""></a></div>
    <p class="card-excerpt">Haptic feedback systems using piezo-based actuators are important for a variety of applications, especially automotive. Learn the challenges and the solutions to be considered for this technology.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.anandtech.com/show/21497/report-intel-meteor-lake-in-short-supply-due-to-yield-issues-intel-running-hot-lots">Report: Intel Meteor Lake In Short Supply Due to Yield Issues, Intel Runnin</a></div>
    <div class="card-image"><a href="https://www.anandtech.com/show/21497/report-intel-meteor-lake-in-short-supply-due-to-yield-issues-intel-running-hot-lots"><img src="https://images.anandtech.com/doci/21497/MTL_rendition_white_678x452.jpg" alt=""></a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.eetimes.com/surveying-the-landscape-of-smartphone-processors">Surveying the Landscape of Smartphone Processors</a></div>
    <div class="card-image"><a href="https://www.eetimes.com/surveying-the-landscape-of-smartphone-processors"><img src="https://www.eetimes.com/wp-content/uploads/AdobeStock_285262550-e1722537170368.jpeg?w=640" alt=""></a></div>
    <p class="card-excerpt">There are many chip partitioning and placement tradeoffs when comparing top-tier smartphone processor designs.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://open.substack.com/pub/viksnewsletter/p/understanding-two-port-amplifier?r=oc5d">Understanding Two Port Amplifier Power Gains</a></div>
    <div class="card-image"><a href="https://open.substack.com/pub/viksnewsletter/p/understanding-two-port-amplifier?r=oc5d"><img src="https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Ff4dadf0f-e811-452a-a3ef-35d8dbb1212e_318x225.png" alt=""></a></div>
    <p class="card-excerpt">Transducer, Unilateral, Available and Power Gain; what they mean and how to calculate them.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://open.substack.com/pub/viksnewsletter/p/pa-classes-foundations?r=oc5d">ABCs of Power Amplifier Classes: Foundations</a></div>
    <div class="card-image"><a href="https://open.substack.com/pub/viksnewsletter/p/pa-classes-foundations?r=oc5d"><img src="https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fe5b24c86-6a29-4d8e-91fd-83dc223c6258_1456x1048.png" alt=""></a></div>
    <p class="card-excerpt">Basic concepts required to understand classes of operation in power amplifiers.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/technical-articles/introduction-to-the-common-drain-amplifier-large-signal-behavior">Introduction to the Common-Drain Amplifier: Large-Signal Behavior</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/technical-articles/introduction-to-the-common-drain-amplifier-large-signal-behavior"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/Nick_7_28_2024_Thumbnail.jpg" alt=""></a></div>
    <p class="card-excerpt">Also known as the source follower, the common-drain amplifier is notable for its low output impedance. This article introduces the basic common-drain configuration and examines its large-signal characteristics.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://chipsandcheese.com/2024/07/26/zen-5s-2-ahead-branch-predictor-unit-how-30-year-old-idea-allows-for-new-tricks">Zen 5’s 2-Ahead Branch Predictor Unit: How a 30 Year Old Idea Allows for Ne</a></div>
    <div class="card-image"><a href="https://chipsandcheese.com/2024/07/26/zen-5s-2-ahead-branch-predictor-unit-how-30-year-old-idea-allows-for-new-tricks"><img src="https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8e6e8cab-5e3a-4080-a769-16f98d65184b_787x378.jpeg" alt=""></a></div>
    <p class="card-excerpt">When I recently interviewed Mike Clark, he told me, “…you’ll see the actual foundational lift play out in the future on Zen 6, even though it was really Zen 5 that set the table for that.” And at that same Zen 5 architecture event, AMD’s Chief Technology Officer Mark Papermaster said, “Zen 5 is a ground-up redesign of the Zen architecture,” which has brought numerous and impactful changes to the design of the core.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://efabless.com">efabless.com</a></div>
    <div class="card-image"><a href="https://efabless.com"><img src="https://efabless.com/lib_CUsguFEVafmoKCKW/nzd1ilsfrf25sf8m.png?w=1200&h=630&fit=crop" alt=""></a></div>
    <p class="card-excerpt">Chip Creation Made Simple</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://www.righto.com/2024/07/pentium-standard-cells.html?m=1">Standard cells: Looking at individual gates in the Pentium processor</a></div>
    <div class="card-image"><a href="http://www.righto.com/2024/07/pentium-standard-cells.html?m=1"><img src="https://static.righto.com/images/pentium-stdcell/die-regions2-w600.jpg" alt=""></a></div>
    <p class="card-excerpt">Intel released the powerful Pentium processor in 1993, a chip  to "separate the really power-hungry folks from ordinary mortals." The origin...</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/technical-articles/an-introduction-to-using-logic-gates-in-ltspice">An Introduction to Using Logic Gates in LTspice</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/technical-articles/an-introduction-to-using-logic-gates-in-ltspice"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/Keim_6_16_2024_Thumbnail.jpg" alt=""></a></div>
    <p class="card-excerpt">This article explains how to successfully integrate logic gates into an LTspice simulation.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/technical-articles/simulating-mosfet-current-voltage-characteristics-using-advanced-spice-models">Simulating MOSFET Current-Voltage Characteristics Using Advanced SPICE Mode</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/technical-articles/simulating-mosfet-current-voltage-characteristics-using-advanced-spice-models"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/Keim_06_09_2024_Thumbnail.jpg" alt=""></a></div>
    <p class="card-excerpt">In this article, we use a SPICE model for 90 nm CMOS to plot key electrical relationships of an NMOS transistor.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/technical-articles/using-advanced-spice-models-to-characterize-an-nmos-transistor">Using Advanced SPICE models to Characterize an NMOS Transistor</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/technical-articles/using-advanced-spice-models-to-characterize-an-nmos-transistor"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/Keim_6_05_2024_Thumbnail.jpg" alt=""></a></div>
    <p class="card-excerpt">SPICE models designed for specific CMOS process nodes can enhance simulations of integrated-circuit transistors. Learn where to find these models and how to use them.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://anysilicon.com/systemverilog-ultimate-guide">SystemVerilog: Ultimate Guide</a></div>
    <div class="card-image"><a href="https://anysilicon.com/systemverilog-ultimate-guide"><img src="https://anysilicon.com/wp-content/uploads/2016/07/Depositphotos_58723495_m-2015-small.jpg" alt=""></a></div>
    <p class="card-excerpt">In the realm of hardware design and verification, SystemVerilog stands as a titan among languages, beckoning engineers and developers with its robust capabilities. Originating from the fusion of Verilog with hardware verification languages, SystemVerilog’s evolution has revolutionized the world of electronic design automation (EDA). An introduction to SystemVerilog not only unfolds the story of its</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/competitive-open-source-eda-tools">Competitive Open-Source EDA Tools</a></div>
    <div class="card-image"><a href="https://semiengineering.com/competitive-open-source-eda-tools"><img src="https://semiengineering.com/wp-content/uploads/AdobeStock_78507548-feb-13-2023-scaled.jpeg" alt=""></a></div>
    <p class="card-excerpt">A technical paper titled “Basilisk: Achieving Competitive Performance with Open EDA Tools on an Open-Source Linux-Capable RISC-V SoC” was published by researchers at ETH Zurich and University of Bologna. Abstract: “We introduce Basilisk, an optimized application-specific integrated circuit (ASIC) implementation and design flow building on the end-to-end open-source Iguana system-on-chip (SoC). We present enhancements to... » read more</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://ieeexplore.ieee.org/document/10192908">A Comprehensive RF Characterization and Modeling Methodology for the 5nm Te</a></div>
    <div class="card-image"><a href="https://ieeexplore.ieee.org/document/10192908"><img src="https://ieeexplore.ieee.org/assets/img/ieee_logo_smedia_200X200.png" alt=""></a></div>
    <p class="card-excerpt">This paper aims to provide insights into the thermal, analog, and RF attributes, as well as a novel modeling methodology, for the FinFET at the industry standard 5nm CMOS technology node. Thermal characterization shows that for a 165K change in temperature, the Sub-threshold Slope (SS) and threshold voltage vary by 69 % and ~70 mV, respectively. At room temperature, a single gate contacted n-FinFET RF device exhibits a cutoff and maximum oscillation frequency of ~100 GHz and ~170 GHz, respectively. Analog and RF Figures of Merit (FoMs) for 5 nm technology at a device level and their temperature sensitivity are also reported. The industry standard BSIM-CMG model is modified to capture the impact of self-heating (SH) and parasitics. The SH model is based on measured data, and the modeling approach renders it independent of other model parameters. To the authors’ knowledge, an iteration free approach to develop a model-card for RF applications is explained for the very first time. Excellent agreement between the measured data and the model indicates that our methodology is accurate and can be used for faster PDK development.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://anysilicon.com/the-ultimate-signoff-tapeout-checklist">The Ultimate Signoff (TapeOut) Checklist</a></div>
    <div class="card-image"><a href="https://anysilicon.com/the-ultimate-signoff-tapeout-checklist"><img src="https://anysilicon.com/wp-content/uploads/2023/05/Depositphotos_371451720_L-chip-ss.png" alt=""></a></div>
    <p class="card-excerpt">In semiconductor design, “sign-off” during the tape-out (tapeout) of a chip refers to the formal approval process to ensure that the chip design is error-free, meets all specifications, and is ready for manufacturing at the foundry. It is essential because it minimizes the risk of costly errors, ensures compliance with foundry requirements, and validates that</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.ifte.de/books/eda/index.html">VLSI Physical Design</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://skywater-pdk.readthedocs.io/en/main/rules/assumptions.html">Criteria & Assumptions — SkyWater SKY130 PDK 0.0.0-356-g49d3c73 documentati</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.semianalysis.com/p/the-future-of-the-transistor">The Future of the Transistor</a></div>
    <div class="card-image"><a href="https://www.semianalysis.com/p/the-future-of-the-transistor"><img src="https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F44e4e3df-897f-45a3-955a-f7434ec401d3_936x368.png" alt=""></a></div>
    <p class="card-excerpt">Planar to FinFET to Nanosheet to Complementary FET to 2D</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://spectrum.ieee.org/chip-design-controversy">Ending an Ugly Chapter in Chip Design</a></div>
    <div class="card-image"><a href="https://spectrum.ieee.org/chip-design-controversy"><img src="https://spectrum.ieee.org/media-library/six-squares-contain-variously-sized-rectangles-of-four-colors-with-differently-colored-blobs-filling-in-gaps-between-the-rectang.png?id=33530592&width=1200&height=600&coordinates=0%2C150%2C0%2C150" alt=""></a></div>
    <p class="card-excerpt">Study tries to settle a bitter disagreement over Google’s chip design AI</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/true-3d-is-much-tougher-than-2-5d">True 3D Is Much Tougher Than 2.5D</a></div>
    <div class="card-image"><a href="https://semiengineering.com/true-3d-is-much-tougher-than-2-5d"><img src="https://semiengineering.com/wp-content/uploads/Fig01_Cadence-1.png" alt=""></a></div>
    <p class="card-excerpt">While terms often are used interchangeably, they are very different technologies with different challenges.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://link.springer.com/chapter/10.1007/978-981-19-0083-9_13">RDL and Flip Chip Design</a></div>
    <div class="card-image"><a href="https://link.springer.com/chapter/10.1007/978-981-19-0083-9_13"><img src="https://static-content.springer.com/cover/book/978-981-19-0083-9.jpg" alt=""></a></div>
    <p class="card-excerpt">RDL, an abbreviation for Redistribution Layer, that is, to make one or more layers of metal on the active chip side to redistribute the pins of the chip.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.nextplatform.com/2023/04/04/the-most-complex-chip-ever-made">The Most Complex Chip Ever Made?</a></div>
    <div class="card-image"><a href="https://www.nextplatform.com/2023/04/04/the-most-complex-chip-ever-made"><img src="https://www.nextplatform.com/wp-content/uploads/2021/06/Intel-Ponte-Vecchio-1024x1024.png" alt=""></a></div>
    <p class="card-excerpt">Historically Intel put all its cumulative chip knowledge to work advancing Moore's Law and applying those learnings to its future CPUs. Today, some of</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-emib-technology-explained.html">Video: Intel EMIB Technology Explained</a></div>
    <div class="card-image"><a href="https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-emib-technology-explained.html"><img src="https://www.intel.com/content/dam/www/central-libraries/us/en/images/news-resources16-emib-tech.jpg" alt=""></a></div>
    <p class="card-excerpt">Intel's multi-die interconnect bridge (EMIB) is an approach to in-package high-density interconnect of heterogeneous chips.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-foveros-technology-explained.html">US Semiconductor Manufacturing | CHIPS and Science Act | Intel®</a></div>
    <div class="card-image"><a href="https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-foveros-technology-explained.html"><img src="https://www.intel.com/content/dam/www/central-libraries/us/en/images/2023-10/chipsact-social-dotcom-1920x1080-r5.jpg" alt=""></a></div>
    <p class="card-excerpt">Powered by the promises of the CHIPS Act, Intel is investing more than $100 billion to increase domestic chip manufacturing capacity and capabilities.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://tinytapeout.com">Tiny Tapeout - Tiny Tapeout</a></div>
    <div class="card-image"><a href="https://tinytapeout.com"><img src="https://tinytapeout.com/images/tinytapeout6.png" alt=""></a></div>
    <p class="card-excerpt">From idea to chip design in minutes! TT09 Closes in TT09 Closes in 44 DAYS 44 HOURS 44 MINS 44 SECS Tiles   PCBs   Tiny Tapeout is an educational project that makes it easier and cheaper than ever to get your designs manufactured on a real chip! Read the paper here. See what other people are making by taking a look at what was submitted on our previous shuttles.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/asynchronously-parallel-optimization-method-for-sizing-analog-transistors-using-deep-neural-network-learning">Asynchronously Parallel Optimization Method For Sizing Analog Transistors U</a></div>
    <div class="card-image"><a href="https://semiengineering.com/asynchronously-parallel-optimization-method-for-sizing-analog-transistors-using-deep-neural-network-learning"><img src="https://semiengineering.com/wp-content/uploads/AdobeStock_309524207-scaled.jpeg" alt=""></a></div>
    <p class="card-excerpt">A new technical paper titled “APOSTLE: Asynchronously Parallel Optimization for Sizing Analog Transistors Using DNN Learning” was published by researchers at UT Austin and Analog Devices. Abstract “Analog circuit sizing is a high-cost process in terms of the manual effort invested and the computation time spent. With rapidly developing technology and high market demand, bringing... » read more</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://github.com/thejackal360/OpenSPICE">thejackal360/OpenSPICE: Simulate electronic circuit using Python and the Ngspice / Xyce simulators</a></div>
    <div class="card-image"><a href="https://github.com/thejackal360/OpenSPICE"><img src="https://opengraph.githubassets.com/173979c34a414436f075cdfd0d3c8d901ba3bfcfab64f62d3440ae75a9fd808f/thejackal360/OpenSPICE" alt=""></a></div>
    <p class="card-excerpt">Simulate electronic circuit using Python and the Ngspice / Xyce simulators - thejackal360/OpenSPICE</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/industry-articles/improve-signal-integrity-by-reducing-pcb-trace-impedance-variation">Improve Signal Integrity by Reducing PCB Trace Impedance Variation</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/industry-articles/improve-signal-integrity-by-reducing-pcb-trace-impedance-variation"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/Autodesk_4_Figure_5_thumbnail.png" alt=""></a></div>
    <p class="card-excerpt">Achieving better signal integrity in a PCB design can be a challenge. Learn how PCB trace impedance variation plays a role, and how advanced tools can help smooth the way.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.extremetech.com/extreme/342959-an-ai-engineer-has-now-designed-100-chips">An AI 'Engineer' Has Now Designed 100 Chips - ExtremeTech</a></div>
    <div class="card-image"><a href="https://www.extremetech.com/extreme/342959-an-ai-engineer-has-now-designed-100-chips"><img src="https://i.extremetech.com/imagery/content-types/0408qZsDPojhFjEOfcWBIgU/hero-image.fill.size_1200x675.jpg" alt=""></a></div>
    <p class="card-excerpt">AI firm Synopsys has announced that its DSO.ai tool has successfully aided in the design of 100 chips, and it expects that upward trend to continue.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://github.com/bmurmann/Book-on-MOS-stages">bmurmann/Book-on-MOS-stages: Book repository "Analysis and Design of Elementary MOS Amplifier Stages"</a></div>
    <div class="card-image"><a href="https://github.com/bmurmann/Book-on-MOS-stages"><img src="https://repository-images.githubusercontent.com/581326365/298ef77c-97fc-46bc-a31d-fb42ea684e24" alt=""></a></div>
    <p class="card-excerpt">Book repository "Analysis and Design of Elementary MOS Amplifier Stages" - bmurmann/Book-on-MOS-stages</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://forum.allaboutcircuits.com/ubs/my-articles-on-aac-page-i.1135">My Articles on AAC (Page I)</a></div>
    <div class="card-image"><a href="https://forum.allaboutcircuits.com/ubs/my-articles-on-aac-page-i.1135"><img src="https://www.allaboutcircuits.com/images/site/og_default.png" alt=""></a></div>
    <p class="card-excerpt">The following is a list of my articles on various topics. Besides technical articles, news pieces that might have useful technical information are also included. You can find my articles on FPGA...</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://spectrum.ieee.org/open-circuits">The Inner Beauty of Basic Electronics</a></div>
    <div class="card-image"><a href="https://spectrum.ieee.org/open-circuits"><img src="https://spectrum.ieee.org/media-library/a-photo-of-a-cutaway-of-a-wire.png?id=32839883&width=1200&height=600&coordinates=0%2C200%2C0%2C434" alt=""></a></div>
    <p class="card-excerpt">Open Circuits: The Inner Beauty of Electronics is a visual feast for those who love electronics.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/technical-articles/basic-concepts-in-rf-design-introduction-to-transmission-lines">RF Design Basics—Introduction to Transmission Lines</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/technical-articles/basic-concepts-in-rf-design-introduction-to-transmission-lines"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/rf_design_basics_thumbnail.jpg" alt=""></a></div>
    <p class="card-excerpt">Learn about voltage waves and how they relate to an important basic concept of radio frequency (RF) circuit design: transmission lines.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://www.righto.com/2023/01/inside-8086-processors-instruction.html?m=1">Inside the 8086 processor's instruction prefetch circuitry</a></div>
    <div class="card-image"><a href="http://www.righto.com/2023/01/inside-8086-processors-instruction.html?m=1"><img src="https://static.righto.com/images/8086-prefetch/die-labeled-w600.jpg" alt=""></a></div>
    <p class="card-excerpt">The groundbreaking 8086 microprocessor was introduced by Intel in 1978 and led to the x86 architecture that still dominates desktop and se...</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://spectrum.ieee.org/interconnect-back-side-power">Big Trouble in Little Interconnects</a></div>
    <div class="card-image"><a href="https://spectrum.ieee.org/interconnect-back-side-power"><img src="https://spectrum.ieee.org/media-library/six-short-black-pillars-with-a-tall-pillar-at-center-bridge-two-light-grey-areas.jpg?id=32417203&width=1200&height=600&coordinates=0%2C72%2C0%2C72" alt=""></a></div>
    <p class="card-excerpt">Interconnects—those sometimes nanometers-wide metal wires that link transistors into circuits on an IC—are in need of a major overhaul. And as chip fabs march toward the outer reaches of Moore’s Law, interconnects are also becoming the industry’s choke point.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://github.com/bmurmann/Book-on-MOS-stages/blob/3573b49921660eefe0ceb7a369119c6d6ef505a8/book/Analysis%20and%20Design%20of%20Elementary%20MOS%20Amplifier%20Stages.pdf">Book-on-MOS-stages/Analysis and Design of Elementary MOS Amplifier Stages.p</a></div>
    <div class="card-image"><a href="https://github.com/bmurmann/Book-on-MOS-stages/blob/3573b49921660eefe0ceb7a369119c6d6ef505a8/book/Analysis%20and%20Design%20of%20Elementary%20MOS%20Amplifier%20Stages.pdf"><img src="https://repository-images.githubusercontent.com/581326365/298ef77c-97fc-46bc-a31d-fb42ea684e24" alt=""></a></div>
    <p class="card-excerpt">Book repository "Analysis and Design of Elementary MOS Amplifier Stages" - bmurmann/Book-on-MOS-stages</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://anysilicon.com/clock-tree-synthesis">Ultimate Guide: Clock Tree Synthesis</a></div>
    <div class="card-image"><a href="https://anysilicon.com/clock-tree-synthesis"><img src="https://anysilicon.com/wp-content/uploads/2022/09/clock-tree-feature.png" alt=""></a></div>
    <p class="card-excerpt">A vast majority of modern digital integrated circuits are synchronous designs. They rely on storage elements called registers or flip-flops, all of which change their stored data in a lockstep manner with respect to a control signal called the clock. In many ways, the clock signal is like blood flowing through the veins of a</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://easyperf.net/blog/2022/09/01/Utilizing-Huge-Pages-For-Code">Performance Benefits of Using Huge Pages for Code. | Easyperf</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://mailchi.mp/574276e3c9d7/tinytapeout">Page Not Available | Mailchimp</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/high-performance-5g-ic-designs-need-high-performance-parasitic-extraction">High-Performance 5G IC Designs Need High-Performance Parasitic Extraction</a></div>
    <div class="card-image"><a href="https://semiengineering.com/high-performance-5g-ic-designs-need-high-performance-parasitic-extraction"><img src="https://semiengineering.com/wp-content/uploads/Siemens_high-perf-5G-needs-high-perf-PEX-fig2-orig-layout-schematic.png?fit=833%2C324&ssl=1" alt=""></a></div>
    <p class="card-excerpt">The high frequencies and data rates involved in 5G designs makes layout verification all the more important.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/designing-and-simulating-low-voltage-cmos-circuits-using-four-parameter-model">Designing and Simulating Low-Voltage CMOS Circuits Using Four-Parameter Mod</a></div>
    <div class="card-image"><a href="https://semiengineering.com/designing-and-simulating-low-voltage-cmos-circuits-using-four-parameter-model"><img src="https://semiengineering.com/wp-content/uploads/Yellow-orange-10-12-20-AdobeStock_350508082-scaled.jpeg" alt=""></a></div>
    <p class="card-excerpt">New technical paper titled “Bridging the Gap between Design and Simulation of Low-Voltage CMOS Circuits” from researchers at Federal University of Santa Catarina, Brazil. Abstract “This work proposes a truly compact MOSFET model that contains only four parameters to assist an integrated circuits (IC) designer in a design by hand. The four-parameter model (4PM) is... » read more</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/thermal-management-challenges-and-requirements-of-3-types-of-microelectronic-devices">Thermal Management Challenges and Requirements of 3 types of Microelectroni</a></div>
    <div class="card-image"><a href="https://semiengineering.com/thermal-management-challenges-and-requirements-of-3-types-of-microelectronic-devices"><img src="https://semiengineering.com/wp-content/uploads/2017/05/semi_fb_thumb.jpg?fit=250%2C250&ssl=1" alt=""></a></div>
    <p class="card-excerpt">New technical paper titled “A Review on Transient Thermal Management of Electronic Devices” from researchers at Indian Institute of Technology Bombay. Abstract “Much effort in the area of electronics thermal management has focused on developing cooling solutions that cater to steady-state operation. However, electronic devices are increasingly being used in applications involving time-varying workloads. These... » read more</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.nytimes.com/2022/05/02/technology/google-fires-ai-researchers.html">Another Firing Among Google’s A.I. Brain Trust, and More Discord (Published 2022)</a></div>
    <div class="card-image"><a href="https://www.nytimes.com/2022/05/02/technology/google-fires-ai-researchers.html"><img src="https://static01.nyt.com/images/2022/04/25/business/00aiexodus1/merlin_178423734_12da72a6-6b6b-495e-b905-a3c7cba1d7a4-largeHorizontalJumbo.jpg?year=2022&h=683&w=1024&s=a7b83807f6b081a41aec120db60eed38e88b9162eac453381f720c296eb9a02b&k=ZQJBKqZ0VN" alt=""></a></div>
    <p class="card-excerpt">The researchers are considered a key to the company’s future. But they have had a hard time shaking infighting and controversy over a variety of issues.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://spectrum.ieee.org/chip-x-ray">The X-Ray Tech That Reveals Chip Designs</a></div>
    <div class="card-image"><a href="https://spectrum.ieee.org/chip-x-ray"><img src="https://spectrum.ieee.org/media-library/overlapping-circles-on-a-yellow-background-show-a-computer-generated-surface-textured-in-seemingly-random-patterns-of-copper-ext.jpg?id=29720947&width=1200&height=600&coordinates=0%2C552%2C0%2C553" alt=""></a></div>
    <p class="card-excerpt">When you’re baking a cake, it’s hard to know when the inside is in the state you want it to be. The same is true—with much higher stakes—for microelectronic chips: How can engineers confirm that what’s inside has truly met the intent of the designers? How can a semiconductor design company tell wh</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://github.com/HewlettPackard/cacti">HewlettPackard/cacti: An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model</a></div>
    <div class="card-image"><a href="https://github.com/HewlettPackard/cacti"><img src="https://opengraph.githubassets.com/5b163c6c1eb77c4e0adb7eb311200e2236565b981c8493847691f6141f787f47/HewlettPackard/cacti" alt=""></a></div>
    <p class="card-excerpt">An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model - HewlettPackard/cacti</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/technical-articles/how-to-simulate-a-phase-locked-loop">How to Simulate a Phase-Locked Loop - Technical Articles</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/technical-articles/how-to-simulate-a-phase-locked-loop"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/techarticle_HSPLL_thumb.JPG" alt=""></a></div>
    <p class="card-excerpt">This article presents an LTspice circuit that can be used to explore the behavior of a phase-locked loop.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://spectrum.ieee.org/tech-talk/semiconductors/design/how-to-make-multicore-chips-faster-more-efficient">How to make multicore chips faster more efficient</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://rakeshk.crhc.illinois.edu/asplos_17_cam.pdf">Asplos 17 cam</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://opencircuitdesign.com/magic">Magic VLSI</a></div>
    <p class="card-excerpt">Magic VLSI:  Resource Page</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://theopenroadproject.org">OpenROAD – Home</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://www.nangate.com/?page_id=2328">Library Design - Silvaco</a></div>
    <div class="card-image"><a href="http://www.nangate.com/?page_id=2328"><img src="https://silvaco.com/wp-content/uploads/2020/03/lib_des_opt_flow1.png" alt=""></a></div>
    <p class="card-excerpt">Silvaco provides standard cell library design and optimization services</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiwiki.com/semiconductor-manufacturers/tsmc/285856-effect-of-design-on-transistor-density">Effect of Design on Transistor Density - Semiwiki</a></div>
    <div class="card-image"><a href="https://semiwiki.com/semiconductor-manufacturers/tsmc/285856-effect-of-design-on-transistor-density"><img src="https://semiwiki.com/wp-content/uploads/2020/05/TSMC-N7-Density-Analysis-SemiWiki-1024x576.jpg" alt=""></a></div>
    <p class="card-excerpt">I have written a lot of articles looking at leading…</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://anysilicon.com/understanding-soc-clock-design">Understanding SoC Clock Design - AnySilicon</a></div>
    <div class="card-image"><a href="https://anysilicon.com/understanding-soc-clock-design"><img src="https://anysilicon.com/wp-content/uploads/2019/07/clock-feature.png" alt=""></a></div>
    <p class="card-excerpt">SoC clock tree overview, metrics that help qualify a clock tree and most commonly used clock tree distribution methodologies.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://en.wikipedia.org/wiki/Category:EDA_file_formats">Category:EDA file formats</a></div>
    <p class="card-excerpt">File formats used by EDA tools.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/impact-of-gaa-transistors-at-3-2nm">Impact Of GAA Transistors At 3/2nm</a></div>
    <div class="card-image"><a href="https://semiengineering.com/impact-of-gaa-transistors-at-3-2nm"><img src="https://semiengineering.com/wp-content/uploads/GAApic.png?fit=974%2C279&ssl=1" alt=""></a></div>
    <p class="card-excerpt">Some things will get better from a design perspective, while others will be worse.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/bumps-vs-hybrid-bonding-for-advanced-packaging">Bumps Vs. Hybrid Bonding For Advanced Packaging</a></div>
    <div class="card-image"><a href="https://semiengineering.com/bumps-vs-hybrid-bonding-for-advanced-packaging"><img src="https://semiengineering.com/wp-content/uploads/Ryzen.png" alt=""></a></div>
    <p class="card-excerpt">New interconnects offer speed improvements, but tradeoffs include higher cost, complexity, and new manufacturing challenges.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://anysilicon.com/the-ultimate-guide-to-clock-gating">The Ultimate Guide to Clock Gating</a></div>
    <div class="card-image"><a href="https://anysilicon.com/the-ultimate-guide-to-clock-gating"><img src="https://anysilicon.com/wp-content/uploads/2021/02/clock-gating-feature.png" alt=""></a></div>
    <p class="card-excerpt">Clock Gating is defined as: “Clock gating is a technique/methodology to turn off the clock to certain parts of the digital design when not needed”.   The Need for Clock Gating   With most of the SoCs heavily constrained by power budgets, it is of utmost importance to reduce power consumption as much as possible</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/technical-articles/6-causes-of-mos-transistor-leakage-current">6 Causes of MOS Transistor Leakage Current</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/technical-articles/6-causes-of-mos-transistor-leakage-current"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/MOS_transistor_leakage_current_featured1.jpg" alt=""></a></div>
    <p class="card-excerpt">Leakage current can contribute to power dissipation, especially at lower threshold voltages. Learn about six types of leakage current that can be found in MOS transistors.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/new-transistor-structures-at-3nm-2nm">New Transistor Structures At 3nm/2nm</a></div>
    <div class="card-image"><a href="https://semiengineering.com/new-transistor-structures-at-3nm-2nm"><img src="https://semiengineering.com/wp-content/uploads/SiGe-Channels_IBM-paper.jpg" alt=""></a></div>
    <p class="card-excerpt">Gate-all-around FETs will replace finFETs, but the transition will be costly and difficult.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://anysilicon.com/die-per-wafer-formula-free-calculators">Die Per Wafer (free) Calculator</a></div>
    <div class="card-image"><a href="https://anysilicon.com/die-per-wafer-formula-free-calculators"><img src="https://anysilicon.com/wp-content/uploads/2013/08/die-per-wafer-calculator.png" alt=""></a></div>
    <p class="card-excerpt">How can you calculate the number of dies per wafer? A free online tool, DPW equation and reference to two other DPW calculators. Trusted by Amkor and GF.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://anysilicon.com/the-ultimate-guide-to-static-timing-analysis-sta">The Ultimate Guide to Static Timing Analysis (STA)</a></div>
    <div class="card-image"><a href="https://anysilicon.com/the-ultimate-guide-to-static-timing-analysis-sta"><img src="https://anysilicon.com/wp-content/uploads/2021/01/static-timing-anaysis-overview-feature.png" alt=""></a></div>
    <p class="card-excerpt">Static Timing Analysis? Read here the best overview to STA, including theory, real examples, ilustrations, tips and tricks.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/technical-articles/learn-about-the-thermal-characterization-parameters">Introduction to Thermal Characterization Parameters</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/technical-articles/learn-about-the-thermal-characterization-parameters"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/psi_jt_featured.png" alt=""></a></div>
    <p class="card-excerpt">In this article, we’ll discuss another group of thermal data, called thermal characterization parameters denoted by the Greek letter Psi (Ψ).</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://www.isine.com/resources/die-yield-calculator">Die Yield Calculator | iSine Analog, Digital & Mixed Signal IC Solutions</a></div>
    <div class="card-image"><a href="http://www.isine.com/resources/die-yield-calculator"><img src="https://isine.com/wp-content/uploads/2023/11/resource-wafer-1.jpg" alt=""></a></div>
    <p class="card-excerpt">DIE YIELD CALCULATOR Use this online calculator to figure out die yield using Murphy’s model. You’ll need to know the die size, wafer diameter, and defect density. iSine is your complete resource for ASIC design – from concept to manufacturing and testing. We have expertise in system architecture, VHDL, Verilog, gate arrays, mixed signal, full...</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/technical-articles/junction-to-case-thermal-resistance-in-thermal-design">Junction-to-Case Thermal Resistance in Thermal Design</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/technical-articles/junction-to-case-thermal-resistance-in-thermal-design"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/Junction-to-Case_Thermal_Resistance_measuring_R-thetaJC_featured1.jpeg" alt=""></a></div>
    <p class="card-excerpt">Learn about an important thermal metric for designing the interface between an IC package and a heat sink.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/technical-articles/designing-with-a-heat-sink-for-junction-to-case-thermal-resistance">Designing with a Heat Sink for Junction-to-Case Thermal Resistance</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/technical-articles/designing-with-a-heat-sink-for-junction-to-case-thermal-resistance"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/Junction-to-Case_Thermal_Resistance_featured1_1.jpg" alt=""></a></div>
    <p class="card-excerpt">Watch the thermal measurement, junction-to-case thermal resistance, in action as we use it to calculate the thermal considerations for a given system.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.electronicproducts.com/10-basic-advanced-ic-packaging-terms-to-know">10 basic advanced IC packaging terms to know</a></div>
    <div class="card-image"><a href="https://www.electronicproducts.com/10-basic-advanced-ic-packaging-terms-to-know"><img src="https://www.electronicproducts.com/wp-content/uploads/Samsung-Through-silicon-via.jpg?fit=706%2C686" alt=""></a></div>
    <p class="card-excerpt">Engineers must keep pace with advanced IC packaging technology as it evolves rapidly, starting with understanding the basic terms.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/technical-articles/junction-to-ambient-thermal-resistance-ic-package-thermal-performance">How Junction-to-Ambient Thermal Resistance of an IC Package Affects Thermal</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/technical-articles/junction-to-ambient-thermal-resistance-ic-package-thermal-performance"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/Junction-to-Ambient_Thermal_Resistance_of_an_IC_Package_featured.jpg" alt=""></a></div>
    <p class="card-excerpt">Assessing the thermal performance of an IC package becomes easier if you understand this common, but often misapplied, parameter known as theta JA.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/technical-articles/transistor-sizing-vlsi-design-linear-delay-model">Transistor Sizing in VLSI Design Using the Linear Delay Model - Technical A</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/technical-articles/transistor-sizing-vlsi-design-linear-delay-model"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/Linear_delay_model_featured.jpg" alt=""></a></div>
    <p class="card-excerpt">In this article, we will learn how to find the optimal size of a transistor/logic gate present in a larger circuit to provide the desired performance using the linear delay model.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://blog.lamresearch.com/finfets-give-way-to-gate-all-around">FinFETs Give Way to Gate-All-Around | Lam Research</a></div>
    <p class="card-excerpt">When they were first commercialized at the 22 nm node, finFETs represented a revolutionary change to the way we build transistors, the tiny switches in the “brains” of a chip. As compared to...</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.allaboutcircuits.com/technical-articles/elmore-delay-model-transistor-sizing-vlsi-design">The Elmore Delay Model in VLSI Design</a></div>
    <div class="card-image"><a href="https://www.allaboutcircuits.com/technical-articles/elmore-delay-model-transistor-sizing-vlsi-design"><img src="https://www.allaboutcircuits.com/uploads/thumbnails/Elmore_delay_featured.jpg" alt=""></a></div>
    <p class="card-excerpt">In this article, we'll discuss the Elmore delay model, which provides a simplistic delay analysis that avoids time-consuming numerical integration/differential equations of an RC network.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiwiki.com/semiconductor-services/290148-techniques-to-reduce-timing-violations-using-clock-tree-optimizations-in-synopsys-icc2">Techniques to Reduce Timing Violations using Clock Tree Optimizations in Synopsys IC Compiler II - Semiwiki</a></div>
    <div class="card-image"><a href="https://semiwiki.com/semiconductor-services/290148-techniques-to-reduce-timing-violations-using-clock-tree-optimizations-in-synopsys-icc2"><img src="https://semiwiki.com/wp-content/uploads/2020/08/eInfochips-clock-flow.jpg" alt=""></a></div>
    <p class="card-excerpt">The semiconductor industry growth is increasing exponentially with high speed…</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiwiki.com/eda/synopsys/290067-making-full-memory-ip-robust-during-design">Making Full Memory IP Robust During Design - Semiwiki</a></div>
    <div class="card-image"><a href="https://semiwiki.com/eda/synopsys/290067-making-full-memory-ip-robust-during-design"><img src="https://semiwiki.com/wp-content/uploads/2020/08/64Mb-SRAM-example-min.jpg" alt=""></a></div>
    <p class="card-excerpt">Looking at a typical SoC design today it's likely to…</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/verification-of-multi-cycle-paths-and-false-paths">Verification Of Multi-Cycle Paths And False Paths</a></div>
    <div class="card-image"><a href="https://semiengineering.com/verification-of-multi-cycle-paths-and-false-paths"><img src="https://i1.wp.com/semiengineering.com/wp-content/uploads/Synopsys_multi-cycle-and-false-paths-verif-fig1.png?fit=807%2C290&ssl=1" alt=""></a></div>
    <p class="card-excerpt">Single-clock design is not always as easy as it seems.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.fierceelectronics.com/electronics/making-spice-available-for-everyone">Making SPICE available for everyone</a></div>
    <div class="card-image"><a href="https://www.fierceelectronics.com/electronics/making-spice-available-for-everyone"><img src="https://qtxasset.com/quartz/qcloud4/media/image/fierceelectronics/1581545036/Screen%20Shot%202020-02-12%20at%205.00.32%20PM.png/Screen%20Shot%202020-02-12%20at%205.00.32%20PM.png?VersionId=TNO67VXT0zMW2mPGuwrl7MnmG4taRtHq" alt=""></a></div>
    <p class="card-excerpt">SPICE (Simulation Program with Integrated Circuit Emphasis) is an open-source analog electronic circuit simulator. | SPICE is undoubtedly one of the most popular modeling libraries available, and Japanese e-commerce company MoDeCH is seeking to make the power of SPICE available to everyone.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://cmosedu.com/cmos1/book.htm">CMOS Circuit Design, Layout, and Simulation</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/five-rules-for-correlating-rule-based-and-field-solver-parasitic-extraction-results">Five Rules For Correlating Rule-based And Field Solver Parasitic Extraction</a></div>
    <div class="card-image"><a href="https://semiengineering.com/five-rules-for-correlating-rule-based-and-field-solver-parasitic-extraction-results"><img src="https://semiengineering.com/wp-content/uploads/2018/12/Fig1_Fieldsolver-PEX.jpg?fit=1307%2C748&ssl=1" alt=""></a></div>
    <p class="card-excerpt">Accurately determine parasitic effects with the proper set up of two different methods.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://semiengineering.com/process-corner-explosion">Process Corner Explosion</a></div>
    <div class="card-image"><a href="https://semiengineering.com/process-corner-explosion"><img src="https://i1.wp.com/semiengineering.com/wp-content/uploads/2018/09/cubes-677092_640.png?fit=640%2C360&ssl=1" alt=""></a></div>
    <p class="card-excerpt">Process Corner Explosion, At 7nm and below, modeling what will actually show up in silicon is a lot more complicated.</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://www.gpleda.org">gplEDA Homepage</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="https://www.csee.umbc.edu/~cpatel2/links/641/slides/lect04_LEF.pdf">lect04_LEF.pdf</a></div>
    <p class="card-excerpt"></p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://www.paripath.com/blog/characterization-blog/comparing-nldm-and-ccs-delay-models">Comparing NLDM And CCS delay models - Paripath - improving sign-off</a></div>
    <div class="card-image"><a href="http://www.paripath.com/blog/characterization-blog/comparing-nldm-and-ccs-delay-models"><img src="https://lh3.googleusercontent.com/139fVEst3T-t86RkNqpu95dpR8HpopqcGlcCrHQzcgLPlokDaVpiEThrKuRCeNmudkcqAg=w16383" alt=""></a></div>
    <p class="card-excerpt">Post date: Sep 19, 2014 10:01:08 PM</p>
  </div>
  <div class="card">
    <div class="card-title"><a href="http://www.gedasymbols.org/user/john_doty/models/openIP/bsim3.inc">Bsim3</a></div>
    <p class="card-excerpt"></p>
  </div>
</div>
</body></html>
