{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685118294734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685118294735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 00:24:54 2023 " "Processing started: Sat May 27 00:24:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685118294735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685118294735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FINAL4_5 -c FINAL4_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FINAL4_5 -c FINAL4_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685118294735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1685118294950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_document/4/sd/divide4_4/divide4_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus_document/4/sd/divide4_4/divide4_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVIDE4_4-fwm " "Found design unit 1: DIVIDE4_4-fwm" {  } { { "../DIVIDE4_4/DIVIDE4_4.vhd" "" { Text "D:/Quartus_document/4/SD/DIVIDE4_4/DIVIDE4_4.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685118295231 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVIDE4_4 " "Found entity 1: DIVIDE4_4" {  } { { "../DIVIDE4_4/DIVIDE4_4.vhd" "" { Text "D:/Quartus_document/4/SD/DIVIDE4_4/DIVIDE4_4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685118295231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685118295231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_document/4/sd/count4_3/count4_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus_document/4/sd/count4_3/count4_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNT4_3-fwm " "Found design unit 1: COUNT4_3-fwm" {  } { { "../COUNT4_3/COUNT4_3.vhd" "" { Text "D:/Quartus_document/4/SD/COUNT4_3/COUNT4_3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685118295233 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNT4_3 " "Found entity 1: COUNT4_3" {  } { { "../COUNT4_3/COUNT4_3.vhd" "" { Text "D:/Quartus_document/4/SD/COUNT4_3/COUNT4_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685118295233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685118295233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_document/4/sd/tran4_2/tran4_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus_document/4/sd/tran4_2/tran4_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TRAN4_2-fwm " "Found design unit 1: TRAN4_2-fwm" {  } { { "../TRAN4_2/TRAN4_2.vhd" "" { Text "D:/Quartus_document/4/SD/TRAN4_2/TRAN4_2.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685118295236 ""} { "Info" "ISGN_ENTITY_NAME" "1 TRAN4_2 " "Found entity 1: TRAN4_2" {  } { { "../TRAN4_2/TRAN4_2.vhd" "" { Text "D:/Quartus_document/4/SD/TRAN4_2/TRAN4_2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685118295236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685118295236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_document/4/sd/xor4_1/xor4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus_document/4/sd/xor4_1/xor4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR4_1-fwm " "Found design unit 1: XOR4_1-fwm" {  } { { "../XOR4_1/XOR4_1.vhd" "" { Text "D:/Quartus_document/4/SD/XOR4_1/XOR4_1.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685118295238 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR4_1 " "Found entity 1: XOR4_1" {  } { { "../XOR4_1/XOR4_1.vhd" "" { Text "D:/Quartus_document/4/SD/XOR4_1/XOR4_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685118295238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685118295238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final4_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final4_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL4_5 " "Found entity 1: FINAL4_5" {  } { { "FINAL4_5.bdf" "" { Schematic "D:/Quartus_document/4/SD/FINAL4_5/FINAL4_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685118295240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685118295240 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../4/tran4_2.vhd " "Can't analyze file -- file ../4/tran4_2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1685118295241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FINAL4_5 " "Elaborating entity \"FINAL4_5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1685118295263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRAN4_2 TRAN4_2:inst2 " "Elaborating entity \"TRAN4_2\" for hierarchy \"TRAN4_2:inst2\"" {  } { { "FINAL4_5.bdf" "inst2" { Schematic "D:/Quartus_document/4/SD/FINAL4_5/FINAL4_5.bdf" { { 272 648 848 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685118295278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNT4_3 COUNT4_3:inst3 " "Elaborating entity \"COUNT4_3\" for hierarchy \"COUNT4_3:inst3\"" {  } { { "FINAL4_5.bdf" "inst3" { Schematic "D:/Quartus_document/4/SD/FINAL4_5/FINAL4_5.bdf" { { 272 464 632 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685118295285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVIDE4_4 DIVIDE4_4:inst " "Elaborating entity \"DIVIDE4_4\" for hierarchy \"DIVIDE4_4:inst\"" {  } { { "FINAL4_5.bdf" "inst" { Schematic "D:/Quartus_document/4/SD/FINAL4_5/FINAL4_5.bdf" { { 128 80 224 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1685118295286 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "inst8~0 " "Found clock multiplexer inst8~0" {  } { { "FINAL4_5.bdf" "" { Schematic "D:/Quartus_document/4/SD/FINAL4_5/FINAL4_5.bdf" { { 128 376 440 176 "inst8" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1685118295438 "|FINAL4_5|inst8~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1685118295438 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1685118295735 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1685118295920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685118295920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1685118295949 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1685118295949 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1685118295949 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1685118295949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685118295962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 00:24:55 2023 " "Processing ended: Sat May 27 00:24:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685118295962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685118295962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685118295962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685118295962 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685118297158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685118297159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 00:24:56 2023 " "Processing started: Sat May 27 00:24:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685118297159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685118297159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FINAL4_5 -c FINAL4_5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FINAL4_5 -c FINAL4_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685118297160 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685118297221 ""}
{ "Info" "0" "" "Project  = FINAL4_5" {  } {  } 0 0 "Project  = FINAL4_5" 0 0 "Fitter" 0 0 1685118297221 ""}
{ "Info" "0" "" "Revision = FINAL4_5" {  } {  } 0 0 "Revision = FINAL4_5" 0 0 "Fitter" 0 0 1685118297221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685118297267 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FINAL4_5 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"FINAL4_5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685118297278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685118297310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685118297310 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685118297363 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1685118297499 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1685118297499 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1685118297499 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1685118297499 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/quartus/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_document/4/SD/FINAL4_5/" { { 0 { 0 ""} 0 358 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685118297501 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_document/4/SD/FINAL4_5/" { { 0 { 0 ""} 0 360 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685118297501 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/quartus/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_document/4/SD/FINAL4_5/" { { 0 { 0 ""} 0 362 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685118297501 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/quartus/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_document/4/SD/FINAL4_5/" { { 0 { 0 ""} 0 364 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685118297501 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/quartus/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_document/4/SD/FINAL4_5/" { { 0 { 0 ""} 0 366 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685118297501 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1685118297501 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685118297502 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FINAL4_5.sdc " "Synopsys Design Constraints File file not found: 'FINAL4_5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1685118298140 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1685118298140 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8  from: datac  to: combout " "Cell: inst8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1685118298142 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1685118298142 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1685118298142 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1685118298142 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1685118298143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pin_name1~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node pin_name1~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685118298151 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIVIDE4_4:inst\|tmp2 " "Destination node DIVIDE4_4:inst\|tmp2" {  } { { "../DIVIDE4_4/DIVIDE4_4.vhd" "" { Text "D:/Quartus_document/4/SD/DIVIDE4_4/DIVIDE4_4.vhd" 24 -1 0 } } { "d:/quartus/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIVIDE4_4:inst|tmp2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_document/4/SD/FINAL4_5/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685118298151 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIVIDE4_4:inst\|tmp1 " "Destination node DIVIDE4_4:inst\|tmp1" {  } { { "../DIVIDE4_4/DIVIDE4_4.vhd" "" { Text "D:/Quartus_document/4/SD/DIVIDE4_4/DIVIDE4_4.vhd" 17 -1 0 } } { "d:/quartus/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIVIDE4_4:inst|tmp1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_document/4/SD/FINAL4_5/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685118298151 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1685118298151 ""}  } { { "FINAL4_5.bdf" "" { Schematic "D:/Quartus_document/4/SD/FINAL4_5/FINAL4_5.bdf" { { 152 -128 48 168 "pin_name1" "" } } } } { "d:/quartus/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name1~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_document/4/SD/FINAL4_5/" { { 0 { 0 ""} 0 353 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685118298151 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst8  " "Automatically promoted node inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685118298151 ""}  } { { "FINAL4_5.bdf" "" { Schematic "D:/Quartus_document/4/SD/FINAL4_5/FINAL4_5.bdf" { { 128 376 440 176 "inst8" "" } } } } { "d:/quartus/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus_document/4/SD/FINAL4_5/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685118298151 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685118298266 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685118298266 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685118298266 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685118298267 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685118298267 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685118298268 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685118298268 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685118298268 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685118298268 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1685118298269 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685118298269 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685118298283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685118298605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685118298674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685118298680 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685118299194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685118299194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685118299318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X31_Y20 X41_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29" {  } { { "loc" "" { Generic "D:/Quartus_document/4/SD/FINAL4_5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29"} 31 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1685118299690 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685118299690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685118300244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1685118300244 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685118300244 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1685118300250 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685118300276 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685118300466 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685118300498 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685118300565 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685118300819 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_document/4/SD/FINAL4_5/output_files/FINAL4_5.fit.smsg " "Generated suppressed messages file D:/Quartus_document/4/SD/FINAL4_5/output_files/FINAL4_5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685118301338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6019 " "Peak virtual memory: 6019 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685118301477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 00:25:01 2023 " "Processing ended: Sat May 27 00:25:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685118301477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685118301477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685118301477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685118301477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685118302566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685118302577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 00:25:02 2023 " "Processing started: Sat May 27 00:25:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685118302577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685118302577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FINAL4_5 -c FINAL4_5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FINAL4_5 -c FINAL4_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685118302577 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1685118303127 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685118303151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685118303322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 00:25:03 2023 " "Processing ended: Sat May 27 00:25:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685118303322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685118303322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685118303322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685118303322 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1685118303947 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1685118304567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685118304567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 00:25:04 2023 " "Processing started: Sat May 27 00:25:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685118304567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685118304567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FINAL4_5 -c FINAL4_5 " "Command: quartus_sta FINAL4_5 -c FINAL4_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685118304568 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1685118304631 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1685118304694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1685118304729 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1685118304729 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FINAL4_5.sdc " "Synopsys Design Constraints File file not found: 'FINAL4_5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1685118304848 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1685118304849 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pin_name1 pin_name1 " "create_clock -period 1.000 -name pin_name1 pin_name1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1685118304850 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pin_name2 pin_name2 " "create_clock -period 1.000 -name pin_name2 pin_name2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1685118304850 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1685118304850 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8  from: datad  to: combout " "Cell: inst8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1685118304934 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1685118304934 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1685118304934 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1685118304934 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1685118304935 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1685118304940 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1685118304957 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1685118304957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.087 " "Worst-case setup slack is -5.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118304958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118304958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.087            -304.883 pin_name1  " "   -5.087            -304.883 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118304958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.266              -0.467 pin_name2  " "   -0.266              -0.467 pin_name2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118304958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685118304958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118304960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118304960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 pin_name2  " "    0.358               0.000 pin_name2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118304960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 pin_name1  " "    0.382               0.000 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118304960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685118304960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685118304962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685118304963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118304964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118304964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -69.000 pin_name1  " "   -3.000             -69.000 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118304964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.000 pin_name2  " "   -3.000              -7.000 pin_name2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118304964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685118304964 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1685118304989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1685118305002 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1685118305257 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8  from: datad  to: combout " "Cell: inst8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305286 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1685118305286 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305286 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1685118305292 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1685118305292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.400 " "Worst-case setup slack is -4.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.400            -263.676 pin_name1  " "   -4.400            -263.676 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.131              -0.131 pin_name2  " "   -0.131              -0.131 pin_name2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685118305294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 pin_name2  " "    0.312               0.000 pin_name2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 pin_name1  " "    0.333               0.000 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685118305297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685118305301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685118305303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -69.000 pin_name1  " "   -3.000             -69.000 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.000 pin_name2  " "   -3.000              -7.000 pin_name2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685118305306 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1685118305346 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8  from: datad  to: combout " "Cell: inst8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305395 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1685118305395 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305395 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1685118305396 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1685118305396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.509 " "Worst-case setup slack is -2.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.509            -148.083 pin_name1  " "   -2.509            -148.083 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 pin_name2  " "    0.276               0.000 pin_name2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685118305399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 pin_name2  " "    0.188               0.000 pin_name2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 pin_name1  " "    0.201               0.000 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685118305403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685118305407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685118305410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -73.241 pin_name1  " "   -3.000             -73.241 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.676 pin_name2  " "   -3.000              -7.676 pin_name2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685118305412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685118305412 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1685118305533 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1685118305533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685118305569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 00:25:05 2023 " "Processing ended: Sat May 27 00:25:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685118305569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685118305569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685118305569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685118305569 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685118306673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685118306673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 00:25:06 2023 " "Processing started: Sat May 27 00:25:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685118306673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685118306673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FINAL4_5 -c FINAL4_5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FINAL4_5 -c FINAL4_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685118306673 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FINAL4_5_6_1200mv_85c_slow.vho D:/Quartus_document/4/SD/FINAL4_5/simulation/modelsim/ simulation " "Generated file FINAL4_5_6_1200mv_85c_slow.vho in folder \"D:/Quartus_document/4/SD/FINAL4_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1685118306907 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FINAL4_5_6_1200mv_0c_slow.vho D:/Quartus_document/4/SD/FINAL4_5/simulation/modelsim/ simulation " "Generated file FINAL4_5_6_1200mv_0c_slow.vho in folder \"D:/Quartus_document/4/SD/FINAL4_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1685118306931 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FINAL4_5_min_1200mv_0c_fast.vho D:/Quartus_document/4/SD/FINAL4_5/simulation/modelsim/ simulation " "Generated file FINAL4_5_min_1200mv_0c_fast.vho in folder \"D:/Quartus_document/4/SD/FINAL4_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1685118306955 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FINAL4_5.vho D:/Quartus_document/4/SD/FINAL4_5/simulation/modelsim/ simulation " "Generated file FINAL4_5.vho in folder \"D:/Quartus_document/4/SD/FINAL4_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1685118306979 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FINAL4_5_6_1200mv_85c_vhd_slow.sdo D:/Quartus_document/4/SD/FINAL4_5/simulation/modelsim/ simulation " "Generated file FINAL4_5_6_1200mv_85c_vhd_slow.sdo in folder \"D:/Quartus_document/4/SD/FINAL4_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1685118306999 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FINAL4_5_6_1200mv_0c_vhd_slow.sdo D:/Quartus_document/4/SD/FINAL4_5/simulation/modelsim/ simulation " "Generated file FINAL4_5_6_1200mv_0c_vhd_slow.sdo in folder \"D:/Quartus_document/4/SD/FINAL4_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1685118307020 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FINAL4_5_min_1200mv_0c_vhd_fast.sdo D:/Quartus_document/4/SD/FINAL4_5/simulation/modelsim/ simulation " "Generated file FINAL4_5_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Quartus_document/4/SD/FINAL4_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1685118307039 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FINAL4_5_vhd.sdo D:/Quartus_document/4/SD/FINAL4_5/simulation/modelsim/ simulation " "Generated file FINAL4_5_vhd.sdo in folder \"D:/Quartus_document/4/SD/FINAL4_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1685118307060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685118307091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 00:25:07 2023 " "Processing ended: Sat May 27 00:25:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685118307091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685118307091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685118307091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685118307091 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685118307652 ""}
