// Seed: 365236892
module module_0 (
    input id_1,
    input id_2,
    input logic id_3,
    input type_14 id_4,
    input type_15 id_5,
    input id_6,
    input id_7,
    input id_8,
    output id_9
);
  type_0
      id_10 (
          1'b0,
          1,
          id_1,
          (id_9 - id_8[1])
      ),
      id_11 = id_4;
  logic id_12;
  assign id_10 = id_5;
  always id_1 <= 1;
endmodule
`define pp_1 0
