#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jun 28 16:25:25 2020
# Process ID: 10812
# Current directory: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6028 D:\GitHub\scr1-sdk_orig\fpga\arty\scr1\arty_scr1\arty_scr1.xpr
# Log file: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/vivado.log
# Journal file: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.xpr
add_files -norecurse -scan_for_includes D:/Xilinx/Projects/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.srcs/sim_2/imports/new/testb_fpu.v
import_files -norecurse D:/Xilinx/Projects/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.srcs/sim_2/imports/new/testb_fpu.v
add_files -norecurse -scan_for_includes {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fcmp_32ns_32neOg.v D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_faddfsub_32nsbkb.v D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_fmul_32ns_32ncud.v D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU_sitofp_32ns_3dEe.v D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FCLASS.v D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/FPU.v}
source D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/FPU_ap_faddfsub_3_full_dsp_32_ip.tcl
source D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/FPU_ap_fcmp_0_no_dsp_32_ip.tcl
source D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/FPU_ap_fmul_2_max_dsp_32_ip.tcl
source D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/FPU_ap_sitofp_4_no_dsp_32_ip.tcl
open_bd_design {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/system/system.bd}
open_bd_design {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd}
current_bd_design [get_bd_designs system]
close_bd_design [get_bd_designs system]
close_bd_design [get_bd_designs sys_pll]
