Input file: fe/ips/lnt_i3c_master/docs/I3C_reference.md

Register map
^^^^^^^^^^^^


Overview
""""""""

.. table:: 

    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |                             Name                              |Offset|Width|                                                                      Description                                                                      |
    +===============================================================+======+=====+=======================================================================================================================================================+
    |:ref:`Mst_Cntl_En_Reg<i3c_Mst_Cntl_En_Reg>`                    |     0|   32|I3C Master control.                                                                                                                                    |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CMD_Tr_Req_Reg_1<i3c_CMD_Tr_Req_Reg_1>`                  |     4|   32|Data length or Data byte value to be sent along with the CCC or HDR command.                                                                           |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`CMD_Tr_Req_Reg_2<i3c_CMD_Tr_Req_Reg_2>`                  |     8|   32|Command type, Transaction ID, CCC code and slave address. Writing to this register is considered as Doorbell for the master to initiate the transfer.  |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Resp_Reg<i3c_Resp_Reg>`                                  |    16|   32|Success or failure of the command, Transaction ID and the remaining data.                                                                              |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`IBI_Resp_Reg<i3c_IBI_Resp_Reg>`                          |    20|   32|In-Band interrupt status, timestamping information present, dynamic address of the slave or Hot Join request.                                          |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`IBI_Data_Reg<i3c_IBI_Data_Reg>`                          |    24|   32|Data received from the slave during the IBI process.                                                                                                   |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Data_RX_FIFO_Reg<i3c_Data_RX_FIFO_Reg>`                  |    28|   32|Received data FIFO (Data_RX_FIFO).                                                                                                                     |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Data_TX_FIFO_Reg<i3c_Data_TX_FIFO_Reg>`                  |    32|   32|Sending data FIFO (Data_TX_FIFO).                                                                                                                      |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`IRQ_STATUS_Reg<i3c_IRQ_STATUS_Reg>`                      |    48|   32|Status of the event happened during the transfer.                                                                                                      |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TCAS_TIMER_Reg<i3c_TCAS_TIMER_Reg>`                      |    64|   32|Timing for Clock after Start condition (TCAS) is the time (in Number of Reference clocks) after the start condition after which the SCL pin can go low.|
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TLOW_OD_TIMER_Reg<i3c_TLOW_OD_TIMER_Reg>`                |    68|   32|Low period of SCL pin in Open-Drain mode (in Number of Reference clock) after the SCL pin can go high.                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`THIGH_OD_TIMER_Reg<i3c_THIGH_OD_TIMER_Reg>`              |    72|   32|High period of SCL pin in Open-Drain mode (in Number of Reference clock) after the SCL pin can go low.                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TLOW_PP_TIMER_Reg<i3c_TLOW_PP_TIMER_Reg>`                |    76|   32|Low period of SCL pin in Push-Pull mode (in Number of Reference clock) after the SCL pin can go high.                                                  |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`THIGH_PP_TIMER_Reg<i3c_THIGH_PP_TIMER_Reg>`              |    80|   32|High period of SCL pin in Push-Pull mode (in Number of Reference clock) after the SCL pin can go low.                                                  |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TDS_TIMER_Reg<i3c_TDS_TIMER_Reg>`                        |    84|   32|SDA data setup time during both Open-Drain/Push-Pull mode (in Number of Reference clock).                                                              |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`THD_PP_TIMER_Reg<i3c_THD_PP_TIMER_Reg>`                  |    88|   32|SDA data hold time during the Push-Pull mode (in Number of Reference clock).                                                                           |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TCBP_TIMER_Reg<i3c_TCBP_TIMER_Reg>`                      |    92|   32|Clock time before Stop condition.                                                                                                                      |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TCBSR_TIMER_Reg<i3c_TCBSR_TIMER_Reg>`                    |    96|   32|Clock time before Repeated start condition.                                                                                                            |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`THD_DDR_TIMER_Reg<i3c_THD_DDR_TIMER_Reg>`                |   100|   32|SDA data hold time during the Push-Pull mode (in Number of Reference clock) in DDR Data rate.                                                          |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`BUS_FREE_TIMER_Reg<i3c_BUS_FREE_TIMER_Reg>`              |   104|   32|Bus free time between the Stop condition and the next start condition (in Number of Reference clock).                                                  |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`BUS_AVAIL_TIMER_Reg<i3c_BUS_AVAIL_TIMER_Reg>`            |   108|   32|Time to keep the SDA and SCL pin to High (in Number of Reference clock).                                                                               |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TIDLE_TIMER_Reg<i3c_TIDLE_TIMER_Reg>`                    |   112|   32|Extended duration of the bus free condition after the Stop condition (in Number of Reference clock) to enable the device to drive the Hot Join request.|
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TSCO_TIMER_Reg<i3c_TSCO_TIMER_Reg>`                      |   116|   32|Maximum time the slave needs to drive the bus during the ACK/read data after the clock change.                                                         |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TSU_STA_TIMER_Reg<i3c_TSU_STA_TIMER_Reg>`                |   144|   32|SDA data setup time during both Open-Drain (in Number of Reference clock) for a Repeated Start.                                                        |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`THD_STA_TIMER_Reg<i3c_THD_STA_TIMER_Reg>`                |   148|   32|SDA data hold time during the Open Drain mode (in Number of Reference clock).                                                                          |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TLOW_TIMER_Reg<i3c_TLOW_TIMER_Reg>`                      |   152|   32|Low period of SCL pin in Open Drain mode during Legacy I2c Mode (in Number of Reference clock) after the timer reached the SCL pin can go high.        |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`THIGH_TIMER_Reg<i3c_THIGH_TIMER_Reg>`                    |   156|   32|High period of SCL pin in Open Drain Mode for Legacy I2C (in Number of Reference clock) after this timer count reached the SCL pin can go low.         |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TVD_DATA_TIMER_Reg<i3c_TVD_DATA_TIMER_Reg>`              |   160|   32|Data hold time in Open Drain Mode for Legacy I2C (in Number of Reference clock) after this timer count reached the SDA pin can change its value.       |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`TSU_STOP_TIMER_Reg<i3c_TSU_STOP_TIMER_Reg>`              |   168|   32|SDA data setup time during Open-Drain (in Number of Reference clock) for Stop condition.                                                               |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg0<i3c_Device_Addr_Table_Reg0>`      |   256|   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave0.                                                              |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg1<i3c_Device_Addr_Table_Reg1>`      |   260|   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave1.                                                              |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg2<i3c_Device_Addr_Table_Reg2>`      |   264|   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave2.                                                              |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg3<i3c_Device_Addr_Table_Reg3>`      |   268|   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave3.                                                              |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg4<i3c_Device_Addr_Table_Reg4>`      |   272|   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave4.                                                              |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg5<i3c_Device_Addr_Table_Reg5>`      |   276|   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave5.                                                              |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg6<i3c_Device_Addr_Table_Reg6>`      |   280|   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave6.                                                              |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg7<i3c_Device_Addr_Table_Reg7>`      |   284|   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave7.                                                              |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg8<i3c_Device_Addr_Table_Reg8>`      |   288|   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave8.                                                              |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg9<i3c_Device_Addr_Table_Reg9>`      |   292|   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave9.                                                              |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg10<i3c_Device_Addr_Table_Reg10>`    |   296|   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave10.                                                             |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Addr_Table_Reg11<i3c_Device_Addr_Table_Reg11>`    |   300|   32|Device type, IBI handling and Dynamic address to be set and Static address of the slave11.                                                             |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_0<i3c_Device_Char_Table_Reg0_0>`  |   512|   32|BCR, DCR &amp; PID Values of the slave0 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_0<i3c_Device_Char_Table_Reg1_0>`  |   516|   32|BCR, DCR &amp; PID Values of the slave0 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_0<i3c_Device_Char_Table_Reg2_0>`  |   520|   32|BCR, DCR &amp; PID Values of the slave0 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg3_0<i3c_Device_Char_Table_Reg3_0>`  |   524|   32|BCR, DCR &amp; PID Values of the slave0 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_1<i3c_Device_Char_Table_Reg0_1>`  |   528|   32|BCR, DCR &amp; PID Values of the slave1 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_1<i3c_Device_Char_Table_Reg1_1>`  |   532|   32|BCR, DCR &amp; PID Values of the slave1 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_1<i3c_Device_Char_Table_Reg2_1>`  |   536|   32|BCR, DCR &amp; PID Values of the slave1 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg3_1<i3c_Device_Char_Table_Reg3_1>`  |   540|   32|BCR, DCR &amp; PID Values of the slave1 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_2<i3c_Device_Char_Table_Reg0_2>`  |   544|   32|BCR, DCR &amp; PID Values of the slave2 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_2<i3c_Device_Char_Table_Reg1_2>`  |   548|   32|BCR, DCR &amp; PID Values of the slave2 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_2<i3c_Device_Char_Table_Reg2_2>`  |   552|   32|BCR, DCR &amp; PID Values of the slave2 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg3_2<i3c_Device_Char_Table_Reg3_2>`  |   556|   32|BCR, DCR &amp; PID Values of the slave2 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_3<i3c_Device_Char_Table_Reg0_3>`  |   560|   32|BCR, DCR &amp; PID Values of the slave3 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_3<i3c_Device_Char_Table_Reg1_3>`  |   564|   32|BCR, DCR &amp; PID Values of the slave3 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_3<i3c_Device_Char_Table_Reg2_3>`  |   568|   32|BCR, DCR &amp; PID Values of the slave3 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg3_3<i3c_Device_Char_Table_Reg3_3>`  |   572|   32|BCR, DCR &amp; PID Values of the slave3 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_4<i3c_Device_Char_Table_Reg0_4>`  |   576|   32|BCR, DCR &amp; PID Values of the slave4 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_4<i3c_Device_Char_Table_Reg1_4>`  |   580|   32|BCR, DCR &amp; PID Values of the slave4 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_4<i3c_Device_Char_Table_Reg2_4>`  |   584|   32|BCR, DCR &amp; PID Values of the slave4 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg3_4<i3c_Device_Char_Table_Reg3_4>`  |   588|   32|BCR, DCR &amp; PID Values of the slave4 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_5<i3c_Device_Char_Table_Reg0_5>`  |   592|   32|BCR, DCR &amp; PID Values of the slave5 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_5<i3c_Device_Char_Table_Reg1_5>`  |   596|   32|BCR, DCR &amp; PID Values of the slave5 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_5<i3c_Device_Char_Table_Reg2_5>`  |   600|   32|BCR, DCR &amp; PID Values of the slave5 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg3_5<i3c_Device_Char_Table_Reg3_5>`  |   604|   32|BCR, DCR &amp; PID Values of the slave5 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_6<i3c_Device_Char_Table_Reg0_6>`  |   608|   32|BCR, DCR &amp; PID Values of the slave6 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_6<i3c_Device_Char_Table_Reg1_6>`  |   612|   32|BCR, DCR &amp; PID Values of the slave6 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_6<i3c_Device_Char_Table_Reg2_6>`  |   616|   32|BCR, DCR &amp; PID Values of the slave6 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg3_6<i3c_Device_Char_Table_Reg3_6>`  |   620|   32|BCR, DCR &amp; PID Values of the slave6 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_7<i3c_Device_Char_Table_Reg0_7>`  |   624|   32|BCR, DCR &amp; PID Values of the slave7 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_7<i3c_Device_Char_Table_Reg1_7>`  |   628|   32|BCR, DCR &amp; PID Values of the slave7 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_7<i3c_Device_Char_Table_Reg2_7>`  |   632|   32|BCR, DCR &amp; PID Values of the slave7 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg3_7<i3c_Device_Char_Table_Reg3_7>`  |   636|   32|BCR, DCR &amp; PID Values of the slave7 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_8<i3c_Device_Char_Table_Reg0_8>`  |   640|   32|BCR, DCR &amp; PID Values of the slave8 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_8<i3c_Device_Char_Table_Reg1_8>`  |   644|   32|BCR, DCR &amp; PID Values of the slave8 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_8<i3c_Device_Char_Table_Reg2_8>`  |   648|   32|BCR, DCR &amp; PID Values of the slave8 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg3_8<i3c_Device_Char_Table_Reg3_8>`  |   652|   32|BCR, DCR &amp; PID Values of the slave8 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_9<i3c_Device_Char_Table_Reg0_9>`  |   656|   32|BCR, DCR &amp; PID Values of the slave9 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_9<i3c_Device_Char_Table_Reg1_9>`  |   660|   32|BCR, DCR &amp; PID Values of the slave9 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_9<i3c_Device_Char_Table_Reg2_9>`  |   664|   32|BCR, DCR &amp; PID Values of the slave9 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg3_9<i3c_Device_Char_Table_Reg3_9>`  |   668|   32|BCR, DCR &amp; PID Values of the slave9 during the Dynamic address assignment command.                                                                 |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_10<i3c_Device_Char_Table_Reg0_10>`|   672|   32|BCR, DCR &amp; PID Values of the slave10 during the Dynamic address assignment command.                                                                |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_10<i3c_Device_Char_Table_Reg1_10>`|   676|   32|BCR, DCR &amp; PID Values of the slave10 during the Dynamic address assignment command.                                                                |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_10<i3c_Device_Char_Table_Reg2_10>`|   680|   32|BCR, DCR &amp; PID Values of the slave10 during the Dynamic address assignment command.                                                                |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg3_10<i3c_Device_Char_Table_Reg3_10>`|   684|   32|BCR, DCR &amp; PID Values of the slave10 during the Dynamic address assignment command.                                                                |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg0_11<i3c_Device_Char_Table_Reg0_11>`|   688|   32|BCR, DCR &amp; PID Values of the slave11 during the Dynamic address assignment command.                                                                |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg1_11<i3c_Device_Char_Table_Reg1_11>`|   692|   32|BCR, DCR &amp; PID Values of the slave11 during the Dynamic address assignment command.                                                                |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg2_11<i3c_Device_Char_Table_Reg2_11>`|   696|   32|BCR, DCR &amp; PID Values of the slave11 during the Dynamic address assignment command.                                                                |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+
    |:ref:`Device_Char_Table_Reg3_11<i3c_Device_Char_Table_Reg3_11>`|   700|   32|BCR, DCR &amp; PID Values of the slave11 during the Dynamic address assignment command.                                                                |
    +---------------------------------------------------------------+------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _i3c_Mst_Cntl_En_Reg:

Mst_Cntl_En_Reg
"""""""""""""""

I3C Master control.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_CMD_Tr_Req_Reg_1:

CMD_Tr_Req_Reg_1
""""""""""""""""

Data length or Data byte value to be sent along with the CCC or HDR command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_CMD_Tr_Req_Reg_2:

CMD_Tr_Req_Reg_2
""""""""""""""""

Command type, Transaction ID, CCC code and slave address. Writing to this register is considered as Doorbell for the master to initiate the transfer.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Resp_Reg:

Resp_Reg
""""""""

Success or failure of the command, Transaction ID and the remaining data.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_IBI_Resp_Reg:

IBI_Resp_Reg
""""""""""""

In-Band interrupt status, timestamping information present, dynamic address of the slave or Hot Join request.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_IBI_Data_Reg:

IBI_Data_Reg
""""""""""""

Data received from the slave during the IBI process.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Data_RX_FIFO_Reg:

Data_RX_FIFO_Reg
""""""""""""""""

Received data FIFO (Data_RX_FIFO).

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Data_TX_FIFO_Reg:

Data_TX_FIFO_Reg
""""""""""""""""

Sending data FIFO (Data_TX_FIFO).

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_IRQ_STATUS_Reg:

IRQ_STATUS_Reg
""""""""""""""

Status of the event happened during the transfer.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_TCAS_TIMER_Reg:

TCAS_TIMER_Reg
""""""""""""""

Timing for Clock after Start condition (TCAS) is the time (in Number of Reference clocks) after the start condition after which the SCL pin can go low.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_TLOW_OD_TIMER_Reg:

TLOW_OD_TIMER_Reg
"""""""""""""""""

Low period of SCL pin in Open-Drain mode (in Number of Reference clock) after the SCL pin can go high.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_THIGH_OD_TIMER_Reg:

THIGH_OD_TIMER_Reg
""""""""""""""""""

High period of SCL pin in Open-Drain mode (in Number of Reference clock) after the SCL pin can go low.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_TLOW_PP_TIMER_Reg:

TLOW_PP_TIMER_Reg
"""""""""""""""""

Low period of SCL pin in Push-Pull mode (in Number of Reference clock) after the SCL pin can go high.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_THIGH_PP_TIMER_Reg:

THIGH_PP_TIMER_Reg
""""""""""""""""""

High period of SCL pin in Push-Pull mode (in Number of Reference clock) after the SCL pin can go low.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_TDS_TIMER_Reg:

TDS_TIMER_Reg
"""""""""""""

SDA data setup time during both Open-Drain/Push-Pull mode (in Number of Reference clock).

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_THD_PP_TIMER_Reg:

THD_PP_TIMER_Reg
""""""""""""""""

SDA data hold time during the Push-Pull mode (in Number of Reference clock).

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_TCBP_TIMER_Reg:

TCBP_TIMER_Reg
""""""""""""""

Clock time before Stop condition.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_TCBSR_TIMER_Reg:

TCBSR_TIMER_Reg
"""""""""""""""

Clock time before Repeated start condition.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_THD_DDR_TIMER_Reg:

THD_DDR_TIMER_Reg
"""""""""""""""""

SDA data hold time during the Push-Pull mode (in Number of Reference clock) in DDR Data rate.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_BUS_FREE_TIMER_Reg:

BUS_FREE_TIMER_Reg
""""""""""""""""""

Bus free time between the Stop condition and the next start condition (in Number of Reference clock).

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_BUS_AVAIL_TIMER_Reg:

BUS_AVAIL_TIMER_Reg
"""""""""""""""""""

Time to keep the SDA and SCL pin to High (in Number of Reference clock).

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_TIDLE_TIMER_Reg:

TIDLE_TIMER_Reg
"""""""""""""""

Extended duration of the bus free condition after the Stop condition (in Number of Reference clock) to enable the device to drive the Hot Join request.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_TSCO_TIMER_Reg:

TSCO_TIMER_Reg
""""""""""""""

Maximum time the slave needs to drive the bus during the ACK/read data after the clock change.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_TSU_STA_TIMER_Reg:

TSU_STA_TIMER_Reg
"""""""""""""""""

SDA data setup time during both Open-Drain (in Number of Reference clock) for a Repeated Start.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_THD_STA_TIMER_Reg:

THD_STA_TIMER_Reg
"""""""""""""""""

SDA data hold time during the Open Drain mode (in Number of Reference clock).

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_TLOW_TIMER_Reg:

TLOW_TIMER_Reg
""""""""""""""

Low period of SCL pin in Open Drain mode during Legacy I2c Mode (in Number of Reference clock) after the timer reached the SCL pin can go high.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_THIGH_TIMER_Reg:

THIGH_TIMER_Reg
"""""""""""""""

High period of SCL pin in Open Drain Mode for Legacy I2C (in Number of Reference clock) after this timer count reached the SCL pin can go low.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_TVD_DATA_TIMER_Reg:

TVD_DATA_TIMER_Reg
""""""""""""""""""

Data hold time in Open Drain Mode for Legacy I2C (in Number of Reference clock) after this timer count reached the SDA pin can change its value.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_TSU_STOP_TIMER_Reg:

TSU_STOP_TIMER_Reg
""""""""""""""""""

SDA data setup time during Open-Drain (in Number of Reference clock) for Stop condition.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Addr_Table_Reg0:

Device_Addr_Table_Reg0
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave0.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Addr_Table_Reg1:

Device_Addr_Table_Reg1
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave1.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Addr_Table_Reg2:

Device_Addr_Table_Reg2
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave2.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Addr_Table_Reg3:

Device_Addr_Table_Reg3
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave3.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Addr_Table_Reg4:

Device_Addr_Table_Reg4
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave4.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Addr_Table_Reg5:

Device_Addr_Table_Reg5
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave5.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Addr_Table_Reg6:

Device_Addr_Table_Reg6
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave6.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Addr_Table_Reg7:

Device_Addr_Table_Reg7
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave7.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Addr_Table_Reg8:

Device_Addr_Table_Reg8
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave8.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Addr_Table_Reg9:

Device_Addr_Table_Reg9
""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave9.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Addr_Table_Reg10:

Device_Addr_Table_Reg10
"""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave10.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Addr_Table_Reg11:

Device_Addr_Table_Reg11
"""""""""""""""""""""""

Device type, IBI handling and Dynamic address to be set and Static address of the slave11.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg0_0:

Device_Char_Table_Reg0_0
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave0 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg1_0:

Device_Char_Table_Reg1_0
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave0 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg2_0:

Device_Char_Table_Reg2_0
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave0 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg3_0:

Device_Char_Table_Reg3_0
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave0 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg0_1:

Device_Char_Table_Reg0_1
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave1 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg1_1:

Device_Char_Table_Reg1_1
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave1 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg2_1:

Device_Char_Table_Reg2_1
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave1 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg3_1:

Device_Char_Table_Reg3_1
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave1 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg0_2:

Device_Char_Table_Reg0_2
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave2 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg1_2:

Device_Char_Table_Reg1_2
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave2 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg2_2:

Device_Char_Table_Reg2_2
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave2 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg3_2:

Device_Char_Table_Reg3_2
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave2 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg0_3:

Device_Char_Table_Reg0_3
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave3 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg1_3:

Device_Char_Table_Reg1_3
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave3 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg2_3:

Device_Char_Table_Reg2_3
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave3 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg3_3:

Device_Char_Table_Reg3_3
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave3 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg0_4:

Device_Char_Table_Reg0_4
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave4 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg1_4:

Device_Char_Table_Reg1_4
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave4 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg2_4:

Device_Char_Table_Reg2_4
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave4 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg3_4:

Device_Char_Table_Reg3_4
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave4 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg0_5:

Device_Char_Table_Reg0_5
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave5 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg1_5:

Device_Char_Table_Reg1_5
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave5 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg2_5:

Device_Char_Table_Reg2_5
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave5 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg3_5:

Device_Char_Table_Reg3_5
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave5 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg0_6:

Device_Char_Table_Reg0_6
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave6 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg1_6:

Device_Char_Table_Reg1_6
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave6 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg2_6:

Device_Char_Table_Reg2_6
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave6 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg3_6:

Device_Char_Table_Reg3_6
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave6 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg0_7:

Device_Char_Table_Reg0_7
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave7 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg1_7:

Device_Char_Table_Reg1_7
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave7 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg2_7:

Device_Char_Table_Reg2_7
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave7 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg3_7:

Device_Char_Table_Reg3_7
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave7 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg0_8:

Device_Char_Table_Reg0_8
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave8 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg1_8:

Device_Char_Table_Reg1_8
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave8 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg2_8:

Device_Char_Table_Reg2_8
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave8 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg3_8:

Device_Char_Table_Reg3_8
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave8 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg0_9:

Device_Char_Table_Reg0_9
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave9 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg1_9:

Device_Char_Table_Reg1_9
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave9 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg2_9:

Device_Char_Table_Reg2_9
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave9 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg3_9:

Device_Char_Table_Reg3_9
""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave9 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg0_10:

Device_Char_Table_Reg0_10
"""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave10 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg1_10:

Device_Char_Table_Reg1_10
"""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave10 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg2_10:

Device_Char_Table_Reg2_10
"""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave10 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg3_10:

Device_Char_Table_Reg3_10
"""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave10 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg0_11:

Device_Char_Table_Reg0_11
"""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave11 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg1_11:

Device_Char_Table_Reg1_11
"""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave11 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg2_11:

Device_Char_Table_Reg2_11
"""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave11 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _i3c_Device_Char_Table_Reg3_11:

Device_Char_Table_Reg3_11
"""""""""""""""""""""""""

BCR, DCR &amp; PID Values of the slave11 during the Dynamic address assignment command.

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+
