$date
	Thu May 27 20:05:46 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 32 ! out [31:0] $end
$var reg 32 " addr [31:0] $end
$var reg 1 # clk $end
$scope module insmem $end
$var wire 32 $ addr [31:0] $end
$var wire 1 # clk $end
$var reg 32 % addr_buf [31:0] $end
$var reg 1 & new_read $end
$var reg 32 ' out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
1&
b0 %
b0 $
1#
b0 "
bx !
$end
#1
0&
b10011 !
b10011 '
0#
#2
1#
#3
0#
#4
1#
#5
0#
#6
b100 %
1&
1#
b100 "
b100 $
#7
0&
b1000100110111 !
b1000100110111 '
0#
#8
1#
#9
0#
#10
1#
#11
0#
#12
b1000 %
1&
1#
b1000 "
b1000 $
#13
0&
b1000000000000010000000100010011 !
b1000000000000010000000100010011 '
0#
#14
1#
#15
0#
#16
1#
#17
0#
#18
b1100 %
1&
1#
b1100 "
b1100 $
#19
0&
b10000000000000001101111 !
b10000000000000001101111 '
0#
#20
1#
#21
0#
#22
1#
#23
0#
#24
b10000 %
1&
1#
b10000 "
b10000 $
#25
0&
b11111110000000010000000100010011 !
b11111110000000010000000100010011 '
0#
#26
1#
#27
0#
#28
1#
#29
0#
#30
b10100 %
1&
1#
b10100 "
b10100 $
#31
0&
b100000010010111000100011 !
b100000010010111000100011 '
0#
#32
1#
#33
0#
#34
1#
#35
0#
#36
1#
