

================================================================
== Vitis HLS Report for 'DepthwiseConv2dFinal_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_97_2_VITIS_LOOP_99_3'
================================================================
* Date:           Tue Jul 23 11:39:10 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      194|      194|  1.940 us|  1.940 us|  194|  194|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_95_1_VITIS_LOOP_97_2_VITIS_LOOP_99_3  |      192|      192|         2|          1|          1|   192|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     172|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      28|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      28|     253|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln101_1_fu_290_p2      |         +|   0|  0|  19|           8|           8|
    |add_ln101_fu_254_p2        |         +|   0|  0|  13|           6|           6|
    |add_ln95_1_fu_141_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln95_fu_164_p2         |         +|   0|  0|  10|           3|           1|
    |add_ln97_1_fu_312_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln97_fu_222_p2         |         +|   0|  0|  10|           3|           1|
    |add_ln99_fu_306_p2         |         +|   0|  0|  12|           4|           1|
    |sub_ln101_fu_280_p2        |         -|   0|  0|  19|           8|           8|
    |and_ln95_fu_216_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln95_fu_135_p2        |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln97_fu_170_p2        |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln99_fu_210_p2        |      icmp|   0|  0|   9|           4|           4|
    |or_ln97_fu_228_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln95_1_fu_184_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln95_fu_176_p3      |    select|   0|  0|   3|           1|           1|
    |select_ln97_1_fu_242_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln97_2_fu_318_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln97_fu_234_p3      |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln95_fu_204_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 172|          76|          61|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|    8|         16|
    |ic_1_fu_68                              |   9|          2|    4|          8|
    |indvar_flatten13_fu_84                  |   9|          2|    8|         16|
    |indvar_flatten_fu_76                    |   9|          2|    7|         14|
    |point2_o78_blk_n                        |   9|          2|    1|          2|
    |px_fu_72                                |   9|          2|    3|          6|
    |py_fu_80                                |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   36|         72|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |ic_1_fu_68               |  4|   0|    4|          0|
    |indvar_flatten13_fu_84   |  8|   0|    8|          0|
    |indvar_flatten_fu_76     |  7|   0|    7|          0|
    |px_fu_72                 |  3|   0|    3|          0|
    |py_fu_80                 |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 28|   0|   28|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                                 Source Object                                 |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_97_2_VITIS_LOOP_99_3|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_97_2_VITIS_LOOP_99_3|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_97_2_VITIS_LOOP_99_3|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_97_2_VITIS_LOOP_99_3|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_97_2_VITIS_LOOP_99_3|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_97_2_VITIS_LOOP_99_3|  return value|
|point2_o78_dout            |   in|   32|     ap_fifo|                                                                     point2_o78|       pointer|
|point2_o78_num_data_valid  |   in|    2|     ap_fifo|                                                                     point2_o78|       pointer|
|point2_o78_fifo_cap        |   in|    2|     ap_fifo|                                                                     point2_o78|       pointer|
|point2_o78_empty_n         |   in|    1|     ap_fifo|                                                                     point2_o78|       pointer|
|point2_o78_read            |  out|    1|     ap_fifo|                                                                     point2_o78|       pointer|
|input_buf_address0         |  out|    8|   ap_memory|                                                                      input_buf|         array|
|input_buf_ce0              |  out|    1|   ap_memory|                                                                      input_buf|         array|
|input_buf_we0              |  out|    1|   ap_memory|                                                                      input_buf|         array|
|input_buf_d0               |  out|   32|   ap_memory|                                                                      input_buf|         array|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+

