var group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a =
[
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a__s", [
      [ "sel", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#a8152dd68f34ba19a30425aec48434a8b", null ],
      [ "Reserved", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#a5a5f1f473f296ac225ea75b80f0021ff", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_SEL_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#ga3f2d7b9337e69e3d9f867ce955ca107f", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_SEL_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#ga15067bd192f71a4a03f8682e8323999c", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_SEL_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#ga2edaee41bc51b268d94fa36cd325b4f3", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_SEL_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#gad626795ff1e78bf2b52825adf01eb2d9", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_SEL_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#gab4947c96b64f8c073144afa74c8d0a03", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_SEL_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#gac63876013324fef913cd68a4910d2fa2", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_SEL_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#ga45924a6f060f1bb37bbb7475963057fd", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_SEL_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#ga45ea8f7d1d706a6a8cbcd20cda71d6d0", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_RSVD_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#gaa8dbd9c3d4c5157b91854587c378b85b", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_RSVD_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#gab43b7fea0916aeb6ffbfb4be6e9fc638", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_RSVD_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#gaee8a6ef9f7053e5c4702a00031555aa5", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_RSVD_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#gab6185725f498a75e50f289bdfc8532f8", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_RSVD_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#ga213d575c00bb483168d273668ddd44ab", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_RSVD_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#ga3abdfcfb5e1dabb8b4857301d0bb9b5a", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_RSVD_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#ga06cd50fd43a33f6bde45948ac51cebe1", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_RSVD_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#ga275eaa0bc2fa0d908f1cb50fdc1f5d4d", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#ga9751291a5d9809ed9675f4c9881633c6", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_OFST", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#ga942a7f3013eddca656fb1ed9c90bcddb", null ],
    [ "ALT_PINMUX_FPGA_UART1_USEFPGA_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html#gaad29602074a109ee95b640f6da998cd3", null ]
];