Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 062d9754ec6e472da918a5f9c23e46a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_PWM_SystemClock_behav xil_defaultlib.TB_PWM_SystemClock -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.PWM_SysClockGen [\PWM_SysClockGen(pwm_resolution=...]
Compiling architecture rtl of entity xil_defaultlib.tb_pwm_systemclock
Built simulation snapshot TB_PWM_SystemClock_behav
