

================================================================
== Vitis HLS Report for 'write_result'
================================================================
* Date:           Sun Nov 13 19:18:48 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_harris_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  3.532 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2051|     2051|  12.306 us|  12.306 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_wr  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     298|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     298|     71|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_99_p2          |         +|   0|  0|  20|          15|           4|
    |ap_condition_104           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  26|          18|           8|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   15|         30|
    |i_fu_50                  |   9|          2|   15|         30|
    |outStream_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   33|         66|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_fu_50                           |   15|   0|   15|          0|
    |lshr_ln_reg_125                   |   11|   0|   11|          0|
    |lshr_ln_reg_125_pp0_iter1_reg     |   11|   0|   11|          0|
    |outStream_read_reg_130            |  256|   0|  256|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  298|   0|  298|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+---------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|    Protocol   | Source Object|    C Type    |
+--------------------------+-----+-----+---------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_chain|  write_result|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_chain|  write_result|  return value|
|ap_start                  |   in|    1|  ap_ctrl_chain|  write_result|  return value|
|ap_done                   |  out|    1|  ap_ctrl_chain|  write_result|  return value|
|ap_continue               |   in|    1|  ap_ctrl_chain|  write_result|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_chain|  write_result|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_chain|  write_result|  return value|
|outStream_dout            |   in|  256|        ap_fifo|     outStream|       pointer|
|outStream_num_data_valid  |   in|    5|        ap_fifo|     outStream|       pointer|
|outStream_fifo_cap        |   in|    5|        ap_fifo|     outStream|       pointer|
|outStream_empty_n         |   in|    1|        ap_fifo|     outStream|       pointer|
|outStream_read            |  out|    1|        ap_fifo|     outStream|       pointer|
|imgDst_address0           |  out|   11|      ap_memory|        imgDst|         array|
|imgDst_ce0                |  out|    1|      ap_memory|        imgDst|         array|
|imgDst_we0                |  out|    1|      ap_memory|        imgDst|         array|
|imgDst_d0                 |  out|  256|      ap_memory|        imgDst|         array|
+--------------------------+-----+-----+---------------+--------------+--------------+

