{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556840935994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556840935999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 19:48:55 2019 " "Processing started: Thu May 02 19:48:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556840935999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840935999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab -c Lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab -c Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840935999 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1556840936353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwarding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding-behavior " "Found design unit 1: forwarding-behavior" {  } { { "forwarding.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/forwarding.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943243 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding " "Found entity 1: forwarding" {  } { { "forwarding.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/forwarding.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romvhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romvhdl-SYN " "Found design unit 1: romvhdl-SYN" {  } { { "ROMVHDL.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/ROMVHDL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943244 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMVHDL " "Found entity 1: ROMVHDL" {  } { { "ROMVHDL.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/ROMVHDL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943246 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextend-behavior " "Found design unit 1: signextend-behavior" {  } { { "signextend.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/signextend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943247 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/signextend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arch " "Found design unit 1: register_file-arch" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/register_file.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943248 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "pc.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/pc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943249 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orgate-behavior " "Found design unit 1: orgate-behavior" {  } { { "orgate.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/orgate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943251 ""} { "Info" "ISGN_ENTITY_NAME" "1 orgate " "Found entity 1: orgate" {  } { { "orgate.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/orgate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943251 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1556840943252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behavior " "Found design unit 1: mux-behavior" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943252 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_processor-behavior " "Found design unit 1: mips_processor-behavior" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943254 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_processor " "Found entity 1: mips_processor" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_control-behavior " "Found design unit 1: mips_control-behavior" {  } { { "mips_control.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943255 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_control " "Found entity 1: mips_control" {  } { { "mips_control.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32-behavior " "Found design unit 1: mux32-behavior" {  } { { "max32.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/max32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943256 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "max32.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/max32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lab.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andgate-behavior " "Found design unit 1: andgate-behavior" {  } { { "and.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/and.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943258 ""} { "Info" "ISGN_ENTITY_NAME" "1 andgate " "Found entity 1: andgate" {  } { { "and.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943260 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_processor " "Elaborating entity \"mips_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556840943555 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sreaddata2_EXMEM mips_processor.vhd(24) " "Verilog HDL or VHDL warning at mips_processor.vhd(24): object \"sreaddata2_EXMEM\" assigned a value but never read" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556840943557 "|mips_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_oper2 mips_processor.vhd(24) " "Verilog HDL or VHDL warning at mips_processor.vhd(24): object \"alu_oper2\" assigned a value but never read" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556840943557 "|mips_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "salumainresult_MEMWB mips_processor.vhd(26) " "Verilog HDL or VHDL warning at mips_processor.vhd(26): object \"salumainresult_MEMWB\" assigned a value but never read" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556840943557 "|mips_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sjumpaddress_EXMEM mips_processor.vhd(27) " "Verilog HDL or VHDL warning at mips_processor.vhd(27): object \"sjumpaddress_EXMEM\" assigned a value but never read" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556840943557 "|mips_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sregdest_EXMEM mips_processor.vhd(29) " "Verilog HDL or VHDL warning at mips_processor.vhd(29): object \"sregdest_EXMEM\" assigned a value but never read" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556840943557 "|mips_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sjr_EXMEM mips_processor.vhd(32) " "Verilog HDL or VHDL warning at mips_processor.vhd(32): object \"sjr_EXMEM\" assigned a value but never read" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556840943557 "|mips_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sjump_EXMEM mips_processor.vhd(34) " "Verilog HDL or VHDL warning at mips_processor.vhd(34): object \"sjump_EXMEM\" assigned a value but never read" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556840943557 "|mips_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sreadreg1_MEMWB mips_processor.vhd(36) " "Verilog HDL or VHDL warning at mips_processor.vhd(36): object \"sreadreg1_MEMWB\" assigned a value but never read" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556840943557 "|mips_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sreadreg2_MEMWB mips_processor.vhd(36) " "Verilog HDL or VHDL warning at mips_processor.vhd(36): object \"sreadreg2_MEMWB\" assigned a value but never read" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556840943557 "|mips_processor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_counter_input mips_processor.vhd(159) " "VHDL Process Statement warning at mips_processor.vhd(159): signal \"pc_counter_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556840943558 "|mips_processor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spc_IFID mips_processor.vhd(164) " "VHDL Process Statement warning at mips_processor.vhd(164): signal \"spc_IFID\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556840943558 "|mips_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc_mips " "Elaborating entity \"PC\" for hierarchy \"PC:pc_mips\"" {  } { { "mips_processor.vhd" "pc_mips" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840943609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMVHDL ROMVHDL:rom " "Elaborating entity \"ROMVHDL\" for hierarchy \"ROMVHDL:rom\"" {  } { { "mips_processor.vhd" "rom" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840943610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROMVHDL:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROMVHDL:rom\|altsyncram:altsyncram_component\"" {  } { { "ROMVHDL.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/ROMVHDL.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840943641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROMVHDL:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROMVHDL:rom\|altsyncram:altsyncram_component\"" {  } { { "ROMVHDL.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/ROMVHDL.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840943655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROMVHDL:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROMVHDL:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943656 ""}  } { { "ROMVHDL.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/ROMVHDL.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556840943656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_up14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_up14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_up14 " "Found entity 1: altsyncram_up14" {  } { { "db/altsyncram_up14.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_up14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_up14 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated " "Elaborating entity \"altsyncram_up14\" for hierarchy \"ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840943694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_control mips_control:control " "Elaborating entity \"mips_control\" for hierarchy \"mips_control:control\"" {  } { { "mips_processor.vhd" "control" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840943696 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_type mips_control.vhd(62) " "VHDL Process Statement warning at mips_control.vhd(62): signal \"R_type\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_control.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_control.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556840943697 "|mips_processor|mips_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "mips_processor.vhd" "reg_file" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840943697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_reg_file " "Elaborating entity \"mux\" for hierarchy \"mux:mux_reg_file\"" {  } { { "mips_processor.vhd" "mux_reg_file" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840943702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:mux_alu " "Elaborating entity \"mux32\" for hierarchy \"mux32:mux_alu\"" {  } { { "mips_processor.vhd" "mux_alu" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840943703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend signextend:sign_extend " "Elaborating entity \"signextend\" for hierarchy \"signextend:sign_extend\"" {  } { { "mips_processor.vhd" "sign_extend" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840943705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_main " "Elaborating entity \"alu\" for hierarchy \"alu:alu_main\"" {  } { { "mips_processor.vhd" "alu_main" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840943706 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result alu.vhd(53) " "VHDL Process Statement warning at alu.vhd(53): signal \"Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result alu.vhd(59) " "VHDL Process Statement warning at alu.vhd(59): signal \"Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result alu.vhd(19) " "VHDL Process Statement warning at alu.vhd(19): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] alu.vhd(19) " "Inferred latch for \"Result\[0\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] alu.vhd(19) " "Inferred latch for \"Result\[1\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] alu.vhd(19) " "Inferred latch for \"Result\[2\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] alu.vhd(19) " "Inferred latch for \"Result\[3\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] alu.vhd(19) " "Inferred latch for \"Result\[4\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] alu.vhd(19) " "Inferred latch for \"Result\[5\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] alu.vhd(19) " "Inferred latch for \"Result\[6\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] alu.vhd(19) " "Inferred latch for \"Result\[7\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] alu.vhd(19) " "Inferred latch for \"Result\[8\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[9\] alu.vhd(19) " "Inferred latch for \"Result\[9\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[10\] alu.vhd(19) " "Inferred latch for \"Result\[10\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[11\] alu.vhd(19) " "Inferred latch for \"Result\[11\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[12\] alu.vhd(19) " "Inferred latch for \"Result\[12\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[13\] alu.vhd(19) " "Inferred latch for \"Result\[13\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[14\] alu.vhd(19) " "Inferred latch for \"Result\[14\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[15\] alu.vhd(19) " "Inferred latch for \"Result\[15\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[16\] alu.vhd(19) " "Inferred latch for \"Result\[16\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[17\] alu.vhd(19) " "Inferred latch for \"Result\[17\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[18\] alu.vhd(19) " "Inferred latch for \"Result\[18\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[19\] alu.vhd(19) " "Inferred latch for \"Result\[19\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[20\] alu.vhd(19) " "Inferred latch for \"Result\[20\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[21\] alu.vhd(19) " "Inferred latch for \"Result\[21\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[22\] alu.vhd(19) " "Inferred latch for \"Result\[22\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[23\] alu.vhd(19) " "Inferred latch for \"Result\[23\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[24\] alu.vhd(19) " "Inferred latch for \"Result\[24\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[25\] alu.vhd(19) " "Inferred latch for \"Result\[25\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[26\] alu.vhd(19) " "Inferred latch for \"Result\[26\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[27\] alu.vhd(19) " "Inferred latch for \"Result\[27\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[28\] alu.vhd(19) " "Inferred latch for \"Result\[28\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[29\] alu.vhd(19) " "Inferred latch for \"Result\[29\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[30\] alu.vhd(19) " "Inferred latch for \"Result\[30\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943707 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[31\] alu.vhd(19) " "Inferred latch for \"Result\[31\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943708 "|mips_processor|alu:alu_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:mem " "Elaborating entity \"RAM\" for hierarchy \"RAM:mem\"" {  } { { "mips_processor.vhd" "mem" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840943708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:mem\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840943715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:mem\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840943729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556840943729 ""}  } { { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556840943729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_imv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_imv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_imv3 " "Found entity 1: altsyncram_imv3" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556840943765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840943765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_imv3 RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated " "Elaborating entity \"altsyncram_imv3\" for hierarchy \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840943765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andgate andgate:bne_and " "Elaborating entity \"andgate\" for hierarchy \"andgate:bne_and\"" {  } { { "mips_processor.vhd" "bne_and" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840943767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orgate orgate:branch " "Elaborating entity \"orgate\" for hierarchy \"orgate:branch\"" {  } { { "mips_processor.vhd" "branch" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840943767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding forwarding:forward " "Elaborating entity \"forwarding\" for hierarchy \"forwarding:forward\"" {  } { { "mips_processor.vhd" "forward" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840943768 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[0\] " "LATCH primitive \"alu:alu_branch\|Result\[0\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[1\] " "LATCH primitive \"alu:alu_branch\|Result\[1\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[2\] " "LATCH primitive \"alu:alu_branch\|Result\[2\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[3\] " "LATCH primitive \"alu:alu_branch\|Result\[3\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[4\] " "LATCH primitive \"alu:alu_branch\|Result\[4\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[5\] " "LATCH primitive \"alu:alu_branch\|Result\[5\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[6\] " "LATCH primitive \"alu:alu_branch\|Result\[6\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[7\] " "LATCH primitive \"alu:alu_branch\|Result\[7\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[8\] " "LATCH primitive \"alu:alu_branch\|Result\[8\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[9\] " "LATCH primitive \"alu:alu_branch\|Result\[9\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[10\] " "LATCH primitive \"alu:alu_branch\|Result\[10\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[11\] " "LATCH primitive \"alu:alu_branch\|Result\[11\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[12\] " "LATCH primitive \"alu:alu_branch\|Result\[12\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[13\] " "LATCH primitive \"alu:alu_branch\|Result\[13\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[14\] " "LATCH primitive \"alu:alu_branch\|Result\[14\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[15\] " "LATCH primitive \"alu:alu_branch\|Result\[15\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[16\] " "LATCH primitive \"alu:alu_branch\|Result\[16\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[17\] " "LATCH primitive \"alu:alu_branch\|Result\[17\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[18\] " "LATCH primitive \"alu:alu_branch\|Result\[18\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[19\] " "LATCH primitive \"alu:alu_branch\|Result\[19\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[20\] " "LATCH primitive \"alu:alu_branch\|Result\[20\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[21\] " "LATCH primitive \"alu:alu_branch\|Result\[21\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[22\] " "LATCH primitive \"alu:alu_branch\|Result\[22\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[23\] " "LATCH primitive \"alu:alu_branch\|Result\[23\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[24\] " "LATCH primitive \"alu:alu_branch\|Result\[24\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[25\] " "LATCH primitive \"alu:alu_branch\|Result\[25\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[26\] " "LATCH primitive \"alu:alu_branch\|Result\[26\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[27\] " "LATCH primitive \"alu:alu_branch\|Result\[27\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[28\] " "LATCH primitive \"alu:alu_branch\|Result\[28\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[29\] " "LATCH primitive \"alu:alu_branch\|Result\[29\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[30\] " "LATCH primitive \"alu:alu_branch\|Result\[30\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[31\] " "LATCH primitive \"alu:alu_branch\|Result\[31\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556840943956 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[0\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[1\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[2\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[3\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[4\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[5\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[6\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[7\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[8\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[9\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[10\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[11\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[12\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[13\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[14\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[15\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[16\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[17\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[18\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[19\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[20\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[21\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[22\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[23\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[24\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[25\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[26\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[27\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[28\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[29\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[30\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[31\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840943957 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556840943957 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1556840943957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[0\] " "Latch alu:alu_main\|Result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945487 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[1\] " "Latch alu:alu_main\|Result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945487 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[2\] " "Latch alu:alu_main\|Result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945487 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[3\] " "Latch alu:alu_main\|Result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945488 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[4\] " "Latch alu:alu_main\|Result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945488 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[5\] " "Latch alu:alu_main\|Result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945488 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[6\] " "Latch alu:alu_main\|Result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945488 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[7\] " "Latch alu:alu_main\|Result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945488 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[8\] " "Latch alu:alu_main\|Result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945488 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[9\] " "Latch alu:alu_main\|Result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945488 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[10\] " "Latch alu:alu_main\|Result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945488 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[11\] " "Latch alu:alu_main\|Result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945488 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[12\] " "Latch alu:alu_main\|Result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945488 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[13\] " "Latch alu:alu_main\|Result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945488 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[14\] " "Latch alu:alu_main\|Result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945488 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[15\] " "Latch alu:alu_main\|Result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945488 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[16\] " "Latch alu:alu_main\|Result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945488 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[17\] " "Latch alu:alu_main\|Result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945488 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[18\] " "Latch alu:alu_main\|Result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945488 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[19\] " "Latch alu:alu_main\|Result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945489 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[20\] " "Latch alu:alu_main\|Result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945489 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[21\] " "Latch alu:alu_main\|Result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945489 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[22\] " "Latch alu:alu_main\|Result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945489 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[23\] " "Latch alu:alu_main\|Result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945489 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[24\] " "Latch alu:alu_main\|Result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945489 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[25\] " "Latch alu:alu_main\|Result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945489 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[26\] " "Latch alu:alu_main\|Result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945489 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[27\] " "Latch alu:alu_main\|Result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945489 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[28\] " "Latch alu:alu_main\|Result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[3\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945489 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[29\] " "Latch alu:alu_main\|Result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[3\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945489 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[30\] " "Latch alu:alu_main\|Result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[3\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945489 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[31\] " "Latch alu:alu_main\|Result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[3\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 205 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556840945489 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556840945489 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556840947474 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556840949591 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556840949842 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556840949842 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fast_clock " "No output dependent on input pin \"fast_clock\"" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556840950019 "|mips_processor|fast_clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556840950019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3218 " "Implemented 3218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556840950025 ""} { "Info" "ICUT_CUT_TM_OPINS" "207 " "Implemented 207 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556840950025 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2976 " "Implemented 2976 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556840950025 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556840950025 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556840950025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 149 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5069 " "Peak virtual memory: 5069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556840950057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 19:49:10 2019 " "Processing ended: Thu May 02 19:49:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556840950057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556840950057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556840950057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556840950057 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556840953443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556840953448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 19:49:13 2019 " "Processing started: Thu May 02 19:49:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556840953448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556840953448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab -c Lab " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab -c Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556840953448 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556840953543 ""}
{ "Info" "0" "" "Project  = Lab" {  } {  } 0 0 "Project  = Lab" 0 0 "Fitter" 0 0 1556840953543 ""}
{ "Info" "0" "" "Revision = Lab" {  } {  } 0 0 "Revision = Lab" 0 0 "Fitter" 0 0 1556840953544 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1556840953677 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Lab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556840953695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556840953729 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556840953729 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556840954096 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556840954114 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556840954224 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1556840954254 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "210 210 " "No exact pin location assignment(s) for 210 pins of 210 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1556840954454 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1556840960369 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "slow_clock~inputCLKENA0 1417 global CLKCTRL_G10 " "slow_clock~inputCLKENA0 with 1417 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1556840961238 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 1056 global CLKCTRL_G8 " "reset~inputCLKENA0 with 1056 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1556840961238 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1556840961238 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556840961240 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556840961261 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556840961265 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556840961276 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556840961284 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556840961284 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556840961288 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1556840962592 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab.sdc " "Synopsys Design Constraints File file not found: 'Lab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556840962595 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556840962595 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1556840962619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1556840962620 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556840962621 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556840962769 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1556840962773 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556840962773 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556840962889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556840968983 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1556840969916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556840983646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556840999124 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556841011268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:28 " "Fitter placement operations ending: elapsed time is 00:00:28" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556841011268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556841013782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556841027396 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556841027396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1556841059005 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556841059005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:37 " "Fitter routing operations ending: elapsed time is 00:00:37" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556841059008 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.07 " "Total time spent on timing analysis during the Fitter is 5.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556841063267 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556841063413 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556841067752 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556841067855 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556841073473 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556841080767 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/Lab.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/Lab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556841081299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6452 " "Peak virtual memory: 6452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556841082391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 19:51:22 2019 " "Processing ended: Thu May 02 19:51:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556841082391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:09 " "Elapsed time: 00:02:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556841082391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:00 " "Total CPU time (on all processors): 00:03:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556841082391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556841082391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556841085797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556841085801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 19:51:25 2019 " "Processing started: Thu May 02 19:51:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556841085801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556841085801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab -c Lab " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab -c Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556841085801 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556841092842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5029 " "Peak virtual memory: 5029 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556841095154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 19:51:35 2019 " "Processing ended: Thu May 02 19:51:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556841095154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556841095154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556841095154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556841095154 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556841095750 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556841098562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556841098567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 19:51:38 2019 " "Processing started: Thu May 02 19:51:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556841098567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841098567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab -c Lab " "Command: quartus_sta Lab -c Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841098567 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1556841098662 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841099394 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841099428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841099428 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841099992 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab.sdc " "Synopsys Design Constraints File file not found: 'Lab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841100074 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841100074 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name slow_clock slow_clock " "create_clock -period 1.000 -name slow_clock slow_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556841100081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name salucontrol_IDEX\[0\] salucontrol_IDEX\[0\] " "create_clock -period 1.000 -name salucontrol_IDEX\[0\] salucontrol_IDEX\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556841100081 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841100081 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841100095 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841100095 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1556841100097 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556841100106 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556841100306 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841100306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.514 " "Worst-case setup slack is -14.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841100309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841100309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.514            -434.184 salucontrol_IDEX\[0\]  " "  -14.514            -434.184 salucontrol_IDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841100309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.190           -7643.639 slow_clock  " "   -8.190           -7643.639 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841100309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841100309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.933 " "Worst-case hold slack is -1.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841100332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841100332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.933             -14.326 slow_clock  " "   -1.933             -14.326 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841100332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228              -0.228 salucontrol_IDEX\[0\]  " "   -0.228              -0.228 salucontrol_IDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841100332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841100332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841100335 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841100339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841100344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841100344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -1786.190 slow_clock  " "   -3.166           -1786.190 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841100344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 salucontrol_IDEX\[0\]  " "    0.095               0.000 salucontrol_IDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841100344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841100344 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556841100409 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841100449 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841106595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841106813 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556841106871 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841106871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.750 " "Worst-case setup slack is -14.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841106873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841106873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.750            -438.363 salucontrol_IDEX\[0\]  " "  -14.750            -438.363 salucontrol_IDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841106873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.085           -7420.833 slow_clock  " "   -8.085           -7420.833 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841106873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841106873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.090 " "Worst-case hold slack is -2.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841106896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841106896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.090             -15.464 slow_clock  " "   -2.090             -15.464 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841106896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.247              -0.372 salucontrol_IDEX\[0\]  " "   -0.247              -0.372 salucontrol_IDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841106896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841106896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841106898 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841106900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841106902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841106902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -1713.851 slow_clock  " "   -3.166           -1713.851 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841106902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 salucontrol_IDEX\[0\]  " "    0.150               0.000 salucontrol_IDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841106902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841106902 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556841106966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841107207 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841112063 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841112223 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556841112244 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841112244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.877 " "Worst-case setup slack is -5.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.877            -175.201 salucontrol_IDEX\[0\]  " "   -5.877            -175.201 salucontrol_IDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.704           -2619.200 slow_clock  " "   -3.704           -2619.200 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841112247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.827 " "Worst-case hold slack is -0.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.827              -6.281 slow_clock  " "   -0.827              -6.281 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 salucontrol_IDEX\[0\]  " "    0.002               0.000 salucontrol_IDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841112271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841112273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841112276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -106.989 slow_clock  " "   -2.174            -106.989 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 salucontrol_IDEX\[0\]  " "    0.105               0.000 salucontrol_IDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841112280 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556841112346 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841112566 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556841112587 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841112587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.277 " "Worst-case setup slack is -5.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.277            -158.101 salucontrol_IDEX\[0\]  " "   -5.277            -158.101 salucontrol_IDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.181           -2218.244 slow_clock  " "   -3.181           -2218.244 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841112591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.849 " "Worst-case hold slack is -0.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.849              -6.553 slow_clock  " "   -0.849              -6.553 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.017 salucontrol_IDEX\[0\]  " "   -0.017              -0.017 salucontrol_IDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841112616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841112618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841112622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -131.560 slow_clock  " "   -2.174            -131.560 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 salucontrol_IDEX\[0\]  " "    0.191               0.000 salucontrol_IDEX\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556841112625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841112625 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841115321 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841115331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5428 " "Peak virtual memory: 5428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556841115442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 19:51:55 2019 " "Processing ended: Thu May 02 19:51:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556841115442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556841115442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556841115442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841115442 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556841118805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556841118808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 19:51:58 2019 " "Processing started: Thu May 02 19:51:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556841118808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556841118808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab -c Lab " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab -c Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556841118808 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1556841119790 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab.vho C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/simulation/modelsim/ simulation " "Generated file Lab.vho in folder \"C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556841120546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4973 " "Peak virtual memory: 4973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556841120634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 19:52:00 2019 " "Processing ended: Thu May 02 19:52:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556841120634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556841120634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556841120634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556841120634 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 163 s " "Quartus Prime Full Compilation was successful. 0 errors, 163 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556841121274 ""}
