{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701044407563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701044407564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 18:20:07 2023 " "Processing started: Sun Nov 26 18:20:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701044407564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044407564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bitblaster_10Bit_Processor -c Bitblaster_10Bit_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bitblaster_10Bit_Processor -c Bitblaster_10Bit_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044407564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701044407889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701044407889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/bitblaster_10bit_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/bitblaster_10bit_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bitblaster_10Bit_Processor " "Found entity 1: Bitblaster_10Bit_Processor" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044414930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044414930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/binary4todecimal7decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/binary4todecimal7decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary4todecimal7decoder " "Found entity 1: binary4todecimal7decoder" {  } { { "../SV Module Files/binary4todecimal7decoder.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/binary4todecimal7decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044414935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044414935 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.sv(88) " "Verilog HDL warning at ALU.sv(88): extended using \"x\" or \"z\"" {  } { { "../SV Module Files/ALU.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/ALU.sv" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701044414938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../SV Module Files/ALU.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/ALU.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044414939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044414939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/upcount2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/upcount2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upcount2 " "Found entity 1: upcount2" {  } { { "../SV Module Files/upcount2.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/upcount2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044414944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044414944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/t_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/t_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_ff " "Found entity 1: t_ff" {  } { { "../SV Module Files/t_ff.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/t_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044414951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044414951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerFile.sv(45) " "Verilog HDL warning at registerFile.sv(45): extended using \"x\" or \"z\"" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701044414954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerFile.sv(51) " "Verilog HDL warning at registerFile.sv(51): extended using \"x\" or \"z\"" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701044414955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044414956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044414956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/reg10.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/reg10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg10 " "Found entity 1: reg10" {  } { { "../SV Module Files/reg10.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/reg10.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044414961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044414961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/outputlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/outputlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 outputlogic " "Found entity 1: outputlogic" {  } { { "../SV Module Files/outputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/outputlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044414965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044414965 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "inputlogic.sv(48) " "Verilog HDL warning at inputlogic.sv(48): extended using \"x\" or \"z\"" {  } { { "../SV Module Files/inputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/inputlogic.sv" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701044414969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/inputlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/inputlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inputlogic " "Found entity 1: inputlogic" {  } { { "../SV Module Files/inputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/inputlogic.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044414970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044414970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/extrn.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/extrn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extrn " "Found entity 1: extrn" {  } { { "../SV Module Files/extrn.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/extrn.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044414974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044414974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/decimal7decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/decimal7decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimal7decoder " "Found entity 1: decimal7decoder" {  } { { "../SV Module Files/decimal7decoder.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/decimal7decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044414979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044414979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../SV Module Files/debouncer.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/debouncer.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044414982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044414982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/d_ff_neg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/d_ff_neg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_neg " "Found entity 1: D_FF_neg" {  } { { "../SV Module Files/D_FF_neg.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/D_FF_neg.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044414986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044414986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - south dakota state university - sdsu/#sdsu courses/csc 244 - digital logic/bitblaster_10bit_processor/sv module files/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../SV Module Files/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044415003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044415003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENR1_1bit Bitblaster_10Bit_Processor.sv(101) " "Verilog HDL Implicit Net warning at Bitblaster_10Bit_Processor.sv(101): created implicit net for \"ENR1_1bit\"" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701044415004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bitblaster_10Bit_Processor " "Elaborating entity \"Bitblaster_10Bit_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701044415110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputlogic inputlogic:inputLogicModule " "Elaborating entity \"inputlogic\" for hierarchy \"inputlogic:inputLogicModule\"" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "inputLogicModule" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701044415116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer inputlogic:inputLogicModule\|debouncer:peek_debouncer " "Elaborating entity \"debouncer\" for hierarchy \"inputlogic:inputLogicModule\|debouncer:peek_debouncer\"" {  } { { "../SV Module Files/inputlogic.sv" "peek_debouncer" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/inputlogic.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701044415119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount2 upcount2:countermodule " "Elaborating entity \"upcount2\" for hierarchy \"upcount2:countermodule\"" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "countermodule" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701044415124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg10 reg10:instructionRegister " "Elaborating entity \"reg10\" for hierarchy \"reg10:instructionRegister\"" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "instructionRegister" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701044415127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controllerModule " "Elaborating entity \"controller\" for hierarchy \"controller:controllerModule\"" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "controllerModule" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701044415132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registerFileModule " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registerFileModule\"" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "registerFileModule" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701044415167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:multistageALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:multistageALU\"" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "multistageALU" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701044415170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputlogic outputlogic:outputLogicModule " "Elaborating entity \"outputlogic\" for hierarchy \"outputlogic:outputLogicModule\"" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "outputLogicModule" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701044415173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 outputlogic.sv(54) " "Verilog HDL assignment warning at outputlogic.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "../SV Module Files/outputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/outputlogic.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701044415174 "|Bitblaster_10Bit_Processor|outputlogic:outputLogicModule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 outputlogic.sv(55) " "Verilog HDL assignment warning at outputlogic.sv(55): truncated value with size 32 to match size of target (4)" {  } { { "../SV Module Files/outputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/outputlogic.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701044415174 "|Bitblaster_10Bit_Processor|outputlogic:outputLogicModule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 outputlogic.sv(56) " "Verilog HDL assignment warning at outputlogic.sv(56): truncated value with size 32 to match size of target (4)" {  } { { "../SV Module Files/outputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/outputlogic.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701044415174 "|Bitblaster_10Bit_Processor|outputlogic:outputLogicModule"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[0\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[0\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701044415562 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[1\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[1\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701044415562 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[2\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[2\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701044415562 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[3\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[3\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701044415562 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[4\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[4\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701044415562 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[5\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[5\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701044415562 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[6\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[6\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701044415562 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[7\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[7\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701044415562 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[8\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[8\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701044415562 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registerFile:registerFileModule\|Q1\[9\] " "Converted tri-state buffer \"registerFile:registerFileModule\|Q1\[9\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/registerFile.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701044415562 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "controller:controllerModule\|ALUcont\[0\] " "Converted tri-state buffer \"controller:controllerModule\|ALUcont\[0\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/controller.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701044415562 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "controller:controllerModule\|ALUcont\[1\] " "Converted tri-state buffer \"controller:controllerModule\|ALUcont\[1\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/controller.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701044415562 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "controller:controllerModule\|ALUcont\[2\] " "Converted tri-state buffer \"controller:controllerModule\|ALUcont\[2\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/controller.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701044415562 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "controller:controllerModule\|ALUcont\[3\] " "Converted tri-state buffer \"controller:controllerModule\|ALUcont\[3\]\" feeding internal logic into a wire" {  } { { "../SV Module Files/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/controller.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701044415562 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701044415562 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "registerFile:registerFileModule\|registers " "RAM logic \"registerFile:registerFileModule\|registers\" is uninferred due to inappropriate RAM size" {  } { { "../SV Module Files/registerFile.sv" "registers" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/registerFile.sv" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701044415624 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701044415624 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "outputlogic:outputLogicModule\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"outputlogic:outputLogicModule\|Mod0\"" {  } { { "../SV Module Files/outputlogic.sv" "Mod0" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/outputlogic.sv" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701044415768 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "outputlogic:outputLogicModule\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"outputlogic:outputLogicModule\|Div0\"" {  } { { "../SV Module Files/outputlogic.sv" "Div0" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/outputlogic.sv" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701044415768 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "outputlogic:outputLogicModule\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"outputlogic:outputLogicModule\|Mod1\"" {  } { { "../SV Module Files/outputlogic.sv" "Mod1" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/outputlogic.sv" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701044415768 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "outputlogic:outputLogicModule\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"outputlogic:outputLogicModule\|Div1\"" {  } { { "../SV Module Files/outputlogic.sv" "Div1" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/outputlogic.sv" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701044415768 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701044415768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "outputlogic:outputLogicModule\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"outputlogic:outputLogicModule\|lpm_divide:Mod0\"" {  } { { "../SV Module Files/outputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/outputlogic.sv" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701044415840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "outputlogic:outputLogicModule\|lpm_divide:Mod0 " "Instantiated megafunction \"outputlogic:outputLogicModule\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701044415840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701044415840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701044415840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701044415840 ""}  } { { "../SV Module Files/outputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/outputlogic.sv" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701044415840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lll " "Found entity 1: lpm_divide_lll" {  } { { "db/lpm_divide_lll.tdf" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/Bitblaster_10Bit_Processor/db/lpm_divide_lll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044415895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044415895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/Bitblaster_10Bit_Processor/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044415918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044415918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/Bitblaster_10Bit_Processor/db/alt_u_div_ihe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044415947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044415947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/Bitblaster_10Bit_Processor/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044416012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044416012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/Bitblaster_10Bit_Processor/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044416067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044416067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "outputlogic:outputLogicModule\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"outputlogic:outputLogicModule\|lpm_divide:Div0\"" {  } { { "../SV Module Files/outputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/outputlogic.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701044416083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "outputlogic:outputLogicModule\|lpm_divide:Div0 " "Instantiated megafunction \"outputlogic:outputLogicModule\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701044416084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701044416084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701044416084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701044416084 ""}  } { { "../SV Module Files/outputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/outputlogic.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701044416084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/Bitblaster_10Bit_Processor/db/lpm_divide_itl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044416138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044416138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "outputlogic:outputLogicModule\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"outputlogic:outputLogicModule\|lpm_divide:Div1\"" {  } { { "../SV Module Files/outputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/outputlogic.sv" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701044416159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "outputlogic:outputLogicModule\|lpm_divide:Div1 " "Instantiated megafunction \"outputlogic:outputLogicModule\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701044416159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701044416159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701044416159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701044416159 ""}  } { { "../SV Module Files/outputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/outputlogic.sv" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701044416159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/Bitblaster_10Bit_Processor/db/lpm_divide_ltl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044416216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044416216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/Bitblaster_10Bit_Processor/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044416239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044416239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/Bitblaster_10Bit_Processor/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701044416268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044416268 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inputlogic:inputLogicModule\|databus\[0\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"inputlogic:inputLogicModule\|databus\[0\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/inputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/inputlogic.sv" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701044416545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inputlogic:inputLogicModule\|databus\[1\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"inputlogic:inputLogicModule\|databus\[1\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/inputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/inputlogic.sv" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701044416545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inputlogic:inputLogicModule\|databus\[2\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"inputlogic:inputLogicModule\|databus\[2\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/inputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/inputlogic.sv" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701044416545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inputlogic:inputLogicModule\|databus\[3\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"inputlogic:inputLogicModule\|databus\[3\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/inputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/inputlogic.sv" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701044416545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inputlogic:inputLogicModule\|databus\[4\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"inputlogic:inputLogicModule\|databus\[4\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/inputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/inputlogic.sv" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701044416545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inputlogic:inputLogicModule\|databus\[5\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"inputlogic:inputLogicModule\|databus\[5\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/inputlogic.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/inputlogic.sv" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701044416545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "controller:controllerModule\|IMM\[6\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"controller:controllerModule\|IMM\[6\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/controller.sv" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701044416545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "controller:controllerModule\|IMM\[7\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"controller:controllerModule\|IMM\[7\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/controller.sv" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701044416545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "controller:controllerModule\|IMM\[8\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"controller:controllerModule\|IMM\[8\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/controller.sv" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701044416545 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "controller:controllerModule\|IMM\[9\] ALU:multistageALU\|Result_from_ALU " "Converted the fan-out from the tri-state buffer \"controller:controllerModule\|IMM\[9\]\" to the node \"ALU:multistageALU\|Result_from_ALU\" into an OR gate" {  } { { "../SV Module Files/controller.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/controller.sv" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701044416545 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701044416545 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "THEX_Current_Timestep\[1\] GND " "Pin \"THEX_Current_Timestep\[1\]\" is stuck at GND" {  } { { "../SV Module Files/Bitblaster_10Bit_Processor.sv" "" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/SV Module Files/Bitblaster_10Bit_Processor.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701044417117 "|Bitblaster_10Bit_Processor|THEX_Current_Timestep[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701044417117 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701044417215 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "outputlogic:outputLogicModule\|lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"outputlogic:outputLogicModule\|lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_9_result_int\[0\]~0" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/Bitblaster_10Bit_Processor/db/alt_u_div_ihe.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701044418319 ""} { "Info" "ISCL_SCL_CELL_NAME" "outputlogic:outputLogicModule\|lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"outputlogic:outputLogicModule\|lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/Bitblaster_10Bit_Processor/db/alt_u_div_ihe.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701044418319 ""} { "Info" "ISCL_SCL_CELL_NAME" "outputlogic:outputLogicModule\|lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"outputlogic:outputLogicModule\|lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/Bitblaster_10Bit_Processor/db/alt_u_div_ihe.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701044418319 ""} { "Info" "ISCL_SCL_CELL_NAME" "outputlogic:outputLogicModule\|lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"outputlogic:outputLogicModule\|lpm_divide:Mod1\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/Bitblaster_10Bit_Processor/db/alt_u_div_ihe.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701044418319 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1701044418319 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/Bitblaster_10Bit_Processor/output_files/Bitblaster_10Bit_Processor.map.smsg " "Generated suppressed messages file D:/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/BitBlaster_10bit_Processor/Bitblaster_10Bit_Processor/output_files/Bitblaster_10Bit_Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044418393 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701044418711 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701044418711 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "752 " "Implemented 752 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701044419061 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701044419061 ""} { "Info" "ICUT_CUT_TM_LCELLS" "700 " "Implemented 700 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701044419061 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701044419061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701044419107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 18:20:19 2023 " "Processing ended: Sun Nov 26 18:20:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701044419107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701044419107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701044419107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701044419107 ""}
