-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Tue Jan  9 21:29:15 2018
-- Host        : JavierPC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top design_1_axi_vfifo_ctrl_0_0 -prefix
--               design_1_axi_vfifo_ctrl_0_0_ design_1_axi_vfifo_ctrl_0_0_sim_netlist.vhdl
-- Design      : design_1_axi_vfifo_ctrl_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is 5;
  attribute INIT : string;
  attribute INIT of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "SYNC_RST";
end design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is "SYNC_RST";
end \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "SYNC_RST";
end \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "SYNC_RST";
end \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "SYNC_RST";
end \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "SYNC_RST";
end \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0\ is
  port (
    counts_matched : out STD_LOGIC;
    mem_init_done_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \plusOp__1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mem_init_done_reg_0 : in STD_LOGIC;
    sdpo_int : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0\ : entity is "axi_vfifo_ctrl_v2_0_17_compare";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal carrynet_6 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => mem_init_done_reg(1),
      S(2 downto 1) => v1_reg(2 downto 1),
      S(0) => mem_init_done_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(0),
      I1 => mem_init_done_reg_0,
      I2 => sdpo_int(0),
      I3 => \plusOp__1\(1),
      I4 => sdpo_int(1),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(2),
      I1 => mem_init_done_reg_0,
      I2 => sdpo_int(2),
      I3 => \plusOp__1\(3),
      I4 => sdpo_int(3),
      O => v1_reg(2)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => counts_matched,
      CO(2) => carrynet_6,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => v1_reg(7),
      S(2) => mem_init_done_reg(2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(4),
      I1 => mem_init_done_reg_0,
      I2 => sdpo_int(4),
      I3 => \plusOp__1\(5),
      I4 => sdpo_int(5),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(6),
      I1 => mem_init_done_reg_0,
      I2 => sdpo_int(6),
      I3 => \plusOp__1\(7),
      I4 => sdpo_int(7),
      O => v1_reg(5)
    );
\gmux.gm[7].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(8),
      I1 => mem_init_done_reg_0,
      I2 => sdpo_int(8),
      I3 => \plusOp__1\(9),
      I4 => sdpo_int(9),
      O => v1_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay is
  port (
    B : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_2\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC;
    \gstage1.q_dly_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay is
  signal \^b\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gstage1.q_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[2]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[31]\ : STD_LOGIC;
begin
  B(12 downto 0) <= \^b\(12 downto 0);
\eqOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^b\(0),
      I1 => A(0),
      O => \gstage1.q_dly_reg[0]_0\(0)
    );
eqOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[1]\,
      I1 => \gstage1.q_dly_reg_n_0_[2]\,
      I2 => \gstage1.q_dly_reg[31]_0\(0),
      I3 => \gstage1.q_dly_reg_n_0_[0]\,
      O => S(0)
    );
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(0),
      Q => \gstage1.q_dly_reg_n_0_[0]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(10),
      Q => \gstage1.q_dly_reg[0]_2\(7),
      R => Q(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(11),
      Q => \gstage1.q_dly_reg[0]_2\(8),
      R => Q(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(12),
      Q => \gstage1.q_dly_reg[0]_2\(9),
      R => Q(0)
    );
\gstage1.q_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(13),
      Q => \gstage1.q_dly_reg[0]_2\(10),
      R => Q(0)
    );
\gstage1.q_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(14),
      Q => \gstage1.q_dly_reg[0]_2\(11),
      R => Q(0)
    );
\gstage1.q_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(15),
      Q => \^b\(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(16),
      Q => \^b\(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(17),
      Q => \^b\(2),
      R => Q(0)
    );
\gstage1.q_dly_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(18),
      Q => \^b\(3),
      R => Q(0)
    );
\gstage1.q_dly_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(19),
      Q => \^b\(4),
      R => Q(0)
    );
\gstage1.q_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(1),
      Q => \gstage1.q_dly_reg_n_0_[1]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(20),
      Q => \^b\(5),
      R => Q(0)
    );
\gstage1.q_dly_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(21),
      Q => \^b\(6),
      R => Q(0)
    );
\gstage1.q_dly_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(22),
      Q => \^b\(7),
      R => Q(0)
    );
\gstage1.q_dly_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(23),
      Q => \^b\(8),
      R => Q(0)
    );
\gstage1.q_dly_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(24),
      Q => \^b\(9),
      R => Q(0)
    );
\gstage1.q_dly_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(25),
      Q => \^b\(10),
      R => Q(0)
    );
\gstage1.q_dly_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(26),
      Q => \^b\(11),
      R => Q(0)
    );
\gstage1.q_dly_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(27),
      Q => \^b\(12),
      R => Q(0)
    );
\gstage1.q_dly_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(28),
      Q => \gstage1.q_dly_reg[0]_2\(12),
      R => Q(0)
    );
\gstage1.q_dly_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(29),
      Q => \gstage1.q_dly_reg[0]_2\(13),
      R => Q(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(2),
      Q => \gstage1.q_dly_reg_n_0_[2]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(30),
      Q => \gstage1.q_dly_reg[0]_2\(14),
      R => Q(0)
    );
\gstage1.q_dly_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(31),
      Q => \gstage1.q_dly_reg_n_0_[31]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(3),
      Q => \gstage1.q_dly_reg[0]_2\(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(4),
      Q => \gstage1.q_dly_reg[0]_2\(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(5),
      Q => \gstage1.q_dly_reg[0]_2\(2),
      R => Q(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(6),
      Q => \gstage1.q_dly_reg[0]_2\(3),
      R => Q(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(7),
      Q => \gstage1.q_dly_reg[0]_2\(4),
      R => Q(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(8),
      Q => \gstage1.q_dly_reg[0]_2\(5),
      R => Q(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(9),
      Q => \gstage1.q_dly_reg[0]_2\(6),
      R => Q(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[31]\,
      I1 => \gstage1.q_dly_reg[31]_0\(1),
      O => \gstage1.q_dly_reg[0]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129 is
  port (
    A : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gstage1.q_dly_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_2\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_3\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_4\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_5\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_6\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_7\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_8\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_9\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_10\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_11\ : in STD_LOGIC;
    \gstage1.q_dly_reg[30]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129 : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129 is
  signal \^a\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gstage1.q_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[13]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[14]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[28]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[29]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[30]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[3]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[9]\ : STD_LOGIC;
begin
  A(12 downto 0) <= \^a\(12 downto 0);
\eqOp_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[12]\,
      I1 => \gstage1.q_dly_reg[30]_0\(9),
      I2 => \gstage1.q_dly_reg[30]_0\(11),
      I3 => \gstage1.q_dly_reg_n_0_[14]\,
      I4 => \gstage1.q_dly_reg[30]_0\(10),
      I5 => \gstage1.q_dly_reg_n_0_[13]\,
      O => \gstage1.q_dly_reg[0]\(0)
    );
eqOp_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[9]\,
      I1 => \gstage1.q_dly_reg[30]_0\(6),
      I2 => \gstage1.q_dly_reg[30]_0\(8),
      I3 => \gstage1.q_dly_reg_n_0_[11]\,
      I4 => \gstage1.q_dly_reg[30]_0\(7),
      I5 => \gstage1.q_dly_reg_n_0_[10]\,
      O => S(2)
    );
eqOp_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[6]\,
      I1 => \gstage1.q_dly_reg[30]_0\(3),
      I2 => \gstage1.q_dly_reg[30]_0\(5),
      I3 => \gstage1.q_dly_reg_n_0_[8]\,
      I4 => \gstage1.q_dly_reg[30]_0\(4),
      I5 => \gstage1.q_dly_reg_n_0_[7]\,
      O => S(1)
    );
eqOp_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[3]\,
      I1 => \gstage1.q_dly_reg[30]_0\(0),
      I2 => \gstage1.q_dly_reg[30]_0\(2),
      I3 => \gstage1.q_dly_reg_n_0_[5]\,
      I4 => \gstage1.q_dly_reg[30]_0\(1),
      I5 => \gstage1.q_dly_reg_n_0_[4]\,
      O => S(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => \gstage1.q_dly_reg_n_0_[10]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => \gstage1.q_dly_reg_n_0_[11]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => \gstage1.q_dly_reg_n_0_[12]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => \gstage1.q_dly_reg_n_0_[13]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => \gstage1.q_dly_reg_n_0_[14]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\,
      Q => \^a\(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^a\(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_1\,
      Q => \^a\(2),
      R => Q(0)
    );
\gstage1.q_dly_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_2\,
      Q => \^a\(3),
      R => Q(0)
    );
\gstage1.q_dly_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_3\,
      Q => \^a\(4),
      R => Q(0)
    );
\gstage1.q_dly_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_4\,
      Q => \^a\(5),
      R => Q(0)
    );
\gstage1.q_dly_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_5\,
      Q => \^a\(6),
      R => Q(0)
    );
\gstage1.q_dly_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_6\,
      Q => \^a\(7),
      R => Q(0)
    );
\gstage1.q_dly_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_7\,
      Q => \^a\(8),
      R => Q(0)
    );
\gstage1.q_dly_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_8\,
      Q => \^a\(9),
      R => Q(0)
    );
\gstage1.q_dly_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_9\,
      Q => \^a\(10),
      R => Q(0)
    );
\gstage1.q_dly_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_10\,
      Q => \^a\(11),
      R => Q(0)
    );
\gstage1.q_dly_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_11\,
      Q => \^a\(12),
      R => Q(0)
    );
\gstage1.q_dly_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(13),
      Q => \gstage1.q_dly_reg_n_0_[28]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(14),
      Q => \gstage1.q_dly_reg_n_0_[29]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \gstage1.q_dly_reg[0]_2\(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(15),
      Q => \gstage1.q_dly_reg_n_0_[30]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(16),
      Q => \gstage1.q_dly_reg[0]_2\(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \gstage1.q_dly_reg_n_0_[3]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => \gstage1.q_dly_reg_n_0_[4]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => \gstage1.q_dly_reg_n_0_[5]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => \gstage1.q_dly_reg_n_0_[6]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => \gstage1.q_dly_reg_n_0_[7]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => \gstage1.q_dly_reg_n_0_[8]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => \gstage1.q_dly_reg_n_0_[9]\,
      R => Q(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[28]\,
      I1 => \gstage1.q_dly_reg[30]_0\(12),
      I2 => \gstage1.q_dly_reg[30]_0\(14),
      I3 => \gstage1.q_dly_reg_n_0_[30]\,
      I4 => \gstage1.q_dly_reg[30]_0\(13),
      I5 => \gstage1.q_dly_reg_n_0_[29]\,
      O => \gstage1.q_dly_reg[0]_1\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^a\(10),
      I1 => B(9),
      I2 => B(11),
      I3 => \^a\(12),
      I4 => B(10),
      I5 => \^a\(11),
      O => \gstage1.q_dly_reg[0]_0\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^a\(7),
      I1 => B(6),
      I2 => B(8),
      I3 => \^a\(9),
      I4 => B(7),
      I5 => \^a\(8),
      O => \gstage1.q_dly_reg[0]_0\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^a\(4),
      I1 => B(3),
      I2 => B(5),
      I3 => \^a\(6),
      I4 => B(4),
      I5 => \^a\(5),
      O => \gstage1.q_dly_reg[0]_0\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^a\(1),
      I1 => B(0),
      I2 => B(2),
      I3 => \^a\(3),
      I4 => B(1),
      I5 => \^a\(2),
      O => \gstage1.q_dly_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0\ is
  port (
    pntrs_eql_dly : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0\ is
  signal pntrs_eql : STD_LOGIC;
begin
\gstage1.q_dly[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \gstage1.q_dly_reg[15]\(0),
      O => pntrs_eql
    );
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntrs_eql,
      Q => pntrs_eql_dly,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1\ is
  port (
    I147 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1\ is
  signal \gnstage1.q_dly_reg_n_0_[0][0]\ : STD_LOGIC;
begin
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(0),
      Q => \gnstage1.q_dly_reg_n_0_[0][0]\,
      R => Q(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg_n_0_[0][0]\,
      Q => I147(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15\ is
  port (
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_ar_txn : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC;
    aclk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15\ is
  signal \^gcc0.gc0.count_d1_reg[3]\ : STD_LOGIC;
  signal \gnstage1.q_dly_reg[0]_13\ : STD_LOGIC;
begin
  \gcc0.gc0.count_d1_reg[3]\ <= \^gcc0.gc0.count_d1_reg[3]\;
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]\,
      I1 => \out\,
      O => p_19_out
    );
\gcc0.gc0.count_d1[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]\,
      I1 => ram_full_fb_i_reg,
      O => \gcc0.gc0.count_d1_reg[3]_0\(0)
    );
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => bram_rd_en,
      Q => \gnstage1.q_dly_reg[0]_13\,
      R => Q(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg[0]_13\,
      Q => \^gcc0.gc0.count_d1_reg[3]\,
      R => Q(0)
    );
\ram_reg_0_1_0_5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]\,
      I1 => mem_init_done,
      O => we_ar_txn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54\ is
  port (
    DIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54\ is
  signal \gnstage1.q_dly_reg_n_0_[0][0]\ : STD_LOGIC;
begin
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(0),
      Q => \gnstage1.q_dly_reg_n_0_[0][0]\,
      R => Q(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg_n_0_[0][0]\,
      Q => DIN(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55\ is
  port (
    mcpf_to_argen_tvalid : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55\ is
  signal \gnstage1.q_dly_reg[0]_17\ : STD_LOGIC;
  signal \^mcpf_to_argen_tvalid\ : STD_LOGIC;
begin
  mcpf_to_argen_tvalid <= \^mcpf_to_argen_tvalid\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mcpf_to_argen_tvalid\,
      I1 => \out\,
      O => WEBWE(0)
    );
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => bram_rd_en,
      Q => \gnstage1.q_dly_reg[0]_17\,
      R => Q(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg[0]_17\,
      Q => \^mcpf_to_argen_tvalid\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    mem_init_done : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => \^q\(10),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => \^q\(11),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => \^q\(12),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(13),
      Q => \^q\(13),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(14),
      Q => \^q\(14),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => \^q\(9),
      R => \wr_rst_reg_reg[15]\(0)
    );
\ram_reg_0_1_0_5_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(1),
      O => WR_DATA(1)
    );
ram_reg_0_1_0_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(0),
      O => WR_DATA(0)
    );
\ram_reg_0_1_0_5_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(3),
      O => WR_DATA(3)
    );
\ram_reg_0_1_0_5_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(2),
      O => WR_DATA(2)
    );
ram_reg_0_1_12_17_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(11),
      O => WR_DATA(11)
    );
ram_reg_0_1_12_17_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(10),
      O => WR_DATA(10)
    );
ram_reg_0_1_12_17_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(13),
      O => WR_DATA(13)
    );
ram_reg_0_1_12_17_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(12),
      O => WR_DATA(12)
    );
ram_reg_0_1_12_17_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(15),
      O => WR_DATA(15)
    );
ram_reg_0_1_12_17_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(14),
      O => WR_DATA(14)
    );
ram_reg_0_1_18_23_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(17),
      O => WR_DATA(17)
    );
ram_reg_0_1_18_23_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(16),
      O => WR_DATA(16)
    );
ram_reg_0_1_18_23_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(19),
      O => WR_DATA(19)
    );
ram_reg_0_1_18_23_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(18),
      O => WR_DATA(18)
    );
ram_reg_0_1_18_23_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(21),
      O => WR_DATA(21)
    );
ram_reg_0_1_18_23_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(20),
      O => WR_DATA(20)
    );
ram_reg_0_1_24_29_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(22),
      O => WR_DATA(22)
    );
ram_reg_0_1_24_29_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(24),
      O => WR_DATA(24)
    );
ram_reg_0_1_24_29_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(23),
      O => WR_DATA(23)
    );
ram_reg_0_1_24_29_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(26),
      O => WR_DATA(26)
    );
ram_reg_0_1_24_29_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(25),
      O => WR_DATA(25)
    );
\ram_reg_0_1_30_31_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \gnstage1.q_dly_reg[1][0]\(28),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(28)
    );
ram_reg_0_1_30_31_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(27),
      O => WR_DATA(27)
    );
\ram_reg_0_1_6_11_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(5),
      O => WR_DATA(5)
    );
\ram_reg_0_1_6_11_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(4),
      O => WR_DATA(4)
    );
\ram_reg_0_1_6_11_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(7),
      O => WR_DATA(7)
    );
\ram_reg_0_1_6_11_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(6),
      O => WR_DATA(6)
    );
\ram_reg_0_1_6_11_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(9),
      O => WR_DATA(9)
    );
\ram_reg_0_1_6_11_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(8),
      O => WR_DATA(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3\ is
  port (
    DIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    curr_state_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    active_ch_dly_reg_r_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3\ is
  signal \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\ : STD_LOGIC;
  signal \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \gnstage1.q_dly_reg_gate_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1] ";
  attribute srl_name : string;
  attribute srl_name of \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 ";
begin
\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => curr_state_reg(0),
      Q => \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\
    );
\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\,
      Q => \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      R => '0'
    );
\gnstage1.q_dly_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg_gate_n_0\,
      Q => DIN(0),
      R => Q(0)
    );
\gnstage1.q_dly_reg_gate\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      I1 => active_ch_dly_reg_r_2,
      O => \gnstage1.q_dly_reg_gate_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4\ is
  port (
    DIN : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4\ is
begin
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => DIN(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => DIN(10),
      R => Q(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => DIN(11),
      R => Q(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => DIN(12),
      R => Q(0)
    );
\gstage1.q_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => DIN(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => DIN(2),
      R => Q(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => DIN(3),
      R => Q(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => DIN(4),
      R => Q(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => DIN(5),
      R => Q(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => DIN(6),
      R => Q(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => DIN(7),
      R => Q(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => DIN(8),
      R => Q(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => DIN(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axic_register_slice is
  port (
    Q_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    ADDRC : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_arb_rs_in : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    mux4_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_1\ : in STD_LOGIC;
    mem_init_done_reg : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \ch_arb_cntr_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    DOA : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_init_done_reg_0 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch_mask_mm2s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reset_addr : in STD_LOGIC;
    counts_matched : in STD_LOGIC;
    next_channel14_out : in STD_LOGIC;
    reg_slice_payload_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vfifo_mm2s_channel_full_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : in STD_LOGIC;
    Q_reg_5 : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_axic_register_slice;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axic_register_slice is
  signal \/FSM_onehot_gfwd_rev.state[0]_i_1_n_0\ : STD_LOGIC;
  signal \/FSM_onehot_gfwd_rev.state[1]_i_1_n_0\ : STD_LOGIC;
  signal \/FSM_onehot_gfwd_rev.state[2]_i_1_n_0\ : STD_LOGIC;
  signal \^addrc\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gfwd_rev.state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gfwd_rev.state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gfwd_rev.state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\ : signal is "yes";
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Q_i_3_n_0 : STD_LOGIC;
  signal areset_d1_0 : STD_LOGIC;
  signal \gfwd_rev.s_ready_i_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.state[0]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.state[1]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.state_reg_n_0_[1]\ : STD_LOGIC;
  signal \gfwd_rev.storage_data1[0]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.storage_data1[1]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.storage_data2[0]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.storage_data2[1]_i_1_n_0\ : STD_LOGIC;
  signal load_s1 : STD_LOGIC;
  signal load_s1_from_s2 : STD_LOGIC;
  attribute RTL_KEEP of load_s1_from_s2 : signal is "yes";
  signal ram_reg_0_1_0_3_i_8_n_0 : STD_LOGIC;
  signal reg_slice_payload_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^s_axis_tready_arb_rs_in\ : STD_LOGIC;
  signal storage_data2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gfwd_rev.state_reg[0]\ : label is "zero:0010,one:0100,two:1000,iSTATE:0001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gfwd_rev.state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gfwd_rev.state_reg[1]\ : label is "zero:0010,one:0100,two:1000,iSTATE:0001";
  attribute KEEP of \FSM_onehot_gfwd_rev.state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gfwd_rev.state_reg[2]\ : label is "zero:0010,one:0100,two:1000,iSTATE:0001";
  attribute KEEP of \FSM_onehot_gfwd_rev.state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gfwd_rev.state_reg[3]\ : label is "zero:0010,one:0100,two:1000,iSTATE:0001";
  attribute KEEP of \FSM_onehot_gfwd_rev.state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_2__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Q_i_2__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gfwd_rev.state[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of ram_reg_0_1_0_3_i_8 : label is "soft_lutpair30";
begin
  ADDRC(0) <= \^addrc\(0);
  Q(0) <= \^q\(0);
  s_axis_tready_arb_rs_in <= \^s_axis_tready_arb_rs_in\;
\/FSM_onehot_gfwd_rev.state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888BBB8"
    )
        port map (
      I0 => Q_reg_2,
      I1 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \gpfs.prog_full_i_reg_1\,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      O => \/FSM_onehot_gfwd_rev.state[0]_i_1_n_0\
    );
\/FSM_onehot_gfwd_rev.state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA02"
    )
        port map (
      I0 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I1 => \gpfs.prog_full_i_reg_0\,
      I2 => \gpfs.prog_full_i_reg_1\,
      I3 => Q_reg_2,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      O => \/FSM_onehot_gfwd_rev.state[1]_i_1_n_0\
    );
\/FSM_onehot_gfwd_rev.state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444447"
    )
        port map (
      I0 => Q_reg_2,
      I1 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \gpfs.prog_full_i_reg_1\,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      O => \/FSM_onehot_gfwd_rev.state[2]_i_1_n_0\
    );
\FSM_onehot_gfwd_rev.state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFAD8F88"
    )
        port map (
      I0 => \gpfs.prog_full_i_reg\,
      I1 => load_s1_from_s2,
      I2 => Q_reg_2,
      I3 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I5 => areset_d1_0,
      O => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\
    );
\FSM_onehot_gfwd_rev.state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => \gpfs.prog_full_i_reg_0\,
      I1 => \gpfs.prog_full_i_reg_1\,
      I2 => Q_reg_2,
      I3 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      O => \FSM_onehot_gfwd_rev.state[3]_i_2_n_0\
    );
\FSM_onehot_gfwd_rev.state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \/FSM_onehot_gfwd_rev.state[0]_i_1_n_0\,
      Q => \FSM_onehot_gfwd_rev.state_reg_n_0_[0]\,
      R => \wr_rst_reg_reg[1]\(0)
    );
\FSM_onehot_gfwd_rev.state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \/FSM_onehot_gfwd_rev.state[1]_i_1_n_0\,
      Q => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      S => \wr_rst_reg_reg[1]\(0)
    );
\FSM_onehot_gfwd_rev.state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \/FSM_onehot_gfwd_rev.state[2]_i_1_n_0\,
      Q => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      R => \wr_rst_reg_reg[1]\(0)
    );
\FSM_onehot_gfwd_rev.state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \FSM_onehot_gfwd_rev.state[3]_i_2_n_0\,
      Q => load_s1_from_s2,
      R => \wr_rst_reg_reg[1]\(0)
    );
Q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE000E"
    )
        port map (
      I0 => mem_init_done_reg_0,
      I1 => \gfwd_mode.storage_data1_reg[36]\(0),
      I2 => Q_i_3_n_0,
      I3 => \^addrc\(0),
      I4 => ch_mask_mm2s(0),
      I5 => \wr_rst_reg_reg[1]\(0),
      O => Q_reg_0
    );
\Q_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDD0D00"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[36]\(0),
      I1 => mem_init_done_reg_0,
      I2 => Q_i_3_n_0,
      I3 => \^addrc\(0),
      I4 => ch_mask_mm2s(1),
      I5 => \wr_rst_reg_reg[1]\(0),
      O => Q_reg_1
    );
\Q_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^addrc\(0),
      I1 => counts_matched,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \^q\(0),
      I4 => \gpfs.prog_full_i_reg_1\,
      O => mux4_out(1)
    );
\Q_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^addrc\(0),
      I1 => counts_matched,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \^q\(0),
      I4 => \gpfs.prog_full_i_reg_1\,
      O => mux4_out(0)
    );
Q_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => reg_slice_payload_out(1),
      I1 => \gpfs.prog_full_i_reg_1\,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \^q\(0),
      O => Q_i_3_n_0
    );
\ch_arb_cntr_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0020"
    )
        port map (
      I0 => curr_state,
      I1 => \ch_arb_cntr_reg_reg[1]\(0),
      I2 => \^s_axis_tready_arb_rs_in\,
      I3 => Q_reg_2,
      I4 => \ch_arb_cntr_reg_reg[1]\(1),
      O => D(0)
    );
\gfwd_mode.storage_data1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^addrc\(0),
      I1 => argen_to_mctf_tvalid,
      I2 => areset_d1,
      I3 => sdp_rd_addr_in_i,
      O => \gfwd_mode.storage_data1_reg[0]\
    );
\gfwd_rev.areset_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \wr_rst_reg_reg[1]\(0),
      Q => areset_d1_0,
      R => '0'
    );
\gfwd_rev.s_ready_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCFFFFF8888"
    )
        port map (
      I0 => load_s1_from_s2,
      I1 => \gpfs.prog_full_i_reg\,
      I2 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I3 => Q_reg_2,
      I4 => areset_d1_0,
      I5 => \^s_axis_tready_arb_rs_in\,
      O => \gfwd_rev.s_ready_i_i_1_n_0\
    );
\gfwd_rev.s_ready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.s_ready_i_i_1_n_0\,
      Q => \^s_axis_tready_arb_rs_in\,
      R => \wr_rst_reg_reg[1]\(0)
    );
\gfwd_rev.state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5551111D"
    )
        port map (
      I0 => Q_reg_2,
      I1 => \^q\(0),
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \gpfs.prog_full_i_reg_1\,
      I4 => \gfwd_rev.state_reg_n_0_[1]\,
      O => \gfwd_rev.state[0]_i_1_n_0\
    );
\gfwd_rev.state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"838383CF"
    )
        port map (
      I0 => \gfwd_rev.state_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => Q_reg_2,
      I3 => \gpfs.prog_full_i_reg_0\,
      I4 => \gpfs.prog_full_i_reg_1\,
      O => \gfwd_rev.state[1]_i_1_n_0\
    );
\gfwd_rev.state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \gfwd_rev.state[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
\gfwd_rev.state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \gfwd_rev.state[1]_i_1_n_0\,
      Q => \gfwd_rev.state_reg_n_0_[1]\,
      S => \wr_rst_reg_reg[1]\(0)
    );
\gfwd_rev.storage_data1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => storage_data2(0),
      I1 => load_s1_from_s2,
      I2 => reg_slice_payload_in(0),
      I3 => load_s1,
      I4 => \^addrc\(0),
      O => \gfwd_rev.storage_data1[0]_i_1_n_0\
    );
\gfwd_rev.storage_data1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => storage_data2(1),
      I1 => load_s1_from_s2,
      I2 => next_channel14_out,
      I3 => load_s1,
      I4 => reg_slice_payload_out(1),
      O => \gfwd_rev.storage_data1[1]_i_1_n_0\
    );
\gfwd_rev.storage_data1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFFFF000C000E"
    )
        port map (
      I0 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I1 => load_s1_from_s2,
      I2 => \gpfs.prog_full_i_reg_1\,
      I3 => \gpfs.prog_full_i_reg_0\,
      I4 => Q_reg_2,
      I5 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      O => load_s1
    );
\gfwd_rev.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data1[0]_i_1_n_0\,
      Q => \^addrc\(0),
      R => '0'
    );
\gfwd_rev.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data1[1]_i_1_n_0\,
      Q => reg_slice_payload_out(1),
      R => '0'
    );
\gfwd_rev.storage_data2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001000000010"
    )
        port map (
      I0 => Q_reg_4,
      I1 => \vfifo_mm2s_channel_full_reg_reg[1]\(0),
      I2 => p_2_in,
      I3 => ch_mask_mm2s(1),
      I4 => Q_reg_5,
      I5 => storage_data2(0),
      O => \gfwd_rev.storage_data2[0]_i_1_n_0\
    );
\gfwd_rev.storage_data2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => next_channel14_out,
      I1 => \^s_axis_tready_arb_rs_in\,
      I2 => Q_reg_2,
      I3 => storage_data2(1),
      O => \gfwd_rev.storage_data2[1]_i_1_n_0\
    );
\gfwd_rev.storage_data2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data2[0]_i_1_n_0\,
      Q => storage_data2(0),
      R => '0'
    );
\gfwd_rev.storage_data2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data2[1]_i_1_n_0\,
      Q => storage_data2(1),
      R => '0'
    );
\ram_reg_0_1_0_3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => \gpfs.prog_full_i_reg_1\,
      I1 => \gpfs.prog_full_i_reg_0\,
      I2 => \^q\(0),
      I3 => mem_init_done_reg,
      O => Q_reg
    );
ram_reg_0_1_0_3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808AAAA02A20000"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => Q_reg_3,
      I2 => \^addrc\(0),
      I3 => Q_reg_4,
      I4 => ram_reg_0_1_0_3_i_8_n_0,
      I5 => DOA(0),
      O => DIA(0)
    );
ram_reg_0_1_0_3_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addrc\(0),
      I1 => mem_init_done_reg,
      I2 => reset_addr,
      O => ADDRD(0)
    );
ram_reg_0_1_0_3_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gpfs.prog_full_i_reg_0\,
      I2 => \gpfs.prog_full_i_reg_1\,
      O => ram_reg_0_1_0_3_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\ is
  port (
    p_0_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    \tstart_reg_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \tstart_reg_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \arb_granularity_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \end_of_txn_reg[1]\ : out STD_LOGIC;
    \end_of_txn_reg[0]\ : out STD_LOGIC;
    \tid_r_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tready_i : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC;
    tstart_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tvalid : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tid_r : in STD_LOGIC;
    \arb_granularity_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    payload_s2mm_awg1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \arb_granularity_reg[0]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    end_of_txn1 : in STD_LOGIC;
    \s_axis_tid[0]\ : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \gfwd_mode.m_valid_i_i_1_n_0\ : STD_LOGIC;
  signal \^p_0_out\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \arb_granularity[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \end_of_txn[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[32]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[9]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[9]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \tid_r[0]_i_1\ : label is "soft_lutpair36";
begin
  Q(39 downto 0) <= \^q\(39 downto 0);
  p_0_out <= \^p_0_out\;
\arb_granularity[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \wr_rst_reg_reg[15]\(0),
      I1 => s_axis_tready_i,
      I2 => \^p_0_out\,
      O => SR(0)
    );
\arb_granularity[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => s_axis_tready_i,
      I2 => \arb_granularity_reg[6]\(0),
      O => \arb_granularity_reg[0]\(0)
    );
\end_of_txn[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000CEE"
    )
        port map (
      I0 => payload_s2mm_awg1(0),
      I1 => end_of_txn1,
      I2 => \^p_0_out\,
      I3 => s_axis_tready_i,
      I4 => \wr_rst_reg_reg[15]\(0),
      O => \end_of_txn_reg[0]\
    );
\end_of_txn[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFA0BFBFA0A0A0A0"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => payload_s2mm_awg1(0),
      I2 => s_axis_tready_i,
      I3 => \arb_granularity_reg[0]_0\,
      I4 => \arb_granularity_reg[6]\(0),
      I5 => p_0_in,
      O => \end_of_txn_reg[1]\
    );
\gfwd_mode.m_valid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => s_axis_tready_i,
      I2 => s_axis_tvalid,
      I3 => \gfwd_mode.areset_d1_reg\,
      O => \gfwd_mode.m_valid_i_i_1_n_0\
    );
\gfwd_mode.m_valid_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => s_axis_tready_i,
      I1 => \^p_0_out\,
      I2 => payload_s2mm_awg1(0),
      I3 => \gfwd_mode.areset_d1_reg\,
      O => \gfwd_mode.m_valid_i_reg_1\
    );
\gfwd_mode.m_valid_i_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => s_axis_tready_i,
      I2 => \gfwd_mode.areset_d1_reg\,
      O => \gfwd_mode.m_valid_i_reg_0\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_i_1_n_0\,
      Q => \^p_0_out\,
      R => '0'
    );
\gfwd_mode.storage_data1[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axis_tready_i,
      I1 => \^p_0_out\,
      I2 => \gfwd_mode.areset_d1_reg\,
      O => E(0)
    );
\gfwd_mode.storage_data1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^p_0_out\,
      I2 => s_axis_tready_i,
      I3 => \gfwd_mode.areset_d1_reg\,
      O => p_0_out_0
    );
\gfwd_mode.storage_data1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tstart_reg(1),
      I1 => \^q\(0),
      I2 => tstart_reg(0),
      O => D(0)
    );
\gfwd_mode.storage_data1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => payload_s2mm_awg1(0),
      I1 => \^p_0_out\,
      I2 => s_axis_tready_i,
      I3 => \gfwd_mode.areset_d1_reg\,
      O => \gfwd_mode.storage_data1_reg[9]_0\(0)
    );
\gfwd_mode.storage_data1[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tid_r,
      I1 => \^q\(0),
      O => D(1)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(10),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(11),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(12),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(13),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(14),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(15),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(16),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(17),
      Q => \^q\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(18),
      Q => \^q\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(19),
      Q => \^q\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(1),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(20),
      Q => \^q\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(21),
      Q => \^q\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(22),
      Q => \^q\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(23),
      Q => \^q\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(24),
      Q => \^q\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(25),
      Q => \^q\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(26),
      Q => \^q\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(27),
      Q => \^q\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(28),
      Q => \^q\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(29),
      Q => \^q\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(2),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(30),
      Q => \^q\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(31),
      Q => \^q\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(32),
      Q => \^q\(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(33),
      Q => \^q\(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(34),
      Q => \^q\(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(35),
      Q => \^q\(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(36),
      Q => \^q\(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(37),
      Q => \^q\(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(38),
      Q => \^q\(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(39),
      Q => \^q\(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(3),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(4),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(5),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(6),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(7),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(8),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(9),
      Q => \^q\(9),
      R => '0'
    );
\tid_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^p_0_out\,
      I2 => s_axis_tready_i,
      I3 => tid_r,
      O => \tid_r_reg[0]\
    );
\tstart_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \^q\(33),
      I1 => s_axis_tready_i,
      I2 => \^p_0_out\,
      I3 => \^q\(0),
      I4 => tstart_reg(0),
      O => \tstart_reg_reg[0]\
    );
\tstart_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \^q\(33),
      I1 => s_axis_tready_i,
      I2 => \^p_0_out\,
      I3 => \^q\(0),
      I4 => tstart_reg(1),
      O => \tstart_reg_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\ is
  port (
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gno_bkp_on_tready.s_axis_tready_i_reg\ : in STD_LOGIC;
    s_axis_tready_i : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    \end_of_txn_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\ is
  signal \^gfwd_mode.m_valid_i_reg_0\ : STD_LOGIC;
  signal valid_s2mm_awg2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[9]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of s_axis_tready_INST_0 : label is "soft_lutpair39";
begin
  \gfwd_mode.m_valid_i_reg_0\ <= \^gfwd_mode.m_valid_i_reg_0\;
\gfwd_mode.areset_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q(0),
      Q => \^gfwd_mode.m_valid_i_reg_0\,
      R => '0'
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      Q => valid_s2mm_awg2,
      R => '0'
    );
\gfwd_mode.storage_data1[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => valid_s2mm_awg2,
      I1 => \^gfwd_mode.m_valid_i_reg_0\,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(0),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(1),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(2),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(3),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(4),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(5),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(6),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(7),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(8),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(9),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(9),
      R => '0'
    );
s_axis_tready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^gfwd_mode.m_valid_i_reg_0\,
      I1 => s_axis_tready_i,
      I2 => p_0_out,
      O => s_axis_tready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\ is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awvalid_i : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    areset_d1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \aw_addr_r_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\ is
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_awvalid_i\ : STD_LOGIC;
begin
  ADDRA(0) <= \^addra\(0);
  E(0) <= \^e\(0);
  m_axi_awvalid_i <= \^m_axi_awvalid_i\;
\gcc0.gc0.count_d1[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_awvalid_i\,
      I1 => \out\,
      O => \gcc0.gc0.count_d1_reg[3]\(0)
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^e\(0),
      Q => \^m_axi_awvalid_i\,
      R => '0'
    );
\gfwd_mode.storage_data1[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ready_reg(0),
      I1 => areset_d1,
      O => \^e\(0)
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(5),
      Q => DI(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(6),
      Q => DI(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(7),
      Q => DI(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(0),
      Q => DI(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(1),
      Q => DI(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(2),
      Q => DI(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(3),
      Q => DI(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(4),
      Q => DI(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(5),
      Q => DI(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(6),
      Q => DI(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(7),
      Q => DI(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(8),
      Q => DI(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(9),
      Q => DI(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(10),
      Q => DI(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(11),
      Q => DI(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(12),
      Q => DI(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(13),
      Q => DI(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(14),
      Q => DI(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(15),
      Q => DI(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(16),
      Q => DI(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(17),
      Q => DI(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(18),
      Q => DI(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(19),
      Q => DI(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(20),
      Q => DI(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(21),
      Q => DI(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(22),
      Q => DI(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(23),
      Q => DI(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(24),
      Q => DI(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(25),
      Q => DI(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(26),
      Q => DI(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => '1',
      Q => m_axi_awsize(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(27),
      Q => DI(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(28),
      Q => DI(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(29),
      Q => DI(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(30),
      Q => DI(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(31),
      Q => DI(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => D(0),
      Q => \^addra\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(0),
      Q => DI(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(1),
      Q => DI(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(2),
      Q => DI(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(3),
      Q => DI(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(4),
      Q => DI(4),
      R => '0'
    );
\greg_out.QSPO[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^addra\(0),
      O => \greg_out.QSPO_reg[15]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\ is
  port (
    m_axi_wvalid_i : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]_0\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[33]_1\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    mcdf_to_awgen_tvalid : in STD_LOGIC;
    addr_ready : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    \packet_cnt_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[32]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfwd_mode.m_valid_i_i_4_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[33]_0\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[33]_1\ : STD_LOGIC;
  signal \^m_axi_wvalid_i\ : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  \gfwd_mode.storage_data1_reg[33]_0\ <= \^gfwd_mode.storage_data1_reg[33]_0\;
  \gfwd_mode.storage_data1_reg[33]_1\ <= \^gfwd_mode.storage_data1_reg[33]_1\;
  m_axi_wvalid_i <= \^m_axi_wvalid_i\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_wvalid_i\,
      I1 => ram_full_fb_i_reg,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0)
    );
\gfwd_mode.m_valid_i_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A8AA"
    )
        port map (
      I0 => addr_ready,
      I1 => \gfwd_mode.m_valid_i_reg_0\,
      I2 => \^gfwd_mode.storage_data1_reg[33]_0\,
      I3 => \^gfwd_mode.storage_data1_reg[33]_1\,
      I4 => \gfwd_mode.m_valid_i_i_4_n_0\,
      O => \^d\(0)
    );
\gfwd_mode.m_valid_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      O => \^gfwd_mode.storage_data1_reg[33]_1\
    );
\gfwd_mode.m_valid_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(4),
      O => \gfwd_mode.m_valid_i_i_4_n_0\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      Q => \^m_axi_wvalid_i\,
      R => '0'
    );
\gfwd_mode.storage_data1[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => \^d\(0),
      I2 => addr_ready,
      I3 => areset_d1,
      O => \gfwd_mode.storage_data1[33]_i_1__0_n_0\
    );
\gfwd_mode.storage_data1[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \packet_cnt_reg[2]\(2),
      I1 => \packet_cnt_reg[2]\(1),
      I2 => \packet_cnt_reg[2]\(0),
      O => \^gfwd_mode.storage_data1_reg[33]_0\
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(9),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(10),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(11),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(12),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(13),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(14),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(15),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(16),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(17),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(18),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(19),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(20),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(21),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(22),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(23),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(24),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(25),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(26),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(27),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(28),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(29),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(30),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(31),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \^d\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(6),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(7),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(8),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\ is
  port (
    m_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\ is
  signal \gfwd_mode.m_valid_i_i_1__7_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_wr_in_i\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[31]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0 : label is "soft_lutpair49";
begin
  m_axis_tvalid_wr_in_i <= \^m_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF88A8"
    )
        port map (
      I0 => \^m_axis_tvalid_wr_in_i\,
      I1 => \out\,
      I2 => \gfwd_mode.m_valid_i_reg_0\,
      I3 => m_axis_tready,
      I4 => m_axi_rvalid,
      I5 => areset_d1,
      O => \gfwd_mode.m_valid_i_i_1__7_n_0\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_i_1__7_n_0\,
      Q => \^m_axis_tvalid_wr_in_i\,
      R => '0'
    );
\gfwd_mode.storage_data1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020002"
    )
        port map (
      I0 => \^m_axis_tvalid_wr_in_i\,
      I1 => \out\,
      I2 => areset_d1,
      I3 => \gfwd_mode.m_valid_i_reg_0\,
      I4 => m_axis_tready,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(0),
      Q => Q(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(10),
      Q => Q(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(11),
      Q => Q(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(12),
      Q => Q(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(13),
      Q => Q(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(14),
      Q => Q(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(15),
      Q => Q(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(16),
      Q => Q(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(17),
      Q => Q(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(18),
      Q => Q(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(19),
      Q => Q(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(1),
      Q => Q(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(20),
      Q => Q(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(21),
      Q => Q(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(22),
      Q => Q(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(23),
      Q => Q(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(24),
      Q => Q(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(25),
      Q => Q(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(26),
      Q => Q(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(27),
      Q => Q(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(28),
      Q => Q(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(29),
      Q => Q(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(2),
      Q => Q(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(30),
      Q => Q(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(31),
      Q => Q(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(3),
      Q => Q(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(4),
      Q => Q(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(5),
      Q => Q(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(6),
      Q => Q(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(7),
      Q => Q(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(8),
      Q => Q(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(9),
      Q => Q(9),
      R => '0'
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"005500DF"
    )
        port map (
      I0 => \^m_axis_tvalid_wr_in_i\,
      I1 => m_axis_tready,
      I2 => \gfwd_mode.m_valid_i_reg_0\,
      I3 => areset_d1,
      I4 => \out\,
      O => m_axi_rready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\ is
  port (
    m_axis_tvalid : out STD_LOGIC;
    we_mm2s_valid : out STD_LOGIC;
    Q_reg : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \gfwd_mode.storage_data1_reg[34]_0\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    mm2s_to_tdf_tvalid : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    next_state : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    curr_state_reg_0 : in STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[6]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[7]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[2]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axis_tvalid_wr_in_i : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[14]\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\ is
  signal \^q_reg\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \^curr_state_reg\ : STD_LOGIC;
  signal \gfwd_mode.m_valid_i_i_1__8_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[35]_i_3_n_0\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[34]_0\ : STD_LOGIC;
  signal \^gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^gpregsm1.curr_fwft_state_reg[1]_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal s_axis_payload_wr_out_i : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \tlen_cntr_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \tlen_cntr_reg[6]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__8\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[39]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[39]_i_5\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[6]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[6]_i_4\ : label is "soft_lutpair52";
begin
  Q_reg(40 downto 0) <= \^q_reg\(40 downto 0);
  curr_state_reg <= \^curr_state_reg\;
  \gfwd_mode.storage_data1_reg[34]_0\ <= \^gfwd_mode.storage_data1_reg[34]_0\;
  \gpregsm1.curr_fwft_state_reg[1]\ <= \^gpregsm1.curr_fwft_state_reg[1]\;
  \gpregsm1.curr_fwft_state_reg[1]_0\ <= \^gpregsm1.curr_fwft_state_reg[1]_0\;
  m_axis_tvalid <= \^m_axis_tvalid\;
\curr_state_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44FA44FF44FF44"
    )
        port map (
      I0 => \^curr_state_reg\,
      I1 => \goreg_bm.dout_i_reg[9]\,
      I2 => Q(0),
      I3 => curr_state_reg_0,
      I4 => \tlen_cntr_reg_reg[5]\,
      I5 => Q(1),
      O => next_state
    );
\gfwd_mode.m_valid_i_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      I2 => areset_d1,
      O => \gfwd_mode.m_valid_i_reg_0\
    );
\gfwd_mode.m_valid_i_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000044F4"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^m_axis_tvalid\,
      I2 => m_axis_tvalid_wr_in_i,
      I3 => \out\,
      I4 => areset_d1,
      O => \gfwd_mode.m_valid_i_i_1__8_n_0\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_i_1__8_n_0\,
      Q => \^m_axis_tvalid\,
      R => '0'
    );
\gfwd_mode.storage_data1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \^q_reg\(36),
      I1 => m_axis_tready,
      I2 => \^m_axis_tvalid\,
      I3 => areset_d1,
      I4 => sdp_rd_addr_in_i,
      O => \gfwd_mode.storage_data1_reg[0]_0\
    );
\gfwd_mode.storage_data1[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101333300000000"
    )
        port map (
      I0 => \out\,
      I1 => areset_d1,
      I2 => \^m_axis_tvalid\,
      I3 => m_axis_tready,
      I4 => m_axis_tvalid_wr_in_i,
      I5 => m_axi_rvalid,
      O => \gfwd_mode.storage_data1_reg[31]_0\(0)
    );
\gfwd_mode.storage_data1[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[34]_0\,
      I1 => \goreg_bm.dout_i_reg[12]\(1),
      O => s_axis_payload_wr_out_i(34)
    );
\gfwd_mode.storage_data1[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEAFFFF"
    )
        port map (
      I0 => \^curr_state_reg\,
      I1 => Q(0),
      I2 => curr_state_reg_0,
      I3 => \goreg_bm.dout_i_reg[9]\,
      I4 => \goreg_bm.dout_i_reg[12]\(0),
      I5 => \gfwd_mode.storage_data1[35]_i_3_n_0\,
      O => \^gfwd_mode.storage_data1_reg[34]_0\
    );
\gfwd_mode.storage_data1[35]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => Q(1),
      I1 => \tlen_cntr_reg[6]_i_4_n_0\,
      I2 => Q(6),
      I3 => curr_state_reg_0,
      O => \gfwd_mode.storage_data1[35]_i_3_n_0\
    );
\gfwd_mode.storage_data1[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFFF"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^m_axis_tvalid\,
      I2 => areset_d1,
      I3 => \out\,
      I4 => m_axis_tvalid_wr_in_i,
      O => \^curr_state_reg\
    );
\gfwd_mode.storage_data1[39]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Q(0),
      I1 => curr_state_reg_0,
      I2 => Q(2),
      I3 => Q(1),
      O => \^gpregsm1.curr_fwft_state_reg[1]_0\
    );
\gfwd_mode.storage_data1[39]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(3),
      O => \^gpregsm1.curr_fwft_state_reg[1]\
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(0),
      Q => \^q_reg\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(10),
      Q => \^q_reg\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(11),
      Q => \^q_reg\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(12),
      Q => \^q_reg\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(13),
      Q => \^q_reg\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(14),
      Q => \^q_reg\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(15),
      Q => \^q_reg\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(16),
      Q => \^q_reg\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(17),
      Q => \^q_reg\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(18),
      Q => \^q_reg\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(19),
      Q => \^q_reg\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(1),
      Q => \^q_reg\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(20),
      Q => \^q_reg\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(21),
      Q => \^q_reg\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(22),
      Q => \^q_reg\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(23),
      Q => \^q_reg\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(24),
      Q => \^q_reg\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(25),
      Q => \^q_reg\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(26),
      Q => \^q_reg\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(27),
      Q => \^q_reg\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(28),
      Q => \^q_reg\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(29),
      Q => \^q_reg\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(2),
      Q => \^q_reg\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(30),
      Q => \^q_reg\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(31),
      Q => \^q_reg\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => '1',
      Q => \^q_reg\(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(32),
      Q => \^q_reg\(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => s_axis_payload_wr_out_i(34),
      Q => \^q_reg\(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(33),
      Q => \^q_reg\(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(34),
      Q => \^q_reg\(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(35),
      Q => \^q_reg\(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(36),
      Q => \^q_reg\(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(37),
      Q => \^q_reg\(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(3),
      Q => \^q_reg\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(38),
      Q => \^q_reg\(40),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(4),
      Q => \^q_reg\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(5),
      Q => \^q_reg\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(6),
      Q => \^q_reg\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(7),
      Q => \^q_reg\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(8),
      Q => \^q_reg\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(9),
      Q => \^q_reg\(9),
      R => '0'
    );
\goreg_bm.dout_i[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[12]_0\,
      I1 => \goreg_bm.dout_i_reg[6]\,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]\,
      I3 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I4 => \^curr_state_reg\,
      O => mm2s_to_tdf_tvalid
    );
ram_reg_0_1_0_3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => \^q_reg\(40),
      I2 => m_axis_tready,
      I3 => mem_init_done,
      O => we_mm2s_valid
    );
\tlen_cntr_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"909F"
    )
        port map (
      I0 => Q(0),
      I1 => \^curr_state_reg\,
      I2 => curr_state_reg_0,
      I3 => \goreg_bm.dout_i_reg[12]\(2),
      O => D(0)
    );
\tlen_cntr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8882DDD7DDD78882"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => Q(1),
      I2 => \^curr_state_reg\,
      I3 => Q(0),
      I4 => \goreg_bm.dout_i_reg[12]\(3),
      I5 => \goreg_bm.dout_i_reg[12]\(2),
      O => D(1)
    );
\tlen_cntr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"84B7B784B784B784"
    )
        port map (
      I0 => \tlen_cntr_reg[6]_i_3_n_0\,
      I1 => curr_state_reg_0,
      I2 => Q(2),
      I3 => \goreg_bm.dout_i_reg[12]\(4),
      I4 => \goreg_bm.dout_i_reg[12]\(3),
      I5 => \goreg_bm.dout_i_reg[12]\(2),
      O => D(2)
    );
\tlen_cntr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A0A0F5D78282D7"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => \tlen_cntr_reg[6]_i_3_n_0\,
      I2 => Q(3),
      I3 => \goreg_bm.dout_i_reg[12]\(5),
      I4 => \goreg_bm.dout_i_reg[7]\,
      I5 => Q(2),
      O => D(3)
    );
\tlen_cntr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A0A0F5D78282D7"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => \tlen_cntr_reg[6]_i_3_n_0\,
      I2 => Q(4),
      I3 => \goreg_bm.dout_i_reg[12]\(6),
      I4 => \goreg_bm.dout_i_reg[8]\,
      I5 => \tlen_cntr_reg_reg[2]\,
      O => D(4)
    );
\tlen_cntr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A0A0F5D78282D7"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => \tlen_cntr_reg[6]_i_3_n_0\,
      I2 => Q(5),
      I3 => \goreg_bm.dout_i_reg[12]\(7),
      I4 => \goreg_bm.dout_i_reg[9]_0\,
      I5 => \tlen_cntr_reg_reg[3]\,
      O => D(5)
    );
\tlen_cntr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDEDED21212121ED"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[10]\,
      I1 => curr_state_reg_0,
      I2 => \goreg_bm.dout_i_reg[12]\(8),
      I3 => \tlen_cntr_reg[6]_i_3_n_0\,
      I4 => \tlen_cntr_reg[6]_i_4_n_0\,
      I5 => Q(6),
      O => D(6)
    );
\tlen_cntr_reg[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(0),
      I1 => \^curr_state_reg\,
      I2 => Q(1),
      O => \tlen_cntr_reg[6]_i_3_n_0\
    );
\tlen_cntr_reg[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(5),
      O => \tlen_cntr_reg[6]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154\ is
  port (
    \gfwd_mode.storage_data1_reg[33]\ : out STD_LOGIC;
    \tdest_r_reg[0]\ : out STD_LOGIC;
    PAYLOAD_S2MM : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \tuser_r_reg[0]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[65]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcdf_to_awgen_tvalid : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154\ is
  signal \^payload_s2mm\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal s2mm_to_awgen_payload : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal s2mm_to_awgen_tvalid : STD_LOGIC;
begin
  PAYLOAD_S2MM(5 downto 0) <= \^payload_s2mm\(5 downto 0);
\gfwd_mode.m_valid_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => s2mm_to_awgen_tvalid,
      I1 => s2mm_to_awgen_payload(9),
      I2 => \gfwd_mode.storage_data1_reg[65]\(0),
      I3 => s2mm_to_awgen_payload(8),
      O => \gfwd_mode.storage_data1_reg[33]\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => s2mm_to_awgen_tvalid,
      R => '0'
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(0),
      Q => s2mm_to_awgen_payload(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(1),
      Q => \^payload_s2mm\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(2),
      Q => \^payload_s2mm\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(3),
      Q => \^payload_s2mm\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(4),
      Q => \^payload_s2mm\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(5),
      Q => s2mm_to_awgen_payload(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(6),
      Q => \^payload_s2mm\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(7),
      Q => \^payload_s2mm\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(8),
      Q => s2mm_to_awgen_payload(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(9),
      Q => s2mm_to_awgen_payload(9),
      R => '0'
    );
\tdest_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => s2mm_to_awgen_payload(0),
      I1 => mcdf_to_awgen_tvalid,
      I2 => awgen_to_mctf_tvalid,
      I3 => \^payload_s2mm\(5),
      I4 => D(1),
      O => \tdest_r_reg[0]\
    );
\tuser_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => s2mm_to_awgen_payload(5),
      I1 => mcdf_to_awgen_tvalid,
      I2 => awgen_to_mctf_tvalid,
      I3 => \^payload_s2mm\(5),
      I4 => D(0),
      O => \tuser_r_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\ is
  port (
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    ram_init_done_i_reg_rep : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gno_bkp_on_tready.s_axis_tready_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[66]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[12]_i_1\ : label is "soft_lutpair44";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => '0'
    );
\gfwd_mode.storage_data1[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(0),
      Q => \^d\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(10),
      Q => Q(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(11),
      Q => Q(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(12),
      Q => Q(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(13),
      Q => Q(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(14),
      Q => Q(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(15),
      Q => Q(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(16),
      Q => Q(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(17),
      Q => Q(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(18),
      Q => Q(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(19),
      Q => Q(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(1),
      Q => Q(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(20),
      Q => Q(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(21),
      Q => Q(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(22),
      Q => Q(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(23),
      Q => Q(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(24),
      Q => Q(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(25),
      Q => Q(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(26),
      Q => Q(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(27),
      Q => Q(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(28),
      Q => Q(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(29),
      Q => Q(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(2),
      Q => Q(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(30),
      Q => Q(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(31),
      Q => Q(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(32),
      Q => Q(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(3),
      Q => Q(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(4),
      Q => Q(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(5),
      Q => Q(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(6),
      Q => Q(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(7),
      Q => Q(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(8),
      Q => Q(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(9),
      Q => Q(8),
      R => '0'
    );
\gin_reg.wr_pntr_pf_dly[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(0),
      O => D_0(0)
    );
\gin_reg.wr_pntr_pf_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(9),
      O => D_0(9)
    );
\gin_reg.wr_pntr_pf_dly[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(10),
      O => D_0(10)
    );
\gin_reg.wr_pntr_pf_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_2\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(11),
      O => D_0(11)
    );
\gin_reg.wr_pntr_pf_dly[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(1),
      O => D_0(1)
    );
\gin_reg.wr_pntr_pf_dly[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(2),
      O => D_0(2)
    );
\gin_reg.wr_pntr_pf_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(3),
      O => D_0(3)
    );
\gin_reg.wr_pntr_pf_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(4),
      O => D_0(4)
    );
\gin_reg.wr_pntr_pf_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(5),
      O => D_0(5)
    );
\gin_reg.wr_pntr_pf_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(6),
      O => D_0(6)
    );
\gin_reg.wr_pntr_pf_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(7),
      O => D_0(7)
    );
\gin_reg.wr_pntr_pf_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(8),
      O => D_0(8)
    );
\greg_out.QSPO[24]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \^d\(1)
    );
\ram_reg_0_1_0_5_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i_reg_rep,
      O => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[32]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166\ is
begin
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(9),
      Q => Q(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(10),
      Q => Q(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(11),
      Q => Q(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(12),
      Q => Q(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(13),
      Q => Q(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(14),
      Q => Q(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(15),
      Q => Q(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(16),
      Q => Q(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(17),
      Q => Q(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(18),
      Q => Q(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(0),
      Q => Q(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(19),
      Q => Q(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(20),
      Q => Q(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(21),
      Q => Q(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(22),
      Q => Q(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(23),
      Q => Q(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(24),
      Q => Q(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(25),
      Q => Q(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(26),
      Q => Q(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(27),
      Q => Q(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(28),
      Q => Q(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(1),
      Q => Q(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(29),
      Q => Q(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(30),
      Q => Q(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(31),
      Q => Q(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(2),
      Q => Q(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(3),
      Q => Q(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(4),
      Q => Q(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(5),
      Q => Q(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(6),
      Q => Q(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(7),
      Q => Q(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(8),
      Q => Q(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\ is
  port (
    addr_rollover_r_reg : out STD_LOGIC;
    \aw_len_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \packet_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg_0 : out STD_LOGIC_VECTOR ( 66 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    PAYLOAD_S2MM : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 65 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\ is
  signal \^addr_rollover_r_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aw_len_i[7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[32]_i_1\ : label is "soft_lutpair43";
begin
  addr_rollover_r_reg <= \^addr_rollover_r_reg\;
\aw_len_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^addr_rollover_r_reg\,
      I1 => awgen_to_mctf_tvalid,
      O => \aw_len_i_reg[7]\(0)
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => \^addr_rollover_r_reg\,
      R => '0'
    );
\gfwd_mode.storage_data1[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^addr_rollover_r_reg\,
      I1 => areset_d1,
      O => \gfwd_mode.storage_data1_reg[1]_0\(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => addr_rollover_r_reg_0(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => addr_rollover_r_reg_0(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => addr_rollover_r_reg_0(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => addr_rollover_r_reg_0(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => addr_rollover_r_reg_0(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(14),
      Q => addr_rollover_r_reg_0(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(15),
      Q => addr_rollover_r_reg_0(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(16),
      Q => addr_rollover_r_reg_0(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(17),
      Q => addr_rollover_r_reg_0(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(18),
      Q => addr_rollover_r_reg_0(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(19),
      Q => addr_rollover_r_reg_0(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => addr_rollover_r_reg_0(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(20),
      Q => addr_rollover_r_reg_0(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(21),
      Q => addr_rollover_r_reg_0(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(22),
      Q => addr_rollover_r_reg_0(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(23),
      Q => addr_rollover_r_reg_0(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(24),
      Q => addr_rollover_r_reg_0(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(25),
      Q => addr_rollover_r_reg_0(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(26),
      Q => addr_rollover_r_reg_0(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(27),
      Q => addr_rollover_r_reg_0(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(28),
      Q => addr_rollover_r_reg_0(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(29),
      Q => addr_rollover_r_reg_0(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => addr_rollover_r_reg_0(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(30),
      Q => addr_rollover_r_reg_0(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(31),
      Q => addr_rollover_r_reg_0(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(32),
      Q => addr_rollover_r_reg_0(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(33),
      Q => addr_rollover_r_reg_0(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(34),
      Q => addr_rollover_r_reg_0(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(35),
      Q => addr_rollover_r_reg_0(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(36),
      Q => addr_rollover_r_reg_0(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(37),
      Q => addr_rollover_r_reg_0(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(38),
      Q => addr_rollover_r_reg_0(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(39),
      Q => addr_rollover_r_reg_0(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => addr_rollover_r_reg_0(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(40),
      Q => addr_rollover_r_reg_0(40),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(41),
      Q => addr_rollover_r_reg_0(41),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(42),
      Q => addr_rollover_r_reg_0(42),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(43),
      Q => addr_rollover_r_reg_0(43),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(44),
      Q => addr_rollover_r_reg_0(44),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(45),
      Q => addr_rollover_r_reg_0(45),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(46),
      Q => addr_rollover_r_reg_0(46),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(47),
      Q => addr_rollover_r_reg_0(47),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(48),
      Q => addr_rollover_r_reg_0(48),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(49),
      Q => addr_rollover_r_reg_0(49),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => addr_rollover_r_reg_0(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(50),
      Q => addr_rollover_r_reg_0(50),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(51),
      Q => addr_rollover_r_reg_0(51),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(52),
      Q => addr_rollover_r_reg_0(52),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(53),
      Q => addr_rollover_r_reg_0(53),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(54),
      Q => addr_rollover_r_reg_0(54),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(55),
      Q => addr_rollover_r_reg_0(55),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(56),
      Q => addr_rollover_r_reg_0(56),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(57),
      Q => addr_rollover_r_reg_0(57),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(58),
      Q => addr_rollover_r_reg_0(58),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(59),
      Q => addr_rollover_r_reg_0(59),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => addr_rollover_r_reg_0(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(60),
      Q => addr_rollover_r_reg_0(60),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(61),
      Q => addr_rollover_r_reg_0(61),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(62),
      Q => addr_rollover_r_reg_0(62),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(63),
      Q => addr_rollover_r_reg_0(63),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(64),
      Q => addr_rollover_r_reg_0(64),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(65),
      Q => addr_rollover_r_reg_0(65),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => CO(0),
      Q => addr_rollover_r_reg_0(66),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => addr_rollover_r_reg_0(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => addr_rollover_r_reg_0(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => addr_rollover_r_reg_0(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => addr_rollover_r_reg_0(9),
      R => '0'
    );
\packet_cnt[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_rollover_r_reg\,
      I1 => PAYLOAD_S2MM(0),
      O => \packet_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\ is
  port (
    storage_data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\ is
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
  signal \^storage_data1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
  storage_data1(0) <= \^storage_data1\(0);
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => argen_to_mctf_tvalid,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data1_reg[0]\,
      Q => \^storage_data1\(0),
      R => '0'
    );
\greg_out.QSPO[15]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^storage_data1\(0),
      O => \greg_out.QSPO_reg[15]\
    );
\ram_reg_0_1_0_0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i,
      O => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    we_int : out STD_LOGIC;
    WR_DATA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gstage1.q_dly_reg[24]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[31]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gstage1.q_dly_reg[15]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[16]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[17]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[18]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[19]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[20]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[21]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[22]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[23]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[25]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[26]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[27]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    ram_init_done_i_reg_rep : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 24 downto 0 );
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gstage1.q_dly[28]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gstage1.q_dly[2]_i_1\ : label is "soft_lutpair42";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => '0'
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[36]\,
      Q => \^d\(0),
      R => '0'
    );
\greg_out.QSPO[24]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \^d\(1)
    );
\gstage1.q_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(3),
      O => \gstage1.q_dly_reg[31]\(3)
    );
\gstage1.q_dly[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_2\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(4),
      O => \gstage1.q_dly_reg[31]\(4)
    );
\gstage1.q_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_2\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(5),
      O => \gstage1.q_dly_reg[31]\(5)
    );
\gstage1.q_dly[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_2\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(6),
      O => \gstage1.q_dly_reg[31]\(6)
    );
\gstage1.q_dly[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_2\(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(7),
      O => \gstage1.q_dly_reg[31]\(7)
    );
\gstage1.q_dly[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_3\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(8),
      O => \gstage1.q_dly_reg[15]\
    );
\gstage1.q_dly[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_3\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(9),
      O => \gstage1.q_dly_reg[16]\
    );
\gstage1.q_dly[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_3\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(10),
      O => \gstage1.q_dly_reg[17]\
    );
\gstage1.q_dly[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_3\(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(11),
      O => \gstage1.q_dly_reg[18]\
    );
\gstage1.q_dly[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_4\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(12),
      O => \gstage1.q_dly_reg[19]\
    );
\gstage1.q_dly[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_4\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(13),
      O => \gstage1.q_dly_reg[20]\
    );
\gstage1.q_dly[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_4\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(14),
      O => \gstage1.q_dly_reg[21]\
    );
\gstage1.q_dly[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_4\(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(15),
      O => \gstage1.q_dly_reg[22]\
    );
\gstage1.q_dly[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(16),
      O => \gstage1.q_dly_reg[23]\
    );
\gstage1.q_dly[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => O(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => rom_rd_addr_int,
      I4 => sdpo_int(17),
      O => \gstage1.q_dly_reg[24]\
    );
\gstage1.q_dly[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(18),
      O => \gstage1.q_dly_reg[25]\
    );
\gstage1.q_dly[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(19),
      O => \gstage1.q_dly_reg[26]\
    );
\gstage1.q_dly[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_5\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(20),
      O => \gstage1.q_dly_reg[27]\
    );
\gstage1.q_dly[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_5\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(21),
      O => \gstage1.q_dly_reg[31]\(8)
    );
\gstage1.q_dly[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_5\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(22),
      O => \gstage1.q_dly_reg[31]\(9)
    );
\gstage1.q_dly[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => CO(0),
      I2 => sdpo_int(0),
      O => \gstage1.q_dly_reg[31]\(0)
    );
\gstage1.q_dly[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_5\(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(23),
      O => \gstage1.q_dly_reg[31]\(10)
    );
\gstage1.q_dly[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(24),
      O => \gstage1.q_dly_reg[31]\(11)
    );
\gstage1.q_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(1),
      O => \gstage1.q_dly_reg[31]\(1)
    );
\gstage1.q_dly[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(2),
      O => \gstage1.q_dly_reg[31]\(2)
    );
ram_reg_0_1_0_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i_reg_rep,
      O => we_int
    );
\ram_reg_0_1_24_29_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF80B08FFFF0000"
    )
        port map (
      I0 => O(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(17),
      I4 => rom_rd_addr_int,
      I5 => ram_init_done_i_reg_rep,
      O => WR_DATA(0)
    );
\ram_reg_0_1_30_31_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBF8FFFF"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(24),
      I4 => ram_init_done_i_reg_rep,
      O => WR_DATA(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85\ is
  port (
    storage_data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    argen_to_mcpf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85\ is
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
  signal \^storage_data1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
  storage_data1(0) <= \^storage_data1\(0);
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => argen_to_mcpf_tvalid,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \goreg_dm.dout_i_reg[0]\,
      Q => \^storage_data1\(0),
      R => '0'
    );
\greg_out.QSPO[15]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^storage_data1\(0),
      O => \greg_out.QSPO_reg[15]\
    );
\ram_reg_0_1_0_0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i,
      O => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\ is
  port (
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    areset_d1 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    aclk : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\ is
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
begin
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => awgen_to_mctf_tvalid,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(6),
      Q => Q(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(0),
      Q => Q(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(1),
      Q => Q(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(2),
      Q => Q(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(3),
      Q => Q(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(4),
      Q => Q(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(5),
      Q => Q(5),
      R => '0'
    );
\ram_reg_0_1_0_0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i,
      O => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    ENA_I_10 : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ENA_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\ is
  signal ADDRA_1 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal bram_wr_en : STD_LOGIC;
begin
  Q(29 downto 0) <= \^q\(29 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(26),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0\,
      I2 => ENA_dly_D,
      O => ENA_I_4
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_5
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(29),
      I2 => bram_wr_en,
      I3 => ADDRA_1(4),
      I4 => ENA_dly_D,
      O => ENA_I_6
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(29),
      I2 => bram_wr_en,
      I3 => ADDRA_1(4),
      I4 => \^q\(27),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ADDRA_1(4),
      I1 => bram_wr_en,
      I2 => ENA_dly_D,
      O => ENA_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_0
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_2
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_3
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_7
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_8
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_9
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_10
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => bram_wr_en,
      R => areset_d1
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(14),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(15),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(16),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(17),
      Q => \^q\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(18),
      Q => \^q\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(19),
      Q => \^q\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(20),
      Q => \^q\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(21),
      Q => \^q\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(22),
      Q => \^q\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(23),
      Q => \^q\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(24),
      Q => \^q\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(25),
      Q => \^q\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(26),
      Q => \^q\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(27),
      Q => \^q\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(28),
      Q => \^q\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(29),
      Q => \^q\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(30),
      Q => ADDRA_1(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\ is
  port (
    \gnstage1.q_dly_reg[0][0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ENB_I : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    ENB_I_20 : out STD_LOGIC;
    ENB_I_21 : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^gnstage1.q_dly_reg[0][0]\ : STD_LOGIC;
begin
  Q(16 downto 0) <= \^q\(16 downto 0);
  \gnstage1.q_dly_reg[0][0]\ <= \^gnstage1.q_dly_reg[0][0]\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(12),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0\,
      I2 => ENB_dly_D,
      O => ENB_I_15
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_16
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(16),
      I4 => ENB_dly_D,
      O => ENB_I_17
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(16),
      I4 => \^q\(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^gnstage1.q_dly_reg[0][0]\,
      I2 => ENB_dly_D,
      O => ENB_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_11
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_12
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_13
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_14
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_18
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_19
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_20
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_21
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => \^gnstage1.q_dly_reg[0][0]\,
      R => areset_d1
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(9),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(10),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(11),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(12),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(13),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(14),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(15),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(0),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(1),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(2),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(3),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(4),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(5),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(6),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(7),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(8),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84\ is
  port (
    \gnstage1.q_dly_reg[0][0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ENB_I : out STD_LOGIC;
    ENB_I_10 : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^gnstage1.q_dly_reg[0][0]\ : STD_LOGIC;
begin
  Q(16 downto 0) <= \^q\(16 downto 0);
  \gnstage1.q_dly_reg[0][0]\ <= \^gnstage1.q_dly_reg[0][0]\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(12),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0_n_0\,
      I2 => ENB_dly_D,
      O => ENB_I_14
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_15
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(16),
      I4 => \^q\(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_11
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_12
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_13
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_16
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_17
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_18
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_19
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^gnstage1.q_dly_reg[0][0]\,
      I2 => ENB_dly_D,
      O => ENB_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_10
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => \^gnstage1.q_dly_reg[0][0]\,
      R => areset_d1
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(9),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(10),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(11),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(12),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(13),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(14),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(15),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(0),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(1),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(2),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(3),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(4),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(5),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(6),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(7),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(8),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\ is
  port (
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 13 downto 0 );
    areset_d1 : in STD_LOGIC;
    awgen_to_mcpf_tvalid : in STD_LOGIC;
    aclk : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstart_reg : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
begin
  Q(13 downto 0) <= \^q\(13 downto 0);
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => awgen_to_mcpf_tvalid,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(10),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(11),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(12),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(13),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(1),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(2),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(3),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(4),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(5),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(6),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(7),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(8),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(9),
      Q => \^q\(9),
      R => '0'
    );
\greg_out.QSPO[15]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \greg_out.QSPO_reg[15]\
    );
\ram_reg_0_1_0_0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i,
      O => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_PAYLOAD_DATA : in STD_LOGIC_VECTOR ( 28 downto 0 );
    ENA_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\ is
  signal ADDRA : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal bram_wr_en : STD_LOGIC;
begin
  Q(27 downto 0) <= \^q\(27 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(24),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0\,
      I2 => ENA_dly_D,
      O => ENA_I_4
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_5
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(27),
      I2 => bram_wr_en,
      I3 => ADDRA(4),
      I4 => \^q\(25),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_2
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_3
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_6
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_7
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_8
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_9
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ADDRA(4),
      I1 => bram_wr_en,
      I2 => ENA_dly_D,
      O => ENA_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_0
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => bram_wr_en,
      R => areset_d1
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(10),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(11),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(12),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(13),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(14),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(15),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(16),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(17),
      Q => \^q\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(18),
      Q => \^q\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(19),
      Q => \^q\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(1),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(20),
      Q => \^q\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(21),
      Q => \^q\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(22),
      Q => \^q\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(23),
      Q => \^q\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(24),
      Q => \^q\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(25),
      Q => \^q\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(26),
      Q => \^q\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(27),
      Q => \^q\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(28),
      Q => ADDRA(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(2),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(3),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(4),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(5),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(6),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(7),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(8),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    bram_rd_en : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    aclk : in STD_LOGIC;
    p_2_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\ is
  signal \gstage1.q_dly[10]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[10]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[11]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[11]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[12]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[12]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[13]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[13]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[14]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[14]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[14]_i_4_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[9]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[9]_i_3_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gstage1.q_dly[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(0),
      I2 => sel_pipe(2),
      I3 => sel_pipe(4),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0),
      O => D(0)
    );
\gstage1.q_dly[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[10]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(4),
      I3 => \gstage1.q_dly[10]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(10)
    );
\gstage1.q_dly[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4),
      O => \gstage1.q_dly[10]_i_2_n_0\
    );
\gstage1.q_dly[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4),
      O => \gstage1.q_dly[10]_i_3_n_0\
    );
\gstage1.q_dly[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[11]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(5),
      I3 => \gstage1.q_dly[11]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(11)
    );
\gstage1.q_dly[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5),
      O => \gstage1.q_dly[11]_i_2_n_0\
    );
\gstage1.q_dly[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(5),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5),
      O => \gstage1.q_dly[11]_i_3_n_0\
    );
\gstage1.q_dly[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[12]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(6),
      I3 => \gstage1.q_dly[12]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(12)
    );
\gstage1.q_dly[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6),
      O => \gstage1.q_dly[12]_i_2_n_0\
    );
\gstage1.q_dly[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(6),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6),
      O => \gstage1.q_dly[12]_i_3_n_0\
    );
\gstage1.q_dly[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[13]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(7),
      I3 => \gstage1.q_dly[13]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(13)
    );
\gstage1.q_dly[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7),
      O => \gstage1.q_dly[13]_i_2_n_0\
    );
\gstage1.q_dly[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(7),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7),
      O => \gstage1.q_dly[13]_i_3_n_0\
    );
\gstage1.q_dly[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[14]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(8),
      I3 => \gstage1.q_dly[14]_i_4_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(14)
    );
\gstage1.q_dly[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOPBDOP(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0),
      O => \gstage1.q_dly[14]_i_2_n_0\
    );
\gstage1.q_dly[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(1),
      I2 => sel_pipe(4),
      I3 => sel_pipe(3),
      I4 => sel_pipe(0),
      O => \gstage1.q_dly[14]_i_3_n_0\
    );
\gstage1.q_dly[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0),
      O => \gstage1.q_dly[14]_i_4_n_0\
    );
\gstage1.q_dly[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(1),
      I2 => sel_pipe(2),
      I3 => sel_pipe(4),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0),
      O => D(1)
    );
\gstage1.q_dly[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0),
      O => D(2)
    );
\gstage1.q_dly[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(1),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0),
      O => D(3)
    );
\gstage1.q_dly[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(2),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0),
      O => D(4)
    );
\gstage1.q_dly[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(3),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0),
      O => D(5)
    );
\gstage1.q_dly[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[6]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(0),
      I3 => \gstage1.q_dly[6]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(6)
    );
\gstage1.q_dly[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      O => \gstage1.q_dly[6]_i_2_n_0\
    );
\gstage1.q_dly[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0),
      O => \gstage1.q_dly[6]_i_3_n_0\
    );
\gstage1.q_dly[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[7]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(1),
      I3 => \gstage1.q_dly[7]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(7)
    );
\gstage1.q_dly[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1),
      O => \gstage1.q_dly[7]_i_2_n_0\
    );
\gstage1.q_dly[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1),
      O => \gstage1.q_dly[7]_i_3_n_0\
    );
\gstage1.q_dly[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[8]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(2),
      I3 => \gstage1.q_dly[8]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(8)
    );
\gstage1.q_dly[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2),
      O => \gstage1.q_dly[8]_i_2_n_0\
    );
\gstage1.q_dly[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2),
      O => \gstage1.q_dly[8]_i_3_n_0\
    );
\gstage1.q_dly[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[9]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(3),
      I3 => \gstage1.q_dly[9]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(9)
    );
\gstage1.q_dly[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3),
      O => \gstage1.q_dly[9]_i_2_n_0\
    );
\gstage1.q_dly[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3),
      O => \gstage1.q_dly[9]_i_3_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(4),
      Q => sel_pipe(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bram_rd_en : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    aclk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\ : entity is "blk_mem_gen_mux";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\ is
  signal \gstage1.q_dly[10]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[10]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[11]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[11]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[12]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[12]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[12]_i_4_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[4]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[4]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[5]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[5]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[9]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[9]_i_3_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gstage1.q_dly[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0),
      O => D(0)
    );
\gstage1.q_dly[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[10]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(6),
      I3 => \gstage1.q_dly[10]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(10)
    );
\gstage1.q_dly[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6),
      O => \gstage1.q_dly[10]_i_2_n_0\
    );
\gstage1.q_dly[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(6),
      O => \gstage1.q_dly[10]_i_3_n_0\
    );
\gstage1.q_dly[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[11]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(7),
      I3 => \gstage1.q_dly[11]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(11)
    );
\gstage1.q_dly[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7),
      O => \gstage1.q_dly[11]_i_2_n_0\
    );
\gstage1.q_dly[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(7),
      O => \gstage1.q_dly[11]_i_3_n_0\
    );
\gstage1.q_dly[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[12]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOPBDOP(0),
      I3 => \gstage1.q_dly[12]_i_4_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(12)
    );
\gstage1.q_dly[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0),
      O => \gstage1.q_dly[12]_i_2_n_0\
    );
\gstage1.q_dly[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(1),
      I2 => sel_pipe(4),
      I3 => sel_pipe(3),
      I4 => sel_pipe(0),
      O => \gstage1.q_dly[12]_i_3_n_0\
    );
\gstage1.q_dly[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0),
      O => \gstage1.q_dly[12]_i_4_n_0\
    );
\gstage1.q_dly[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(1),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0),
      O => D(1)
    );
\gstage1.q_dly[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(2),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0),
      O => D(2)
    );
\gstage1.q_dly[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(3),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0),
      O => D(3)
    );
\gstage1.q_dly[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[4]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(0),
      I3 => \gstage1.q_dly[4]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(4)
    );
\gstage1.q_dly[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      O => \gstage1.q_dly[4]_i_2_n_0\
    );
\gstage1.q_dly[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0),
      O => \gstage1.q_dly[4]_i_3_n_0\
    );
\gstage1.q_dly[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[5]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(1),
      I3 => \gstage1.q_dly[5]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(5)
    );
\gstage1.q_dly[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1),
      O => \gstage1.q_dly[5]_i_2_n_0\
    );
\gstage1.q_dly[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(1),
      O => \gstage1.q_dly[5]_i_3_n_0\
    );
\gstage1.q_dly[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[6]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(2),
      I3 => \gstage1.q_dly[6]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(6)
    );
\gstage1.q_dly[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2),
      O => \gstage1.q_dly[6]_i_2_n_0\
    );
\gstage1.q_dly[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(2),
      O => \gstage1.q_dly[6]_i_3_n_0\
    );
\gstage1.q_dly[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[7]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(3),
      I3 => \gstage1.q_dly[7]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(7)
    );
\gstage1.q_dly[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3),
      O => \gstage1.q_dly[7]_i_2_n_0\
    );
\gstage1.q_dly[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(3),
      O => \gstage1.q_dly[7]_i_3_n_0\
    );
\gstage1.q_dly[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[8]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(4),
      I3 => \gstage1.q_dly[8]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(8)
    );
\gstage1.q_dly[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4),
      O => \gstage1.q_dly[8]_i_2_n_0\
    );
\gstage1.q_dly[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(4),
      O => \gstage1.q_dly[8]_i_3_n_0\
    );
\gstage1.q_dly[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[9]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(5),
      I3 => \gstage1.q_dly[9]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(9)
    );
\gstage1.q_dly[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5),
      O => \gstage1.q_dly[9]_i_2_n_0\
    );
\gstage1.q_dly[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(5),
      O => \gstage1.q_dly[9]_i_3_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(4),
      Q => sel_pipe(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal ENA_I : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => \gc0.count_d1_reg[8]\(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => \gfwd_mode.storage_data1_reg[33]\(15 downto 8),
      DIADI(7 downto 1) => \gfwd_mode.storage_data1_reg[33]\(6 downto 0),
      DIADI(0) => \gfwd_mode.storage_data1_reg[33]\(32),
      DIBDI(15 downto 0) => \gfwd_mode.storage_data1_reg[33]\(31 downto 16),
      DIPADIP(1) => '0',
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[33]\(7),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => D(16 downto 9),
      DOADO(7 downto 0) => D(7 downto 0),
      DOBDO(15 downto 0) => D(32 downto 17),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => D(8),
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ENB_I,
      ENBWREN => ENA_I,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_B,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => m_axi_wvalid_i,
      I2 => \out\,
      O => ENA_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    \gstage1.q_dly_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[0]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \gfwd_mode.storage_data1_reg[13]\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => Q(14 downto 2),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 1) => \gfwd_mode.storage_data1_reg[13]\(12 downto 0),
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => Q(1 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 2),
      DOBDO(1 downto 0) => \gstage1.q_dly_reg[1]\(1 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ENA_I_0,
      ENBWREN => ENB_I_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_8,
      ENBWREN => ENB_I_9,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_10,
      ENBWREN => ENB_I_11,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_12,
      ENBWREN => ENB_I_13,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_14,
      ENBWREN => ENB_I_15,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_16,
      ENBWREN => ENB_I_17,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_18,
      ENBWREN => ENB_I_19,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16\ is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \gfwd_mode.storage_data1_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(19 downto 9),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => \gfwd_mode.storage_data1_reg[11]\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => Q(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => p_2_out(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1),
      DOPBDOP(0) => p_2_out(8),
      ENARDEN => ENA_I_20,
      ENBWREN => ENB_I_21,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17\ is
  port (
    \gstage1.q_dly_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[0]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18\ is
  port (
    \gstage1.q_dly_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => Q(15 downto 4),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 4) => B"000000000000",
      DIADI(3 downto 0) => Q(3 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 4),
      DOBDO(3 downto 0) => \gstage1.q_dly_reg[3]\(3 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ENA_I_0,
      ENBWREN => ENB_I_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19\ is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[1]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[1]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20\ is
  port (
    \gstage1.q_dly_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[2]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21\ is
  port (
    \gstage1.q_dly_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[3]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_2,
      ENBWREN => ENB_I_3,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_4,
      ENBWREN => ENB_I_5,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_6,
      ENBWREN => ENB_I_7,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_8,
      ENBWREN => ENB_I_9,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_10,
      ENBWREN => ENB_I_11,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_12,
      ENBWREN => ENB_I_13,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_14,
      ENBWREN => ENB_I_15,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_16,
      ENBWREN => ENB_I_17,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    \gstage1.q_dly_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[2]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \gfwd_mode.storage_data1_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(19 downto 9),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => \gfwd_mode.storage_data1_reg[11]\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => Q(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1),
      DOPBDOP(0) => DOPBDOP(0),
      ENARDEN => ENA_I_18,
      ENBWREN => ENB_I_19,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  signal ENA_I : STD_LOGIC;
  signal doutb : STD_LOGIC_VECTOR ( 13 to 13 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => \gc0.count_d1_reg[8]\(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 12) => B"0000",
      DIADI(11 downto 8) => DIN(7 downto 4),
      DIADI(7 downto 4) => B"0000",
      DIADI(3 downto 0) => DIN(3 downto 0),
      DIBDI(15 downto 11) => B"00000",
      DIBDI(10 downto 8) => DIN(14 downto 12),
      DIBDI(7 downto 4) => B"0000",
      DIBDI(3 downto 0) => DIN(11 downto 8),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\,
      DOADO(11 downto 8) => D(7 downto 4),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\,
      DOADO(3 downto 0) => D(3 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20\,
      DOBDO(10) => D(13),
      DOBDO(9) => doutb(13),
      DOBDO(8) => D(12),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3 downto 0) => D(11 downto 8),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ENB_I,
      ENBWREN => ENA_I,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_B,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => \out\,
      I2 => mcpf_to_argen_tvalid,
      O => ENA_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    \gstage1.q_dly_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => Q(15 downto 4),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 4) => B"000000000000",
      DIADI(3 downto 0) => Q(3 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 4),
      DOBDO(3 downto 0) => \gstage1.q_dly_reg[5]\(3 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ENA_I_2,
      ENBWREN => ENB_I_3,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    \gstage1.q_dly_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[3]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    \gstage1.q_dly_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[4]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7\ is
  port (
    \gstage1.q_dly_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[5]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_4,
      ENBWREN => ENB_I_5,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOPBDOP(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_6,
      ENBWREN => ENB_I_7,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_dmem is
  port (
    D : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_dmem;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_dmem is
  signal p_0_out : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_36_40 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_11 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(1 downto 0),
      DIB(1 downto 0) => DI(3 downto 2),
      DIC(1 downto 0) => DI(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(13 downto 12),
      DIB(1 downto 0) => DI(15 downto 14),
      DIC(1 downto 0) => DI(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(13 downto 12),
      DOB(1 downto 0) => p_0_out(15 downto 14),
      DOC(1 downto 0) => p_0_out(17 downto 16),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(19 downto 18),
      DIB(1 downto 0) => DI(21 downto 20),
      DIC(1 downto 0) => DI(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(19 downto 18),
      DOB(1 downto 0) => p_0_out(21 downto 20),
      DOC(1 downto 0) => p_0_out(23 downto 22),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(25 downto 24),
      DIB(1 downto 0) => DI(27 downto 26),
      DIC(1 downto 0) => DI(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(25 downto 24),
      DOB(1 downto 0) => p_0_out(27 downto 26),
      DOC(1 downto 0) => p_0_out(29 downto 28),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(31 downto 30),
      DIB(1 downto 0) => DI(33 downto 32),
      DIC(1 downto 0) => DI(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(31 downto 30),
      DOB(1 downto 0) => p_0_out(33 downto 32),
      DOC(1 downto 0) => p_0_out(35 downto 34),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_36_40: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(37 downto 36),
      DIB(1 downto 0) => DI(39 downto 38),
      DIC(1) => '0',
      DIC(0) => DI(40),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(37 downto 36),
      DOB(1 downto 0) => p_0_out(39 downto 38),
      DOC(1) => NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED(1),
      DOC(0) => p_0_out(40),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(7 downto 6),
      DIB(1 downto 0) => DI(9 downto 8),
      DIC(1 downto 0) => DI(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => p_0_out(9 downto 8),
      DOC(1 downto 0) => p_0_out(11 downto 10),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(0),
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(10),
      Q => D(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(11),
      Q => D(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(12),
      Q => D(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(13),
      Q => D(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(14),
      Q => D(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(15),
      Q => D(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(16),
      Q => D(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(17),
      Q => D(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(18),
      Q => D(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(19),
      Q => D(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(1),
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(20),
      Q => D(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(21),
      Q => D(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(22),
      Q => D(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(23),
      Q => D(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(24),
      Q => D(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(25),
      Q => D(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(26),
      Q => D(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(27),
      Q => D(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(28),
      Q => D(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(29),
      Q => D(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(2),
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(30),
      Q => D(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(31),
      Q => D(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(32),
      Q => D(32),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(33),
      Q => D(33),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(34),
      Q => D(34),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(35),
      Q => D(35),
      R => '0'
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(36),
      Q => D(36),
      R => '0'
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(37),
      Q => D(37),
      R => '0'
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(38),
      Q => D(38),
      R => '0'
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(39),
      Q => D(39),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(3),
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(40),
      Q => D(40),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(4),
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(5),
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(6),
      Q => D(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(7),
      Q => D(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(8),
      Q => D(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(9),
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_dmem_186 is
  port (
    D : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_dmem_186 : entity is "dmem";
end design_1_axi_vfifo_ctrl_0_0_dmem_186;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_dmem_186 is
  signal RAM_reg_0_15_0_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_5 : STD_LOGIC;
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_36_40 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_11 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(1 downto 0),
      DIB(1 downto 0) => I147(3 downto 2),
      DIC(1 downto 0) => I147(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_0_5_n_0,
      DOA(0) => RAM_reg_0_15_0_5_n_1,
      DOB(1) => RAM_reg_0_15_0_5_n_2,
      DOB(0) => RAM_reg_0_15_0_5_n_3,
      DOC(1) => RAM_reg_0_15_0_5_n_4,
      DOC(0) => RAM_reg_0_15_0_5_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(13 downto 12),
      DIB(1 downto 0) => I147(15 downto 14),
      DIC(1 downto 0) => I147(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_12_17_n_0,
      DOA(0) => RAM_reg_0_15_12_17_n_1,
      DOB(1) => RAM_reg_0_15_12_17_n_2,
      DOB(0) => RAM_reg_0_15_12_17_n_3,
      DOC(1) => RAM_reg_0_15_12_17_n_4,
      DOC(0) => RAM_reg_0_15_12_17_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(19 downto 18),
      DIB(1 downto 0) => I147(21 downto 20),
      DIC(1 downto 0) => I147(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_18_23_n_0,
      DOA(0) => RAM_reg_0_15_18_23_n_1,
      DOB(1) => RAM_reg_0_15_18_23_n_2,
      DOB(0) => RAM_reg_0_15_18_23_n_3,
      DOC(1) => RAM_reg_0_15_18_23_n_4,
      DOC(0) => RAM_reg_0_15_18_23_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(25 downto 24),
      DIB(1 downto 0) => I147(27 downto 26),
      DIC(1 downto 0) => I147(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_24_29_n_0,
      DOA(0) => RAM_reg_0_15_24_29_n_1,
      DOB(1) => RAM_reg_0_15_24_29_n_2,
      DOB(0) => RAM_reg_0_15_24_29_n_3,
      DOC(1) => RAM_reg_0_15_24_29_n_4,
      DOC(0) => RAM_reg_0_15_24_29_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(31 downto 30),
      DIB(1 downto 0) => I147(33 downto 32),
      DIC(1 downto 0) => I147(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_30_35_n_0,
      DOA(0) => RAM_reg_0_15_30_35_n_1,
      DOB(1) => RAM_reg_0_15_30_35_n_2,
      DOB(0) => RAM_reg_0_15_30_35_n_3,
      DOC(1) => RAM_reg_0_15_30_35_n_4,
      DOC(0) => RAM_reg_0_15_30_35_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_36_40: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(37 downto 36),
      DIB(1 downto 0) => I147(39 downto 38),
      DIC(1) => '0',
      DIC(0) => I147(40),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_36_40_n_0,
      DOA(0) => RAM_reg_0_15_36_40_n_1,
      DOB(1) => RAM_reg_0_15_36_40_n_2,
      DOB(0) => RAM_reg_0_15_36_40_n_3,
      DOC(1) => NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED(1),
      DOC(0) => RAM_reg_0_15_36_40_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(7 downto 6),
      DIB(1 downto 0) => I147(9 downto 8),
      DIC(1 downto 0) => I147(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_6_11_n_0,
      DOA(0) => RAM_reg_0_15_6_11_n_1,
      DOB(1) => RAM_reg_0_15_6_11_n_2,
      DOB(0) => RAM_reg_0_15_6_11_n_3,
      DOC(1) => RAM_reg_0_15_6_11_n_4,
      DOC(0) => RAM_reg_0_15_6_11_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_0_5_n_1,
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_6_11_n_5,
      Q => D(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_6_11_n_4,
      Q => D(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_12_17_n_1,
      Q => D(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_12_17_n_0,
      Q => D(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_12_17_n_3,
      Q => D(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_12_17_n_2,
      Q => D(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_12_17_n_5,
      Q => D(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_12_17_n_4,
      Q => D(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_18_23_n_1,
      Q => D(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_18_23_n_0,
      Q => D(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_0_5_n_0,
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_18_23_n_3,
      Q => D(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_18_23_n_2,
      Q => D(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_18_23_n_5,
      Q => D(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_18_23_n_4,
      Q => D(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_24_29_n_1,
      Q => D(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_24_29_n_0,
      Q => D(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_24_29_n_3,
      Q => D(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_24_29_n_2,
      Q => D(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_24_29_n_5,
      Q => D(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_24_29_n_4,
      Q => D(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_0_5_n_3,
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_30_35_n_1,
      Q => D(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_30_35_n_0,
      Q => D(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_30_35_n_3,
      Q => D(32),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_30_35_n_2,
      Q => D(33),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_30_35_n_5,
      Q => D(34),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_30_35_n_4,
      Q => D(35),
      R => '0'
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_36_40_n_1,
      Q => D(36),
      R => '0'
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_36_40_n_0,
      Q => D(37),
      R => '0'
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_36_40_n_3,
      Q => D(38),
      R => '0'
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_36_40_n_2,
      Q => D(39),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_0_5_n_2,
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_36_40_n_5,
      Q => D(40),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_0_5_n_5,
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_0_5_n_4,
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_6_11_n_1,
      Q => D(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_6_11_n_0,
      Q => D(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_6_11_n_3,
      Q => D(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_6_11_n_2,
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0\ : entity is "dmem";
end \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_6_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_15_6_6_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_6_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_6 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1 downto 0) => PAYLOAD_FROM_MTF(1 downto 0),
      DIB(1 downto 0) => PAYLOAD_FROM_MTF(3 downto 2),
      DIC(1 downto 0) => PAYLOAD_FROM_MTF(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
RAM_reg_0_15_6_6: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1) => '0',
      DIA(0) => PAYLOAD_FROM_MTF(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_RAM_reg_0_15_6_6_DOA_UNCONNECTED(1),
      DOA(0) => p_0_out(6),
      DOB(1 downto 0) => NLW_RAM_reg_0_15_6_6_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_RAM_reg_0_15_6_6_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_6_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(0),
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(1),
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(2),
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(3),
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(4),
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(5),
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(6),
      Q => D(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1\ : entity is "dmem";
end \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1\ is
  signal RAM_reg_0_63_0_1_n_1 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_0_1 : label is "";
begin
RAM_reg_0_63_0_1: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => D(0),
      DIB => D(1),
      DIC => '0',
      DID => '0',
      DOA => p_0_out(0),
      DOB => RAM_reg_0_63_0_1_n_1,
      DOC => NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED,
      DOD => NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\,
      D => p_0_out(0),
      Q => dout_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0\ is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0\ is
  port (
    ram_full_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \ram_full_fb_i_i_2__2_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \gc0.count_d1_reg[8]\(2 downto 0),
      S(0) => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\(3)
    );
\ram_full_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEAAEEAFFFAAEE"
    )
        port map (
      I0 => SR(0),
      I1 => \ram_full_fb_i_i_2__2_n_0\,
      I2 => comp0,
      I3 => E(0),
      I4 => \out\,
      I5 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      O => ram_full_i_reg
    );
\ram_full_fb_i_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => comp1,
      I1 => m_axi_wvalid_i,
      I2 => \out\,
      O => \ram_full_fb_i_i_2__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gc0.count_d1_reg[6]\,
      S(2) => \gc0.count_d1_reg[4]\,
      S(1) => \gc0.count_d1_reg[2]\,
      S(0) => \gc0.count_d1_reg[0]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
\ram_empty_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAF2F2FAFAF2F2"
    )
        port map (
      I0 => \out\,
      I1 => comp0,
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I3 => E(0),
      I4 => ram_full_fb_i_reg,
      I5 => comp1,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gcc0.gc0.count_d1_reg[6]\,
      S(2) => \gcc0.gc0.count_d1_reg[4]\,
      S(1) => \gcc0.gc0.count_d1_reg[2]\,
      S(0) => \gcc0.gc0.count_d1_reg[0]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
\ram_empty_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCFCCC4444FCCC"
    )
        port map (
      I0 => comp0,
      I1 => \out\,
      I2 => E(0),
      I3 => comp1,
      I4 => mcpf_to_argen_tvalid,
      I5 => ram_full_fb_i_reg,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \gcc0.gc0.count_d1_reg[6]\(2 downto 0),
      S(0) => v1_reg(0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8\ is
  port (
    \ram_full_comb__6\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
\ram_full_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055000000FFC0C0"
    )
        port map (
      I0 => comp0,
      I1 => mcpf_to_argen_tvalid,
      I2 => comp1,
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I4 => \out\,
      I5 => p_8_out,
      O => \ram_full_comb__6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss is
  port (
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \eqOp__2\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1_n_0\ : STD_LOGIC;
  signal \^gpfs.prog_full_i_reg_0\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
begin
  \gpfs.prog_full_i_reg_0\ <= \^gpfs.prog_full_i_reg_0\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => diff_pntr_pad(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => diff_pntr_pad(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => diff_pntr_pad(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => diff_pntr_pad(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpfs.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55150400"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => \eqOp__2\,
      I2 => ram_rd_en_i,
      I3 => ram_wr_en_i,
      I4 => \^gpfs.prog_full_i_reg_0\,
      O => \gpfs.prog_full_i_i_1_n_0\
    );
\gpfs.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => diff_pntr_pad(1),
      I1 => diff_pntr_pad(2),
      I2 => diff_pntr_pad(4),
      I3 => diff_pntr_pad(3),
      O => \eqOp__2\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1_n_0\,
      Q => \^gpfs.prog_full_i_reg_0\,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_8_out,
      Q => ram_rd_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_19_out,
      Q => ram_wr_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177 is
  port (
    TREADY_S2MM : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177 : entity is "fifo_generator_v13_2_1_wr_pf_ss";
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177 is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \gpfs.prog_full_i_i_1__2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2__2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \prog_full_i__0\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
begin
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => diff_pntr_pad(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => diff_pntr_pad(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => diff_pntr_pad(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => diff_pntr_pad(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gno_bkp_on_tready.s_axis_tready_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \prog_full_i__0\,
      I1 => \gpfs.prog_full_i_reg_0\,
      I2 => prog_full_i,
      O => TREADY_S2MM
    );
\gpfs.prog_full_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8880"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_2__2_n_0\,
      I1 => \gpfs.prog_full_i_i_3__0_n_0\,
      I2 => \gpfs.prog_full_i_i_4_n_0\,
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I4 => \prog_full_i__0\,
      O => \gpfs.prog_full_i_i_1__2_n_0\
    );
\gpfs.prog_full_i_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => ram_wr_en_i,
      I2 => ram_rd_en_i,
      I3 => diff_pntr_pad(4),
      O => \gpfs.prog_full_i_i_2__2_n_0\
    );
\gpfs.prog_full_i_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => diff_pntr_pad(3),
      I1 => diff_pntr_pad(2),
      I2 => diff_pntr_pad(1),
      O => \gpfs.prog_full_i_i_3__0_n_0\
    );
\gpfs.prog_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000200000"
    )
        port map (
      I0 => diff_pntr_pad(3),
      I1 => diff_pntr_pad(4),
      I2 => diff_pntr_pad(2),
      I3 => diff_pntr_pad(1),
      I4 => ram_wr_en_i,
      I5 => ram_rd_en_i,
      O => \gpfs.prog_full_i_i_4_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__2_n_0\,
      Q => \prog_full_i__0\,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_8_out,
      Q => ram_rd_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => ram_wr_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187 is
  port (
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187 : entity is "fifo_generator_v13_2_1_wr_pf_ss";
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187 is
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1__4_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2__4_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3__2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_4__0_n_0\ : STD_LOGIC;
  signal \^gpfs.prog_full_i_reg_0\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
begin
  \gpfs.prog_full_i_reg_0\ <= \^gpfs.prog_full_i_reg_0\;
\FSM_onehot_gfwd_rev.state[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gpfs.prog_full_i_reg_0\,
      I1 => prog_full_i,
      O => \gfwd_rev.s_ready_i_reg\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpfs.prog_full_i_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8880"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_2__4_n_0\,
      I1 => \gpfs.prog_full_i_i_3__2_n_0\,
      I2 => \gpfs.prog_full_i_i_4__0_n_0\,
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I4 => \^gpfs.prog_full_i_reg_0\,
      O => \gpfs.prog_full_i_i_1__4_n_0\
    );
\gpfs.prog_full_i_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => ram_wr_en_i,
      I2 => ram_rd_en_i,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      O => \gpfs.prog_full_i_i_2__4_n_0\
    );
\gpfs.prog_full_i_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      O => \gpfs.prog_full_i_i_3__2_n_0\
    );
\gpfs.prog_full_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000200000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      I4 => ram_wr_en_i,
      I5 => ram_rd_en_i,
      O => \gpfs.prog_full_i_i_4__0_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__4_n_0\,
      Q => \^gpfs.prog_full_i_reg_0\,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_8_out,
      Q => ram_rd_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => ram_wr_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0\ is
  port (
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0\ : entity is "fifo_generator_v13_2_1_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0\ is
  signal \eqOp__7\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1__3_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3__1_n_0\ : STD_LOGIC;
  signal \^gpfs.prog_full_i_reg_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  \gpfs.prog_full_i_reg_0\ <= \^gpfs.prog_full_i_reg_0\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp_carry_n_7,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp_carry_n_6,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp_carry_n_5,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp_carry_n_4,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__0_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__0_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__0_n_5\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__0_n_4\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__1_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      R => SR(0)
    );
\gpfs.prog_full_i_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550040"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => \eqOp__7\,
      I2 => ram_wr_en_i,
      I3 => ram_rd_en_i,
      I4 => \^gpfs.prog_full_i_reg_0\,
      O => \gpfs.prog_full_i_i_1__3_n_0\
    );
\gpfs.prog_full_i_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_3__1_n_0\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      O => \eqOp__7\
    );
\gpfs.prog_full_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      I5 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      O => \gpfs.prog_full_i_i_3__1_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__3_n_0\,
      Q => \^gpfs.prog_full_i_reg_0\,
      S => SR(0)
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => ram_rd_en_i,
      R => SR(0)
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(0),
      Q => ram_wr_en_i,
      R => SR(0)
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => p_3_out,
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => \gcc0.gc0.count_reg[7]\(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \gc0.count_d1_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1\ is
  port (
    prog_full_i : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    aclk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1\ : entity is "fifo_generator_v13_2_1_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1\ is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \eqOp__7\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal \^prog_full_i\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  prog_full_i <= \^prog_full_i\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(1),
      Q => diff_pntr_pad(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(2),
      Q => diff_pntr_pad(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(3),
      Q => diff_pntr_pad(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(4),
      Q => diff_pntr_pad(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(5),
      Q => diff_pntr_pad(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(6),
      Q => diff_pntr_pad(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(7),
      Q => diff_pntr_pad(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(8),
      Q => diff_pntr_pad(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(9),
      Q => diff_pntr_pad(9),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpfs.prog_full_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45550040"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => ram_wr_en_i,
      I2 => \eqOp__7\,
      I3 => ram_rd_en_i,
      I4 => \^prog_full_i\,
      O => \gpfs.prog_full_i_i_1__0_n_0\
    );
\gpfs.prog_full_i_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => diff_pntr_pad(1),
      I1 => diff_pntr_pad(2),
      I2 => diff_pntr_pad(3),
      I3 => diff_pntr_pad(5),
      I4 => \gpfs.prog_full_i_i_3_n_0\,
      O => \eqOp__7\
    );
\gpfs.prog_full_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => diff_pntr_pad(8),
      I1 => diff_pntr_pad(9),
      I2 => diff_pntr_pad(4),
      I3 => diff_pntr_pad(6),
      I4 => diff_pntr_pad(7),
      O => \gpfs.prog_full_i_i_3_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__0_n_0\,
      Q => \^prog_full_i\,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_8_out,
      Q => ram_rd_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => WEBWE(0),
      Q => ram_wr_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => ram_full_fb_i_reg,
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => \gcc0.gc0.count_reg[7]\(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => plusOp(9),
      S(3 downto 1) => B"000",
      S(0) => \gcc0.gc0.count_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2\ is
  port (
    prog_full_i_1 : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2\ : entity is "fifo_generator_v13_2_1_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2\ is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \gpfs.prog_full_i_i_1__1_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2__1_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal \^prog_full_i_1\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  prog_full_i_1 <= \^prog_full_i_1\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(1),
      Q => diff_pntr_pad(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(2),
      Q => diff_pntr_pad(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(3),
      Q => diff_pntr_pad(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(4),
      Q => diff_pntr_pad(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(5),
      Q => diff_pntr_pad(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(6),
      Q => diff_pntr_pad(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpfs.prog_full_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F70020"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_2__1_n_0\,
      I1 => ram_rd_en_i,
      I2 => ram_wr_en_i,
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I4 => \^prog_full_i_1\,
      O => \gpfs.prog_full_i_i_1__1_n_0\
    );
\gpfs.prog_full_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => diff_pntr_pad(4),
      I1 => diff_pntr_pad(1),
      I2 => diff_pntr_pad(3),
      I3 => diff_pntr_pad(5),
      I4 => diff_pntr_pad(2),
      I5 => diff_pntr_pad(6),
      O => \gpfs.prog_full_i_i_2__1_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__1_n_0\,
      Q => \^prog_full_i_1\,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => ram_rd_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg(0),
      Q => ram_wr_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => ram_full_fb_i_reg_0,
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3 downto 1) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(4),
      O(3 downto 2) => \NLW_plusOp_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => plusOp(6 downto 5),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \gc0.count_d1_reg[5]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_19_out : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair9";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gc0.count_d1_reg[3]_0\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(1),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      I3 => \^gc0.count_d1_reg[3]_0\(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(0),
      Q => \^gc0.count_d1_reg[3]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(1),
      Q => \^gc0.count_d1_reg[3]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(2),
      Q => \^gc0.count_d1_reg[3]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(3),
      Q => \^gc0.count_d1_reg[3]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2BB4D444D44B2BB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc0.count_reg[2]\(0),
      I2 => E(0),
      I3 => p_19_out,
      I4 => \^q\(1),
      I5 => \gcc0.gc0.count_reg[2]\(1),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gcc0.gc0.count_reg[2]\(1),
      I2 => ram_empty_fb_i_reg,
      I3 => \^q\(2),
      I4 => \gcc0.gc0.count_reg[2]\(2),
      O => D(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2B2BBDD4D4D44"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gcc0.gc0.count_reg[2]\(2),
      I2 => \^q\(1),
      I3 => \gcc0.gc0.count_reg[2]\(1),
      I4 => ram_empty_fb_i_reg,
      I5 => \gcc0.gc0.count_reg[3]\,
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182 : entity is "rd_bin_cntr";
end design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_full_fb_i_i_3__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__2\ : label is "soft_lutpair4";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gc0.count_d1_reg[3]_0\(3 downto 0);
\gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(1),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(2),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(1),
      I3 => \^gc0.count_d1_reg[3]_0\(3),
      O => \plusOp__0\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gc0.count_d1_reg[3]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gc0.count_d1_reg[3]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gc0.count_d1_reg[3]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gc0.count_d1_reg[3]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AEF751075108AEF"
    )
        port map (
      I0 => \^q\(0),
      I1 => E(0),
      I2 => \gfwd_mode.m_valid_i_reg\(0),
      I3 => \gcc0.gc0.count_reg[3]\(0),
      I4 => \^q\(1),
      I5 => \gcc0.gc0.count_reg[3]\(1),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \gcc0.gc0.count_reg[3]\(2),
      I1 => \^q\(2),
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \gcc0.gc0.count_reg[3]\(3),
      O => D(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222B222B2B2BBB2"
    )
        port map (
      I0 => \gcc0.gc0.count_reg[3]\(1),
      I1 => \^q\(1),
      I2 => \gcc0.gc0.count_reg[3]\(0),
      I3 => \gfwd_mode.m_valid_i_reg\(0),
      I4 => E(0),
      I5 => \^q\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0\
    );
\ram_full_fb_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \ram_full_fb_i_i_3__1_n_0\,
      I1 => \^q\(3),
      I2 => \gcc0.gc0.count_reg[3]\(3),
      I3 => \^q\(2),
      I4 => \gcc0.gc0.count_reg[3]\(2),
      I5 => ram_empty_fb_i_reg,
      O => ram_full_i_reg
    );
\ram_full_fb_i_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc0.count_reg[3]\(0),
      I2 => \^q\(1),
      I3 => \gcc0.gc0.count_reg[3]\(1),
      O => \ram_full_fb_i_i_3__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192 : entity is "rd_bin_cntr";
end design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp__4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_full_fb_i_i_3__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__4\ : label is "soft_lutpair0";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gc0.count_d1_reg[3]_0\(3 downto 0);
\gc0.count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      O => \plusOp__4\(0)
    );
\gc0.count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__4\(1)
    );
\gc0.count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(1),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      O => \plusOp__4\(2)
    );
\gc0.count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(2),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(1),
      I3 => \^gc0.count_d1_reg[3]_0\(3),
      O => \plusOp__4\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(0),
      Q => \^gc0.count_d1_reg[3]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(1),
      Q => \^gc0.count_d1_reg[3]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(2),
      Q => \^gc0.count_d1_reg[3]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(3),
      Q => \^gc0.count_d1_reg[3]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AEF751075108AEF"
    )
        port map (
      I0 => \^q\(0),
      I1 => E(0),
      I2 => \gnstage1.q_dly_reg[1][0]\(0),
      I3 => \gcc0.gc0.count_reg[3]\(0),
      I4 => \^q\(1),
      I5 => \gcc0.gc0.count_reg[3]\(1),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \gcc0.gc0.count_reg[3]\(2),
      I1 => \^q\(2),
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \gcc0.gc0.count_reg[3]\(3),
      O => D(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222B222B2B2BBB2"
    )
        port map (
      I0 => \gcc0.gc0.count_reg[3]\(1),
      I1 => \^q\(1),
      I2 => \gcc0.gc0.count_reg[3]\(0),
      I3 => \gnstage1.q_dly_reg[1][0]\(0),
      I4 => E(0),
      I5 => \^q\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0\
    );
\ram_full_fb_i_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \ram_full_fb_i_i_3__2_n_0\,
      I1 => \^q\(3),
      I2 => \gcc0.gc0.count_reg[3]\(3),
      I3 => \^q\(2),
      I4 => \gcc0.gc0.count_reg[3]\(2),
      I5 => ram_empty_fb_i_reg,
      O => ram_full_i_reg
    );
\ram_full_fb_i_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc0.count_reg[3]\(0),
      I2 => \^q\(1),
      I3 => \gcc0.gc0.count_reg[3]\(1),
      O => \ram_full_fb_i_i_3__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\ is
  port (
    v1_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gc0.count[6]_i_2_n_0\ : STD_LOGIC;
  signal \gc0.count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1__0\ : label is "soft_lutpair72";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8 downto 0);
  Q(5 downto 0) <= \^q\(5 downto 0);
\gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__2\(0)
    );
\gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__2\(1)
    );
\gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => \plusOp__2\(2)
    );
\gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => \^q\(1),
      O => \plusOp__2\(3)
    );
\gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \plusOp__2\(4)
    );
\gc0.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \plusOp__2\(5)
    );
\gc0.count[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \gc0.count[6]_i_2_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \plusOp__2\(6)
    );
\gc0.count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      O => \gc0.count[6]_i_2_n_0\
    );
\gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      O => \plusOp__2\(7)
    );
\gc0.count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(4),
      I3 => rd_pntr_plus1(8),
      O => \plusOp__2\(8)
    );
\gc0.count[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \gc0.count[8]_i_2__0_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(0),
      Q => rd_pntr_plus1(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(1),
      Q => rd_pntr_plus1(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(2),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(3),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(4),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(5),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(6),
      Q => \^q\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(7),
      Q => \^q\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(8),
      Q => rd_pntr_plus1(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gmux.gm[0].gm1.m1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \gcc0.gc0.count_d1_reg[8]\(1),
      I3 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gcc0.gc0.count_d1_reg[8]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gcc0.gc0.count_d1_reg[8]\(1),
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gcc0.gc0.count_d1_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gcc0.gc0.count_d1_reg[8]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gcc0.gc0.count_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gcc0.gc0.count_reg[8]\(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gcc0.gc0.count_d1_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gcc0.gc0.count_d1_reg[8]\(3),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gcc0.gc0.count_d1_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gcc0.gc0.count_d1_reg[8]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gcc0.gc0.count_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gcc0.gc0.count_reg[8]\(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gcc0.gc0.count_d1_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gcc0.gc0.count_d1_reg[8]\(5),
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gcc0.gc0.count_d1_reg[8]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gcc0.gc0.count_d1_reg[8]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gcc0.gc0.count_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gcc0.gc0.count_reg[8]\(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gcc0.gc0.count_d1_reg[8]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gcc0.gc0.count_d1_reg[8]\(7),
      O => ram_empty_i_reg_2
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      I1 => \gcc0.gc0.count_reg[8]\(6),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(8),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(8),
      O => v1_reg_1(1)
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(8),
      O => ram_empty_i_reg_3
    );
\plusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      I1 => \gcc0.gc0.count_reg[8]\(6),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\ is
  port (
    ram_full_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    \gc0.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\ : entity is "rd_bin_cntr";
end \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gc0.count_d1_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair56";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gc0.count_d1_reg[7]_0\(7 downto 0) <= \^gc0.count_d1_reg[7]_0\(7 downto 0);
\gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(0),
      I1 => \^gc0.count_d1_reg[7]_0\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(0),
      I1 => \^gc0.count_d1_reg[7]_0\(1),
      I2 => \^gc0.count_d1_reg[7]_0\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(1),
      I1 => \^gc0.count_d1_reg[7]_0\(0),
      I2 => \^gc0.count_d1_reg[7]_0\(2),
      I3 => \^gc0.count_d1_reg[7]_0\(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(2),
      I1 => \^gc0.count_d1_reg[7]_0\(0),
      I2 => \^gc0.count_d1_reg[7]_0\(1),
      I3 => \^gc0.count_d1_reg[7]_0\(3),
      I4 => \^gc0.count_d1_reg[7]_0\(4),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(3),
      I1 => \^gc0.count_d1_reg[7]_0\(1),
      I2 => \^gc0.count_d1_reg[7]_0\(0),
      I3 => \^gc0.count_d1_reg[7]_0\(2),
      I4 => \^gc0.count_d1_reg[7]_0\(4),
      I5 => \^gc0.count_d1_reg[7]_0\(5),
      O => \plusOp__0\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => \^gc0.count_d1_reg[7]_0\(6),
      O => \plusOp__0\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => \^gc0.count_d1_reg[7]_0\(6),
      I2 => \^gc0.count_d1_reg[7]_0\(7),
      O => \plusOp__0\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => \^gc0.count_d1_reg[7]_0\(7),
      I3 => rd_pntr_plus1(8),
      O => \plusOp__0\(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(5),
      I1 => \^gc0.count_d1_reg[7]_0\(3),
      I2 => \^gc0.count_d1_reg[7]_0\(1),
      I3 => \^gc0.count_d1_reg[7]_0\(0),
      I4 => \^gc0.count_d1_reg[7]_0\(2),
      I5 => \^gc0.count_d1_reg[7]_0\(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(4),
      Q => \^q\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(5),
      Q => \^q\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(6),
      Q => \^q\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(7),
      Q => \^q\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gc0.count_d1_reg[7]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gc0.count_d1_reg[7]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gc0.count_d1_reg[7]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gc0.count_d1_reg[7]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^gc0.count_d1_reg[7]_0\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^gc0.count_d1_reg[7]_0\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^gc0.count_d1_reg[7]_0\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^gc0.count_d1_reg[7]_0\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => rd_pntr_plus1(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gmux.gm[4].gms.ms_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => ram_full_i_reg
    );
\gmux.gm[4].gms.ms_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => ram_empty_i_reg
    );
\gmux.gm[4].gms.ms_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc0.count_reg[8]\(0),
      O => ram_full_i_reg_0
    );
\gmux.gm[4].gms.ms_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[1]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\ : entity is "rd_bin_cntr";
end \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\ is
  signal \^gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gpr1.dout_i_reg[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ram_empty_fb_i_i_2__0_n_0\ : STD_LOGIC;
  signal ram_empty_fb_i_i_6_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_7_n_0 : STD_LOGIC;
  signal \^ram_empty_fb_i_reg_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 5 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__0\ : label is "soft_lutpair66";
begin
  \gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gc0.count_d1_reg[3]_0\(3 downto 0);
  \gpr1.dout_i_reg[0]\(5 downto 0) <= \^gpr1.dout_i_reg[0]\(5 downto 0);
  ram_empty_fb_i_reg_0 <= \^ram_empty_fb_i_reg_0\;
\gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(2),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(1),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      I3 => \^gc0.count_d1_reg[3]_0\(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      I2 => \^gc0.count_d1_reg[3]_0\(0),
      I3 => \^gc0.count_d1_reg[3]_0\(2),
      I4 => \^gc0.count_d1_reg[3]_0\(3),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => \^gc0.count_d1_reg[3]_0\(3),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      I3 => \^gc0.count_d1_reg[3]_0\(0),
      I4 => \^gc0.count_d1_reg[3]_0\(1),
      I5 => rd_pntr_plus1(4),
      O => \plusOp__0\(5)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(0),
      Q => \^gpr1.dout_i_reg[0]\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(1),
      Q => \^gpr1.dout_i_reg[0]\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(2),
      Q => \^gpr1.dout_i_reg[0]\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(3),
      Q => \^gpr1.dout_i_reg[0]\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^gpr1.dout_i_reg[0]\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^gpr1.dout_i_reg[0]\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gc0.count_d1_reg[3]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gc0.count_d1_reg[3]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gc0.count_d1_reg[3]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gc0.count_d1_reg[3]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => rd_pntr_plus1(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => rd_pntr_plus1(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\plusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(5),
      I1 => \gcc0.gc0.count_reg[5]\(2),
      O => S(0)
    );
\ram_empty_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFFF8FFF8"
    )
        port map (
      I0 => \ram_empty_fb_i_i_2__0_n_0\,
      I1 => ram_full_fb_i_reg_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^ram_empty_fb_i_reg_0\,
      I5 => \out\,
      O => ram_empty_fb_i_reg
    );
\ram_empty_fb_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => E(0),
      I1 => \gcc0.gc0.count_d1_reg[5]\(5),
      I2 => rd_pntr_plus1(5),
      I3 => \gcc0.gc0.count_d1_reg[5]\(4),
      I4 => rd_pntr_plus1(4),
      I5 => \gc0.count_reg[1]_0\,
      O => \ram_empty_fb_i_i_2__0_n_0\
    );
\ram_empty_fb_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFFFBEFFFFFFFF"
    )
        port map (
      I0 => ram_empty_fb_i_i_6_n_0,
      I1 => \^gpr1.dout_i_reg[0]\(2),
      I2 => \gcc0.gc0.count_d1_reg[5]\(2),
      I3 => \^gpr1.dout_i_reg[0]\(3),
      I4 => \gcc0.gc0.count_d1_reg[5]\(3),
      I5 => ram_empty_fb_i_i_7_n_0,
      O => \^ram_empty_fb_i_reg_0\
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(0),
      I1 => \gcc0.gc0.count_d1_reg[5]\(0),
      I2 => \^gpr1.dout_i_reg[0]\(1),
      I3 => \gcc0.gc0.count_d1_reg[5]\(1),
      O => ram_empty_fb_i_i_6_n_0
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(4),
      I1 => \gcc0.gc0.count_d1_reg[5]\(4),
      I2 => \^gpr1.dout_i_reg[0]\(5),
      I3 => \gcc0.gc0.count_d1_reg[5]\(5),
      O => ram_empty_fb_i_i_7_n_0
    );
\ram_full_fb_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(4),
      I1 => \gcc0.gc0.count_reg[5]\(1),
      I2 => \^gpr1.dout_i_reg[0]\(1),
      I3 => \gcc0.gc0.count_reg[5]\(0),
      I4 => \gcc0.gc0.count_reg[5]\(2),
      I5 => \^gpr1.dout_i_reg[0]\(5),
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_fwft is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ENB_I : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_rd_fwft;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__3_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__2_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_wready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      I4 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I5 => ENB_dly_D,
      O => ENB_I
    );
\aempty_fwft_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFEAAEEAAFFAA"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I1 => ram_empty_fb_i_reg,
      I2 => m_axi_wready,
      I3 => aempty_fwft_fb_i,
      I4 => curr_fwft_state(1),
      I5 => curr_fwft_state(0),
      O => \aempty_fwft_fb_i_i_1__3_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__3_n_0\,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__3_n_0\,
      Q => aempty_fwft_i,
      R => '0'
    );
\empty_fwft_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFFFEFEFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => empty_fwft_fb_i,
      I3 => curr_fwft_state(0),
      I4 => m_axi_wready,
      I5 => curr_fwft_state(1),
      O => \empty_fwft_fb_i_i_1__2_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__2_n_0\,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EC"
    )
        port map (
      I0 => m_axi_wready,
      I1 => empty_fwft_fb_o_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__2_n_0\,
      Q => empty_fwft_i,
      R => '0'
    );
\gpregsm1.curr_fwft_state[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_wready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_wready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_wready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => E(0)
    );
m_axi_wvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_wvalid
    );
plusOp_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020222020202020"
    )
        port map (
      I0 => m_axi_wvalid_i,
      I1 => ram_full_fb_i_reg,
      I2 => ram_empty_fb_i_reg,
      I3 => curr_fwft_state(0),
      I4 => m_axi_wready,
      I5 => curr_fwft_state(1),
      O => p_3_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_fwft_10 is
  port (
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_fwft_10 : entity is "rd_fwft";
end design_1_axi_vfifo_ctrl_0_0_rd_fwft_10;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_fwft_10 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__2\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \gfwd_mode.storage_data1_reg[31]\ <= empty_fwft_i;
\aempty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => mm2s_to_tdf_tvalid,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__2\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\empty_fwft_fb_i_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD40"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => mm2s_to_tdf_tvalid,
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\empty_fwft_fb_o_i_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD40"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => mm2s_to_tdf_tvalid,
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\goreg_bm.dout_i[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B0"
    )
        port map (
      I0 => mm2s_to_tdf_tvalid,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => Q(0),
      I4 => Q(1),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => mm2s_to_tdf_tvalid,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => mm2s_to_tdf_tvalid,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => mm2s_to_tdf_tvalid,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gc0.count_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_fwft_174 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    pkt_cntr_one : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pkt_cnt_reg_reg[4]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    \pkt_cnt_reg_reg[3]\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    ar_fifo_dout_zero : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_fwft_174 : entity is "rd_fwft";
end design_1_axi_vfifo_ctrl_0_0_rd_fwft_174;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_fwft_174 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \^gfwd_mode.m_valid_i_reg_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^pkt_cntr_one\ : STD_LOGIC;
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pkt_cnt_reg[3]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pkt_cnt_reg[5]_i_2\ : label is "soft_lutpair8";
begin
  E(0) <= \^e\(0);
  \gfwd_mode.m_valid_i_reg\ <= empty_fwft_i;
  \gfwd_mode.m_valid_i_reg_0\ <= \^gfwd_mode.m_valid_i_reg_0\;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
  pkt_cntr_one <= \^pkt_cntr_one\;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEAEAEEEAEE"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I1 => aempty_fwft_fb_i,
      I2 => ram_empty_fb_i_reg,
      I3 => curr_fwft_state(1),
      I4 => curr_state_reg_0,
      I5 => curr_fwft_state(0),
      O => aempty_fwft_fb_i_i_1_n_0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_i,
      R => '0'
    );
\curr_state_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F001FF01"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => ar_fifo_dout_zero,
      I2 => prog_full_i,
      I3 => curr_state,
      I4 => \^pkt_cntr_one\,
      O => curr_state_reg
    );
curr_state_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]\(2),
      I1 => \pkt_cnt_reg_reg[5]\(3),
      I2 => \pkt_cnt_reg_reg[5]\(0),
      I3 => \pkt_cnt_reg_reg[5]\(1),
      I4 => \pkt_cnt_reg_reg[5]\(5),
      I5 => \pkt_cnt_reg_reg[5]\(4),
      O => \^pkt_cntr_one\
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFCFCFFFEFFFC"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => Q(1),
      I2 => Q(0),
      I3 => empty_fwft_fb_i,
      I4 => curr_fwft_state(0),
      I5 => curr_fwft_state(1),
      O => empty_fwft_fb_i_i_1_n_0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0EA"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => curr_state_reg_0,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => curr_state_reg_0,
      I3 => ram_empty_fb_i_reg,
      O => \^e\(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0404FB"
    )
        port map (
      I0 => \^e\(0),
      I1 => \gnstage1.q_dly_reg[1][0]\,
      I2 => ram_full_fb_i_reg,
      I3 => \gc0.count_d1_reg[0]\(0),
      I4 => \gcc0.gc0.count_reg[0]\(0),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\
    );
\gfwd_mode.m_valid_i_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => curr_state,
      I1 => prog_full_i,
      I2 => empty_fwft_i,
      O => \^gfwd_mode.m_valid_i_reg_0\
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_state_reg_0,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\pkt_cnt_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]\(1),
      I1 => \pkt_cnt_reg_reg[5]\(0),
      I2 => \^gfwd_mode.m_valid_i_reg_0\,
      I3 => \pkt_cnt_reg_reg[5]\(2),
      O => \pkt_cnt_reg_reg[3]\
    );
\pkt_cnt_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]\(2),
      I1 => \^gfwd_mode.m_valid_i_reg_0\,
      I2 => \pkt_cnt_reg_reg[5]\(0),
      I3 => \pkt_cnt_reg_reg[5]\(1),
      I4 => \pkt_cnt_reg_reg[5]\(3),
      O => \pkt_cnt_reg_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_fwft_180 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dm_rd_en : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_fwft_180 : entity is "rd_fwft";
end design_1_axi_vfifo_ctrl_0_0_rd_fwft_180;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_fwft_180 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__2_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__1_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\aempty_fwft_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFEAAEEAAFFAA"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I1 => ram_empty_fb_i_reg,
      I2 => m_axi_awready,
      I3 => aempty_fwft_fb_i,
      I4 => curr_fwft_state(1),
      I5 => curr_fwft_state(0),
      O => \aempty_fwft_fb_i_i_1__2_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__2_n_0\,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__2_n_0\,
      Q => aempty_fwft_i,
      R => '0'
    );
\empty_fwft_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFFFEFEFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => empty_fwft_fb_i,
      I3 => curr_fwft_state(0),
      I4 => m_axi_awready,
      I5 => curr_fwft_state(1),
      O => \empty_fwft_fb_i_i_1__1_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__1_n_0\,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EC"
    )
        port map (
      I0 => m_axi_awready,
      I1 => empty_fwft_fb_o_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__1_n_0\,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_awready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => E(0)
    );
\gpr1.dout_i[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000101010101"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => ram_empty_fb_i_reg,
      I3 => curr_fwft_state(0),
      I4 => m_axi_awready,
      I5 => curr_fwft_state(1),
      O => dm_rd_en
    );
\gpregsm1.curr_fwft_state[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_awready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_awready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
m_axi_awvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_awvalid
    );
\ram_full_fb_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5155FFFFFFFF"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => curr_fwft_state(0),
      I2 => m_axi_awready,
      I3 => curr_fwft_state(1),
      I4 => ram_full_fb_i_reg,
      I5 => m_axi_awvalid_i,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_fwft_190 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dm_rd_en : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \^m_axi_arvalid\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_fwft_190 : entity is "rd_fwft";
end design_1_axi_vfifo_ctrl_0_0_rd_fwft_190;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_fwft_190 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__4_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__3_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\aempty_fwft_fb_i_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFEAAEEAAFFAA"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I1 => ram_empty_fb_i_reg,
      I2 => m_axi_arready,
      I3 => aempty_fwft_fb_i,
      I4 => curr_fwft_state(1),
      I5 => curr_fwft_state(0),
      O => \aempty_fwft_fb_i_i_1__4_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__4_n_0\,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__4_n_0\,
      Q => aempty_fwft_i,
      R => '0'
    );
\empty_fwft_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFFFEFEFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => empty_fwft_fb_i,
      I3 => curr_fwft_state(0),
      I4 => m_axi_arready,
      I5 => curr_fwft_state(1),
      O => \empty_fwft_fb_i_i_1__3_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__3_n_0\,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EC"
    )
        port map (
      I0 => m_axi_arready,
      I1 => empty_fwft_fb_o_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__3_n_0\,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_arready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => E(0)
    );
\gpr1.dout_i[40]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000101010101"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => ram_empty_fb_i_reg,
      I3 => curr_fwft_state(0),
      I4 => m_axi_arready,
      I5 => curr_fwft_state(1),
      O => dm_rd_en
    );
\gpregsm1.curr_fwft_state[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_arready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_arready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
m_axi_arvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => \^m_axi_arvalid\
    );
\ram_full_fb_i_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5155FFFFFFFF"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => curr_fwft_state(0),
      I2 => m_axi_arready,
      I3 => curr_fwft_state(1),
      I4 => ram_full_fb_i_reg,
      I5 => M_AXI_ARVALID,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_fwft_4 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_bcnt : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_fwft_4 : entity is "rd_fwft";
end design_1_axi_vfifo_ctrl_0_0_rd_fwft_4;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_fwft_4 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__1_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__0_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \gpregsm1.curr_fwft_state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  Q_reg <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\Q_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3AAA2"
    )
        port map (
      I0 => mux4_out(0),
      I1 => m_axi_bvalid,
      I2 => empty_fwft_i,
      I3 => \goreg_dm.dout_i_reg[0]\,
      I4 => Q_reg_1,
      O => Q_reg_0
    );
\aempty_fwft_fb_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => ram_empty_fb_i_reg,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_fb_i_i_1__1_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__1_n_0\,
      Q => aempty_fwft_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__1_n_0\,
      Q => aempty_fwft_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\empty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_fb_i_i_1__0_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__0_n_0\,
      Q => empty_fwft_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\empty_fwft_fb_o_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__0_n_0\,
      Q => empty_fwft_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => m_axi_bvalid,
      O => E(0)
    );
\gpr1.dout_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000BF"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => ram_empty_fb_i_reg,
      I4 => Q(1),
      I5 => Q(0),
      O => \gpr1.dout_i_reg[0]\
    );
\gpregsm1.curr_fwft_state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_bvalid,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_bvalid,
      I3 => ram_empty_fb_i_reg,
      O => \gpregsm1.curr_fwft_state[1]_i_1__4_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state[1]_i_1__4_n_0\,
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_bready
    );
\plusOp_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222202000000"
    )
        port map (
      I0 => awgen_to_mctf_tvalid,
      I1 => ram_full_fb_i_reg,
      I2 => m_axi_bvalid,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      I5 => ram_empty_fb_i_reg,
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\
    );
\ram_reg_0_1_0_5_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_bvalid,
      I2 => mem_init_done,
      O => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    dm_rd_en : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    curr_state_reg : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_fb_i_i_1_n_0 : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A0000FFFF888A"
    )
        port map (
      I0 => p_19_out,
      I1 => ram_empty_fb_i,
      I2 => curr_state_reg,
      I3 => \gpregsm1.curr_fwft_state_reg[1]\,
      I4 => \gcc0.gc0.count_reg[0]\(0),
      I5 => \gc0.count_d1_reg[0]\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\
    );
\gpr1.dout_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => Q(1),
      I2 => Q(0),
      I3 => E(0),
      O => dm_rd_en
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2AFF2AFF2A"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => comp0,
      I2 => p_19_out,
      I3 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I4 => E(0),
      I5 => \gc0.count_reg[2]\,
      O => ram_empty_fb_i_i_1_n_0
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_i_1_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_i_1_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181 : entity is "rd_status_flags_ss";
end design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191 : entity is "rd_status_flags_ss";
end design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\ : entity is "rd_status_flags_ss";
end \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
\greg_out.QSPO_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => \wr_rst_reg_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
\greg_out.QSPO_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => \wr_rst_reg_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]\,
      Q => D(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => D(1),
      R => Q(0)
    );
\greg_out.QSPO_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => D(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => ADDRA(0),
      Q => D(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Q(0),
      Q => D(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83\ is
  port (
    pf_thresh_dly_reg_r : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83\ is
begin
\greg_out.QSPO_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => pf_thresh_dly_reg_r,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => D(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => D(1),
      R => Q(0)
    );
\greg_out.QSPO_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => D(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_sdpram is
  port (
    DOA : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data_gcnt : out STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    DIA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRC : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_init_done_reg : in STD_LOGIC;
    Q_reg : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_sdpram;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_sdpram is
  signal \^doa\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_reg_0_1_0_3_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_3 : STD_LOGIC;
  signal \^wr_data_gcnt\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_3 : label is "";
begin
  DOA(0) <= \^doa\(0);
  wr_data_gcnt(2 downto 0) <= \^wr_data_gcnt\(2 downto 0);
ram_reg_0_1_0_3: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRC(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRC(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRC(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1) => \^wr_data_gcnt\(0),
      DIA(0) => DIA(0),
      DIB(1 downto 0) => \^wr_data_gcnt\(2 downto 1),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => ram_reg_0_1_0_3_n_0,
      DOA(0) => \^doa\(0),
      DOB(1) => ram_reg_0_1_0_3_n_2,
      DOB(0) => ram_reg_0_1_0_3_n_3,
      DOC(1 downto 0) => NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => \gpfs.prog_full_i_reg\
    );
ram_reg_0_1_0_3_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => Q_reg,
      I2 => \^doa\(0),
      I3 => ram_reg_0_1_0_3_n_0,
      O => \^wr_data_gcnt\(0)
    );
ram_reg_0_1_0_3_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => ram_reg_0_1_0_3_n_0,
      I2 => Q_reg,
      I3 => \^doa\(0),
      I4 => ram_reg_0_1_0_3_n_3,
      I5 => ram_reg_0_1_0_3_n_2,
      O => \^wr_data_gcnt\(2)
    );
ram_reg_0_1_0_3_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0800"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \^doa\(0),
      I2 => Q_reg,
      I3 => ram_reg_0_1_0_3_n_0,
      I4 => ram_reg_0_1_0_3_n_3,
      O => \^wr_data_gcnt\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_sdpram_155 is
  port (
    DOA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    we_mm2s_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_init_done_reg : in STD_LOGIC;
    reset_addr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_sdpram_155 : entity is "sdpram";
end design_1_axi_vfifo_ctrl_0_0_sdpram_155;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_sdpram_155 is
  signal \^dib\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^doa\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ram_reg_0_1_0_3_i_2__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_3 : STD_LOGIC;
  signal wr_addr_mm2s_cnt : STD_LOGIC;
  signal wr_data_mm2s_cnt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_3 : label is "";
begin
  DIB(1 downto 0) <= \^dib\(1 downto 0);
  DOA(1 downto 0) <= \^doa\(1 downto 0);
ram_reg_0_1_0_3: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => Q(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => Q(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => Q(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_mm2s_cnt,
      DIA(1) => \ram_reg_0_1_0_3_i_2__0_n_0\,
      DIA(0) => wr_data_mm2s_cnt(0),
      DIB(1 downto 0) => \^dib\(1 downto 0),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^doa\(1 downto 0),
      DOB(1) => ram_reg_0_1_0_3_n_2,
      DOB(0) => ram_reg_0_1_0_3_n_3,
      DOC(1 downto 0) => NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_mm2s_valid
    );
\ram_reg_0_1_0_3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^doa\(1),
      I1 => \^doa\(0),
      I2 => mem_init_done_reg,
      O => \ram_reg_0_1_0_3_i_2__0_n_0\
    );
\ram_reg_0_1_0_3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \^doa\(0),
      O => wr_data_mm2s_cnt(0)
    );
\ram_reg_0_1_0_3_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F800000"
    )
        port map (
      I0 => \^doa\(1),
      I1 => \^doa\(0),
      I2 => ram_reg_0_1_0_3_n_3,
      I3 => ram_reg_0_1_0_3_n_2,
      I4 => mem_init_done_reg,
      O => \^dib\(1)
    );
\ram_reg_0_1_0_3_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \^doa\(0),
      I2 => \^doa\(1),
      I3 => ram_reg_0_1_0_3_n_3,
      O => \^dib\(0)
    );
\ram_reg_0_1_0_3_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => mem_init_done_reg,
      I2 => reset_addr,
      O => wr_addr_mm2s_cnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_sdpram_156 is
  port (
    Q_reg : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    wr_data_gcnt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_trans_last_arb : in STD_LOGIC;
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_init_done_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_sdpram_156 : entity is "sdpram";
end design_1_axi_vfifo_ctrl_0_0_sdpram_156;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_sdpram_156 is
  signal Q_i_4_n_0 : STD_LOGIC;
  signal rd_data_mm2s_gcnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_3 : label is "";
begin
Q_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => DIB(1),
      I1 => rd_data_mm2s_gcnt(3),
      I2 => Q_i_4_n_0,
      I3 => rd_data_mm2s_gcnt(2),
      I4 => DIB(0),
      O => Q_reg
    );
Q_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD7FFFFFDFF7DDDD"
    )
        port map (
      I0 => mm2s_trans_last_arb,
      I1 => rd_data_mm2s_gcnt(0),
      I2 => DOA(1),
      I3 => DOA(0),
      I4 => mem_init_done_reg,
      I5 => rd_data_mm2s_gcnt(1),
      O => Q_i_4_n_0
    );
ram_reg_0_1_0_3: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => Q(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => Q(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => Q(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => wr_data_gcnt(1 downto 0),
      DIB(1 downto 0) => wr_data_gcnt(3 downto 2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_mm2s_gcnt(1 downto 0),
      DOB(1 downto 0) => rd_data_mm2s_gcnt(3 downto 2),
      DOC(1 downto 0) => NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => \gpfs.prog_full_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[65]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \gfwd_mode.storage_data1_reg[66]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[66]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[66]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[66]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_1 : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[66]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[66]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg_rep : in STD_LOGIC;
    \init_addr_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \gfwd_mode.storage_data1[65]_i_2_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_30_31 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  WR_DATA(29 downto 0) <= \^wr_data\(29 downto 0);
  sdpo_int(31 downto 0) <= \^sdpo_int\(31 downto 0);
\gfwd_mode.storage_data1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(3),
      I2 => \^sdpo_int\(2),
      I3 => \^sdpo_int\(5),
      I4 => \^sdpo_int\(6),
      I5 => \gfwd_mode.storage_data1[65]_i_2_n_0\,
      O => \gfwd_mode.storage_data1_reg[65]\(0)
    );
\gfwd_mode.storage_data1[65]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      I2 => \^sdpo_int\(7),
      I3 => \^sdpo_int\(8),
      I4 => \^sdpo_int\(9),
      O => \gfwd_mode.storage_data1[65]_i_2_n_0\
    );
\gin_reg.wr_pntr_pf_dly[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_3\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => ADDRD(0),
      I4 => \^sdpo_int\(24),
      O => D_0(0)
    );
\pntr_rchd_end_addr0_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(17),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => D(0),
      I2 => ram_init_done_i_reg_rep,
      I3 => \init_addr_reg[0]\,
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => \^sdpo_int\(17),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => \gfwd_mode.storage_data1_reg[66]_2\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28222888"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \^sdpo_int\(15),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => \gfwd_mode.storage_data1_reg[66]_2\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \^sdpo_int\(13),
      O => \gfwd_mode.storage_data1_reg[66]_2\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      O => \gfwd_mode.storage_data1_reg[66]_2\(0)
    );
\pntr_rchd_end_addr0_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02A2"
    )
        port map (
      I0 => \^sdpo_int\(24),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(25),
      O => \gfwd_mode.storage_data1_reg[66]_1\(3)
    );
\pntr_rchd_end_addr0_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EEE000"
    )
        port map (
      I0 => \^sdpo_int\(22),
      I1 => \^sdpo_int\(23),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => \gfwd_mode.storage_data1_reg[66]_1\(2)
    );
\pntr_rchd_end_addr0_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(21),
      O => \gfwd_mode.storage_data1_reg[66]_1\(1)
    );
\pntr_rchd_end_addr0_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(19),
      O => \gfwd_mode.storage_data1_reg[66]_1\(0)
    );
\pntr_rchd_end_addr0_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009A95"
    )
        port map (
      I0 => \^sdpo_int\(24),
      I1 => D(0),
      I2 => ram_init_done_i_reg_rep,
      I3 => \init_addr_reg[0]\,
      I4 => \^sdpo_int\(25),
      O => S(3)
    );
\pntr_rchd_end_addr0_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(22),
      I1 => \^sdpo_int\(23),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => S(2)
    );
\pntr_rchd_end_addr0_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => \^sdpo_int\(21),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => S(1)
    );
\pntr_rchd_end_addr0_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => \^sdpo_int\(19),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => S(0)
    );
\pntr_rchd_end_addr0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(30),
      I1 => \^sdpo_int\(31),
      O => \gfwd_mode.storage_data1_reg[66]_4\(2)
    );
\pntr_rchd_end_addr0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(28),
      I1 => \^sdpo_int\(29),
      O => \gfwd_mode.storage_data1_reg[66]_4\(1)
    );
\pntr_rchd_end_addr0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => \^sdpo_int\(27),
      O => \gfwd_mode.storage_data1_reg[66]_4\(0)
    );
\pntr_rchd_end_addr0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(31),
      I1 => \^sdpo_int\(30),
      O => \gfwd_mode.storage_data1_reg[66]\(2)
    );
\pntr_rchd_end_addr0_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(28),
      I1 => \^sdpo_int\(29),
      O => \gfwd_mode.storage_data1_reg[66]\(1)
    );
\pntr_rchd_end_addr0_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => \^sdpo_int\(27),
      O => \gfwd_mode.storage_data1_reg[66]\(0)
    );
pntr_rchd_end_addr0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \^sdpo_int\(3),
      O => \gfwd_mode.storage_data1_reg[66]_3\(0)
    );
pntr_rchd_end_addr0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \^sdpo_int\(9),
      O => \gfwd_mode.storage_data1_reg[66]_0\(3)
    );
pntr_rchd_end_addr0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(7),
      O => \gfwd_mode.storage_data1_reg[66]_0\(2)
    );
pntr_rchd_end_addr0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(5),
      O => \gfwd_mode.storage_data1_reg[66]_0\(1)
    );
\pntr_rchd_end_addr0_carry_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => \^sdpo_int\(2),
      O => \gfwd_mode.storage_data1_reg[66]_0\(0)
    );
ram_reg_0_1_0_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data1(0),
      I1 => ram_init_done_i_reg_rep,
      I2 => \init_addr_reg[0]\,
      O => rom_rd_addr_int_1
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => \^wr_data\(1 downto 0),
      DIC(1 downto 0) => \^wr_data\(3 downto 2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_init_done_i_reg_rep,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(2)
    );
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(11 downto 10),
      DIB(1 downto 0) => \^wr_data\(13 downto 12),
      DIC(1 downto 0) => \^wr_data\(15 downto 14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => \^sdpo_int\(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_17_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_12_17_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(10)
    );
\ram_reg_0_1_12_17_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_12_17_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_12_17_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(17),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(15)
    );
\ram_reg_0_1_12_17_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(14)
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(17 downto 16),
      DIB(1 downto 0) => \^wr_data\(19 downto 18),
      DIC(1 downto 0) => \^wr_data\(21 downto 20),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(19 downto 18),
      DOB(1 downto 0) => \^sdpo_int\(21 downto 20),
      DOC(1 downto 0) => \^sdpo_int\(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_18_23_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(19),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(17)
    );
\ram_reg_0_1_18_23_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(16)
    );
\ram_reg_0_1_18_23_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(21),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(19)
    );
\ram_reg_0_1_18_23_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(18)
    );
\ram_reg_0_1_18_23_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(23),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_3\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(21)
    );
\ram_reg_0_1_18_23_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(22),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(20)
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(23 downto 22),
      DIB(1 downto 0) => \^wr_data\(25 downto 24),
      DIC(1 downto 0) => \^wr_data\(27 downto 26),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(25 downto 24),
      DOB(1 downto 0) => \^sdpo_int\(27 downto 26),
      DOC(1 downto 0) => \^sdpo_int\(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_24_29_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(25),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_3\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(23)
    );
ram_reg_0_1_24_29_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF80B08FFFF0000"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_3\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(24),
      I4 => ADDRD(0),
      I5 => ram_init_done_i_reg_rep,
      O => \^wr_data\(22)
    );
\ram_reg_0_1_24_29_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(27),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(25)
    );
\ram_reg_0_1_24_29_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_3\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(24)
    );
\ram_reg_0_1_24_29_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(29),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(27)
    );
\ram_reg_0_1_24_29_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(28),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(26)
    );
ram_reg_0_1_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(29 downto 28),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_30_31_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBF8FFFF"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_5\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(31),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(29)
    );
\ram_reg_0_1_30_31_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(30),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(28)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(5 downto 4),
      DIB(1 downto 0) => \^wr_data\(7 downto 6),
      DIC(1 downto 0) => \^wr_data\(9 downto 8),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_6_11_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(4)
    );
\ram_reg_0_1_6_11_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111\ is
  port (
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg_rep : in STD_LOGIC;
    \init_addr_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 29 downto 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111\ is
  signal \^addrd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_30_31 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  ADDRD(0) <= \^addrd\(0);
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => WR_DATA(1 downto 0),
      DIC(1 downto 0) => WR_DATA(3 downto 2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gstage1.q_dly_reg[31]\(1 downto 0),
      DOB(1 downto 0) => \gstage1.q_dly_reg[31]\(3 downto 2),
      DOC(1 downto 0) => \gstage1.q_dly_reg[31]\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_0_5_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => ram_init_done_i_reg_rep,
      I2 => \init_addr_reg[0]\,
      O => \^addrd\(0)
    );
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(11 downto 10),
      DIB(1 downto 0) => WR_DATA(13 downto 12),
      DIC(1 downto 0) => WR_DATA(15 downto 14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gstage1.q_dly_reg[31]\(13 downto 12),
      DOB(1 downto 0) => \gstage1.q_dly_reg[31]\(15 downto 14),
      DOC(1 downto 0) => \gstage1.q_dly_reg[31]\(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(17 downto 16),
      DIB(1 downto 0) => WR_DATA(19 downto 18),
      DIC(1 downto 0) => WR_DATA(21 downto 20),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gstage1.q_dly_reg[31]\(19 downto 18),
      DOB(1 downto 0) => \gstage1.q_dly_reg[31]\(21 downto 20),
      DOC(1 downto 0) => \gstage1.q_dly_reg[31]\(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(23 downto 22),
      DIB(1 downto 0) => WR_DATA(25 downto 24),
      DIC(1 downto 0) => WR_DATA(27 downto 26),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gstage1.q_dly_reg[31]\(25 downto 24),
      DOB(1 downto 0) => \gstage1.q_dly_reg[31]\(27 downto 26),
      DOC(1 downto 0) => \gstage1.q_dly_reg[31]\(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(29 downto 28),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gstage1.q_dly_reg[31]\(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(5 downto 4),
      DIB(1 downto 0) => WR_DATA(7 downto 6),
      DIC(1 downto 0) => WR_DATA(9 downto 8),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gstage1.q_dly_reg[31]\(7 downto 6),
      DOB(1 downto 0) => \gstage1.q_dly_reg[31]\(9 downto 8),
      DOC(1 downto 0) => \gstage1.q_dly_reg[31]\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 29 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gstage1.q_dly_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[7]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gstage1.q_dly_reg[7]_5\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg_rep : in STD_LOGIC;
    \init_addr_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \ram_reg_0_1_0_5_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_4__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_n_1 : STD_LOGIC;
  signal \ram_reg_0_1_30_31_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_3__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_4__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_5__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_6__3_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_30_31 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  WR_DATA(16 downto 0) <= \^wr_data\(16 downto 0);
  sdpo_int(29 downto 0) <= \^sdpo_int\(29 downto 0);
\gstage1.q_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(1),
      O => \gstage1.q_dly_reg[7]_5\(0)
    );
\gstage1.q_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(2),
      O => \gstage1.q_dly_reg[7]_5\(1)
    );
\gstage1.q_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(3),
      O => \gstage1.q_dly_reg[7]_5\(2)
    );
\gstage1.q_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(4),
      O => \gstage1.q_dly_reg[7]_5\(3)
    );
\gstage1.q_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(5),
      O => \gstage1.q_dly_reg[7]_5\(4)
    );
\pntr_rchd_end_addr0_carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(15),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => D(0),
      I2 => ram_init_done_i_reg_rep,
      I3 => \init_addr_reg[0]\,
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \^sdpo_int\(15),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => \gstage1.q_dly_reg[7]_2\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28222888"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \^sdpo_int\(13),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => \gstage1.q_dly_reg[7]_2\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      O => \gstage1.q_dly_reg[7]_2\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \^sdpo_int\(9),
      O => \gstage1.q_dly_reg[7]_2\(0)
    );
\pntr_rchd_end_addr0_carry__1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02A2"
    )
        port map (
      I0 => \^sdpo_int\(22),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(23),
      O => \gstage1.q_dly_reg[7]_1\(3)
    );
\pntr_rchd_end_addr0_carry__1_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EEE000"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => \^sdpo_int\(21),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => \gstage1.q_dly_reg[7]_1\(2)
    );
\pntr_rchd_end_addr0_carry__1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(19),
      O => \gstage1.q_dly_reg[7]_1\(1)
    );
\pntr_rchd_end_addr0_carry__1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(17),
      O => \gstage1.q_dly_reg[7]_1\(0)
    );
\pntr_rchd_end_addr0_carry__1_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009A95"
    )
        port map (
      I0 => \^sdpo_int\(22),
      I1 => D(0),
      I2 => ram_init_done_i_reg_rep,
      I3 => \init_addr_reg[0]\,
      I4 => \^sdpo_int\(23),
      O => S(3)
    );
\pntr_rchd_end_addr0_carry__1_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => \^sdpo_int\(21),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => S(2)
    );
\pntr_rchd_end_addr0_carry__1_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => \^sdpo_int\(19),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => S(1)
    );
\pntr_rchd_end_addr0_carry__1_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => \^sdpo_int\(17),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => S(0)
    );
\pntr_rchd_end_addr0_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(28),
      I1 => \^sdpo_int\(29),
      O => \gstage1.q_dly_reg[7]_4\(2)
    );
\pntr_rchd_end_addr0_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => \^sdpo_int\(27),
      O => \gstage1.q_dly_reg[7]_4\(1)
    );
\pntr_rchd_end_addr0_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(24),
      I1 => \^sdpo_int\(25),
      O => \gstage1.q_dly_reg[7]_4\(0)
    );
\pntr_rchd_end_addr0_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(29),
      I1 => \^sdpo_int\(28),
      O => \gstage1.q_dly_reg[7]\(2)
    );
\pntr_rchd_end_addr0_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => \^sdpo_int\(27),
      O => \gstage1.q_dly_reg[7]\(1)
    );
\pntr_rchd_end_addr0_carry__2_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(24),
      I1 => \^sdpo_int\(25),
      O => \gstage1.q_dly_reg[7]\(0)
    );
\pntr_rchd_end_addr0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => \^sdpo_int\(1),
      O => \gstage1.q_dly_reg[7]_3\(0)
    );
\pntr_rchd_end_addr0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(7),
      O => \gstage1.q_dly_reg[7]_0\(3)
    );
\pntr_rchd_end_addr0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(5),
      O => \gstage1.q_dly_reg[7]_0\(2)
    );
\pntr_rchd_end_addr0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \^sdpo_int\(3),
      O => \gstage1.q_dly_reg[7]_0\(1)
    );
\pntr_rchd_end_addr0_carry_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => \gstage1.q_dly_reg[7]_0\(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => B"00",
      DIB(1) => \ram_reg_0_1_0_5_i_1__2_n_0\,
      DIB(0) => \ram_reg_0_1_0_5_i_2__3_n_0\,
      DIC(1) => \ram_reg_0_1_0_5_i_3__0_n_0\,
      DIC(0) => \ram_reg_0_1_0_5_i_4__3_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1) => ram_reg_0_1_0_5_n_0,
      DOA(0) => ram_reg_0_1_0_5_n_1,
      DOB(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOC(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(0),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_0_5_i_1__2_n_0\
    );
\ram_reg_0_1_0_5_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_0_5_i_2__3_n_0\
    );
\ram_reg_0_1_0_5_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(2),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_0_5_i_3__0_n_0\
    );
\ram_reg_0_1_0_5_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(1),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_0_5_i_4__3_n_0\
    );
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(1 downto 0),
      DIB(1 downto 0) => \^wr_data\(3 downto 2),
      DIC(1 downto 0) => \^wr_data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOB(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOC(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_17_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_12_17_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_12_17_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_12_17_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_12_17_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_12_17_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(4)
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(7 downto 6),
      DIB(1 downto 0) => \^wr_data\(9 downto 8),
      DIC(1 downto 0) => \^wr_data\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(17 downto 16),
      DOB(1 downto 0) => \^sdpo_int\(19 downto 18),
      DOC(1 downto 0) => \^sdpo_int\(21 downto 20),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_18_23_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(17),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_18_23_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_18_23_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(19),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_18_23_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_18_23_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(21),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_3\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_18_23_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(10)
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1) => \^wr_data\(12),
      DIA(0) => \gfwd_mode.m_valid_i_reg\(0),
      DIB(1 downto 0) => \^wr_data\(14 downto 13),
      DIC(1 downto 0) => \^wr_data\(16 downto 15),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(23 downto 22),
      DOB(1 downto 0) => \^sdpo_int\(25 downto 24),
      DOC(1 downto 0) => \^sdpo_int\(27 downto 26),
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_24_29_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(23),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_3\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_24_29_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(25),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(14)
    );
\ram_reg_0_1_24_29_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(24),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_3\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_24_29_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(27),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(16)
    );
\ram_reg_0_1_24_29_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(15)
    );
ram_reg_0_1_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1) => \gfwd_mode.m_valid_i_reg\(1),
      DIA(0) => \ram_reg_0_1_30_31_i_2__1_n_0\,
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(29 downto 28),
      DOB(1 downto 0) => NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_30_31_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(28),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_30_31_i_2__1_n_0\
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1) => \ram_reg_0_1_6_11_i_1__3_n_0\,
      DIA(0) => \ram_reg_0_1_6_11_i_2__3_n_0\,
      DIB(1) => \ram_reg_0_1_6_11_i_3__3_n_0\,
      DIB(0) => \ram_reg_0_1_6_11_i_4__3_n_0\,
      DIC(1) => \ram_reg_0_1_6_11_i_5__3_n_0\,
      DIC(0) => \ram_reg_0_1_6_11_i_6__3_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOB(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOC(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_6_11_i_1__3_n_0\
    );
\ram_reg_0_1_6_11_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(3),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_6_11_i_2__3_n_0\
    );
\ram_reg_0_1_6_11_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_6_11_i_3__3_n_0\
    );
\ram_reg_0_1_6_11_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_6_11_i_4__3_n_0\
    );
\ram_reg_0_1_6_11_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_6_11_i_5__3_n_0\
    );
\ram_reg_0_1_6_11_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_6_11_i_6__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135\ is
  port (
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135\ is
  signal ram_reg_0_1_12_17_n_0 : STD_LOGIC;
  signal ram_reg_0_1_12_17_n_1 : STD_LOGIC;
  signal ram_reg_0_1_12_17_n_3 : STD_LOGIC;
  signal ram_reg_0_1_24_29_n_4 : STD_LOGIC;
  signal ram_reg_0_1_24_29_n_5 : STD_LOGIC;
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
begin
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => ram_reg_0_1_12_17_n_0,
      DOA(0) => ram_reg_0_1_12_17_n_1,
      DOB(1) => \gin_reg.rd_pntr_pf_dly_reg[12]\(0),
      DOB(0) => ram_reg_0_1_12_17_n_3,
      DOC(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(2 downto 1),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(4 downto 3),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(6 downto 5),
      DOC(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(8 downto 7),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(13 downto 12),
      DIB(1 downto 0) => WR_DATA(15 downto 14),
      DIC(1 downto 0) => WR_DATA(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(10 downto 9),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 11),
      DOC(1) => ram_reg_0_1_24_29_n_4,
      DOC(0) => ram_reg_0_1_24_29_n_5,
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168\ is
  port (
    \gpr1.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    I147 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_init_done_reg : in STD_LOGIC;
    \gstage1.q_dly_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_addr : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    we_ar_txn : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168\ is
  signal \^i147\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ar_address_inc : STD_LOGIC_VECTOR ( 22 to 22 );
  signal \ram_reg_0_1_0_5_i_7__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__5_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__5_n_3\ : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_3 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_3 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_0 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_1 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_2 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_3 : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_2__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_3 : STD_LOGIC;
  signal ram_reg_0_1_30_31_i_3_n_3 : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__3_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__3_n_3\ : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_1 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_2 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_3 : STD_LOGIC;
  signal rom_rd_addr_i : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_30_31 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  I147(31 downto 0) <= \^i147\(31 downto 0);
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_i,
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => WR_DATA(1 downto 0),
      DIC(1 downto 0) => WR_DATA(3 downto 2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i147\(1 downto 0),
      DOB(1 downto 0) => \^i147\(3 downto 2),
      DOC(1 downto 0) => \^i147\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
\ram_reg_0_1_0_5_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => PAYLOAD_FROM_MTF(0),
      I1 => mem_init_done_reg,
      I2 => reset_addr,
      O => rom_rd_addr_i
    );
\ram_reg_0_1_0_5_i_7__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_5_i_7__5_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_7__5_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_7__5_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_7__5_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^i147\(5 downto 2),
      O(3 downto 0) => \gpr1.dout_i_reg[37]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_i,
      DIA(1 downto 0) => WR_DATA(11 downto 10),
      DIB(1 downto 0) => WR_DATA(13 downto 12),
      DIC(1 downto 0) => WR_DATA(15 downto 14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i147\(13 downto 12),
      DOB(1 downto 0) => \^i147\(15 downto 14),
      DOC(1 downto 0) => \^i147\(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
ram_reg_0_1_12_17_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_6_11_i_8_n_0,
      CO(3) => ram_reg_0_1_12_17_i_7_n_0,
      CO(2) => ram_reg_0_1_12_17_i_7_n_1,
      CO(1) => ram_reg_0_1_12_17_i_7_n_2,
      CO(0) => ram_reg_0_1_12_17_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gpr1.dout_i_reg[37]\(15 downto 12),
      S(3 downto 0) => \^i147\(17 downto 14)
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_i,
      DIA(1 downto 0) => WR_DATA(17 downto 16),
      DIB(1 downto 0) => WR_DATA(19 downto 18),
      DIC(1 downto 0) => WR_DATA(21 downto 20),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i147\(19 downto 18),
      DOB(1 downto 0) => \^i147\(21 downto 20),
      DOC(1 downto 0) => \^i147\(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
ram_reg_0_1_18_23_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_12_17_i_7_n_0,
      CO(3) => ram_reg_0_1_18_23_i_7_n_0,
      CO(2) => ram_reg_0_1_18_23_i_7_n_1,
      CO(1) => ram_reg_0_1_18_23_i_7_n_2,
      CO(0) => ram_reg_0_1_18_23_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gpr1.dout_i_reg[37]\(19 downto 16),
      S(3 downto 0) => \^i147\(21 downto 18)
    );
ram_reg_0_1_18_23_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_18_23_i_7_n_0,
      CO(3) => ram_reg_0_1_18_23_i_8_n_0,
      CO(2) => ram_reg_0_1_18_23_i_8_n_1,
      CO(1) => ram_reg_0_1_18_23_i_8_n_2,
      CO(0) => ram_reg_0_1_18_23_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gpr1.dout_i_reg[37]\(22),
      O(2) => ar_address_inc(22),
      O(1 downto 0) => \gpr1.dout_i_reg[37]\(21 downto 20),
      S(3 downto 0) => \^i147\(25 downto 22)
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_i,
      DIA(1) => WR_DATA(22),
      DIA(0) => \ram_reg_0_1_24_29_i_2__1_n_0\,
      DIB(1 downto 0) => WR_DATA(24 downto 23),
      DIC(1 downto 0) => WR_DATA(26 downto 25),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i147\(25 downto 24),
      DOB(1 downto 0) => \^i147\(27 downto 26),
      DOC(1 downto 0) => \^i147\(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
\ram_reg_0_1_24_29_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB3BC808"
    )
        port map (
      I0 => ar_address_inc(22),
      I1 => mem_init_done_reg,
      I2 => \gstage1.q_dly_reg[14]\(0),
      I3 => PAYLOAD_FROM_MTF(0),
      I4 => reset_addr,
      O => \ram_reg_0_1_24_29_i_2__1_n_0\
    );
ram_reg_0_1_24_29_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_18_23_i_8_n_0,
      CO(3) => ram_reg_0_1_24_29_i_7_n_0,
      CO(2) => ram_reg_0_1_24_29_i_7_n_1,
      CO(1) => ram_reg_0_1_24_29_i_7_n_2,
      CO(0) => ram_reg_0_1_24_29_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gpr1.dout_i_reg[37]\(26 downto 23),
      S(3 downto 0) => \^i147\(29 downto 26)
    );
ram_reg_0_1_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_i,
      DIA(1 downto 0) => WR_DATA(28 downto 27),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i147\(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
ram_reg_0_1_30_31_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_24_29_i_7_n_0,
      CO(3 downto 1) => NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_1_30_31_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => \gpr1.dout_i_reg[37]\(28 downto 27),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^i147\(31 downto 30)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_i,
      DIA(1 downto 0) => WR_DATA(5 downto 4),
      DIB(1 downto 0) => WR_DATA(7 downto 6),
      DIC(1 downto 0) => WR_DATA(9 downto 8),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i147\(7 downto 6),
      DOB(1 downto 0) => \^i147\(9 downto 8),
      DOC(1 downto 0) => \^i147\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
\ram_reg_0_1_6_11_i_7__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_7__5_n_0\,
      CO(3) => \ram_reg_0_1_6_11_i_7__3_n_0\,
      CO(2) => \ram_reg_0_1_6_11_i_7__3_n_1\,
      CO(1) => \ram_reg_0_1_6_11_i_7__3_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_7__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^i147\(9 downto 6),
      O(3 downto 0) => \gpr1.dout_i_reg[37]\(7 downto 4),
      S(3 downto 0) => \gstage1.q_dly_reg[13]\(3 downto 0)
    );
ram_reg_0_1_6_11_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_6_11_i_7__3_n_0\,
      CO(3) => ram_reg_0_1_6_11_i_8_n_0,
      CO(2) => ram_reg_0_1_6_11_i_8_n_1,
      CO(1) => ram_reg_0_1_6_11_i_8_n_2,
      CO(0) => ram_reg_0_1_6_11_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gpr1.dout_i_reg[37]\(11 downto 8),
      S(3 downto 0) => \^i147\(13 downto 10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1\ is
  port (
    pntr_roll_over_reg : out STD_LOGIC;
    roll_over_int : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1\ is
  signal \^pntr_roll_over_reg\ : STD_LOGIC;
  signal \^roll_over_int\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
  pntr_roll_over_reg <= \^pntr_roll_over_reg\;
  roll_over_int <= \^roll_over_int\;
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ADDRD(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^roll_over_int\,
      DPO => \^pntr_roll_over_reg\,
      DPRA0 => ADDRA(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^pntr_roll_over_reg\,
      I2 => CO(0),
      O => \^roll_over_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109\ is
  port (
    roll_over_int : out STD_LOGIC;
    pntr_roll_over : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg_rep : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109\ is
  signal pntr_roll_over_reg : STD_LOGIC;
  signal \^roll_over_int\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
  roll_over_int <= \^roll_over_int\;
\gin_reg.wr_pntr_roll_over_dly_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ADDRD(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^roll_over_int\,
      DPO => pntr_roll_over_reg,
      DPRA0 => D(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_init_done_i_reg_rep,
      I1 => pntr_roll_over_reg,
      I2 => CO(0),
      O => \^roll_over_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    roll_over_int : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ADDRD(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => roll_over_int,
      DPO => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPRA0 => storage_data1(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132\ is
  port (
    roll_over_int : out STD_LOGIC;
    pntr_roll_over : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg_rep : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132\ is
  signal pntr_roll_over_reg : STD_LOGIC;
  signal \^roll_over_int\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
  roll_over_int <= \^roll_over_int\;
\gin_reg.wr_pntr_roll_over_dly_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^roll_over_int\,
      DPO => pntr_roll_over_reg,
      DPRA0 => D(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_init_done_i_reg_rep,
      I1 => pntr_roll_over_reg,
      I2 => CO(0),
      O => \^roll_over_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    roll_over_int : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => roll_over_int,
      DPO => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPRA0 => \gfwd_mode.storage_data1_reg[0]\(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    roll_over_int : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ADDRD(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => roll_over_int,
      DPO => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPRA0 => \gfwd_mode.storage_data1_reg[0]\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\ is
  port (
    pntr_roll_over_reg : out STD_LOGIC;
    roll_over_int : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\ is
  signal \^pntr_roll_over_reg\ : STD_LOGIC;
  signal \^roll_over_int\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
  pntr_roll_over_reg <= \^pntr_roll_over_reg\;
  roll_over_int <= \^roll_over_int\;
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^roll_over_int\,
      DPO => \^pntr_roll_over_reg\,
      DPRA0 => storage_data1(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^pntr_roll_over_reg\,
      I2 => CO(0),
      O => \^roll_over_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    roll_over_int : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => roll_over_int,
      DPO => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPRA0 => ADDRA(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\ is
  port (
    pntr_roll_over_reg : out STD_LOGIC;
    roll_over_int : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\ is
  signal \^pntr_roll_over_reg\ : STD_LOGIC;
  signal \^roll_over_int\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
  pntr_roll_over_reg <= \^pntr_roll_over_reg\;
  roll_over_int <= \^roll_over_int\;
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gfwd_mode.storage_data1_reg[0]\(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^roll_over_int\,
      DPO => \^pntr_roll_over_reg\,
      DPRA0 => storage_data1(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^pntr_roll_over_reg\,
      I2 => CO(0),
      O => \^roll_over_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    roll_over_int : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gfwd_mode.storage_data1_reg[0]\(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => roll_over_int,
      DPO => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPRA0 => \gfwd_mode.storage_data1_reg[0]_0\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87\ is
  port (
    pntr_roll_over_reg : out STD_LOGIC;
    roll_over_int : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87\ is
  signal \^pntr_roll_over_reg\ : STD_LOGIC;
  signal \^roll_over_int\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
  pntr_roll_over_reg <= \^pntr_roll_over_reg\;
  roll_over_int <= \^roll_over_int\;
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^roll_over_int\,
      DPO => \^pntr_roll_over_reg\,
      DPRA0 => storage_data1(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^pntr_roll_over_reg\,
      I2 => CO(0),
      O => \^roll_over_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    roll_over_int : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => roll_over_int,
      DPO => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPRA0 => \gfwd_mode.storage_data1_reg[0]\(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in1_in : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^p_0_in1_in\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ram_reg_0_1_0_5_i_10_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_11_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_12_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_13_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_14_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_15_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_16_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_17_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_3 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_3 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_10_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_11_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_3 : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_9_n_0 : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_data_int_i_1_n_2 : STD_LOGIC;
  signal wr_data_int_i_1_n_3 : STD_LOGIC;
  signal wr_data_int_i_3_n_0 : STD_LOGIC;
  signal wr_data_int_i_4_n_0 : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_wr_data_int_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_wr_data_int_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5_i_7 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5_i_8 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11_i_7 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of wr_data_int_i_1 : label is "{SYNTH-8 {cell *THIS*}}";
begin
  WR_DATA(14 downto 0) <= \^wr_data\(14 downto 0);
  p_0_in1_in(14 downto 0) <= \^p_0_in1_in\(14 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
\gin_reg.wr_pntr_roll_over_dly_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
\pntr_rchd_end_addr0_carry__0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF0000"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => ADDRA(0),
      I2 => ram_init_done_i,
      I3 => rom_rd_addr_i,
      I4 => \^sdpo_int\(15),
      O => DI(3)
    );
\pntr_rchd_end_addr0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => ADDRA(0),
      I4 => \^sdpo_int\(13),
      O => DI(2)
    );
\pntr_rchd_end_addr0_carry__0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => ADDRA(0),
      I4 => \^sdpo_int\(11),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => ADDRA(0),
      I4 => \^sdpo_int\(9),
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42444222"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \^sdpo_int\(15),
      I2 => ADDRA(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \^sdpo_int\(13),
      I2 => ADDRA(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      I2 => ADDRA(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \^sdpo_int\(9),
      I2 => ADDRA(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(0)
    );
\pntr_rchd_end_addr0_carry_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => ADDRA(0),
      I4 => \^sdpo_int\(7),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(1)
    );
\pntr_rchd_end_addr0_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => \^sdpo_int\(1),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(0)
    );
\pntr_rchd_end_addr0_carry_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(7),
      I2 => ADDRA(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => S(3)
    );
\pntr_rchd_end_addr0_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(5),
      O => S(2)
    );
pntr_rchd_end_addr0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \^sdpo_int\(3),
      O => S(1)
    );
pntr_rchd_end_addr0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => S(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRA(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRA(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRA(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(1 downto 0),
      DIB(1 downto 0) => \^wr_data\(3 downto 2),
      DIC(1 downto 0) => \^wr_data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_0_5_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_10_n_0
    );
ram_reg_0_1_0_5_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_11_n_0
    );
ram_reg_0_1_0_5_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_12_n_0
    );
ram_reg_0_1_0_5_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_13_n_0
    );
ram_reg_0_1_0_5_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_14_n_0
    );
ram_reg_0_1_0_5_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_15_n_0
    );
ram_reg_0_1_0_5_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_16_n_0
    );
ram_reg_0_1_0_5_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_17_n_0
    );
\ram_reg_0_1_0_5_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(1),
      I4 => ram_init_done_i,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => s_axis_tvalid_wr_in_i,
      I1 => CO(0),
      I2 => \^sdpo_int\(0),
      I3 => ram_init_done_i,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(3),
      I4 => ram_init_done_i,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(2),
      I4 => ram_init_done_i,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(4),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(5),
      I4 => ram_init_done_i,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_0_5_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(4),
      I4 => ram_init_done_i,
      O => \^wr_data\(4)
    );
ram_reg_0_1_0_5_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_1_0_5_i_7_n_0,
      CO(2) => ram_reg_0_1_0_5_i_7_n_1,
      CO(1) => ram_reg_0_1_0_5_i_7_n_2,
      CO(0) => ram_reg_0_1_0_5_i_7_n_3,
      CYINIT => \gfwd_mode.storage_data1_reg[45]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^p_0_in1_in\(3 downto 0),
      S(3) => ram_reg_0_1_0_5_i_10_n_0,
      S(2) => ram_reg_0_1_0_5_i_11_n_0,
      S(1) => ram_reg_0_1_0_5_i_12_n_0,
      S(0) => ram_reg_0_1_0_5_i_13_n_0
    );
ram_reg_0_1_0_5_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_5_i_7_n_0,
      CO(3) => ram_reg_0_1_0_5_i_8_n_0,
      CO(2) => ram_reg_0_1_0_5_i_8_n_1,
      CO(1) => ram_reg_0_1_0_5_i_8_n_2,
      CO(0) => ram_reg_0_1_0_5_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^p_0_in1_in\(7 downto 4),
      S(3) => ram_reg_0_1_0_5_i_14_n_0,
      S(2) => ram_reg_0_1_0_5_i_15_n_0,
      S(1) => ram_reg_0_1_0_5_i_16_n_0,
      S(0) => ram_reg_0_1_0_5_i_17_n_0
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRA(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRA(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRA(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(13 downto 12),
      DIB(1) => \gfwd_mode.m_valid_i_reg\(0),
      DIB(0) => \^wr_data\(14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_15_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(12),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(13),
      I4 => ram_init_done_i,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_12_15_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(11),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(12),
      I4 => ram_init_done_i,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_12_15_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(13),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(14),
      I4 => ram_init_done_i,
      O => \^wr_data\(14)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRA(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRA(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRA(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(7 downto 6),
      DIB(1 downto 0) => \^wr_data\(9 downto 8),
      DIC(1 downto 0) => \^wr_data\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      O => ram_reg_0_1_6_11_i_10_n_0
    );
ram_reg_0_1_6_11_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      O => ram_reg_0_1_6_11_i_11_n_0
    );
\ram_reg_0_1_6_11_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(6),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(7),
      I4 => ram_init_done_i,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(5),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(6),
      I4 => ram_init_done_i,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(8),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(9),
      I4 => ram_init_done_i,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(7),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(8),
      I4 => ram_init_done_i,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(10),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(11),
      I4 => ram_init_done_i,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_6_11_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(9),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(10),
      I4 => ram_init_done_i,
      O => \^wr_data\(10)
    );
ram_reg_0_1_6_11_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_5_i_8_n_0,
      CO(3) => ram_reg_0_1_6_11_i_7_n_0,
      CO(2) => ram_reg_0_1_6_11_i_7_n_1,
      CO(1) => ram_reg_0_1_6_11_i_7_n_2,
      CO(0) => ram_reg_0_1_6_11_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^p_0_in1_in\(11 downto 8),
      S(3) => \ram_reg_0_1_6_11_i_8__0_n_0\,
      S(2) => ram_reg_0_1_6_11_i_9_n_0,
      S(1) => ram_reg_0_1_6_11_i_10_n_0,
      S(0) => ram_reg_0_1_6_11_i_11_n_0
    );
\ram_reg_0_1_6_11_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_8__0_n_0\
    );
ram_reg_0_1_6_11_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => CO(0),
      O => ram_reg_0_1_6_11_i_9_n_0
    );
wr_data_int_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_6_11_i_7_n_0,
      CO(3 downto 2) => NLW_wr_data_int_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => wr_data_int_i_1_n_2,
      CO(0) => wr_data_int_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_wr_data_int_i_1_O_UNCONNECTED(3),
      O(2 downto 0) => \^p_0_in1_in\(14 downto 12),
      S(3) => '0',
      S(2) => \gfwd_mode.storage_data1_reg[45]_0\(0),
      S(1) => wr_data_int_i_3_n_0,
      S(0) => wr_data_int_i_4_n_0
    );
wr_data_int_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => CO(0),
      O => wr_data_int_i_3_n_0
    );
wr_data_int_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => CO(0),
      O => wr_data_int_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\ is
  port (
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_init_done_reg : in STD_LOGIC;
    s_axis_tid_arb_i : in STD_LOGIC;
    reset_addr : in STD_LOGIC;
    \plusOp__1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    aclk : in STD_LOGIC;
    we_arcnt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\ is
  signal \ram_reg_0_1_0_5_i_3__7_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_addr_arcnt : STD_LOGIC;
  signal wr_data_arcnt : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4800034B"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => mem_init_done_reg,
      I2 => \gfwd_rev.storage_data1_reg[0]\(0),
      I3 => \plusOp__1\(0),
      I4 => \gfwd_rev.storage_data1_reg[0]\(1),
      O => Q_reg(0)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(5),
      I1 => mem_init_done_reg,
      I2 => \gfwd_rev.storage_data1_reg[0]\(2),
      I3 => \plusOp__1\(6),
      I4 => \gfwd_rev.storage_data1_reg[0]\(3),
      O => Q_reg(1)
    );
\gmux.gm[6].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(11),
      I1 => mem_init_done_reg,
      I2 => \gfwd_rev.storage_data1_reg[0]\(4),
      I3 => \plusOp__1\(12),
      I4 => \gfwd_rev.storage_data1_reg[0]\(5),
      O => Q_reg(2)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_arcnt,
      DIA(1) => wr_data_arcnt(1),
      DIA(0) => \ram_reg_0_1_0_5_i_3__7_n_0\,
      DIB(1 downto 0) => wr_data_arcnt(3 downto 2),
      DIC(1 downto 0) => wr_data_arcnt(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_arcnt
    );
ram_reg_0_1_0_5_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(0),
      O => wr_data_arcnt(1)
    );
\ram_reg_0_1_0_5_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \^sdpo_int\(0),
      O => \ram_reg_0_1_0_5_i_3__7_n_0\
    );
ram_reg_0_1_0_5_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(2),
      O => wr_data_arcnt(3)
    );
ram_reg_0_1_0_5_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(1),
      O => wr_data_arcnt(2)
    );
\ram_reg_0_1_0_5_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(4),
      O => wr_data_arcnt(5)
    );
\ram_reg_0_1_0_5_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(3),
      O => wr_data_arcnt(4)
    );
\ram_reg_0_1_0_5_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tid_arb_i,
      I1 => mem_init_done_reg,
      I2 => reset_addr,
      O => wr_addr_arcnt
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_arcnt,
      DIA(1 downto 0) => wr_data_arcnt(13 downto 12),
      DIB(1 downto 0) => wr_data_arcnt(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_arcnt
    );
ram_reg_0_1_12_15_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(12),
      O => wr_data_arcnt(13)
    );
ram_reg_0_1_12_15_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(11),
      O => wr_data_arcnt(12)
    );
ram_reg_0_1_12_15_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(14),
      O => wr_data_arcnt(15)
    );
ram_reg_0_1_12_15_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(13),
      O => wr_data_arcnt(14)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_arcnt,
      DIA(1 downto 0) => wr_data_arcnt(7 downto 6),
      DIB(1 downto 0) => wr_data_arcnt(9 downto 8),
      DIC(1 downto 0) => wr_data_arcnt(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_arcnt
    );
ram_reg_0_1_6_11_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(6),
      O => wr_data_arcnt(7)
    );
ram_reg_0_1_6_11_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(5),
      O => wr_data_arcnt(6)
    );
ram_reg_0_1_6_11_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(8),
      O => wr_data_arcnt(9)
    );
ram_reg_0_1_6_11_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(7),
      O => wr_data_arcnt(8)
    );
ram_reg_0_1_6_11_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(10),
      O => wr_data_arcnt(11)
    );
ram_reg_0_1_6_11_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(9),
      O => wr_data_arcnt(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\ is
  port (
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\ is
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(1 downto 0),
      DOB(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(3 downto 2),
      DOC(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => WR_DATA(13 downto 12),
      DIB(1 downto 0) => WR_DATA(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(13 downto 12),
      DOB(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(7 downto 6),
      DOB(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(9 downto 8),
      DOC(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mem_init_done_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_bcnt : in STD_LOGIC;
    mem_init_done_reg_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    tid_fifo_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_addr_bcnt : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  WR_DATA(0) <= \^wr_data\(0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => tid_fifo_dout(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => tid_fifo_dout(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => tid_fifo_dout(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_bcnt(0),
      DIA(1) => mem_init_done_reg_0(0),
      DIA(0) => \^wr_data\(0),
      DIB(1 downto 0) => mem_init_done_reg_0(2 downto 1),
      DIC(1 downto 0) => mem_init_done_reg_0(4 downto 3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
\ram_reg_0_1_0_5_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \^sdpo_int\(0),
      O => \^wr_data\(0)
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => tid_fifo_dout(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => tid_fifo_dout(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => tid_fifo_dout(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_bcnt(0),
      DIA(1 downto 0) => mem_init_done_reg_0(12 downto 11),
      DIB(1 downto 0) => mem_init_done_reg_0(14 downto 13),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => tid_fifo_dout(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => tid_fifo_dout(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => tid_fifo_dout(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_bcnt(0),
      DIA(1 downto 0) => mem_init_done_reg_0(6 downto 5),
      DIB(1 downto 0) => mem_init_done_reg_0(8 downto 7),
      DIC(1 downto 0) => mem_init_done_reg_0(10 downto 9),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171\ is
  port (
    wr_addr_bcnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tid_fifo_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_init_done_reg : in STD_LOGIC;
    reset_addr : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    we_bcnt : in STD_LOGIC;
    mem_init_done_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid_arb_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^wr_addr_bcnt\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  WR_DATA(14 downto 0) <= \^wr_data\(14 downto 0);
  wr_addr_bcnt(0) <= \^wr_addr_bcnt\(0);
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^wr_addr_bcnt\(0),
      DIA(1) => \^wr_data\(0),
      DIA(0) => mem_init_done_reg_0(0),
      DIB(1 downto 0) => \^wr_data\(2 downto 1),
      DIC(1 downto 0) => \^wr_data\(4 downto 3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => sdpo_int(1 downto 0),
      DOB(1 downto 0) => sdpo_int(3 downto 2),
      DOC(1 downto 0) => sdpo_int(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
\ram_reg_0_1_0_5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_1\(0),
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_1\(2),
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_1\(1),
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_0\(0),
      O => \^wr_data\(4)
    );
\ram_reg_0_1_0_5_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_1\(3),
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tid_fifo_dout(0),
      I1 => mem_init_done_reg,
      I2 => reset_addr,
      O => \^wr_addr_bcnt\(0)
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^wr_addr_bcnt\(0),
      DIA(1 downto 0) => \^wr_data\(12 downto 11),
      DIB(1 downto 0) => \^wr_data\(14 downto 13),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => sdpo_int(13 downto 12),
      DOB(1 downto 0) => sdpo_int(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
\ram_reg_0_1_12_15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => O(0),
      O => \^wr_data\(12)
    );
\ram_reg_0_1_12_15_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]\(3),
      O => \^wr_data\(11)
    );
\ram_reg_0_1_12_15_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => O(2),
      O => \^wr_data\(14)
    );
\ram_reg_0_1_12_15_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => O(1),
      O => \^wr_data\(13)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^wr_addr_bcnt\(0),
      DIA(1 downto 0) => \^wr_data\(6 downto 5),
      DIB(1 downto 0) => \^wr_data\(8 downto 7),
      DIC(1 downto 0) => \^wr_data\(10 downto 9),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => sdpo_int(7 downto 6),
      DOB(1 downto 0) => sdpo_int(9 downto 8),
      DOC(1 downto 0) => sdpo_int(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
\ram_reg_0_1_6_11_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_0\(2),
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_0\(1),
      O => \^wr_data\(5)
    );
\ram_reg_0_1_6_11_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]\(0),
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_0\(3),
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]\(2),
      O => \^wr_data\(10)
    );
\ram_reg_0_1_6_11_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]\(1),
      O => \^wr_data\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\ is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^gin_reg.rd_pntr_pf_dly_reg[12]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gin_reg.rd_pntr_pf_dly_reg[4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gin_reg.rd_pntr_pf_dly_reg[8]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_reg_0_1_0_5_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_12__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_13__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_14__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_15__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_16__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_17__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_9__0_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wr_data_int_i_1__0_n_2\ : STD_LOGIC;
  signal \wr_data_int_i_1__0_n_3\ : STD_LOGIC;
  signal \wr_data_int_i_3__0_n_0\ : STD_LOGIC;
  signal \wr_data_int_i_4__0_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_wr_data_int_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wr_data_int_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_7__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_8__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_6_11_i_7__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \wr_data_int_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  WR_DATA(14 downto 0) <= \^wr_data\(14 downto 0);
  \gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0);
  \gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0);
  \gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
\gin_reg.wr_pntr_roll_over_dly_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
\pntr_rchd_end_addr0_carry__0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF0000"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => storage_data1(0),
      I2 => ram_init_done_i,
      I3 => rom_rd_addr_i,
      I4 => \^sdpo_int\(15),
      O => DI(3)
    );
\pntr_rchd_end_addr0_carry__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(13),
      O => DI(2)
    );
\pntr_rchd_end_addr0_carry__0_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(11),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(9),
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42444222"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \^sdpo_int\(15),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \^sdpo_int\(13),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \^sdpo_int\(9),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(0)
    );
\pntr_rchd_end_addr0_carry_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(7),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(1)
    );
\pntr_rchd_end_addr0_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => \^sdpo_int\(1),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(0)
    );
\pntr_rchd_end_addr0_carry_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(7),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => S(3)
    );
\pntr_rchd_end_addr0_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(5),
      O => S(2)
    );
\pntr_rchd_end_addr0_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \^sdpo_int\(3),
      O => S(1)
    );
\pntr_rchd_end_addr0_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => S(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(1 downto 0),
      DIB(1 downto 0) => \^wr_data\(3 downto 2),
      DIC(1 downto 0) => \^wr_data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_10__0_n_0\
    );
\ram_reg_0_1_0_5_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_11__0_n_0\
    );
\ram_reg_0_1_0_5_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_12__0_n_0\
    );
\ram_reg_0_1_0_5_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_13__0_n_0\
    );
\ram_reg_0_1_0_5_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_14__0_n_0\
    );
\ram_reg_0_1_0_5_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_15__0_n_0\
    );
\ram_reg_0_1_0_5_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_16__0_n_0\
    );
\ram_reg_0_1_0_5_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_17__0_n_0\
    );
\ram_reg_0_1_0_5_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(1),
      I4 => ram_init_done_i,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => s_axis_tvalid_wr_in_i,
      I1 => CO(0),
      I2 => \^sdpo_int\(0),
      I3 => ram_init_done_i,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(3),
      I4 => ram_init_done_i,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(2),
      I4 => ram_init_done_i,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(5),
      I4 => ram_init_done_i,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_0_5_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(4),
      I4 => ram_init_done_i,
      O => \^wr_data\(4)
    );
\ram_reg_0_1_0_5_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_5_i_7__0_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_7__0_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_7__0_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_7__0_n_3\,
      CYINIT => \gfwd_mode.storage_data1_reg[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0),
      S(3) => \ram_reg_0_1_0_5_i_10__0_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_11__0_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_12__0_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_13__0_n_0\
    );
\ram_reg_0_1_0_5_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_7__0_n_0\,
      CO(3) => \ram_reg_0_1_0_5_i_8__0_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_8__0_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_8__0_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_8__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0),
      S(3) => \ram_reg_0_1_0_5_i_14__0_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_15__0_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_16__0_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_17__0_n_0\
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(13 downto 12),
      DIB(1) => \gfwd_mode.m_valid_i_reg\(0),
      DIB(0) => \^wr_data\(14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_15_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^o\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(13),
      I4 => ram_init_done_i,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_12_15_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(12),
      I4 => ram_init_done_i,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_12_15_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^o\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(14),
      I4 => ram_init_done_i,
      O => \^wr_data\(14)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(7 downto 6),
      DIB(1 downto 0) => \^wr_data\(9 downto 8),
      DIC(1 downto 0) => \^wr_data\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_10__0_n_0\
    );
\ram_reg_0_1_6_11_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_11__0_n_0\
    );
\ram_reg_0_1_6_11_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(7),
      I4 => ram_init_done_i,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(6),
      I4 => ram_init_done_i,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(9),
      I4 => ram_init_done_i,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(8),
      I4 => ram_init_done_i,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(11),
      I4 => ram_init_done_i,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_6_11_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(10),
      I4 => ram_init_done_i,
      O => \^wr_data\(10)
    );
\ram_reg_0_1_6_11_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_8__0_n_0\,
      CO(3) => \ram_reg_0_1_6_11_i_7__0_n_0\,
      CO(2) => \ram_reg_0_1_6_11_i_7__0_n_1\,
      CO(1) => \ram_reg_0_1_6_11_i_7__0_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0),
      S(3) => \ram_reg_0_1_6_11_i_8__1_n_0\,
      S(2) => \ram_reg_0_1_6_11_i_9__0_n_0\,
      S(1) => \ram_reg_0_1_6_11_i_10__0_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_11__0_n_0\
    );
\ram_reg_0_1_6_11_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_8__1_n_0\
    );
\ram_reg_0_1_6_11_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_9__0_n_0\
    );
\wr_data_int_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_6_11_i_7__0_n_0\,
      CO(3 downto 2) => \NLW_wr_data_int_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \wr_data_int_i_1__0_n_2\,
      CO(0) => \wr_data_int_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_wr_data_int_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \^o\(2 downto 0),
      S(3) => '0',
      S(2) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      S(1) => \wr_data_int_i_3__0_n_0\,
      S(0) => \wr_data_int_i_4__0_n_0\
    );
\wr_data_int_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => CO(0),
      O => \wr_data_int_i_3__0_n_0\
    );
\wr_data_int_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => CO(0),
      O => \wr_data_int_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\ is
  port (
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\ is
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRA(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRA(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRA(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(1 downto 0),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(3 downto 2),
      DOC(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRA(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRA(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRA(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(13 downto 12),
      DIB(1 downto 0) => WR_DATA(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(13 downto 12),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRA(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRA(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRA(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(7 downto 6),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(9 downto 8),
      DOC(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in1_in : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \i__i_1_n_2\ : STD_LOGIC;
  signal \i__i_1_n_3\ : STD_LOGIC;
  signal \i__i_3_n_0\ : STD_LOGIC;
  signal \i__i_4_n_0\ : STD_LOGIC;
  signal \^p_0_in1_in\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ram_reg_0_1_0_5_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_11__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_12__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_13__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_14__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_15__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_16__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_17__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_11__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_9__1_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_i__i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i__i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \i__i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_7__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_8__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_6_11_i_7__1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  WR_DATA(14 downto 0) <= \^wr_data\(14 downto 0);
  p_0_in1_in(14 downto 0) <= \^p_0_in1_in\(14 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
\gin_reg.wr_pntr_roll_over_dly_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
\i__i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_6_11_i_7__1_n_0\,
      CO(3 downto 2) => \NLW_i__i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i__i_1_n_2\,
      CO(0) => \i__i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i__i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \^p_0_in1_in\(14 downto 12),
      S(3) => '0',
      S(2) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      S(1) => \i__i_3_n_0\,
      S(0) => \i__i_4_n_0\
    );
\i__i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => CO(0),
      O => \i__i_3_n_0\
    );
\i__i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => CO(0),
      O => \i__i_4_n_0\
    );
\pntr_rchd_end_addr0_carry__0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF0000"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => storage_data1(0),
      I2 => ram_init_done_i,
      I3 => rom_rd_addr_i,
      I4 => \^sdpo_int\(15),
      O => DI(3)
    );
\pntr_rchd_end_addr0_carry__0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(13),
      O => DI(2)
    );
\pntr_rchd_end_addr0_carry__0_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(11),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(9),
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42444222"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \^sdpo_int\(15),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \^sdpo_int\(13),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \^sdpo_int\(9),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(0)
    );
\pntr_rchd_end_addr0_carry_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(7),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(1)
    );
\pntr_rchd_end_addr0_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => \^sdpo_int\(1),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(0)
    );
\pntr_rchd_end_addr0_carry_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(7),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => S(3)
    );
\pntr_rchd_end_addr0_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(5),
      O => S(2)
    );
\pntr_rchd_end_addr0_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \^sdpo_int\(3),
      O => S(1)
    );
\pntr_rchd_end_addr0_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => S(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[0]_1\(0),
      DIA(1 downto 0) => \^wr_data\(1 downto 0),
      DIB(1 downto 0) => \^wr_data\(3 downto 2),
      DIC(1 downto 0) => \^wr_data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_10__1_n_0\
    );
\ram_reg_0_1_0_5_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_11__1_n_0\
    );
\ram_reg_0_1_0_5_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_12__1_n_0\
    );
\ram_reg_0_1_0_5_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_13__1_n_0\
    );
\ram_reg_0_1_0_5_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_14__1_n_0\
    );
\ram_reg_0_1_0_5_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_15__1_n_0\
    );
\ram_reg_0_1_0_5_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_16__1_n_0\
    );
\ram_reg_0_1_0_5_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_17__1_n_0\
    );
\ram_reg_0_1_0_5_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(1),
      I4 => ram_init_done_i,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => s_axis_tvalid_wr_in_i,
      I1 => CO(0),
      I2 => \^sdpo_int\(0),
      I3 => ram_init_done_i,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(3),
      I4 => ram_init_done_i,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(2),
      I4 => ram_init_done_i,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(4),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(5),
      I4 => ram_init_done_i,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_0_5_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(4),
      I4 => ram_init_done_i,
      O => \^wr_data\(4)
    );
\ram_reg_0_1_0_5_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_5_i_7__1_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_7__1_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_7__1_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_7__1_n_3\,
      CYINIT => \gfwd_mode.storage_data1_reg[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^p_0_in1_in\(3 downto 0),
      S(3) => \ram_reg_0_1_0_5_i_10__1_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_11__1_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_12__1_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_13__1_n_0\
    );
\ram_reg_0_1_0_5_i_8__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_7__1_n_0\,
      CO(3) => \ram_reg_0_1_0_5_i_8__1_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_8__1_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_8__1_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_8__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^p_0_in1_in\(7 downto 4),
      S(3) => \ram_reg_0_1_0_5_i_14__1_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_15__1_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_16__1_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_17__1_n_0\
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[0]_1\(0),
      DIA(1 downto 0) => \^wr_data\(13 downto 12),
      DIB(1) => \gfwd_mode.m_valid_i_reg\(0),
      DIB(0) => \^wr_data\(14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_15_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(12),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(13),
      I4 => ram_init_done_i,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_12_15_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(11),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(12),
      I4 => ram_init_done_i,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_12_15_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(13),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(14),
      I4 => ram_init_done_i,
      O => \^wr_data\(14)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[0]_1\(0),
      DIA(1 downto 0) => \^wr_data\(7 downto 6),
      DIB(1 downto 0) => \^wr_data\(9 downto 8),
      DIC(1 downto 0) => \^wr_data\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_10__1_n_0\
    );
\ram_reg_0_1_6_11_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_11__1_n_0\
    );
\ram_reg_0_1_6_11_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(6),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(7),
      I4 => ram_init_done_i,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(5),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(6),
      I4 => ram_init_done_i,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(8),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(9),
      I4 => ram_init_done_i,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(7),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(8),
      I4 => ram_init_done_i,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(10),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(11),
      I4 => ram_init_done_i,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_6_11_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(9),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(10),
      I4 => ram_init_done_i,
      O => \^wr_data\(10)
    );
\ram_reg_0_1_6_11_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_8__1_n_0\,
      CO(3) => \ram_reg_0_1_6_11_i_7__1_n_0\,
      CO(2) => \ram_reg_0_1_6_11_i_7__1_n_1\,
      CO(1) => \ram_reg_0_1_6_11_i_7__1_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_7__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^p_0_in1_in\(11 downto 8),
      S(3) => \ram_reg_0_1_6_11_i_8__2_n_0\,
      S(2) => \ram_reg_0_1_6_11_i_9__1_n_0\,
      S(1) => \ram_reg_0_1_6_11_i_10__1_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_11__1_n_0\
    );
\ram_reg_0_1_6_11_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_8__2_n_0\
    );
\ram_reg_0_1_6_11_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62\ is
  port (
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62\ is
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(1 downto 0),
      DOB(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(3 downto 2),
      DOC(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      DIA(1 downto 0) => WR_DATA(13 downto 12),
      DIB(1 downto 0) => WR_DATA(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(13 downto 12),
      DOB(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(7 downto 6),
      DOB(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(9 downto 8),
      DOC(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89\ is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^gin_reg.rd_pntr_pf_dly_reg[12]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gin_reg.rd_pntr_pf_dly_reg[4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gin_reg.rd_pntr_pf_dly_reg[8]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__i_1__0_n_2\ : STD_LOGIC;
  signal \i__i_1__0_n_3\ : STD_LOGIC;
  signal \i__i_3__0_n_0\ : STD_LOGIC;
  signal \i__i_4__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_10__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_11__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_12__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_13__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_14__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_15__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_16__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_17__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_10__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_11__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_9__2_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_i__i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i__i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \i__i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_7__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_8__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_6_11_i_7__2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  WR_DATA(14 downto 0) <= \^wr_data\(14 downto 0);
  \gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0);
  \gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0);
  \gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
\gin_reg.wr_pntr_roll_over_dly_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
\i__i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_6_11_i_7__2_n_0\,
      CO(3 downto 2) => \NLW_i__i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i__i_1__0_n_2\,
      CO(0) => \i__i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i__i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \^o\(2 downto 0),
      S(3) => '0',
      S(2) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      S(1) => \i__i_3__0_n_0\,
      S(0) => \i__i_4__0_n_0\
    );
\i__i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => CO(0),
      O => \i__i_3__0_n_0\
    );
\i__i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => CO(0),
      O => \i__i_4__0_n_0\
    );
\pntr_rchd_end_addr0_carry__0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF0000"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => storage_data1(0),
      I2 => ram_init_done_i,
      I3 => rom_rd_addr_i,
      I4 => \^sdpo_int\(15),
      O => DI(3)
    );
\pntr_rchd_end_addr0_carry__0_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(13),
      O => DI(2)
    );
\pntr_rchd_end_addr0_carry__0_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(11),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(9),
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42444222"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \^sdpo_int\(15),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \^sdpo_int\(13),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \^sdpo_int\(9),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(0)
    );
\pntr_rchd_end_addr0_carry_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(7),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(1)
    );
\pntr_rchd_end_addr0_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => \^sdpo_int\(1),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(0)
    );
\pntr_rchd_end_addr0_carry_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(7),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => S(3)
    );
\pntr_rchd_end_addr0_carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(5),
      O => S(2)
    );
\pntr_rchd_end_addr0_carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \^sdpo_int\(3),
      O => S(1)
    );
\pntr_rchd_end_addr0_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => S(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(1 downto 0),
      DIB(1 downto 0) => \^wr_data\(3 downto 2),
      DIC(1 downto 0) => \^wr_data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_10__2_n_0\
    );
\ram_reg_0_1_0_5_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_11__2_n_0\
    );
\ram_reg_0_1_0_5_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_12__2_n_0\
    );
\ram_reg_0_1_0_5_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_13__2_n_0\
    );
\ram_reg_0_1_0_5_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_14__2_n_0\
    );
\ram_reg_0_1_0_5_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_15__2_n_0\
    );
\ram_reg_0_1_0_5_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_16__2_n_0\
    );
\ram_reg_0_1_0_5_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_17__2_n_0\
    );
\ram_reg_0_1_0_5_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(1),
      I4 => ram_init_done_i,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => s_axis_tvalid_wr_in_i,
      I1 => CO(0),
      I2 => \^sdpo_int\(0),
      I3 => ram_init_done_i,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(3),
      I4 => ram_init_done_i,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(2),
      I4 => ram_init_done_i,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(5),
      I4 => ram_init_done_i,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_0_5_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(4),
      I4 => ram_init_done_i,
      O => \^wr_data\(4)
    );
\ram_reg_0_1_0_5_i_7__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_5_i_7__2_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_7__2_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_7__2_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_7__2_n_3\,
      CYINIT => \gfwd_mode.storage_data1_reg[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0),
      S(3) => \ram_reg_0_1_0_5_i_10__2_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_11__2_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_12__2_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_13__2_n_0\
    );
\ram_reg_0_1_0_5_i_8__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_7__2_n_0\,
      CO(3) => \ram_reg_0_1_0_5_i_8__2_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_8__2_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_8__2_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_8__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0),
      S(3) => \ram_reg_0_1_0_5_i_14__2_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_15__2_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_16__2_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_17__2_n_0\
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(13 downto 12),
      DIB(1) => \gfwd_mode.m_valid_i_reg\(0),
      DIB(0) => \^wr_data\(14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_15_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^o\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(13),
      I4 => ram_init_done_i,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_12_15_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(12),
      I4 => ram_init_done_i,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_12_15_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^o\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(14),
      I4 => ram_init_done_i,
      O => \^wr_data\(14)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(7 downto 6),
      DIB(1 downto 0) => \^wr_data\(9 downto 8),
      DIC(1 downto 0) => \^wr_data\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_10__2_n_0\
    );
\ram_reg_0_1_6_11_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_11__2_n_0\
    );
\ram_reg_0_1_6_11_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(7),
      I4 => ram_init_done_i,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(6),
      I4 => ram_init_done_i,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(9),
      I4 => ram_init_done_i,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(8),
      I4 => ram_init_done_i,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(11),
      I4 => ram_init_done_i,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_6_11_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(10),
      I4 => ram_init_done_i,
      O => \^wr_data\(10)
    );
\ram_reg_0_1_6_11_i_7__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_8__2_n_0\,
      CO(3) => \ram_reg_0_1_6_11_i_7__2_n_0\,
      CO(2) => \ram_reg_0_1_6_11_i_7__2_n_1\,
      CO(1) => \ram_reg_0_1_6_11_i_7__2_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_7__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0),
      S(3) => \ram_reg_0_1_6_11_i_8__3_n_0\,
      S(2) => \ram_reg_0_1_6_11_i_9__2_n_0\,
      S(1) => \ram_reg_0_1_6_11_i_10__2_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_11__2_n_0\
    );
\ram_reg_0_1_6_11_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_8__3_n_0\
    );
\ram_reg_0_1_6_11_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_9__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90\ is
  port (
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90\ is
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(1 downto 0),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(3 downto 2),
      DOC(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(13 downto 12),
      DIB(1 downto 0) => WR_DATA(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(13 downto 12),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(7 downto 6),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(9 downto 8),
      DOC(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff is
  port (
    ch_mask_mm2s : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ch_arb_cntr_reg_reg[2]\ : out STD_LOGIC;
    \ch_mask_reg[1]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_tready_arb_rs_in : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \vfifo_mm2s_channel_full_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    \ch_mask_reg[0]\ : in STD_LOGIC;
    reg_slice_payload_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff is
  signal \^ch_arb_cntr_reg_reg[2]\ : STD_LOGIC;
  signal \^ch_mask_mm2s\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ch_arb_cntr_reg_reg[2]\ <= \^ch_arb_cntr_reg_reg[2]\;
  ch_mask_mm2s(0) <= \^ch_mask_mm2s\(0);
\FSM_onehot_gfwd_rev.state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFB"
    )
        port map (
      I0 => \^ch_mask_mm2s\(0),
      I1 => \ch_mask_reg[0]\,
      I2 => \vfifo_mm2s_channel_full_reg_reg[1]\(0),
      I3 => Q_reg_1,
      I4 => reg_slice_payload_in(0),
      O => \^ch_arb_cntr_reg_reg[2]\
    );
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[36]\,
      Q => \^ch_mask_mm2s\(0),
      R => '0'
    );
\ch_arb_cntr_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => curr_state,
      I1 => \^ch_arb_cntr_reg_reg[2]\,
      I2 => s_axis_tready_arb_rs_in,
      I3 => Q(0),
      O => D(0)
    );
\ch_arb_cntr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF001000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \^ch_arb_cntr_reg_reg[2]\,
      I2 => s_axis_tready_arb_rs_in,
      I3 => Q(0),
      I4 => Q(2),
      I5 => curr_state,
      O => D(1)
    );
\ch_mask[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020202AA"
    )
        port map (
      I0 => \^ch_arb_cntr_reg_reg[2]\,
      I1 => \vfifo_mm2s_channel_full_reg_reg[1]\(1),
      I2 => Q_reg_0,
      I3 => \vfifo_mm2s_channel_full_reg_reg[1]\(0),
      I4 => Q_reg_1,
      O => \ch_mask_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157 is
  port (
    ch_mask_mm2s : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ch_arb_cntr_reg_reg[3]\ : out STD_LOGIC;
    next_state : out STD_LOGIC;
    next_channel14_out : out STD_LOGIC;
    reg_slice_payload_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ch_mask_reg[1]\ : out STD_LOGIC;
    \ch_mask_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    \vfifo_mm2s_channel_full_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ch_mask_reg[0]_0\ : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_arb_rs_in : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    \vfifo_mm2s_channel_full_reg_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157 is
  signal \^ch_arb_cntr_reg_reg[3]\ : STD_LOGIC;
  signal \^ch_mask_mm2s\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^next_channel14_out\ : STD_LOGIC;
  signal \^reg_slice_payload_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ch_mask[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ch_mask[1]_i_1\ : label is "soft_lutpair32";
begin
  \ch_arb_cntr_reg_reg[3]\ <= \^ch_arb_cntr_reg_reg[3]\;
  ch_mask_mm2s(0) <= \^ch_mask_mm2s\(0);
  next_channel14_out <= \^next_channel14_out\;
  reg_slice_payload_in(0) <= \^reg_slice_payload_in\(0);
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[36]\,
      Q => \^ch_mask_mm2s\(0),
      R => '0'
    );
\ch_arb_cntr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0001FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \^ch_arb_cntr_reg_reg[3]\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => curr_state,
      O => D(0)
    );
\ch_mask[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => p_2_in,
      I1 => \^next_channel14_out\,
      I2 => \vfifo_mm2s_channel_full_reg_reg[1]_0\,
      I3 => \ch_mask_reg[0]_0\,
      O => \ch_mask_reg[0]\
    );
\ch_mask[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \ch_mask_reg[0]_0\,
      I1 => \^next_channel14_out\,
      I2 => \vfifo_mm2s_channel_full_reg_reg[1]_0\,
      I3 => p_2_in,
      O => \ch_mask_reg[1]\
    );
curr_state_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFDFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => curr_state,
      I5 => \^ch_arb_cntr_reg_reg[3]\,
      O => next_state
    );
\gfwd_rev.storage_data1[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => Q_reg_2,
      I1 => \vfifo_mm2s_channel_full_reg_reg[1]\(1),
      I2 => p_2_in,
      I3 => \^ch_mask_mm2s\(0),
      O => \^reg_slice_payload_in\(0)
    );
\gfwd_rev.storage_data1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => curr_state,
      I3 => \^ch_arb_cntr_reg_reg[3]\,
      I4 => Q(0),
      I5 => Q(1),
      O => \^next_channel14_out\
    );
\gfwd_rev.storage_data2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555455FFFFFFFF"
    )
        port map (
      I0 => \^reg_slice_payload_in\(0),
      I1 => Q_reg_0,
      I2 => \vfifo_mm2s_channel_full_reg_reg[1]\(0),
      I3 => \ch_mask_reg[0]_0\,
      I4 => Q_reg_1(0),
      I5 => s_axis_tready_arb_rs_in,
      O => \^ch_arb_cntr_reg_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160 is
  port (
    mctf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mctf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161 is
  port (
    mctf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mctf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162 is
  port (
    mcpf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mcpf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163 is
  port (
    mcpf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mcpf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164 is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mcdf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165 is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mcdf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\ is
  port (
    vfifo_idle : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[1][0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\ : entity is "set_clr_ff";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\ is
begin
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[1][0]\,
      Q => vfifo_idle(0),
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172\ is
  port (
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tid_arb_i : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172\ : entity is "set_clr_ff";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172\ is
  signal \^vfifo_mm2s_channel_empty[0]\ : STD_LOGIC;
begin
  \vfifo_mm2s_channel_empty[0]\ <= \^vfifo_mm2s_channel_empty[0]\;
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i_reg,
      Q => \^vfifo_mm2s_channel_empty[0]\,
      S => Q(0)
    );
ram_reg_0_1_0_3_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2FFFFFFFF"
    )
        port map (
      I0 => \^vfifo_mm2s_channel_empty[0]\,
      I1 => s_axis_tid_arb_i,
      I2 => Q_reg_1,
      I3 => \gpfs.prog_full_i_reg\,
      I4 => \gpfs.prog_full_i_reg_0\,
      I5 => \gfwd_rev.state_reg[0]\(0),
      O => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173\ is
  port (
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    we_arcnt : out STD_LOGIC;
    argen_to_mctf_tvalid : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    mem_init_done_reg : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    s_axis_tid_arb_i : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173\ : entity is "set_clr_ff";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173\ is
  signal \^argen_to_mctf_tvalid\ : STD_LOGIC;
  signal \^vfifo_mm2s_channel_empty[1]\ : STD_LOGIC;
begin
  argen_to_mctf_tvalid <= \^argen_to_mctf_tvalid\;
  \vfifo_mm2s_channel_empty[1]\ <= \^vfifo_mm2s_channel_empty[1]\;
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \goreg_dm.dout_i_reg[0]\,
      Q => \^vfifo_mm2s_channel_empty[1]\,
      S => Q(0)
    );
\gfwd_mode.m_valid_i_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000100030"
    )
        port map (
      I0 => \^vfifo_mm2s_channel_empty[1]\,
      I1 => \gpfs.prog_full_i_reg\,
      I2 => \gfwd_rev.state_reg[0]\(0),
      I3 => \gpfs.prog_full_i_reg_0\,
      I4 => s_axis_tid_arb_i,
      I5 => Q_reg_0,
      O => \^argen_to_mctf_tvalid\
    );
ram_reg_0_1_0_5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^argen_to_mctf_tvalid\,
      I1 => mem_init_done_reg,
      O => we_arcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\ is
  port (
    vfifo_idle : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\ : entity is "set_clr_ff";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\ is
begin
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\,
      Q => vfifo_idle(0),
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk is
  port (
    ram_rstram_b : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_rstram_b_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_A_1 : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal inverted_reset : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of wr_rst_asreg : signal is "true";
  attribute msgon : string;
  attribute msgon of wr_rst_asreg : signal is "false";
  signal wr_rst_asreg_d1 : STD_LOGIC;
  attribute async_reg of wr_rst_asreg_d1 : signal is "true";
  attribute msgon of wr_rst_asreg_d1 : signal is "false";
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute async_reg of wr_rst_asreg_d2 : signal is "true";
  attribute msgon of wr_rst_asreg_d2 : signal is "false";
  signal wr_rst_i : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \wr_rst_reg[15]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of wr_rst_asreg_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of wr_rst_asreg_d1_reg : label is "yes";
  attribute msgon of wr_rst_asreg_d1_reg : label is "false";
  attribute ASYNC_REG_boolean of wr_rst_asreg_d2_reg : label is std.standard.true;
  attribute KEEP of wr_rst_asreg_d2_reg : label is "yes";
  attribute msgon of wr_rst_asreg_d2_reg : label is "false";
  attribute ASYNC_REG_boolean of wr_rst_asreg_reg : label is std.standard.true;
  attribute KEEP of wr_rst_asreg_reg : label is "yes";
  attribute msgon of wr_rst_asreg_reg : label is "false";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[9]\ : label is "no";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => POR_A,
      O => ram_rstram_b
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => POR_A_1,
      O => ram_rstram_b_0
    );
wr_rst_asreg_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
wr_rst_asreg_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
wr_rst_asreg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => inverted_reset
    );
wr_rst_asreg_reg: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => wr_rst_asreg_d1,
      D => '0',
      Q => wr_rst_asreg,
      S => inverted_reset
    );
\wr_rst_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      Q => wr_rst_i(0),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(9),
      Q => wr_rst_i(10),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(10),
      Q => wr_rst_i(11),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(11),
      Q => wr_rst_i(12),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(12),
      Q => wr_rst_i(13),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(13),
      Q => wr_rst_i(14),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(14),
      Q => \^q\(1),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(0),
      Q => \^q\(0),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^q\(0),
      Q => wr_rst_i(2),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(2),
      Q => wr_rst_i(3),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(3),
      Q => wr_rst_i(4),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(4),
      Q => wr_rst_i(5),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(5),
      Q => wr_rst_i(6),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(6),
      Q => wr_rst_i(7),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(7),
      Q => wr_rst_i(8),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(8),
      Q => wr_rst_i(9),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    comp0 : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_19_out : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^comp0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair10";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  comp0 <= \^comp0\;
  \gcc0.gc0.count_d1_reg[2]_0\(2 downto 0) <= \^gcc0.gc0.count_d1_reg[2]_0\(2 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[2]_0\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[2]_0\(1),
      I2 => \^gcc0.gc0.count_d1_reg[2]_0\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[2]_0\(1),
      I1 => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[2]_0\(2),
      I3 => p_13_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^gcc0.gc0.count_d1_reg[2]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^gcc0.gc0.count_d1_reg[2]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => p_13_out(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__0\(0),
      Q => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__0\(1),
      Q => \^gcc0.gc0.count_d1_reg[2]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__0\(2),
      Q => \^gcc0.gc0.count_d1_reg[2]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__0\(3),
      Q => p_13_out(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_13_out(3),
      I1 => \gc0.count_d1_reg[3]\(3),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(2),
      I1 => \^q\(2),
      I2 => \gc0.count_d1_reg[3]\(3),
      I3 => \^q\(3),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \^comp0\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => ram_empty_fb_i_i_5_n_0,
      I1 => \gc0.count_reg[3]\(2),
      I2 => \^q\(2),
      I3 => \gc0.count_reg[3]\(3),
      I4 => \^q\(3),
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[3]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[3]\(1),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000090099009"
    )
        port map (
      I0 => \gc0.count_reg[3]\(1),
      I1 => \^q\(1),
      I2 => \gc0.count_reg[3]\(0),
      I3 => \^q\(0),
      I4 => \out\,
      I5 => \gnstage1.q_dly_reg[1][0]\,
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEAAEEAFFFAAEE"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I1 => ram_full_fb_i_i_2_n_0,
      I2 => \^comp0\,
      I3 => p_8_out,
      I4 => \out\,
      I5 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      O => ram_full_fb_i_reg
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => ram_full_fb_i_i_3_n_0,
      I1 => \^gcc0.gc0.count_d1_reg[2]_0\(2),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => \gc0.count_d1_reg[3]\(3),
      I4 => p_13_out(3),
      O => ram_full_fb_i_i_2_n_0
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \out\,
      I1 => \gnstage1.q_dly_reg[1][0]\,
      I2 => \gc0.count_d1_reg[3]\(0),
      I3 => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      I4 => \gc0.count_d1_reg[3]\(1),
      I5 => \^gcc0.gc0.count_d1_reg[2]_0\(1),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_8_out : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179 : entity is "wr_bin_cntr";
end design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gcc0.gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_empty_fb_i_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_5__1_n_0\ : STD_LOGIC;
  signal \^ram_empty_i_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[0]_i_1__2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2\ : label is "soft_lutpair5";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gcc0.gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gcc0.gc0.count_d1_reg[3]_0\(3 downto 0);
  ram_empty_i_reg_0 <= \^ram_empty_i_reg_0\;
\gcc0.gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      O => \plusOp__1\(0)
    );
\gcc0.gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__1\(1)
    );
\gcc0.gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I1 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      O => \plusOp__1\(2)
    );
\gcc0.gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      O => \plusOp__1\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(0),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(1),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(2),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(3),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0\,
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I3 => \gc0.count_d1_reg[3]\(2),
      I4 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008AAAE"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I1 => m_axi_awvalid_i,
      I2 => \out\,
      I3 => p_8_out,
      I4 => \gc0.count_d1_reg[3]\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0\
    );
\ram_empty_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFCC8C"
    )
        port map (
      I0 => \^ram_empty_i_reg_0\,
      I1 => ram_empty_fb_i_reg,
      I2 => m_axi_awvalid_i,
      I3 => \out\,
      I4 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I5 => \ram_empty_fb_i_i_3__1_n_0\,
      O => ram_empty_i_reg
    );
\ram_empty_fb_i_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(2),
      I1 => \^q\(2),
      I2 => \gc0.count_d1_reg[3]\(3),
      I3 => \^q\(3),
      I4 => \ram_empty_fb_i_i_4__1_n_0\,
      O => \^ram_empty_i_reg_0\
    );
\ram_empty_fb_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_reg[3]\(3),
      I2 => \^q\(2),
      I3 => \gc0.count_reg[3]\(2),
      I4 => \ram_empty_fb_i_i_5__1_n_0\,
      I5 => p_8_out,
      O => \ram_empty_fb_i_i_3__1_n_0\
    );
\ram_empty_fb_i_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[3]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[3]\(1),
      O => \ram_empty_fb_i_i_4__1_n_0\
    );
\ram_empty_fb_i_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000090099009"
    )
        port map (
      I0 => \gc0.count_reg[3]\(1),
      I1 => \^q\(1),
      I2 => \gc0.count_reg[3]\(0),
      I3 => \^q\(0),
      I4 => \out\,
      I5 => m_axi_awvalid_i,
      O => \ram_empty_fb_i_i_5__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_8_out : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189 : entity is "wr_bin_cntr";
end design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gcc0.gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp__5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_empty_fb_i_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_4__2_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_5__2_n_0\ : STD_LOGIC;
  signal \^ram_empty_i_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[0]_i_1__4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0\ : label is "soft_lutpair1";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gcc0.gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gcc0.gc0.count_d1_reg[3]_0\(3 downto 0);
  ram_empty_i_reg_0 <= \^ram_empty_i_reg_0\;
\gcc0.gc0.count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      O => \plusOp__5\(0)
    );
\gcc0.gc0.count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__5\(1)
    );
\gcc0.gc0.count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I1 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      O => \plusOp__5\(2)
    );
\gcc0.gc0.count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      O => \plusOp__5\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(0),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(1),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(2),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(3),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0\,
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I3 => \gc0.count_d1_reg[3]\(2),
      I4 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008AAAE"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I1 => M_AXI_ARVALID,
      I2 => \out\,
      I3 => p_8_out,
      I4 => \gc0.count_d1_reg[3]\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0\
    );
\ram_empty_fb_i_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFCC8C"
    )
        port map (
      I0 => \^ram_empty_i_reg_0\,
      I1 => ram_empty_fb_i_reg,
      I2 => M_AXI_ARVALID,
      I3 => \out\,
      I4 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I5 => \ram_empty_fb_i_i_3__2_n_0\,
      O => ram_empty_i_reg
    );
\ram_empty_fb_i_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(2),
      I1 => \^q\(2),
      I2 => \gc0.count_d1_reg[3]\(3),
      I3 => \^q\(3),
      I4 => \ram_empty_fb_i_i_4__2_n_0\,
      O => \^ram_empty_i_reg_0\
    );
\ram_empty_fb_i_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_reg[3]\(3),
      I2 => \^q\(2),
      I3 => \gc0.count_reg[3]\(2),
      I4 => \ram_empty_fb_i_i_5__2_n_0\,
      I5 => p_8_out,
      O => \ram_empty_fb_i_i_3__2_n_0\
    );
\ram_empty_fb_i_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[3]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[3]\(1),
      O => \ram_empty_fb_i_i_4__2_n_0\
    );
\ram_empty_fb_i_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000090099009"
    )
        port map (
      I0 => \gc0.count_reg[3]\(1),
      I1 => \^q\(1),
      I2 => \gc0.count_reg[3]\(0),
      I3 => \^q\(0),
      I4 => \out\,
      I5 => M_AXI_ARVALID,
      O => \ram_empty_fb_i_i_5__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\ is
  port (
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gcc0.gc0.count[6]_i_2_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1__0\ : label is "soft_lutpair75";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8 downto 0);
  Q(8 downto 0) <= \^q\(8 downto 0);
\gcc0.gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__3\(0)
    );
\gcc0.gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__3\(1)
    );
\gcc0.gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__3\(2)
    );
\gcc0.gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \plusOp__3\(3)
    );
\gcc0.gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \plusOp__3\(4)
    );
\gcc0.gc0.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__3\(5)
    );
\gcc0.gc0.count[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \gcc0.gc0.count[6]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \plusOp__3\(6)
    );
\gcc0.gc0.count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \gcc0.gc0.count[6]_i_2_n_0\
    );
\gcc0.gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(7),
      O => \plusOp__3\(7)
    );
\gcc0.gc0.count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gcc0.gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(8),
      O => \plusOp__3\(8)
    );
\gcc0.gc0.count[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \gcc0.gc0.count[8]_i_2__0_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(6),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(7),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(0),
      Q => \^q\(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\gmux.gm[0].gm1.m1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \gc0.count_d1_reg[7]\(1),
      I3 => \gc0.count_d1_reg[7]\(0),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gc0.count_reg[7]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gc0.count_reg[7]\(1),
      O => ram_empty_i_reg(0)
    );
\gmux.gm[2].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gc0.count_reg[7]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gc0.count_reg[7]\(3),
      O => ram_empty_i_reg(1)
    );
\gmux.gm[3].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gc0.count_reg[7]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gc0.count_reg[7]\(5),
      O => ram_empty_i_reg(2)
    );
\plusOp_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[7]\(7),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3)
    );
\plusOp_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[7]\(6),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2)
    );
\plusOp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[7]\(5),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1)
    );
\plusOp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[7]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0)
    );
\plusOp_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[7]\(3),
      O => S(3)
    );
\plusOp_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[7]\(2),
      O => S(2)
    );
\plusOp_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[7]\(1),
      O => S(1)
    );
\plusOp_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[7]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\ : entity is "wr_bin_cntr";
end \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gcc0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair59";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8 downto 0);
  Q(8 downto 0) <= \^q\(8 downto 0);
\gcc0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__1\(0)
    );
\gcc0.gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__1\(1)
    );
\gcc0.gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__1\(2)
    );
\gcc0.gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__1\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__1\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__1\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      O => \plusOp__1\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__1\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => \plusOp__1\(8)
    );
\gcc0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gcc0.gc0.count[8]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(6),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(7),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(0),
      Q => \^q\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(4),
      Q => \^q\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(5),
      Q => \^q\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(6),
      Q => \^q\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(7),
      Q => \^q\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(8),
      Q => \^q\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gc0.count_d1_reg[8]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gc0.count_reg[7]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gc0.count_reg[7]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[8]\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gc0.count_d1_reg[8]\(1),
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gc0.count_d1_reg[8]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gc0.count_reg[7]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gc0.count_reg[7]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[8]\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gc0.count_d1_reg[8]\(3),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gc0.count_d1_reg[8]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gc0.count_reg[7]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gc0.count_reg[7]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[8]\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gc0.count_d1_reg[8]\(5),
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gc0.count_d1_reg[8]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gc0.count_reg[7]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gc0.count_reg[7]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      I2 => \^q\(7),
      I3 => \gc0.count_d1_reg[8]\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gc0.count_d1_reg[8]\(7),
      O => ram_empty_i_reg_2
    );
\plusOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[8]\(7),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3)
    );
\plusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2)
    );
\plusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[8]\(5),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1)
    );
\plusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0)
    );
\plusOp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[8]\(8),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0)
    );
plusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[8]\(3),
      O => S(3)
    );
plusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      O => S(2)
    );
plusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[8]\(1),
      O => S(1)
    );
plusOp_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\ is
  port (
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\ : entity is "wr_bin_cntr";
end \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^gpr1.dout_i_reg[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_empty_fb_i_i_8_n_0 : STD_LOGIC;
  signal \ram_full_fb_i_i_2__0_n_0\ : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__0\ : label is "soft_lutpair68";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \gpr1.dout_i_reg[0]\(5 downto 0) <= \^gpr1.dout_i_reg[0]\(5 downto 0);
\gcc0.gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__1\(0)
    );
\gcc0.gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__1\(1)
    );
\gcc0.gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \plusOp__1\(2)
    );
\gcc0.gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__1\(3)
    );
\gcc0.gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \plusOp__1\(4)
    );
\gcc0.gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => \plusOp__1\(5)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \^q\(0),
      Q => \^gpr1.dout_i_reg[0]\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \^q\(1),
      Q => \^gpr1.dout_i_reg[0]\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \^q\(2),
      Q => \^gpr1.dout_i_reg[0]\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \^q\(3),
      Q => \^gpr1.dout_i_reg[0]\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \^q\(4),
      Q => \^gpr1.dout_i_reg[0]\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \^q\(5),
      Q => \^gpr1.dout_i_reg[0]\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__1\(0),
      Q => \^q\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__1\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__1\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__1\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__1\(4),
      Q => \^q\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__1\(5),
      Q => \^q\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\plusOp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[4]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(0)
    );
\plusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[4]\(3),
      O => S(3)
    );
\plusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[4]\(2),
      O => S(2)
    );
\plusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[4]\(1),
      O => S(1)
    );
\plusOp_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[4]\(0),
      O => S(0)
    );
\ram_empty_fb_i_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gc0.count_reg[3]\(1),
      I1 => \^gpr1.dout_i_reg[0]\(1),
      I2 => \gc0.count_reg[3]\(0),
      I3 => \^gpr1.dout_i_reg[0]\(0),
      I4 => ram_empty_fb_i_i_8_n_0,
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(3),
      I1 => \gc0.count_reg[3]\(3),
      I2 => \^gpr1.dout_i_reg[0]\(2),
      I3 => \gc0.count_reg[3]\(2),
      O => ram_empty_fb_i_i_8_n_0
    );
\ram_full_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2FFF3F2F2F"
    )
        port map (
      I0 => \ram_full_fb_i_i_2__0_n_0\,
      I1 => E(0),
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I3 => \gc0.count_d1_reg[2]\,
      I4 => \out\,
      I5 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      O => ram_full_fb_i_reg
    );
\ram_full_fb_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000008"
    )
        port map (
      I0 => \gc0.count_d1_reg[4]_0\,
      I1 => awgen_to_mctf_tvalid,
      I2 => \out\,
      I3 => \^q\(0),
      I4 => \gc0.count_d1_reg[4]\(0),
      I5 => ram_full_fb_i_i_4_n_0,
      O => \ram_full_fb_i_i_2__0_n_0\
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[4]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[4]\(3),
      O => ram_full_fb_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178 is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178 : entity is "wr_status_flags_ss";
end design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
\gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD0202FD"
    )
        port map (
      I0 => m_axi_awvalid_i,
      I1 => ram_full_fb_i,
      I2 => p_8_out,
      I3 => \gc0.count_d1_reg[0]\(0),
      I4 => Q(0),
      O => D(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188 is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188 : entity is "wr_status_flags_ss";
end design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
\gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD0202FD"
    )
        port map (
      I0 => M_AXI_ARVALID,
      I1 => ram_full_fb_i,
      I2 => p_8_out,
      I3 => \gc0.count_d1_reg[0]\(0),
      I4 => Q(0),
      O => D(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\ : entity is "wr_status_flags_ss";
end \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\ is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
\ram_empty_fb_i_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => awgen_to_mctf_tvalid,
      O => ram_empty_fb_i_reg
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
hZClrjQL2xcvpkOw5/Rk0YfU4cLpkzqVyCWW+vyfGfIwRXry56MPNeJiKWSo2kvUzFNpnQa+st5p
3la0itKKWw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
cJPY46dnrBJ9tXvtxt0uojXUpj8Xad3TGOGCLvqfcn4WvGhwrOJZFUe/HwihZ6YPBs7rBkt5Uhyh
Xkm+k6ryH9Zyr/Cf0z3ghL5tiNSKvqVnr07tvQetVbBj1mTMYyrz9PaJbZ2GSQ3ef7FulEtNjb5d
Ef3ip+c6Tj3HkCyyiY8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
TFQ0extCZz/E4dn7YXorUbY21QuuDSbveq26pUf3opJgYPyzCKX0OQxTJaKwiG/DkXlSQ4470vtG
F64mjUEEXYREg0yfX2fIKjT3/pF8aLzpCfQ1udOc8Cqg/Nloo+JsSd2tPEDJWk2su97x6eFnk78x
PW3TR2MiO42VBivqermCpO29mieSZnNoskYUOHLuzvhIR/J/cMXMmiRcjbEh7EJOVeq/jItPudpb
5A7hITRte89rFpkFg/VWLnuc5MEctO7uT/RZTQKLJOglWXp7f+uSlAE8dDm9YI/IS/OO6o9HzTnl
ZjoPWmmJNO5eEka7WEI14Wnl+k/UI8CLPr7knw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vcA6tVBzywmJsvOGZta29NRAU5c4+e//Nq67cIVRUCEbQtu/TBzGuVvmTJqBcU2b72sDpgdn6TWW
HdNlgPm1q0gl2L3X27zzFiw+iTqSprZuK9pz0e0O+7oFIGbnzvM76Betk1rhRGfCV3NKsrQsUZ4u
rDVDPXN7BJIa08/V/boRGCX5871PZGtOEHw8dBNIr2CfDxytdwsQYl6TPm+s32UscdK1DyJij6yT
56KtqClpqYfV67ZmyPtdLKDbmf+XaEr/i5QPah1raC09d1fb7MNxnT1kH7oV8klk6QbDqAwl7To9
5v+jCauuNWvCyX1my3fzbWm8CuK5jAU2vXrvKQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
X0GXe4413l+ZBbytkXE7IOL3xzGFtpeplzzSs/s0NIrsuzQG59hJqM3d6liI4/SHNkEwiUHF5fcA
qPHT1aga/AfSC2fylyJNGOz0sQfh2IYqtvq5E9GT0jShxRibVeFndZ+Y3JIt0LKOKaJRH6y2b8xy
6wfF/6pZIu/XRu0+C7TwIViyLBIOEVkhGghVsgslnz5RcdCiMXcPgHGucu1btmub7Xd0v11aqvjw
nRQYV1gduDrGtNJFU50Dx44Rm8IdndMJI86N8vZpVgUQ/OMe8SMOXjkeT2h3y/ijSSOtaOGLwc4J
4FjK+n1vUWs8aoq0C7jQl8iaVQ0ALnmzBmX20w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
em7m0sQoFdMSKYlp8fNnnGHtha7+YDLScVsLXUfGGlxdfLt8ouCJKEWVOgI2bd9p+aNlNqsE2wgE
0TfwWzF8YzQRyG5k4D71zPHOQYn/Jz0UmLVWoRmjot05b2PQFE7C+HkI08wo5c05ZZCxl6GDqV5l
4gtb5/kTvmII6wfHYVw=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jnQk15tdONqg9/ukBwbkokOqw7S046x6VLYIf5awLeVUFwP97gQPSyGyxab08piQmf8PTrUAKX72
uf2gl+T9YzH+MSUDS3lz9X2ZIxf9dJ952dR2W7jJmggGx1ffSB14bOmNaMusHDQuFAc7oIVIlV0N
BQamQACENzbxrEWdKe45iLSoK6YHZ3irufuSJGd0q0JgQk5V5ZCDAo3EeTV45HBV6fY/7cH8XdgX
13Oz8nv27TkWrLmJhkJ7DFi9uNOrMz165v4vI6iRZqSkOSjRpL7Kc10mXKFv7RY+K1N27WQyNX0l
GYRoGLAwwvJfLg9SAlAh9XgCAb9ZxD1SGt9wJw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mbbrQiv3sgTDGlTfv213lD360rqvWvl68KVtPZlERzKeEill55hLr8CFz8wPom+2R8hoL1FVPEmG
bjBRdn6AF4dkeLJ+ZwZWDyuGzEIscZOCx6HA6en9t9WYn4yB81GfEinWwXI6EatiGIZzwB4w1Beb
qdCLn0e3CS4aLg03hoXueY7lkepn39cn/Ph6CsHgwEsUnZFP++ycg4IRibI8t6UbVxdpUa9FxZhu
H8PZcjesqmj1qJiaIaiY1hj/7TuFpae2/ScHVwQTtJGENCdj4QFeu8q9Bg8wSuyPy5838vHsG0ws
enc/qqBcsQWJg+xMgbquPiQDCcGXDlgVuhPKTA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
zHtdDDXv0UZhHR59hK0NlbEwg4T0CQ6ZBUTr3zQ8fsMLcg9C7iTk9wiSh5WXzQ3lKculb6S9DBdw
2Y37Zy0PnIorKnDK5pt6Q1IrkZdNdT/FTmP/Nhwdlw1ocw3ludtLQMRB0iuHrgqBKHd1WzVtFuj6
lDz4KsGrU35OqG/23e+dfFlUQCXfOuaDcxBU5vKS4HYERHQ39UdFeI5cvbq/DFpqN1eMF3w6wRic
SNhTHNQNn9XW0F4zWHxHzKkHUKaYRq2GzUHfRWIBXfBhuD4RvzI6NwlxpimTJ0t25XFwXx4VfAHj
wCO0PamPrq21mzuBwLuCLJ+ExaBYmdZnP8s/Gg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 272704)
`protect data_block
fjyWdb+Zsiw1KhNbNs7kQFdFehxGgHZlQrlbyfXja8P4ZGW75SPWIsf2N39FFWF7ulGiUt1GZm8A
ClLmJea4F79eYBybKoQ44ny5EpcceAEoEavhOuJ/O85XScyxUGo6WxtoC9bFV/ewANFoRaEgMzjV
QBiAPuc3t23QCks4yuflhDMJOA1gTI7tEiF7wBu9uSEhT9ILynWTfWojFZDLl1pFUf/yUF++Guu/
9CscIi0e2/sFPW6BjDCX3mNqvipQR3Y6B93KXniV3gH3Xrpun0Cqinu2HJNRxNs9ghKEh8XarCMt
wIGM1Swe0jWBz83muBjkcKLQimhTCosBqxlDA1UUOkZ5DCJEQ8aSp/Aa43fYeXg7KzCAiDFHdXYD
tyFrkH5xpS9LjfL+JiKZ7RH90TAAqQA1NxL0vt2c7w0J3nCDdfWKv2ouVfBNksiJ4I8eYLKaBuTd
KuMCPZu0hbFOaZ/HEkpkXN98/efItNGaeprIXJsMJ+1PbSRcgoQya489fucZfPQBnX6Rim2Mfkjg
W62kXnBAHo/83TbezmfELv+GLChf/mKxIiifOM/aRTGixY29MGevjBZaFjUKq8xAWXIFxv0FD2Yt
Bm0ujcG5YvFiSKLxsu+4vhnBWXnZ0/zIYPIj2WlaYKHsRRWCMoRo30VQvgPCnqUU6chsAgP4n/8W
vNRKQUVLbdnNcyGU2XNEnmZO1g/Royqi4itl+uZFFB3jLlmdMEjuwkH6m/ur71Ul2WG4tznRrowF
3/DtBMQGDt6xANdqfXgRBYAG3NUbKhkV5UgwELPQtlFCr+0fTQ6CeTG0XxLiqbpLPjhgCGgtygEG
qGu1zu+8a3tZKBUbdhXZYl7776aKuvcZpLx498TkSGXmTz2WoMD1wbeLEW0ysaSRF2x2kGsCfiUG
/ExnPT0u8JThHEIai5ddrwMFIGIm6ikgVPhGuGHccs+KSCx0iLTL8WMmgbOLVJCYJfD2zvF0FDDb
i/i0KdGlTcDfvIrWuFMIkPJxp+AgPHeTWA2DPievBXwtJM/XtTxE6bmrRf+LqFsRn5dJ3pdQuy8C
ao2sMFNnlmxI3jWhhTDE4ECCfO6yt4bMd/DaYP6ox746pb5f1pEWQpioNJuTEc14XzEd2YIytUwZ
w0Ujf3xqS6iax65XLjgSX/JBfC6qWmDc8bLDiiO3G9kG4ula4AKri/5UFAGl1WJviq5FfMq931TD
xGkHK0/alED05ADXG3PoXNpMJxesbH+jUxqNQj+HcexSgjThTP9E+vy6xlB5yzoUWpk/RhKiFWYq
5uweijsRHnoCnCPXEGcFBH8p4pV7M/xK9/W57SFwstNPCCVKSKLyibvWuOgDTDbUQr+7gu7KcJ3k
COoKExQA563weEbmVDKOnhZe9nNqWAY3Ew2RykhDxjWv4TK0qYhKoGvTiC4zJC1AQaKGsEt1nGHi
fxD/cmDBh2Rj9ehgceT4uWq8rRdVO+Zo+1Fct9RXUBYMD+IEAfXCI9kXu+L64hvv5wsA1mUoDxIG
3AbG9GjI/XHe9ICNCkdrBDecN3I1/UHGKaJrhCuWx2ZdAsupwTeEgRF8qWqkJ+jYpd+WfC16oNhH
S84gOjPv77LJE50MPfKoTKSOcroqUehsRv7EBZJVQiGlIIRv+ZAZNGwjvWuiaZSxPrjKI34jCAVH
TN9msCU1lVkXP/qTZG+KM721xefg/ieau/7A0iyso8KqaKPPH8ZwWvQDJjHmH3G329wVn8lBWhWs
LtHdXndqvEnp/0Afc4XW7jgMg6y/PuLdxyWM/6GTO0RWwXV24sgYbUscV0RMnv1SYToG9lOqQxXv
KYW68QREYjegrnxKxpZspMlP+TUO5mT/HM0UStGnKfR93yUDSZlKy2ah7K8CSEf4rtkV6jMcViUN
VCtXS5ctRa680cdxrLiY6Mkunevc95YVmDXTsmlOQV48Ah5g4GmcMihVXZLiJ+iWyHcGWwbfd4jh
Gkn/dQk7hf5RV6x+Y76ApAmhhrE6Wm+MApoxqqffhiVscuZnLUcc6aPv5K3lzThcy7pe7FmctGnb
Vn0E4bDYbagWHeNq+HJoYCoVPU17PlqbIOi8svfpl14+33YmDGmw3AV1e0NOXCmMlczdfUnKU0yH
SyxjSwFoIWOHPVz33Qen9xUE9ynSD3MBhakXAkDXGD5O9TNaPb7BmBMqNUAz3ZeOCoAr+lVwQb0W
THP6/0lPIad+mGpAl4u5i7VayeRLRkeYuXpdy9Hmp8LOT7S261lXZLSeyZ6Ug3FROOFLdJYNJIXB
04F0Zg6/+0IZ32nheoivQeB8e7vBCqYqP4P0CpRsVI2+aDxD7rWugCJr/mHAfEU7JjJeiLS1fyNB
p5QKCHgG1fMtPl64dsYTR6fQoTchr0QdPxX39KvBFIW4ScjEe9/1oNxkvF0w6T+QE3Xg9dAMvM2/
0jMmmLn02Urvm2QIz4it5pFLBbfsD7k0JIYkkvPwORI1/qRpMJTTMIdrgTh55FhG0uLRhsO8Pjd6
YxSMVvKFHOcK/P9YGrqB+lP6IfcdZxFJTZ93aW+pFih8uSkX6FW0wdMLU8kVmTY2Lkj8nZDdcOqy
OFb1hdJLRiX3LCmkx1bG3Kq+DrgVsvfWrUFXI7n1L6H4YjJnx9mikXwbTYm/JBZGjhNOjJiHMVgm
IJ82XwsuEO4h3EeMy1EwdCX012PCc+zXpmDNcVctgBSWOat1nG03485PyX/GB+475Os/NTBFd/X5
ch8ymWoHcmHTyx6n8OiuWONfGgNozDslXBlZojuBNUqB0VoOVOQWvG8MYqdO8Li0TbMVYHqD/5Kh
jD4QipzA7w72Isf6qI4UOFY5Mnp9s1KwFpVKnxYiEmuBhmfVbe/8iSsMQEIGuSV+tRt46lpntv6I
GRhp42uWafWQyZjuCdbo2ecAXxcj9dPsRoVvkgtjDABbvQ5JvJvIeRiv+QALspGlY79ueknSbVYI
X8SsFV4AK5iPOkmU7OL9l2FD7gF3jn9RUsexEiAoa3FcixnEzKYSPLK7tDSuHkxPHc5AueArr1ha
HqvISRHcrFP2rElwU7D2mB7v1JYt+SknwKOe0e+hC+0wbF7kL90jKoViqfTh7muWRdGt2hK0g3em
83bC0cZwdhPrdYNXLX2gUgyRDGbSfI6ND3b8NHdjjnh/FJM5ooEl8co67YYDPTb31KX5JtYWqeqe
cKfahm0h/vuDrXDg0uy9mSF3wm/Gy6vDdw+0fk/HdgGBID3cdMF54LuMm6red1JsffJwIcnNlZYF
hYpoBrqbh0tcjlmz9/yjr9+lG7xdQwWkouFEE/FPMKyEZhzCI56HVIgpZ8OyqimIREYrdsZKeRAV
KfYIUamW+PkW/+6hxnVev/k+n8XvHAPbLCwxcrz8qllVXlcLhDS0if81ivUUwNHgl1GAcNyczlPX
7XAr4/VinsIR8E0bioe5CKcNsHjExHVb5Y/6FPEOSgp/lxlzGXf8nADQtJISEXIQMpmyImDrbMpV
1H0+RpmgKq5IQltAUq4LySF6m6qqDSN4QCcxMhwTJRw/tB0z2wEUWFsvzbHkj9v+s7lOkTG3Ffua
F45ClhJVtET7ukoaI4H4lkBXIBYhNed4GrCYNCHWKTbYX44z2MPWqfAr5VueALH8TlBHho6p4M2K
rKl6fjeAFzTt7eqDlbDtoLOOPdl9hCNHgIbL/LVQYTi6utbBvccVXTqJ5VnrK3XCtN8x/OgheHvc
D1PStYTAILeZ82Bhjpl4G841P9ZysmA1D4xKR1ZwiKuGWG72qjRtEQrnxsc7saUAWMICEwvUriH7
FiRTAy/Vw5oKPjhte18twfCXH4Vt3KCvv34GS0em87TyCeIvg5ThYeXNu8Hn6j3f6eZwnR7waSm0
OjTYk8N/xWAUHVRTbGDVgIUKiGaDAB+TAsZaovemOtS+qCAO4mEYq25R3oqOHVYNYh7xPqBoKOrr
Fdg6m96raBfIOoXZxV9rq+PKCRBRKHSI1CGafsaijND80K82YHEZdkcFpPD2iyiZZsOdTjtdwKuB
vMkUzgIqeBlNnniZxGICc70+NfZ4NgSE0koXrHO7kN+boxWv4ojyxQNBKluH7nzwMrYRWKWw2fMj
LwOLv1lhjRUtL6sBZG10qkyp1VAjVrQ1NPxkbtrKWXbC6tlXUjAYk9GERWWYei+ThXbp0cZYA8vh
m/NEMWAM4HOi9/hINBgl1hrqmu0+1IEjsrkLjZrz61ZRYwAX6lgWYmwSsqngYfzgu/Iki0QLmn2V
CMluu2ua+bYjoeFmMrBqUmREVC/WpUt1N3c4oHZzRM9ZePkBhj+ZOgaOuXdsACm8CQPjrPpuH3YJ
AoQWds3GciPRmvRcB7F9W1aKlaFDIWAyaMM/5+Sj4jW5dbhYAtM0ve97rK8D2ZFt6/whKEmSeomH
uzt2Wz+ARRdi5n8Hun2UT8VJOpJ69fr8NuWwReExdrRpdYLzxdI2cWAywK/Y+HFmqlTySfPpt0bz
5FSH0UyEjcGSCZ8N/hxmewUU3VYGthodVtqFtyMCG4mFZDLd9qzJn45LfvzcW29EoUlR5dchRlb5
nX96CWtKN6j8gVJdIiBOa9mBw1PjlQECgyzmOr3ejdQ3qwp1wQtaW2nhqKeAPyrRXGZxVPDyiUDK
OeRWZNGbUqL4ZbOilSrU53osE5qEN5g/NuNLrUMO1ll+8bDmzkUpdvqb6Q0Cq1kB9HeiTrx1gjHT
zRTo0PbkAvmHzGT5AkY19EgElA60sDGT14jfh/Bhv2t6l86d6lJncEuIJBJeu7yAqlDhZiQEX6X1
oSKSZWxGgjnPfCiml97gD6ZISku3jUefdWZtDpPrX61qooFlXj/EZQqBlBMOS4B2okPS3PuiPecd
UBa6xnGTck88ZeZ9zNZ3t9zhtCn3gE7rJBXsBCxBIq7eHGRi8m2pdaxwM6SHBYBLIV1hSSLYhkDC
SY+ooLvJ+DuqaaRBOJGF7CvwKnTEepgdYlC037cIhz6WCsdaMf00kkguCormq6L+TWgGEFm9qrDK
gN9caImmdgS9kBnz10V3FP3QqEjmKt7d/t9Vc7JEjxweL8GrmnOdrrdpLTVU5hI/s78Tq2kb/6Di
TPXdX2aUfHEEPesuiHSeT7DDmYBv8S+Yto61TnsJgdRPYYMer2uSYBmLNpBM2CdSvneV26ylHLC0
VadcOSj+IOvM05AXRLyNAZ1IJ6isFTq/xM9IIVg8Zt1wgXmNfAUnWh9b3k3eYL+B0QFCzeHmRRYN
S/4Jfn0x6vXJ/BSc7KhfJJvKWLUSJUR4ozXc6nLmS+uaSUY+YP/jSTyg4nZY8nSYiICdn5zevi2H
o7QYG/nSYfv/iorjfGNwIgZcsg8OrJjL/CPLCS3U3AqJ4hRlcPdtledwgM6thsLYqhV6zBo5np3v
sVD9BFMDobbi6+xWgGJjtGbUQProPWwfc3+gyqnKlre9MjOFUWNYZOh2tBfNpn5I0I1Vha0wbe/+
Mr5zY51ezrqmTJ0PEQBKxsZRNYzcDIqf6S+cB5iwn1BGQscTizzNp455au1f4CQxFl/yzKTntFDy
9mnKI+iZOYrEb+EqahyozbFBeBAN93ht8RXnIPAr45vkdib3w7mWjPh3/cR+RQEzqAIzL9xhSY1P
lDRWJdrD88lKhfrKd5QKzdD6bO0YTSmlHoWnaGB9vy9YXQ/zYN4zVgPFEbk+zqLXiOjCSLeNvPxx
RmGh+5AUL9tgeAYA+QYamRBMlDor2t7KUaieMiXdH8kwPU3YQIdG7pioqgoNyqfa/vgyBhxFkWSm
JWj6YIk/TWnHIDRVqQin4XCHlrLuSzDdNv21wODbjQEggYvYpH3n3Z36RTMqFCyctPJqqgptfgP9
kOrH1OVN8JpBnpwQUff/XULDs0CpN5CoBvhseCfT0vkGabFTCN5EcQIhVmqpBUJYCZnR5PAjbR2d
1sYGSZnB5wLTRPcbeEsPxJfp8xrv8QkbS4zGx6/Lvm75xiJd0EyUslBaJk9pYNfmaQ6u/4w9RzFb
Xm0p40Syr7C2SX37349p0S0iqv5baZF8QiYoW3x5Vn64vJg4VmZmbbJd0K7GuRc+mbXDVKiOueAz
YT5aT5bOfHA9AW7mtfD3zIJFPHKuCICC5gCXiLuYdqSLb3UlQnb4ATovwBRA/IOmcySCd5NWhAa1
Lu6BbUK3eFsBXNoNZsQIFic9+3rYzoUYni6Hqq4PrndfIwZ4ZpxpP5sXG2WoDiYKvVBvyco4vK/k
NWvkIkoPMVQz/HfoEi/WXqowTDycgdca0lGNln5Sa5sUPZLJencZARRafCKiQyvzW4ZQiFDxT1Ck
dDy+piZw4+SrFpK/g+t5MvBN5F2QBSuCp68wdgGu+xR/MIsrLIfFZXtn5T+CYTxGOjIPfglZ4b6o
hd9zwrcRxbJRIhDSZA2pYvKA/DOtzSYHgkYEddu+SvQRws4lsFq1oemEAh6vd6RShxEZSmzsLZtd
MWuzKx7X0M6spprpGOoHiI8Hum34xHZ5Pi0iUSq7bvLsyde3P3UPJvqih13qPjd5Kp08HmOtD9lo
iydK6SwYj3ZVVYvcuTOy+wnHnCriIbBe9Vzl6UNhx539xvdN8h+hOgEBpanwRU3+zPUYEy6JprbK
HqpLKqq3taooPPNl/2KLSib07f3knRodkUEbTwlZ0XZ4a9gen2N+SJLSK1wZnrZEMMQo6aNEh0P8
greVP1ItQkDZ5wi2oThJ/R0pbwMRYHU9j9L0u0c6qODgsu2UdZ7RzjhDw1UU9euCZwEDtC9W24Qr
bSY2+o7fgQ0iDY3jfXhPBQVgMfWBKZz6XaFwAgCfcRlIYb6IJ53i0xBEBJ3eHdIy6RvlPNFSGmnI
XGNV+iHh5SZyUxRWOhvpHn1+fKpwgjnGFDylsnxSeRy3o+R/OHf3XD290ox+i/gwLhZacHFU8298
5VM/JnloMIXv9DzEYB0yUDKPpy3WIAFMtJYpoLIPwggY9KcfT8elbpmcG3A9Q1gJiYiHMdkuPKmr
nR5j/frD5iAcf2EzkZZABtWe6vYBF2GGE84vZr8lR5/KBzGVKt/1pXdUdes9E6KcHsOn69LV9LUw
ETcVYLq79UXuX3l+BESpPb9HHyD3SabG6eJYJVuBzoeBylvdTpyCFHuJYl39d88HFrY+lVhU8cp3
eFSjxhMMvDkrvvUSuOqyqpp149+1Sjw9r9GigBOj+RfMFF1IUW/vkyojGqPWzoUTalj4UQ97A0+Z
cHLSYR3bwx6K3rvTzlT/Y1T9RvoLcf+uuU54mqhhwE7WsEOe4smh35KkCIogltDc783IrCv6odv8
g9eBdNdh4cWJBY5ZIRoQtTPRJHWGGbtggZyc9LlD3Te0BRf9Jp+gCFBmtyNblwAxy+wii4VumXRO
V667H3oswZCkaoLt6eWemgf4jDNU2TWKKIsAWvLQlmsPohstSJb5tivAZEb2njm3oAnCxPv36d4T
R0GU0E+pL3jQG2OG+QIycVuCFcpUerK32ABl2fd8LOshrpotTcRHS14io24x0+gc7y3OuMKQXgoe
6vEwbPwECFivZep1ENnv374m+f1D3lRLVHCV9AP5ksEP+eLJbGim3iA2cs6VfshzVZ0oMd1N3tfF
D0s9w/QMyi8lX7LafCGjRPS4wiO0N9B/2od+EuTCUnZpslX/E4LYxExtBhsDsYSFj10woTbJRUYP
PuZpUwDbL4nyhMXMZ+fA4lYEIaekrnnbYXlJJwYTDEnbLvoB05XEdUAD2BnwF3QX+4eVd4IbR4Db
VOGzZLn+VnbStvsbccb8D0Qv8e5xqwsmvJIAhawvBpV9VIPEeCHiJyt2/YSIWvqp7ajr/Au50WMp
CGdxcvNctNR5Yg+x8ZGanIspF12DcAzppsicaCjKhqEQuPlBsk92feNAs2grogy/dK37f1VZ9fAE
7FZPvsepT0VRrRB3bkJqGlg5Dsv0Er0P6I1tBib3VE1tTD0qS6F0eZeka7uEfEi/Gj0wXtXbpkQK
PzuARt3ItKuvJeluIkUqWn06VlK/CyAHp0idEIB3MwajqRY/QYmHZLvxgRcfeCMg/ejEQH5/xaaj
hTkw69u1yD473cBXuolCJr5zXhrSxgeMN6M+ARLDj5+01AlNE9Vx7dg9xWOEav8B+LhzjtK7q1UX
WpACxvihZl+qJuZAIadZKRGE5/GOjiErjkvc9VMYFil15vGrIwimMj7E3RS1BhW+aFr2idrwNWeW
xpd+RKXtHjyLK0ahht0M/zr85Ib2jrd6jXhnGcWRCPv4lGi2h+bQs2KS4EnS5QhOCrauJF9uAG7d
2oYG9jnzTiHjbaEEOqtXJMX+U1CTj7Ur729/f6viINFqanUVhW3ltdJrw7M6xfgu6O0cW21GGIXR
owcDPCK5kBOheCEiHWORUIv6l79/7lTkn7W2uRmvoAaBZyuismKRoQ5I8GR0CLbAQjRNGXOV3Mqv
0XCHdcTupCdROovsWsT0D9BRwC7xF1GRhuZaWYlwSLW8NaIhBclhEFcabw3cm/9bhH1YuNUoc7aZ
6PJdg4i8HkiJPoc3IDtR0s9pMbjNJuFL59hWP7pZymyD6wUqCGeWz838JHX8mxzTg2D606btisNr
0AmElhsxyLl1EJ8jJsdJSAtH8tiI7jHJG7Qoe0d8OTpgL7nfqlltWukWCvm59SEXkiP+5eb1bitA
fxU7kN2i5ugNMGkoEEglm2zU6iuq6lK00znn8GaUm9n4NNZ0vpYTSfNHSqHx8JHwnf3nF608UTXx
wUqaz9yychnGqDDgPS5vHylaPDb5TuzcY0y99JYD15I6ONhm6NXttnuOpvp7Hsf8BvT0xVykJi8d
XAnQ1u1Cyt+BFgyT+hGZY6SbTZ1uDp/NFcjenJVzQ85UDyyjPe06yIDvu2nmZB9VwWq1wyqPTtjH
myUo9slzJhwUMoqHnmXlfVuSxmiqZa0MjgLv6J+86RK9gztXKM2aVhj7otnT/bKSLmGsdlUdNKBB
LB2uZd5xk/T7LMXT5kDCYxy70o8n9ccXROBihlM1/91Kr4ve36AaWXHqiyJ17WXhZnEFx/iiMA6v
l0Whp9v14Ok0i8Tkc174OsoAsIYioH6mZSoDen9P2LohLK5gQx4KX5GR6udGrNC/2h4j5c2CBmby
UGONdUtnbuI9MN2I7Tw+kZpkzb4BiLngjuOFbHte+9jQkWPdIAG1GHPe6Woa0gcgGpw7drVNrag5
VKd/2lbz0HvUGFqPjCPZ75Aapc8Zk9rUxFYgNc1znX8wQAvoompwcjvL+GHU/UDx4x9mvXZGojJT
tPy2T1TA4N50lQMYAby9+6HE2d40VOOm/Y6KAJ7mM5Fv9/K95t46+nhXh26mIG/Fkoh/ltMDoNDR
EwT5yzlfEg5Ug7DEXBHmvNZGnNWcpqEaS+AKj21oYrGZqtDpGJJSrAEDQ8OsvxvnjkGKQZedAxtJ
3NEbG+KdC21gh+iVfxOzyilDKVR7DO3ISbX+iLH0hKSeL7gWOn0r1B+lpx/tMNLedUUm7YLYV8zD
xm/rot3XOem9tDouccbVsk7kqn1N5BPoax87cjd2BcVmhX6THRoOxSA/DqAy+YvgLN2SV5Yn6q5Y
PhC0i/SMR9uxTbkkXCeonRSu4RzHxG9MkPj6bnJv121YJFlU1xvluiJUoq+6pocXFCWjpkHTkrwX
ROcjRMKWoiC9MuTTEYxpPLqMz0rbY4k/WGefL7Lw6yit3usFu5oRmOB2GbM+kj219/TdLLsJqA/r
ZldSFcZ7a6+o0kGUv0M9G9AflCKIqVxt1ky8+z7/on81vzU2KM9qNrkMO5wcMusyh/ML48+86Mkm
4IYBzDiO+e1EhdpSOdXz0LmcEzV5bpAicxeD15yEtBDGAIYtOquQ0+7HE2N4lvmn2h95B75KFN6D
05mpC/w9NAxnHIjwrhBCg4N4GTx4sX+2IvtEF39xQG3XFBaGLzkdMsvFrGNbib3hi5QQ/60UWnJ0
RYX8q9Ve1vUiKr+q8chtY771G/vGcbWytQ2w22rdM11/kn7nUq753rzyEGc6eZurwEFejCqVXMAK
ISdoGt2VcytlN9kGZgoLEhulHI/6HgF9m2LP+WeyWqrSbtVa23ulf7sdcvNslrRxlUTjMnJPLjD2
xTEKDxALbVmTzUUSK1oh5JYXTkoscx3ZwBYvmZeVtpkZkVFX+eFy0MI6bWhjQbsqALUEHpBaqqEU
LGn/ybQmWjo53rRwrwZbfi1QNPW4V5fiteew9Amo6D9E/kxvEGIHYOwjA/Dsj+1KiqEIF6Sbh3t4
psdr/9atlHKNhnubgWBk6KJ8LTGXb68rylOPtuwFRFAQAc3zsAfsZiz62pU3HHhkd7IWEUyrvyly
L2r5suLWhYv2dLACbnN19WjlGP7y33CnMZsryG54kn6tubB13IlFqcIYlIoUOYyjkvP7OI5Ive4s
QT5ybitivWaKyUTRdSAQPhF15OsjX1wym1ysTug+VAZwz93O/zrm0CnGPmRAit5NyCeQCFzDmRv5
sLGPMaPUACs2xtdgWXCMu+Gaba++fasORqMZdbcpgyVpg6RmtSL2TLLgJY3I3BSoDCwpGtoc3Ib8
Nm7BZu1Xh1k3TBN/TJwUw+GOYw3iitc8YytDr8hiWgcGD/UtkB2oXaKkzZCRUercAVev/+/Lq8Ei
/Zik/1VMxLrQxj5VDTlueE0OgAcoELcLe9dnKQWZ57RSyFxliKee1LiGMPX7TJljJowgvYuQWSoL
yCkAx+sIemwx0yiIO3LGghHtLS/MVho84CN2E/5P3w/cRwN+HdFyWlxvi+2AL2cWSfihLth/W0zJ
JXPfl3Kqg6KXg8pCjNPtgRrqB3N28131b9Kb9nIwX/WUkjf/ZDv0ZjKuq9Ia8BjemqhtI+vd/40o
eVd8JkA2TQTaB8dVUlHxsAmGAbeaLShXUSSVJLFIJ2yhyA/i/XTPhwLf17HuM5MkkJ5r/btvJUog
7wNLoGJrC6R2ko/vQidG/1a/+hk9ecUicDgWnoHMNREJWT7P/oJun26N4B9qcJSfImnIoiptmtZu
01tDgy9D1UsXkvwtQaOwf8QKCaYM2O4fDDqIVOlKmn+PE/p6NlGb00NdRSoPZDh+4Np7P946AN+a
YqRAhpklu9Z9kxXIUWQLwuC2yR5nk3ORym3Nl9ScjAadTE30T3ZFcCXyVjOpIGohaEb2gYSuwYs6
DaTcG+TB1EfueyTyT5YwLSgjL/UrcLJbqYRIHc/qQA2eFu+i1iv5iwSUYqwe4kgFFNoHOqR0pa7b
sG0r/Pg9a+hYHEmPSk9acNTEwZrUhrWqbYgLMoStmCPJt9o7VvoafssfM8mM6m/5PcQf95ABqy6k
kDkxi99zRZ0e+rMKc3Z49jJTFNXkNw3WGvli7jZm9dpS5AS5OIGVe9+eSKUGoepOZLNiCduCsvIT
VGPascNf+MRqexq3Kf/vqDaXmcQc7C+wcd3clZOaF8xjqr0kngEoxbuz9ml71IjwFQVhtBd9uSZH
EX6j5+y+FF041v2wKOdtZwky6WwZuPRkWamKab8bN2iOSXDVsQPngwhAyuspQCeXn8SXEnFKgquy
2Pk00fZ2A8YdGHnEP2hIbf61oESaKSXPtk7+fy6kvH5LuILPv72MJXn/Y8cB+7CUgqE2hIXiz1qn
MUfoiysWaIJSqRIbfAZ6ZcvELkksrgGoveYSDR/ltoaN+PZGRzALEL6DEPrchCgP1JY8gOjO/lRZ
XlKRg+sae9wr1bbTYjF1qNbkoSLVHg8udizVVgZx2+EVW5IjVDxuwZskMQlDiTKitkELlJ3e6QHq
gJ7yis89tEcIu9Lb9LlvdW1APt2OCZL7OOOy/9xo3C51fDYxVSmvnGWA8cbKoCdeP/dTNPLOotpQ
KnRqYEUiH6BGxVLe4sAoiExjLcAD+wXuAFFZMfyw7pb7P0afZxwn9RORqkJeFcYjmbBgQ6gf6kQJ
b14IApkgVS5bzs4tVxkMwII2wUJvmblmmV3Kpxv37jUQm+vSTUac+2eRzY9NpI/5ibA5P94kv/a8
pPWx0X6h5k7SVycgui/kkvv1LXYA8k+fCXOhIv3GQEoru9etOluCPasLWvPvrVxkVgRHtVESiPQu
0w9xnaOIpqv+sHQST2yOZji9GvSm4ZyahyxGpLlbC4P2WVnYySKXHec+v2SyQ4QHpEq0h+vWR5p/
NnZYOByA0QnCS1mI0ByQk6I1PYV9O4Jzvrz1snTZRpL8ytfKXPjlYGSR331l3skrExegbfgrwYJS
qGqyteWh2GyeM+nRG8ixoElDuZeeW7U7Y207GVfLJ5ipEu+ZLz01vY/3OS4ENx2E939Uxaxj3W6p
Ncqa0O3919dzXxpAxFFzVFjoR6BiBQv8PhipRrl1UwsAoI1xpl8KwJwN/GVcNETktLXpgqtFBWx7
aL1UHBsEgVnmcNRpbKOCca5jGPZJwCV1vKBKXPXNMjqE3SljdxvKHZDhDCcHmACRQG7A531L5twy
RXOpTpqHW6Z8jW9l5ngw+gePqim7u2RCm4ufqqkxju5TIp6edJEzHK17HpTIwEciVl5+bsINrYug
rjCiiTkpX3XPd3isC1GQHpI7ofcVit/MzW242iv3qjD393EyeJw8RUNLWSdy0WeoD+mHC9Jqtgia
wgc/gh/sHOi0ZH3acosTYeojn5OMSb5diJ9M8tKlNIMIlTDHHwepmIPZ+Q5mCzXfyms4v41RZ9EF
kyN1eeXggYhym/I1ykImzgP9A/SUg7N/57N7ddJaaHAYfFltfVUc88GvSchw8kSvScI84i5QvjFF
TKygSd5ivx2Tg6ST35MIhKhMjaDKdIsD0k5QYwHRs3YKlpa81702f2pjdIowMna1bBSFkMAsfTgz
FyN1+MM5nRHfKH/cUyku6ooxQBNkgnnc0bf6EY/Z7ePL+mJq8W7s+bQ+faPRbBtVT2Qp+GXTiPPi
VTgsyKu8hQn7ja/rMon5l4oHdNBxgolyqDyF4IVGZFR0HIQ9HviCDNrf2jU7m0WvgFERumy0DaI6
hxPfXKzXg6mtf4fHdXjAHqnttaiFvo1udXR+GBuvraA2HRSlpZEGLTizkHz3is2/pIeDMWTQHJeD
V8IUoy+jfVa9kTlTT0Z4khWjTcXQUSsV45jjbIIusbchYq2sywc7BHGELFmQjjXxh9AtvSXdg1dN
6RlaGv8hS0EhwwjbEHIQHJtADrSu0sTd/howO1qjQV4TiqZnPW4cAgGcwOqRzlIvWLesCUjlFS6j
MR4SHQruXNnc7foEdIQEGQ0tSlrzGfdl65sBYNsSWqOUkG2Hbvqdystech169U36YkLmPtqpQ+7i
xEpG5SJFYYoy6HpKm7ZYg4nd/9JhYiFJYyMWlRG5JzAuxx8OBfIu086sZEEP466ETnE9f7KHrS/V
I+K3bn7ltja3TOUSbpW629H6aJrZeygsRcbU7U+lkYseeGjszPlAIV0YF/qIj6BPS09H0W6A7olH
1PXZt48aIBM+e3MYtXO+D4FvF7tDxkrje2fhmV/K+LaUAj/TfMs7VyzHe33G7wRREuz4B20UmaLp
iIpDSM+6/ZFNcbiNtSGOkH/XA3suR5Q58wyuG7pSZW7A4AHVyW0Q11Ws1C7XRnFRQZ5pWmelTBNo
Sb2DMN3KXTmv16XDYD58mh7goyvGpoGR4MZL0J11aES6kR6p23LCGVs08xCFrS29wE9mi2vgfsgU
suN71xJGE25RD9KOlsaMVwpX8QolqisEVDlNed+SipawuXdPTr8ULMiV0Y056X3qi+6xzmduneTO
3kA1mphrbnRsJGXUxXp3JKWY/9LOJTbn/sz1pc5sCqdjtyDGKaPQd/TP8+oFWfmtH2BZp+r35aSl
0DZI7lQfeY0xrbyktbj0rOD8TyywSrqntwIdmEIOUbumCJyXO6KXXl52HfbzMnPcwLzHpitF/jlB
TA7cl4cxud0KMXgDpeUVt8CEUtE4iX9yYHRPhW4TnNimb1n1neJau12YmlU5w+AGApiQIGxCIgv3
da1K2OZLqDOr+xPf4MCSj2rI4aQFpZ/hiGHnggtMZ/dRtUu6ZkZr8NniapGKV63TXNALw9c8+cIy
3cF31B/gQfllMpGo4/RT5EeOwhD1q3jxoWLhs344UQzorkq/bJ5GhEkrxSu1a2jhT8gUGHDtnzBK
3IqokFFLeaMeKmzIrKpxCxIiGr0+PxvuYzDVyk/ZqhDJvluFZd913CZITwWFn3cAQ4+GzcKm4TPW
IbZgJWIvgAyRfQ5luKmGDWBqO/VUnk2YtRfEAxOOtjNKWHeQkHfL7yQyIEtORvv4F04wDBMP7oxn
Por7eRl6hBM8UdP3sSS5wBUayCLOfE8A4JKsZGHLwkgNB4enu2tme4P1tvBjE6cB0TlcDQUw8DQ5
R9/h/2E9jaMWDTOHEtKsaEFi5SdsBGkT8XeG6qrqXPjTXu/jlZS6dqTG6ds94M3TVXWQ7euUyN0l
IMsJxgsdPmOAYx7Ig9FM5Z3aaugWuyrJ2wmuh4P4Ut/KeCVhnGko0CbwrRhrf8s8FyFwSBM3eAs9
TSGWZ2x5d7w0TXsziEsIVAwX7G9p18BiOKOTWa2t0zxc4JcjZoDhouioqSYxu59MwpsQqLn5ai16
O7ccblnM8n0OOmxX9YgXtBIlo/0tC+gOvmMURm10KJ7L/Qx4ENnq9967LvLM8Q+9/ppnyBwCAN4x
FY7RlyxmSzDzoeZ9u4oIhYGi+IrExYPVOBnD+JidFsnSUlEPZZEZZLGprB/ZORI+udO47FKRTZm4
f7m/sIYrE17FFLGX2y0iCqsFlKO3ietf9hluN9EW6mCizsS+6o0oZF+wX2HBe6GxmrJmUeNM+QcR
MoQ4YhNtiDLtD/ZFAP+FdOxO34yY/a+rl1XuJt7FumezkHadj7MHlwXpr8/kDVei7ol7f5DeFN4v
EhyeqeXmEHXSbyhJ+NhB2DDbsp+el8JOr0UmuU79HX/RYURmvxmvDDT2jx8NEPAu69hNQhbKN2xg
nTI1NbPWS2ybOgAdCRCyA79+hThMFWgFjxNiSgkhHCAe63cuMMQTXZF+rVj8iI0qn9ckMPlOkkhw
kCIqdkGjJFKj37vEZdoUcdN/w9k5cRj98Qx+wTHRfD5k/T9gw2PakPgl1hFz4clyR8AbvR05bv6o
fwDAWtuR9dzsgCvLV7OZ+uBB8Jt3jnCvxjLQvNeg58tHeboUR+SkgNHry3CQAs58bRVebF2mICw/
qZ1vT4GYWGVs+XUchgeS+HZpmp8NY05qa3zAmetj+lJgdeaGXsjVhEiTBf9fwOAnKvnkDSC6GuzT
OzLJQgOvFDc6ENwgQ+FtaOqdHGWNDvXrwJHlB7D4q6NhN8RLw4dQSZJ8BphAHr0y6vs66KxOLVnd
1tGu92DZRIjrcg2ZuFISf9f3Z4QxUHpEMeQoNKn73tV6HEl4FrJCG6salNqOolBg1waLAR9OQ2nC
hBKs5jlk1HGOcrwUBEuC0+D/g9EHiArFGovxSCXM5gbgDIfQhdF78mmTbdvIPpshPYbwND4xmtGH
AsN6amDcE8neMKV7sMgUuNhne8Pm2NYFJj1mjLYpC1b3Imty9Cdo38ZnZO7Vzu3Zlt6xUXv+Li8c
MHIqbaJF3wpmiv6eBRcYt3y+wOu90T4DVwm1OovRNR7ZzhCjtKjughAgSjV6zrFQZMmnHKYVmUE3
P6vqwBbkO3aKdVv+h+p8Q3eKwZcn3oythvIiyg3k9IarKmK8ahRBChOw/BBCwl9hGTTfH6wR6+89
6TEWpzc5f9zVjhkQnCdq2wm77KyTnQhGJCWzjec4j/7YtROuwjuoXVWM/8g5DIfccb2N4sDcm0qa
A8aVVFGary9hjSrkwmlA3RinqLSxla1kNZlKu342+F9l+2r7E3gnOLp9Sb/QzyZkUY7LI5/C3IkY
4MyUxPYtnrCPei2XVeBUwfvejWl1Nn8GVh6SVVh8Lfim56KLOFvZ6P9yypQ/J1mv3j4IPPKJS0CW
G83e4XxY+TzO7zxerSSihblAfPe51/aLKfwCKKpUPGUmzZY48CBCCV8HZ7oVjLQqabbNYZGOCXiI
FPtB+kaBJvngg4L2anrJFbwKUM9on4JyBbKDYGrqzbaqsCC3Av354S3nEwf0MerGmGYvcRsVOyjL
/BA1VkhrAbwO5Z6SeZqTNHTlFhMswnjxckAkuxMOxjIMFyTUNACweexq4HuLLiG3G4CUOQ1HctKn
JfoHETmmZwNjnwh51gn0FnFh14jtGJyez1VGbb1s0k7O8m9nnbCXh8P/MMKB8bXo0pECy49psYW4
u3HkcPqWb7NNFXbxqQQS9u/wI5KoKQdmwG9H9DP/HPMFxrUMYwxlkJTIsIRW8wh92JNA81JQglGu
ZjEiyYATHB6jZzohuH2CT9LH5pOM1XrYg+rVNTrxeFqvisEOIqmD/w9+O/FFokLV06g2noOHv7CV
KtuO1mtpcGScDMaiDaJxaqLW/vWW4F2XwCmzW8I8tbpWitOsm0Szv5TcnQU2iL0A/OpHnIqpaz5v
DqwKbvRgJrnf1G/KwMS4qsG0efMAKdvk+ZEU8z9RTfy3eI10uJCzQ2Ece915kdh7HtYJJA5sEVzY
NFs9IFLA7W54d1JKZY49eq48oroWuIUxLE+F87NAcoDAj0t4dHJ74LiGuuqrnlyUzk3ANCAMIlpZ
Vm1tc1yy6ftOcfS564vuC8/iy/kfnEpLc6p3LbM773w6QuTrtWRqCTQiz4z/I+88nYnpYCNkUlrx
KS/0tPMBRODWaghw+pxW3kmFAg7LmA/0SAEwGiXn3gLUUbwYmuP33ayLXK3ILyrf1avbP2l2eLFH
Aw257+DBPcZ1sOGA4CRKGsMzqLLaqMIKgcYnmzmUsRYBTGiyvOiqY+ORqIWU0bPpaaOewvMAyQw+
DihsiMQ2OKwfbHQhAeOAPpwQzskGOxoMnV9zdNwA3gWks8BcqQoylN/sxg8Deo08A+SmK3ddAYZd
2X/1NAxckOrOb/W99M6E9aY5taTSafKK3ZTPp30elT9OUXh7hUl0hHhCRwzffkmldOHfHv4abYzU
wTvWZm/9U/+R9anpxjRf5nibaJlUnGByKNQ57V7mpcM9qU5cAUlkt3Vm5pF0nYziNPhAuoQFyBZj
s4u0roOaFEGVsdKmUeGA/0/ySdjDAUwoabGbNzPH1FjXz2Camkv3vQVYtThs4dz9iE/2UEwG32Q4
fDv75CFBQeIUgaZigoSXhLMMbu79Swub65DtEN6T48C+flpSJ8X+NrpJV/mdcCUtPKDWtxolVZaF
IIyOY4lARtItz0Q47gjMz2lYurD4hjibv1mmsfrg3PCnfH7MMVzPdyT1THj1MvyktbBNuzP8lWEf
K6Bajh3WCEmfOlXt75W/hzgpFlt/L6fStu7ugk+sp2GbNPY5y+qLY90c8nOfY++GGfDEsqOOp7+t
/2hqRGAgpLpx/AGGGUv/Ka6aHP9JBv18ZXMLXJuvWe9SbZ66I9ASGueCKyT0zHwIu+SzEF2VjvXe
xniA2vHiyuX/N/Q9r/mM0TEN09YiZ/Laio79TuCUI8kR+QEy9urgar3fPceChPkMQzFRNlMM58B6
1lihLsOn9k8coPQZ4crIeqLFjq0STcFhZ+IpJ0QjxwLgrfHTTEyfm3Zkzrhwqy19k5v2wc99wZ6C
UE8h8Yd+U66nK0oleWK3fdh7oOj0JZBMfv3Qt3WCTQWuAX4hUiF3Xj36qDVdMkvKtJcZ/exHwVHr
yDbW/n8QjS4X3Pl6nCaedZljpAu/iZugTSBhZRAMV6vZ58TMoXjXV9mUAAHmYJh8vlPgPa6eoNrA
I7Sj9cSpV4xvYIo5sn6iRvMHQMEHdpmxJAS10NnMfc5R6uxaVkyOXnmGtvlR2bNPNrAIXioJMvnW
F9Hgpy06JY0q/6uQJltkAh4kFxH8nZhnmjA8UUiSB+fRVVH4jJZ5BTTmHyeSkudhvesrQgHsdr2e
K0MyDOdLYtdkgMQ750VlMteylT7ZlVdK/FE9I/pxG42y71buuEcUMOjT/s39QGRQjLFiRDQaVwkK
TS4Oh4DQ2MjJ08icP9WG2Jx+8cZzgKLcGO3SIRdAsldjkgJAyyXs8NllBVBk3kNP20nwc8QNEMVZ
JnHlNQ90uGjzpAOsLDDCagE+P4vqCleiX5LugK7ug3H/z7NWTGRN8gC7P82I6VXpNI+BCc9t4T5C
gVWnCkmdJpRUO4l4oyHUURqQY/aBb3ci6911L7Zoe5Q6RICXogyY5MZwXJ3be3LI09hTbqIwSnCQ
R2tnAhNZQLKgIqUId9i9VXOZrj6TfTLUYgM+dyLMvH9JaukYK8DWlLGiB5W8GAN99Nk2B+KSsmMb
Qikf90WDlzT41nzylr0xcXSZnhmjR48fkNjbPftB3jiJHCfK7K/bYiMtxEeA9AJerL3r6ZHwL5Ro
ekGhOSdfMORhPgp5kCw4lvuICczacyvJErSjAmBAVEKYIbmP1Pwlfky+UBiWnW/sUwZPHNwvqQhx
QD7JZ6OcyUBhimbDaWuWTGFZyy1p0qYfVZStVHJhs5kedpAjizlB92Nc87fpBSjb6CxbEyEdjq0Q
IqotggtnkEeFFtlEGxiIjVdMwgGZgHx6hpRku02bYl1NeURcy8DCHAiHXIS0q7QKWcT35SUzb3f/
bDiDaYyWA66HGJ02YFvnZ+5IrvkIivjd3zUd8xSviGI6rtVtYxJ17mF9t+SKOpCKQGEjNuaW37Rl
rvUECLmzug8OP/q9Wrjd4zuRlmtAzk8nMIvE0cXAkO6ONTaOsK3UynHEf5JJnPENxq9wqTRcITV2
CFuSPYlJqdFYN3YeRCCm+WqDSuNKM1lbiQTCN1Yd3rxi+wYK8KbKvCd1stkBOu+6bK6TJInz/WLp
O32Hkds0l7jhH0qKjhXePVC75hi65WRvLL2Xr6S2CcyS7KeXRXU5lkuSuhtc6lzSIASuWXZvvGA4
hLFTSKkYKGBGaR9uelK5Q3zDfJRAIyr1V586mkywx9PQR3P3E6U7MuCNzdPI+mBWzb1QdYqFFAja
57KxFBNOKIaDh7k1RxW49ujnQeWLS+eRzVJjkEnzXKlWorWNpHWOYpBKFveVXRVbdfe8FjuhsULm
RluvdfKdz2R8HC4WLimDxrv3yF1+FUmnF87DXDMnxWE0+A9wZpdnsTi9MPyZ92Ggo0W8GCQrdZ8s
pGagHBMhubgB3nXFJVfvUMmq3VkPThsEolOQj4n9eLVRPvkym435nvDpZOYJXp7DeiAmpXTOm+30
7SVagoKwz4DoYvtVfo077EyTCMX+uFlBxkIgRl/1W3PsowXNGzLEjlCLSR9Uf6G6GMpF8oDc5ZrG
rQ3IDHgcuTxub1OKHkS/ye8cUG7rwreY+G2YJ0pYteU+PBQAXXO9/hKivBkf0w401XTnyvkDfSr2
iYP5b7vfMMHDItYJTamWIhAnYH9mwOh+shb3lClaGHv0MD8c6Cso+u79Pn7kZ4cQ+wm+MPt1JJAT
ahkfQOq+O52yFJd0KgQCFf8oDy1PF+irYnDpEuudHJJbvZMLflBd5fGcY1RW8E0MVhgwXmSrBJmT
3MLgcmKzEK2Q1h7dlj7QjQEEwvDs6FWda90iok+k1MeoRYaql+ba3zaoGp8cWAx3umT4jAfZasIH
O5TMX8Vr6qsZuWqThqn02VTE0nZEZHaXJ9kGmxKi5vEyM84RPS2VbAs06KrZ5cSOxAPnpeCAMh0o
HeFPHdSn5ipkZZ7NpcR9G1+lEr28BpZDgUJx+3fC/9MzZyzgAYKveJpbqaAZ0MC6KfnD3iIbxOzX
PdUYf9gA2LZ3TZ7ywzraB4fNbmNRIApMe4lnl+wj2d2Cuu0wEYxTqO+5xNRatoucllHwJ2byIc1H
9lfJYikDrmjpl0n30CSpW3SfQth0MZ9f9nv85wSAhOVGxZVCo4/T4sSO4LR0y8aIIKGFTQF2Dk84
9rOIxrwJEiqFyMbDwL1C4NObecVxZcEtFqp9OXfJ8G2JWdygJJbgGImiwSGxiqtuQUfr+Itx84wH
Jf6OkNFet8cFlOFtAU4zGk6vZ7/H4LhfTFenlH5k+idkQ/pkitmIaBXEAHfRSV3AbfP7obc/4yFI
CYwvKVkYBRXmya5etAWYh4qTYuUFvpq8eaNxqhS6eDz+Rl7EMqZ+K7pQ0pbnjpkoOmd/5cAfC7pk
O4kCzREQHjj6JTfZhH6nakw2fT6WZ1ysDOHSNCbXiAootXnKe36Fyzqz48eo+OuJuJBMHH7IMRQr
f5aPjzJoH2a/7y29ptyb+KeRCKmC3HDKC1r3O24eg2noewqEo5lkD6RvyN6YglkeO2GDF2xmZ3ft
jX/qTggLrzslsmax2NM5CIQDoJRnL+e8Ynm+lrI/oEusBVWDhS0lVaGlkEh6U2Zz0V0AbFWKoKj/
xhirAfCh3ZUEY5EvD+fiuxarhE+x6am0KTtLfap4EmVSaEEL3TjBtLEgMc7/9gGpR+dtUnW+MEqs
FuDATHYBlvsJkUCU4qkCmzxB0dlOJb03BwdX9K2d5u/6JOm3gpqA2ajKzgLjR/5T30ylaFVPmsXM
kKpAu6lgt0wE4jEQ7m9KmpWIYoUykwze0du4aDf5BmFvMR7OY+kDSdMX9uMNTsAkWZjeMmK0vFNd
EDcn6Y+JjOT5C8b9gWdxC+nAV9ZLkDiTTqoqy8yRGNABwhuKrJXUZvcC/3RiuMuZkD4t3DjMXPU6
mAdFP46c09IAjC5PSK74QdftgEmcFVSsVvht9ginxZ2LN08GpAomrxNKsuxPc3Zv4zD9QTIUABhv
s8xCDHeJrXrEvVJbUyywSRG8ywKTvMsTf8qfjnXqcBFVxGIkz+2jpM6B02uwiu0lL2FIylkfve7r
o6uVSnLyTojCSnbu9vIzxHLDQvXlM085nuOO9qGnDX3u5mQltcM6/MMAjw6eWVxiEs/0seh0keyK
5hblckQCuX/eUFirSpJbfeepMMe3usUAHbHhugFR9dVOUVqnoeur0rLV1b4psr3sOQvUFXDdDTvs
u0HXRYvrVRFGClE2pIE2bBBKe9CviSp2Gnu/UCZMcCfuHNwXgJ14HqkbubhdBNLzFxSrX/3/dEab
fYqy/of6/Sjtoa5EQVb/fWP8xzx1d8T6WNYBxSqndJM6oNh48WLP9DVgePPGKGE3ZwVeD9DiDYcc
XF3DFcH/ShrqFXDa1FTg5nSmZyienJYTPDOMuM06bPtQfoQdD6rM4TcWkIlj6byCl+8E5EIHKB0s
TSQaSHOE3VRT9PoTwR+FQ+hwkZaJqBYVJmyq3gLtaDMFP0C+z6hB4pen+zNonI+AfVAOH6wJzOfF
uRw60jBrfQy7taKqlOYYDH0KZSoUke7+3rdmx1bHs4sucigsZgwEh8eMbRakmw+e1C9IHfs+pwKw
MUCmsh1brIGQRm9OpuIon3gbuO38GOSOiI6enjcdvz8qL0LJ7GtO16GmrF+CeGZMjJMSPTs7ZmqE
k08CzQlCiAaMy9hAuGebVhn51u6mjPy7dRNU3gyUmfHN854OsKy0gAxbIIQcqc5Ca7YHPvKmUEX9
39b8FLaZHusmibc2mfLynaofIvf3TDhkWfgzcE7/8E7gjXmWPjKaoQQu1SR1Z4/XjrPCNtJ8VrcJ
BxKn93OCsTgi0xmZ5H/Su6guqHva3mTGu8hpZ+86iuVmuR5SyNXO91CrEFBfNjKP3W6/z4Tk8vdo
hQXoSKVogrV0TDg/5Ee0vgwnPOnQC8fMPRwz22zglJgneC0kZl3a+U79/+7tNQO+OXKnDRc9IvEu
O5sm0QeV+QWshib5RGMmYKkzNln4n0OAEQmVH8JwukiNMeAFYDgayj/vqH9nn1f9IN+Sn7dmYS7E
xic3nqCaJHjDklkP5ypWsa+ZMJSJvJff+1KDxpfGuv+PSrJP07Wdbc585VI7AppxQBWS1oJ8/hpx
ukk5fMJa83AFL4kRSJHKn0XkXDu+tHZyQoXBih2v7nbFQpoadnNPM4I2ZdschaOZ5t8XzECqackl
MAoQF8Q5OhcI6Amism6WsW4giaeyWAH8RTi6mqdeBDea3xxgiZT+ZICGLAsDjpkwTyrWpG+49EXC
8as1ttPqbJiHfFQB0VZdG7JCwvN7OX38bstCeFmC1hrQCk5pSjzQTfSc+RZPchRuYxQYwU+6SHNF
P8BfOaqcG3UFQiIZvJ+SGxcOYYfOps+3StNog1RwubWXa7uZR4FncnzJoOItcuUkWLlMowg2MTsa
h5PfWGZVspCdVNcBMG7sovoCv9AAOPdnV+XITuEa52hXPL4dh/zXbdhA2q+LIdDx1bxiiGR161Bz
UDywP4VApr8HQ+Pf1XTGLplC8VQ+quLFWE1RkHk3Vywv4fbXc13X0gZpilyLoHNxSZWRbLxjGadP
7KlPhTLkn6+iQckax2GR4ItjAhSdfRmxxysbnWf56Pe9s0jLPOh6RPxJfOsdcddxUvNFptpMkAhd
jEfLa2b1TQKd/RqPPAqVMef2Y7EHFFQdMYFluDPPChXZV5IAI+g1dP4ZE/d301ivcRyGN4lQ+DSs
tQlS0zAC9OVRpr0j+qNSSlTSHZuXVzKThTduWGOk+SQesMmyYoAyuPPs3nyJKOLEcCbEnPrAyjOy
VpDOGol6EclZUJ8Hk4cpFm34sxLNFVfZqrRnOqXXBf7DlbzVD1HIaGKw/F3J55h7uXdZMd/ENoWI
9CaR7u6HpHOODGBUAP9v0TZNnvsYIpuaX0+hgXwLhTt1tRDESOVvT0ZpGQ7CaW07UYi5EGEDxiO8
/awlUKICR/JoS75dv9QcXZqjf75qvsrumMltDcp97Zi1X66cy0+RaN8RIYxISUVNhY365EAUYIeu
6wyOEyfX0xf9QlxLOK+6ycAuA2ewScGWHOKnDCdAGSRqsOF8eYOmGm9/nZ23yQ/f7sLxCq3dGIp+
EtYCUjb/BVC+9bBIQowqZmkQ5lN5ir5Gm8nbNNDzPCGegbIY3ppNwLI6Ur3fm+QBHxsSk1yxI037
J//00ng4aCsURJOGX85fsEZWrAMAb5u8h69C53j+RcSXi2WbFBKKxpxrmhXvyNO3N3jCHLtuwC26
ubyngdyKGIZ7GCNhvyklfvHa2NYfoBvoFwPlGBuYmDNtyL+viayqLQpVDUxXyBtzpqtffctzpfx0
4RtsKwX6l7kCc5UcaCGyAIHUftfGeDPosKXgyMtsXUwBp+yodsUjdgNENaDpJU36qCD17RcDPBVp
b5QIHqTO9rQRqYbeMLJGOb/fWdyaSqaQCp7KbNEs7G7UbxxpQyttmNePwvhqGrpalSdcSnxv4LJw
8VnGjj/odkODGJalp+BKEEnrMZz3PExL7Q97jQoWMqUOIR11+ORZWC2xxth4mEDVKxxQ5oy4iFaM
CgfnFf5BCUzDeZFbw/XEUePrpJigLtETplp0rjtJpt6gKgXfDeO04U/jefoJ9YhostRqpHxyg50D
zCrA9Wzo6mP5ovMZW578Rgw1Y0QxhDTD1LWB7dYhytcc02yRzS2/1Uo1Z1SCAKftkPylo5WZiL8a
0jM0enQdfgeHUmUjHcUJI92bDqobB+HiIEy3GMG4ut9S8o87/78vJSihBoOBZjppEqPUddHgkLN4
K4t7NsY3KBYk365QiKE3tqoa4rJCgpL141nvtRt1cBdF6zksDwliOy7oGX4pmavI5kMJqD2qOw23
KvuaIB0kGKuadd6NA4vopZUHz2bNTsaqnfFNwgnLzyfjx7n8YLYdTXz50w4byRT2jXhhjebX4pJ9
bjZQYUMAdx1/mHx7/IK8w2jA80IVfm1GY9JnvV9+9VCE54yrtsVWUPZuVtjH0Lb/eEfgDMErm4De
vYyHFJtQLHAKi/EpDfo2ptACwkCs6lhSonSJFW738vKryCTjQqRh2QR0y+uaoGV4Ihxv2Ha0mypa
9IjwvhteSQoqFvcUP8mgld+9rwIgw90EmZsEcXC0mVAnSEevl8DtITGcg+HKoxP9QEK9/mM5gE87
v64izylJLnrMGcf9mydHJwb5TG9LfS7alJtaeLacymtu6HKTanRduOEM+aPlbDE6OXLgLCENZalb
dii1i1d5357Q/wB2HKI3HRk9wZhzrf7qlOJBp9OikOtWBU1ogZI4Cnw3YvySrT21c5A12cIuI/IV
QAE9tmO0E2v5LiAOo+B0JagZ4FBhp9HTWPLq05+N1mzim67Fiiw8+orCi06nXxwMBrzvMTj3hNue
nE5TzCfELpedWmkNpJ8SR35bLsuLDkTqWSyBTCS22RqGmbPuT4+FjNq/DsqAMIOLbNZQkF44EThW
SmhlqtJ6AU5tZuzfL+V5ci7LtvS2C2F5oO3ef0l8mNgH1n6ZssJsvmWnClPA8LR2935LAr5Mw6RD
xceIdDgPshCgqXSOHmXrM1I2nlDGBoVVr4zmTpEX7AeeP+w2g93b19e6qRkwG9c1NN9lhIh4Q7e/
QJs4Ji5/g9QJsrmvddAMzuTfvYT/ZBWKTG9YnzLC2dMjcBM5O/AkjGxJc4kwcUvzv5qS7c7eZqcD
SJqDz/yxHkqR7ZmqU6LaMtMgsDpHfJZDJ7SH8NZJrF3kR9o4dgWIbIDc7XAzUHjcOuIIbqIYzMz7
fFnVUFIbs1wPzIFilpLwr3DXakMSDIDI3W/wnVQw2DFzMo12U3/SoE5sOrBu8et5FxvA+PPD16Tg
Q87kqQeLoLu7o62ANkvXPf/FrXytYySpkV/+n3FBfBcnalFY3sfiraOiLfvYwT4xICgCL7ySXK3v
1NqbiIj97tQNi2qfT5RYBYiVR5xhn/x+Utqx42LirxRxHCGpRgz69uov6nvneJ38ATu8CAiF8Cez
+QW2GsYGbHyFVF5Q69Irnrpsc9+1ihNlXcZYGfE94IX25cfKbRHs2tXIJXzoYFKzd9xZLelVLVPO
J8bTIhjJcct7Ua+Ki5jPQMRaAdPu0kqZytmAXDQ2mkH4V5FVRs8tItnixNqGfjS/ixt74hN3ErDT
frtSITyiAfw5Gt0++XU7LvOp178+HeSxPfEcB4dkkAvgpBuupGpHVc6oy9uxQkfHpFzboLdbzs8B
YJO9s8VboauOmUQQOA+DYxtte09CMgroE6S7LZGw8KFn9iIr2utsAJcZ/Gmxp9FVMnQQ4EN4/Xkk
oGfJjlmK3HlKmANVP84HKIN4dgge8L0FM6IzSlHezvUvFcLx5tRlTjYd8Gbt/XRS/oTorly2tJTr
coTMzH24mHgTMU3jKDkPLVJUanH21aVWp/5IavWfiG6Ewat4fRrukHU7y43VLDuejc4IuustmN7c
F0ZcyqS9Fdts7JmyjAW1rjNDttK1cJ0CPNBNval+zKBP1LXRb1eEDUvhfljVp6uZaRONbi7OU0MH
ePrNqTntTPyxAvZMJUtysHLzDEbzqCKme6+BhfjWSwAJ6VFyiNJwwce1w0KxzSHGUrv0hCeCauHi
eS02zgxJR2kfXk45hZ8r7TJTdZv64iVUMPSriYKs+Wy/RKhtprESAuxTOS7nX9K38i1uyy93rll+
ISmE60C+9uCEUOi+EmzGemn79ONRZxj4oR/xlwN5NUx94Pb7ar9hn7e748GTkzJPf4ywSjInLtLY
F7aY2hGe0MEw52nDw1BjkiYYpQPYRGYPxXUbdku5CXHJqG/2kUsw2MGlDrYqqCCe4ZKUUT+HKtv+
+FgsXVYYTCNwCe2EJOI3PxAa66LAph+XgMk3etnu3cxQaoV/RQBSs5MMqtKuUw6BNdeYMri94JFE
xzlSqdu+nf9UxPv2L5lOO05+A9XhmCrTV8uazZTq+9E3+ydEzqNvulHacG7BrTt/iaOVUnq6HoaZ
BKdAsWc1X2MGmN/0YFB82CZtYYfkyRpLYttzqTxAnQGjnuV/spEgLhOlRDBEHpE2OrjFgZRvwqbS
PlekT74MuLe25HHuemOl2PqqyLVvgyUop7IDThTfKra9IlasNlGyRB6DRJ/vWX0do6qwJZ1tX4RQ
HxYaaK640Kus4bLSEnPFFEBZ/1Rd+E90Nmezdi7o6RMY5m8AJWqvChovHXJkux5RaKfGSY4M4GlW
r9/RPMXiWH9Ky9Zm2I6MPfNn/uuhlYS6pZowkfW6e12EVaR1JW6gaFKrlxpnZ8jRA1cWhOFcZ9or
Fg4xvY1rAsN6aCY6kjEUL2ggec0c1Am0G9Z7gW4NXb7uqBN1lCmTAxVL2hNppwuSolR/ichNZJ+6
XS+q2nGojaHplXzxDW6RvfRNTdx5hQyxcsupTw5amF35Q4EsiDrUuCI4j+mwequFmtTLTM83CEoe
nKNkkONzEPVBJsPoO8dFTyFYZqKKKueyA9N6qsxXoAK2Neup/Duh+IkZSREWNOXHDfMqsSs1PiQY
sXz1X/yKz9J8pYKLVlCw2hdKytYoyKi1VvwwC9YHP0AUN4sSG2TE7O3lmSXEVWiEpqapRSCvJjb5
weUgzVoLkG1KIHECMzThrxqQZAsuib693RtPwBf286kPZanViIoQOalgMwsGAWuvfJAkUj5IlKD7
fxOfSpchnk+bK+lfSjggAvpca0dndiVBSKr/SJ1FKlt805hrgpu5S24rHUkVOQDX07gdrV4tIps6
J2ucNfJt9u3ks6ZxyrIkzLHNVOeJD+vfoIVt39UBFZlivztiHaj7trsQS09aK2AzpYdQGwbHPqYx
r85TnQyArbM5dXnEeASgy2bzsggOlYDkimnt196AnZ0DtuRaOgpA7pEASEluUBz9nHSBbup2Aw7c
cuDBinHAnIsDLvMjthF/Ucpq58nEHayNSmvaZDcaTtHsfbNhzbNYscL1bFK+k3CMEHUmrP3N1cjG
NEhTW+yAhqtVj8/+gbdTQrhr+eO7RRf2Vseo846FoSOEY7r7K/4y7BHbVN0SGvd7fFzqnUjY3tA7
SvvQP2kL6a+Z+MTrbkprQt15ydyb6up3MhkZZeSrKI6m/VpjvjMTqyHH9T47GJLX3bL9rS6tt0vd
C9mcU8eUcCNxuSOoBKigrJZD9HtrB8VF3CErGwISv61wLIN4ify1T8+KwechKge9ecQ+oMXSJDtu
jAJn/ewk1LZyHFRWQ0OU/ZJT0GxkPOOvxh7O1R4KWc5P/YGfIBDujw2KVrqmIns0oolDZI1QwY5x
s1IHjvE9CRDdWDYfgT7H83UYiAdGDJdh3cveEVfo4P5qhvqEjR3RI9O2wfpbtL2PHP9oGPRvu2Ok
KxhEj5bdeB63CJiM02TgmZhQx+/m9Nv6h/QBAw3nUcnG3a1JHUpplaSJzigm1Y3PFHEy7XZraaVX
+kekPvguZ0X+WvKIMdi8nlRw0Cpnynmf6a8JVgEkhpGfUTtGozuDmBQhipDwagcmxLxdBQaMf9oc
NrUaWwwhse4nnwOW9cOzXpUIrPm/Tcs8TLHmEsJAwcumHHb+ROHME9hRubNAZ9ygQ43rSsNhVaHt
+ARe8tNDQdET3OFGWgm807/fy2jm7v/Prb+CAqUekFwwG2DprmFwgAXTnwbuGlL3hKvblwXFd+Pd
rc17tH/DtQ9YaRH2Giq2VHhCOF0ecctsXcSJ7+4JwiOJ1NPpm1Qfbk7v9d0F/44O9RLvU6uSjEfY
ZMvlZZpp0igCCbXPUNxmmPpnvusjtC0hYI+5VXy24wSkw7C5m7KAEdVhrxUK5uRTeqJsB7RTsmM4
YZiaV6mdmkbpLSbESOgf6q6yXYZSoOMNuwjdHnyuY+MTFSdFk83TDRSYKMWjUqeWWMnoNnaBtfQG
kXPHgf8z5gTokjpQ56EECFSzxJk0hxMKpAwFd1k9FEvOYt29FJ0+YnlYkWG/nkHT7Zlfa+0l2dfd
c+rr5EA+LygQvxLx2U56xEAc6CNsCBVGnmUG0kdvLRE+ZlIkVQhqHTFeBtKbZAaSTTteBlIBTJ1h
4njzhnzmCWMFd+oUoS6X/6osCV3dIZYmGUiy5JYyFJj/bczU/YdH+r6UVaC5z7/av7Dt1j69EN+w
J8qeEqjW4QkK24RGYoNFNSJyYJ6EYjO+dVuOvU65ZTxBttgEQ8bDLQDWMBW5lr6JMD/mysuOaVuH
KlQIhJI4UfMMlF/d0lZBidALeBul74IVR+jROBHsU1FsK/2qpQ6i6W0dOZfHwb8u4D3jJU8FMDrd
NP4nYReuSXBOb4hK6nqqYXAqSoTTy0OPxeaSusDeRnTpFnpbxy5y3k2HxCDFpOgKQLiFkiOwqPRW
uHKA+YszKCgt1eVyXDU4RR+p8Foa97cJalgNKkoMnSLGCLLUqN5V5ilSE/cBtSxmOId+pEjMpdG5
Bn+ajWOAi5efaHrpmsADvpUuW0SEISLCP6YNsXls9MgGYWNgtjCRv34vXRJjtrc5MJA3xvtZNIC6
zeWA9+ev/bqwWJCRM9OePBkc23VYv+NH+k7NHUInsGZnGp7FbifNiODyHAkfSqWYvjvmTN5DufcM
3ZnF+KSnbtjXbhENrbO1Cj+VtgUwWy1DPZyXkeA25+wPmutMLSQbdhkT/tZ7HquRcBlIAh7e8SpZ
uvrba4wEPHmgo3R3CaqEtXvkt8NUuWxqGV2xsrK5UDUw6S5ND+NtTqV5r5FDz4l/kUvbq+UvENDw
rgvHwndEJQt8OPBu++ECThQGTkZMdZcqMx/neK/jfQSkBiaFH1QooRvmGwmraTQmxyagbgulhydh
CC91UjzSR1u3VOAkQBYFDkOBMikEwtEd2jHOVeDdd8BqeaxcbKynz6+bRqz34Fo/BOrK39ywDhga
xhLHJpc/YRAKbRR09GefVAINmOBXWPZGnZPYAWC7DtzCMW7Wgymf/iHXvOx8zUi/VZU+Xwt7BZOh
axppJUz1Z63hLYijxnnsbnVCYe7/6qmPWa48qK3Tn8XtlJQk726jzVRX6zHjZLvkVA9aeJRaHdpX
vQTSXgfRDUNIKoD95lNb36CaQooaRAKPOXw/yQZGIVxEBHCq4xH6krKCsfOcoJ3khjoovl91lOHt
EFCUz/za00LVKmgGYlvpJMVEdjy9F7IDkBzhoJbNJ+AuzMc4rGEJr/qKsxgV2rpLwDxn93ZdOMBX
tZnB2ghAmR3n5ZQZzucffxL3fit7YbPQr4WWied+g972r+eL3L011Lu1KLswn/I2088czVzU9IhC
C+dhrA+a/U3K7v/NSK8VRcImhM+tiCwAeWiGPLrCDc25g4XtZx43AwmU+vSShcgSI/nt69fnWVRe
iIFUKFS8yFeGIkzqqXWQwbjyC4tU+ZgVkX0Nndtc9rh4YcdZzg1yKw5goB3a8NB8s7jcVOHB3sd/
dukFO+CIiuJ5SIF8vVTK2QJGk/h6hlnm/RGWXVtfVbnRN3U96GQS4sUtZDQmRrkz5i9AQMX0K4p6
j4rxArOIcWzO02yqozqNHQwDqW0Rbttf3+NxCe7uFy/qR84dSOKflwK5CsjTgltrE7V197NJwoRY
FomrPboIL6qn7fIM3YSNQuajLt7Lc3lrN70Y/GUoVs4HQW04mnVWzM6RKMErJNMghUhmd3O88hXs
xRSDsyw+OU0QsAmiYQT/fBBwtBf9CSPksfu1juDAD02NTMYyGt1213+vjg9Md0ZgumSZzEVpM0ib
DdlUnGqCEIKXocJAQC+GI5BQrIZ+EJckMYRv0LRWze7OHonP3bS04inGEKtC9dplWKyHKcdY7gsl
NhDfrX4S1R2Xzx0c+BiX7UOPe6ILdJn67pLh+balA/jPGbPjTutOHHHDR+8wCoyFDZRDdMzpqhP/
XNFVyBaA1PUTPnFO1axuWNCpIBG6rS3n09fDunBbXEp2Y4QHKx80gX6wnx0lfKBXMrELt11FUP4j
k2ZJqODl52mapJNolEuQLbp0WZk2ctP5s9bGC9wtBxG/A1ugDWOiAQayPQ3nFlJ3s3YDxtNZrUEd
uy9R2eWa1w6G2F9t7ew+HD/qBz9lzbwxqXhYla22q8CLROwxfkHNiGMf/wEcM/GdZtNLR7Xtk7Iy
mOlm6E6xI0jicQOc87+21cdk3trRJTsDwGo+pw/8l7trQHIyVJZoYYK6yhusNjSsW3z7lKivj+M2
ZVCk70w8SLjobrzqbc0YBxe9yghywuA8CKCNDx95llHDFxETdHm55tzBuSb+ovqVtwRAEXT5kFK+
BnXBDSX4IUhJ0r+bZjOMzV7B3prU/Yl911VXHU6E9zKQcZuK+gsRUk0FbLHPv3VHouEI1PU97h57
ZF2b2v1rIIJO3eAhBdnK/uxqA6ukDie/c6F/CMpQKgM//ryEo8sy0HILBB0UBt/oE+937eigtdF9
8fcaeQxKM9o80v1CeBhRzD7X5TZ/oFhN7B3VqXb8xGYZT0mH4c5dAPPU2ZGV/BCmm4A2rLN2wV3D
gu8pUUV9GssXi+nX6ai+qBdUgdD/52KO6sfbyrzNVClqBsrPbFHQZP4gUntKSzFSmJXjqVHZIJli
L3rk63eIDu+sXkY9NnBZ8C4x+oNbqkCOSZnHFEYBZyBPInKy6kGK6rhEUtEh6yIea2LD07htIkdb
sxgc2292OP3J4HxdxYTAKvBTgp1ktlXJL8QD1Gk416N3kgvNRS/xSffpVnAQx6TH2g5d+v2ChuDZ
JyR+jwQN4d5BfB7rHh3umdV8huEp7ZO7wSHo6GSd0JF2yiEbNQABzQ7Jg8wz1wEtLZcmqTXA8swT
9QRDaZJYdz3GuFTUwRv0/alrOhTGbDZ3maXUDLAnzqkwkIhc+MBFv1nYNS6yYa9zZFCM3QTONd+y
83KX9zfG5Nv7oocORY6z/rkRG4+4/zLdEM+AQnaKdVAi/5Ubuju8K3v5kDnUIPj3nfs0gA5rxbkk
URo3pIOo1Av80enpUSdpTrplnxeXkoaX4la1+c++eRwuzdCYe644aypDzEwpoORfaZ86rRW+vrla
3OkepW4Eqv92J7CUAy/2pDcC/v/Yqn5FHRWN6SY0HLsssZoytIQwnBmcp1vG100Di8wFAjSdV2aM
IFwNFxxPo45HHfzW3hvOY+Y7OpwiDICh1R8BiTHy0iuBVEoQcbNW+jYcno3VLKuezgD4m06kC7aO
dVc8ZZ1W4JgWegf/h63WtyEQ4eXZlorVhSsaQaCjbJgnkfskbm/YmXf10N7AEAmI6YBnKUTk0U60
gdAssM6159o2RJ5xfokF86lyy/0l8Tf4+gi+H5R4EnxYMcOAZsy5PEXdBXp3qNBHHenjigkcuFj9
ZCus5bVwCpHV4aPBi0mOaAi5RKP4GUAKquGmXzz0pz8jnoYUr+3PrNK6gQKGn1nhtjkFiyymmuKR
dmxZPHDiyoZd/ol4iw9cC3YsXygt0xY2YjxN0A43Muhq2BwhkogaBFFUIpFYH825VtAMB4bVo9FO
8P0uzprFHsijnKvoW7ByPtm5pZiL5owvYNQz+cvbCWYxpttoP2ioErsPg9jdT4uB7EMInSPaZ4zs
Mde8IniyiUHbaQBujc5tVbLSjYD8i14WvaHKPm68Rbon3qQH/LM5vTQyLjYiAlWtUJwjjk1YBfjb
WLYEaP18YHGTXAnpZDVK8LHl+t6JnRcduQLjjDXYl9TG0H8/RQg5hYSbd1W8wrt0UpHMB8GpXIGR
/dJqETOUYy8B2LIOczSc6j7C18vKF3fen3tbVEOhVCcJIpcVddnXYMX4PC6ypsWizty5Xyk7bl9c
Htpqzu3dcq0Qu7qrvLQhRZYYX/N/UjEbKRCupb1okZVC3jKjLMx7/bHEIKtoCH8mcLjyxFSveQYQ
E9r5Pm/lAFhD9P56drEXaHBBHO6rDVi96ZAR9uWa8QFeVW9q7ePWENQD5jeQcZ6lpI+jgTq5LAKq
9JqplBBldMKzfCGEg1qEt+qA+1aIOVBsOTagVkzvx0uc28iRxfVFIYbiqzbBkY+YTAdW8ZQdQRWq
SMGUDB1cjHKp7YK7ORaQ32RvoZA/oXXoN75qK9he4zjrIQmMt1HtpPYU7gdmrBy6IaOjEQZ6ROrr
dlKgxbQ0q8HkdqIn40A8d1C6PuFO9ETiCdlSN2u38DQUhthuRYb6T4nTAW1w5jaLKwOxcfNcxewq
DaZDDNtkV3dQZgdWJivh1acF82QNRaDng8bUpqWUiGsb6GdAmhsPDwJUIrrTssGT3Qj725qXcFUQ
Rm4cZUVnq8cctrTdR0d7+Ks4vbXxIF3d/6Md6gnQmUsb02I9NTElcIlhyEFzwcWf9uBntEfeZFnA
L5DeFEnXS4qg9SAFqKM8jb9QcsXcyxWZK6TYr6pYqnL/6X8xeoTfnwjuf1nWB/m0wdvdzkxvYKlx
0QwIOAjbUcoGeBAoh6TCvHvbSPJGvwK9TfhwwJhUjgVZjd9L3u/zgQ20XniCzl8FuyTfY880vX2H
FgB0jVCw3KzYndEJwaKWU/sHoNmkoiU1jUqwRFH0gMrAdJO365Rx1VDywPmraoKa0Lq9nnl6eUXy
7twoO8BlqYcjywxd2NpCtWVEHHLixOOBuMEe5FZUzCCMwlBuwLnbrwB4u0H+CUNrOodovfu48aTY
+sontM1a7/XPCpSYmPkIQf1DuRE264dXhOtivh/9p7nzWxObrn7m5Y0kKMs2DQIdoILi3zBQPmbK
H4nYyUcBRuGb9OQhNN91Oorh5RieytAUohwpE8aAmjl5A3eiklzW7yKzAFUz09FchDIZ54Dywaft
c94hV3PRppPgb5KJOROElMWBJjEFfXh4zRo0YZ6cddxC/Stn1DVRO83ilYRGYkcEv+Ch4I7oNnea
oVlxHfLx4CrxW1fhddxk7Xiv82C0YoI5fq2PUk+C2CdMNCG6mvQzh3M1vUmlG4xgLI9as581WK/w
VIvqZrOziuRMi2NSOBeeqgvs3qGRh/FaGdQy4XhnqWGfXmQFwFIjJHSc+yJUiYDqnMKc4v06j5eV
TNYkvJD9ujoDAnEwnLIBoP2nAMyuiUaOtrsFuENpGr8e+iXIC/ay+WxpUV01R9PkRqMWvLpQtyb8
07AeG0xvPSQdEKraxkZKYaFmc/N6QyhZiDzqnVNKlJwGiPXo2ynMFUo1uynuceoNBmQ0k45zEzaB
GBFVVNxKsKzGhA9gG3W71/ilGrLCBCCArkO8A1Mt7U1KWRCPlkt7Dlb+5A4W2lQ+VH+OOy/ua+h0
YsqF5y9yqqJSh4Tdcu/HXa/mMom18x7ulRiK4r+3aHcFP7FZF1btvlNuwqDWxuaUZ1av4OOGhGxG
QvnAPet9LSofYOQBGdqqbQgYEJN+1x7qg6pgtUUQzl4Bf6gJ1H62G4SgzDRKlNcpXnykTmKEeS6J
TCiKbv7660GusGtPSdFcqZjR2p+iq6Qt/yq4mQbt8/Yt76M1qrJ7Q2Sc24FkaKPhBtri5lz5Lb54
Oj/6NFL356ShBI8dlrMN9Dr1WMTtOX9sDup6L8rkJDhkK/FhyJQQ5kOy+JgZhJGrvd2d0yzqvtZi
6JzlZ7z72e4hwKbYFolel55OlCCWc4xK1sjDxPV1LSr6RZgb4fJdBU5O/VuRsN77t73vuyGIQ2MM
/1BxIQGQ4ecFp9JO53lEHvES2bxPdl/Yhk7zFDLD/qAzzk1+03SQ9Fv8l01X/ZB0PpCXt7yFx2yz
ZzmZ4dlc0bbGk7RzPbqb6Ojsb+5ZEkF53BLhKnGPhlAEv4VO+BqBazKLDLZIXTCEiTRj++ns+6A9
z5uR6/jCTnRdXZpFPEC9sflQYQZxKmbowSVDQlnVTphCFkD/Z005VKWf3gOBJAIYUnYTx+fI+6sT
XHOigVnPVoEKtBFoOq6Si9snWypLH56l6yWIgq+5mgCx2PuGcowHGfDQzsQX1GcA4hypsS1+JsQU
dofqHTr1WFWZSbKgh7Bo7ok9dWXMnbC8ApLxrnMYpZc/JwqjnubPuXIhCsE8wqckr/JzNYgRBhr6
Tf7k3PgX1Qpq9zOyopeKjWQObmP1mM0PjmYI1QyiC1NawTp9z0gS9pyUHgXXIxD0WDUery/a7/6G
Bmm9e7NAa+fghHlvF0k/lpfYZ4H3a+A9ztptPRzXbnj5jy+aiV28EU1GwsC5OworZBgooMPCcKk5
IZ7Zp+a/v0A4bGiXgbUvPdHWKED+h+mnQG8xJDCu80cHsxYZYLpADJLsiCzXE8uOdPv1sSCmkO0A
jiWKDC99wvmlqryZoWJNusIFjwJjaBaXiP7vp9RqfZJnVG1H4kQEe61hmb4UWPf7MDdwiSz+Bj9k
aODdzF/m4MgDIAUbrPb2gj6Uf0H4n6sJpL03TnssPTcd/wfRzvhVv+kXF2vcXQOghlyANc8OmgEE
W9MXArFA8n9adwlyqtejYe/OSNjuUPEZGLhOOGVYkRTRZs1jo2u1dankgIzqrtZHpqAaeuGYcYmU
jSTj2hglvBf4bqqPh1XwfkFGncmZn5a+jPFanDdHRg1IJgTBLRYYIsvbVIg+jPlwYgZQhAHV73AF
bay4oqbm4xUBryI6EzIqPfuLbmCXy2BwrHCZXdRpvRuUpc+Rkc9Z7sTi1mHJO8yvRbVX4reQD4db
0tuwh2dXJris8yiRFZSsgdrHcNH7jLR/BaMHRAMCNNWLfqC7pcayWxPl9cJgrPScw3n9cfCG5u6y
NldAYAvE05/44qDNboIvQOywiyqJIvkzCU7Em30YQa46/ncEkDczFSAx3SJnfXW2T7K67fmPW/DM
ajVcOJSzmZs/dHt+JRiSvF1Yb42XxcKWWy2CSz2JKvP/Ka2czl7EpFdYMbe9Ge1Fa7eyvaawlVM/
7ZMoz3x1H11nl8phEAooZ/dSRcXbZSUpBSwSW9Toae+pZnpxmIae1x4/kavXtOkMZC2RN3obwgwd
Onw9OyhT0RuDnfjHKgLgVVn8sdBCR9+n7MTXj/nQHtJfHkDgJWCnlOBpqXbS+KGIN8vqVX6WiEzY
F23pRieGsmYjZ/gPmpj370Ti/C4FfcBLZQlBnilPDj4HZB7/uK2tKQzoX0V0rvEwCtp8YkiLuUd8
4zVHUlNDeHij3+OkXZesKgGmK1oUFLt+dss07vQ3dOmwLqOqcX3OE2bk20s7zPna6eaAQ/5DePB7
asmg0irngvKoEqM2ftfzdvXnR16ZtaMHHAk9SgB1IY+uqmu5e6Q+vPIR9p9X5Q672flSlk84kp2d
MrLvKQI374zxu45u4uJ86loexfv10/mtYpsmW9TRMvNv31fLN54g8C2KscHzem6dWC+EqprjP2nC
GoAaiUfnSxS84XOpwnSn+Ymr2v0Hw/3GcbkUT7strNi7pLdBHNCAWCDY8+av9l1R2+cqlH+t/cpm
Fe0cjg0De0S2mXfQcOwTlCQpoEQw0lrYUbkGpym/FBdicSG+xwODs1U88l1rlZDX7uI1EWE+xmQG
nhqlZ6XPgtA1jEEgQ/p0VTIvUHjlxuBOVkVLEUCnyb1gMT4V6Xz4ZCUgRM0hniz6GPht+J72gkvL
xarLzAP2lP2xJ3d2anIdSdv2w2LJLTOD2jg3Af/+ohdeJ3vHmcGAN0TOweLJrL7qpbpTmIkMD2rR
gwkgOEqACMHsHdPkM/PU+0r9oDs2Zltg/ZSJy7mRSTjIReoEo7KImHIlpnaeyOhcu6Ck/XAqTFfC
cwbLrimbW6ilIDD+8yIt4U+3zWU/Mn4qqWrz7KFFykD7Jrt1HBe+BziSLN/b14XkkrKjJRVo2Tqo
DqQO8l6x01w0Q2dM+SnX7D3BfV6Wg075yYSpiRMnZn5e4SQQTv5JiCkfTnd54OTZIcm5xW+0QqCY
0OE8bDq30gQVIlx7ld/mmYTX2Ck6xydmjGQ1QIXmOis2ygpqnMgJMv8F5KqZvQHx/FqkhHMn3OLE
E+6AozXkt+e1KRKAkapQlMhf8y3aO/m6BKSMGBOwIN69pk+mXQcxqWBKD8gdIj1VG6xFjd4pAbRK
eCEQxw9Zy/MKASb1tC5XpeKem+OAFrmvr41erM5VzK0i2Ae0YVqeI0nMs15HTWCRGpvZzUM4y4ls
mvQr5IUlecXvcL0vsR72lVdYI1AjteiQCohr8flZtQhthvPJUBVAuYotp2239nczjppSuE7I2ts+
vood6iN2mGjbq/dKOSPbo/1e1niheJ8eNyPeDoLDznHpDLBGrpOwkc5dzvfgCr6NqxJbW9g3yBqz
BabHACxZn31JGf6m0Rxt2B2R/75bT2uc8DyhK9vLv8YiP0RNj3UJTdgZBZiQnA0vuui3nGjmuykS
Yh7A4V5FVQaVZjnGVgVQUHYIcskK63YuaUPlwpI/AYr6RPveEIZvEWiPQi2oXZE524XOHIlnnMSc
0dp7dMqG0C+e8ag/4a9Dgw1o4EHLuIk61EnSXAoSyMqs8LvkyKT1p3L7fUKs2UYwdMBWHtk83cpQ
982NTYpgBIm282PoA2Ugldfd3Sn7F4E8Y3b1q64gkgOmN+9r5fW2p4Jex0m2Im8cLieUNB5JOQLS
lTu5oflm8g0o4uXYkaEl2yqHTIY0wrJfhMelhyJ1AT+zMmEELKFajCGXWqAvaMM1W/wyu2fYB0ZV
7geVg71z56KCrLv1efqrsHlIB2BaR2ztwMhTSWRp35IiAYgmAOTTk/k8MJ4GIaxCcBY+GqANVI4A
FdRuiFBTktdLNDd9mjku5eWm/QInPt5ascdSaot3JxbITb71IOMjUpwfijS9Br8f3Gyy1492diDu
QwpSMBOxCqnDgiMJF6JhGNnMcCwtz3M+oGaEvaO9hgvDxxxbre2xaGUD96UPuMSEP3Hyh+ixfjJH
jEiYRDMOKdOTpvWVntDSD8Jtd0AKwehyUhIskkYfg6haNGY6y6eEh9/ki1xb/6sfgV2wzfK0gpa/
V5Q5GbPv2rH1X7m+4uhr2zx+iznoFbHr9aC6JCvPV3C+sL2TY8lCSuDkPZCC89XTL2qbGGKoJeFw
NiaRFvJkamYBBOZ7CNG9CX3vhFkx8cQjHycMGaXENRXnLRq36cDBLyvPAJe3/4m5Z5QF0m9/pvg5
LXYGHi9VRWTPQa74xqY0Ri1L/rKk9x3SQ1OR8fUAyxL3vWIPvsJr+dd1Wmt8GP87GEFfcVVcbXp2
IMLnqahIhbHoNf6MOoAm/ACzFjtOh6d2KSlg3L7UF+a9XwAXKlAilH0l2eIUyDsswDJDCG2s9Ptt
ZHGkd/+L00NmQFOMwwgrM+UsDFtx8x9HJFFpBGJmIWj+RsYw/P8xLkxxmGNMS22/yq+GVdn5Ci7q
DZc/3pMZDQWRMNax9NhUiC76Tq8j4cIK4BdfcqzXKpXPCucpYbMDSdTf75CAOaN5WbZT3EoI27Tn
olKSNCIfrz0gJR4lmgJfh42Q295ZiMTr8EKNF+9ShDkbuEHVLor3maqmeSKSlkDZXeQ7jr3oQLdM
vGJcsrG66UNApofv5IJtIe1qr0zZJloI1IbKusmzTIm1SeniDqUTeUj22Dvm8mp9T88nq6rel4H9
AboiLxGsFf2Ztsk5vYRW4khB4O1nVLvwhL5q7m6fq2ykAmIlJ72k8h/+C1YfoPEgo3EcRbHtidYR
1nC57ukSW8JKq0VH/9PjpfsslGuxxYccOPgjcZo6VcVnG+YQy8E4bplR3lDEBsZHHNUJ/upMq5aX
IoMf4simAOhyTZAfH1z+2K0yrXWgD36Sf3LWydAhg5yJT3U7q29D4EEoZxPtdxGQAzuuOxe5u2Fn
fcv8Mn94nsacffkqXsRw4dmz4L2X9Gq0posEmDCgqLIFzT1TecilHzPDEtZ1i6uNS/AnqRwli5ED
ihVi63SEV16+QQntUb7XUucldSkLuqtXaGpn2R6xhO01GYH7HS17SJZpMCk+VXdabyZwfO0YZTmj
mwvb792zzA9dFd7filjqzVqIW7uWI4YY8mC1TLYf8heQMkq+QFo1V4Sylet/6Jx2lCvxeU9l//K5
JYMacHQu/rJ3ovLS+mYxO2P0n+Q7LwvFnEsZMvpmKqalakrhP3E7EdpV+Suxk17fa2sim6KcVeev
ljIvwFzQsYeX2F0oKzZ+foRFzF2lTzcYzVJGe0Hm1N60mgNLtuUSX/ay2HYu0C9MwFsp/DR6MwGg
+p8R0VcxbcXa27E7GqPejPE+om9Nt6H7mZiDYPl1/iT29so5NazXCX4I538iRYS5V+AI8EJSYX62
q/d+xkSe8XCASCGCpyqaoIHChEbKv+NCa37T3fD+xLT2BwOuD6+3ya0xRLS6mvDCsFFZhcPuuTy+
dULQ4/4ZTZaVjf7rg3q4MaNaQmGxPdciN+juzJ8CGemaxty34ObiwURca0OWLs6ySH5oHHSqhIy9
rxFYIcQ3RP2tmKQWM1+a6N3XYiVST+hklkeRnfii5ckN94Mq41K+0VXkVtZPlmc+eaE67meJI7sq
fENTYcpOxeqzlDgFiIw09lY6z+kbLE806ngu0JUU//vd8gNM8TRO3JOZiM3BUZAu8HXxMLUgUDhP
8Z1JIG6GnFdNVGhJbcKyFmyf15O0c4rt0GdvrRt15Q6q6btyg/QkGS+kUoTYm1aBUvsCint7Arb5
6Ujnm0I7EljT8RP6KWvHXclGlgAzCeK2Wtvqmwyw7zCzUMDyhtln6Bx9kWY0OKHAaL+6IABlzKtk
5XE8EEwyVov1jHoEfTlK8+irnS3Jt+idM1AtZAbQzMbNPQwOXoUeq3HDstxU7y2RSNqjUPKW41ol
286ba3YzSpW4wyywG+fkE++rD4SSYuP8GyFo59v4BERPcIuTOzzhWYMqgg66XvZBS+mBRjL5D3RR
wHmvnhIN8nu9XSLJ9xClN0wM2+rL4yH/sPeghaIS5mp471iHRXcdSO9PU4BE1UuI6vSK2RfGzQmY
xWaM9p3+ZyFX+0vkKAYf+SIWvREqxt5Ns8jXH5co8Erlz/BZif/y9fW9XMqJJeeYiMC5WjPYJaC1
0cVlDZcuXu9CTQtPeDMzUMCouJPcNcZdfOX29PmMAFz6Soy87JQnH9sz0USprodqCJM02IsLTkls
sTbwJ5D7P2yaq1bYyZt+eynoDtBD00hdNVqPKv9p35868IoygmjaHPjYMy84f1iWtIz92efCDJmI
KTp6v/WZDZhJx4vlns9EQaKhvU0q9pMnShDHK9JvxY5SOsW2tJ3pIheN215uNX44H0MV0e4elIa0
hHobFR078DkNQCt9+PH8FLE783McsYBVnfFrKBwIDloicqreNjbikveGcqPIh5Pkj7wNgKDq2C/R
zcQnVmUv5UJIY0dNpqvoKoHUGqEOyOxxhpuW/wdCc3Q8R3+qh4mbyZHs3hOQOEU2Gm6cy3aF5DyI
uuXfwxqRyWXfC4TOmUx6n9tFcxGTV6HTzPsl2jn3EJn5Tf2S0uMlx8ahiarKNwWhv7hj3IBYz8NZ
k+NQ1heoZe1dVFyn58Yo6RWkXy0LnEZuQiJyustoz5dMxZPOw+I0WflDXwBm7Gu+0/xxsyzuh4Dy
rfXCKPsQEFDzczbMajqIPMlozDfgxGkuh3UJo6KNo0iBbdr3GMkqwdh+TZAJkuioeXTKPqBZ77Vv
U1DVZ0GnvI/j+EsTj++n+s2/6GTIBBZejZtdfvth2II/dDVC3HLVQTKKlA29ipeOjd+YqlXg3VoC
hjWsvy6PPkSgECKkmxC2II16wG01tcyK+5TzFE7yqUwUlSlrcNKX6jEaItXJA39TDCDkT1+H8k6V
e6o7KzwG3KzLQxGt2MpqqYzt6XUa36GVaDHfVvh9+NGnQ7i7KGPu5srgvMVS6KuI1AQJHnIPSvnJ
Te4dMhRuIGyosdzZ88Krdcx+Qwmz6h2HSeTv1zrIPdx3aMbPiwK5R6rxemKYixGmapb/LCOGPSIW
6wTIoxhSFQBdYNMISRq97Ps7YHoCHzxhwKgefUyShiU7JePY5famDWRVQ4LLJonvxlfCr14M6eqg
aQ42SWCqIBaHHphMsLcVp/SlSLqsSI5+/kFf1rGKwDbI8Ph3BrUuIVgl4BVNaIGHR5aa/jmFaSXU
JwheQ5mJBK9ikUWwQO0sAzPYt9dAk6YTZlIiFbrkO/Yh+woI17XX8um2uqP9MxLmRVAlAiYHpA7B
52RPSEUU1QiGo8KIbrzylRX+Sv6wS+55VvGfQy6bMYLLH2UiuzHjUjsQ+1bStoTKPSqEERzXZCfl
dSnJuFmWytfUBYPCrjPlOQYh40peHsrLvWShmlLfp33a4Hghzr25/pNgiVlPkk2BHCKl73nSnXdG
RVfBhq5rYpKSmcKmtPrHGVp7u8YwbWFaZ7liOIC+q+tsc6KaHEigAJFgBKdW01wlKZmhW2m5+M/U
gSK3jKtiP5e0xeqcIc/IFWNKy0j8nKp6MPRTEZDPW4UJ3LdgadYyLYuuwuLrm1GZ+fZkR2/898RQ
TESbMfvoDwikJxKKz2bpzBDzQIDRuO1RTT1YqwS/vZc9q00pntrc++C7O3YFeoU/pv87pSxU4AzC
hbFn2LAV+0mvFxPzZqVsrj6eFiZH890V7Ksol+QfB1z8AtD62K+nCT10T9Je05sCOxV8nAP6agIK
5iTeVu4VKX1kUMDapD169CaMa3hhz5DkdreOufKd6kTiSo8unJSMFnPcTonChyZLiMraHTcpfvG0
/uCDDH8x3uNq3b1SNltFTJa9GYTGlF7Pr7MDuITEb4LrDdS1DEanS9RUlHul0fuqAisA/JyMilQ5
0I4K1f9OJZSUa6atkExu/BGd7SyuEUz5y0rrkLQURGWclMy+sWM+dCSuaTY0X97pGKA40kbJZJFq
DRVDn1SOU5Fmw4pFVG69Rk3PNme5IekXq1Jip/JILnN5yaFcQ8LWQ7QUZveCjWMWXTPEjUiFHPgU
vPAuvjr28k9cFYYjV0IN2j1DmUVWH2RJRnxlQnrNqtQ7dPRdKKCbCfcjdMRLwbf8NTKaNnYGRnJX
+bkVmeCsSVysKkMlpH4NLNMlhCF61LilzU/Pvc2mLoJd7+IUwYF7donCnP1hXzYzsKhR2lba+S9m
RychWd36bJ10DdNYP9PPFcoJFY5t8Irz6BLqQdPotWgqemMetpQ0lcuWBedSAxOc6K9QXvBf8rGg
9yQ5B3s1ez/BK9rFnfVYNScvzZTraOmuGCG3+vzF+Aq4GIt2EK9w4XNb3Eeq49l1BJGB2y1Q6QHn
jmuazdnv7bIDxC8pRJhnqZtFwLh7QB7+q6mkBn0/qaZulAYJd92XiCCV5WoGAA+YQcN5fYqawIHY
2m6wdmjxYEJaTK2qzlJRKMCo4Loqrmc62d+8Ce5bav/RXcP6ASGV+4UVrU3EmPZmpC1k3BjgTXm2
+rOle4HsGKGHlmVIJDAylTLWZPqxDDCXiEQMVk3FFtRfaipl9yysoIUCqHMO5gKdEWt0P6pikkOq
ZQkfv1EIqbvKNa+0op01XYK9u2AyArIWWiuhwSbLIufoAiwhpZVZKOIASy36n21z3jxT6RHMvqu7
qQjHOY5CbOvDcUr0Xtwj+bpWziyqM4Ay2Wkuc15ZMPl2ixhNhucVM+xiohKhmmtBntWua670XZp2
JJTp/eoDaW5rCED3Vw6CuZGGy47HzYWHEjNMQmIoEuJjQjIAQukyctxc20BYYZPfq4R5vvbWnNHL
d/axFjduCSuCjdPofS2JavCT0WmDO9Ri+3L8t/ZGHvrlhsch6faxB6wEeOy7dcmPWTlXIrmIauOg
I9SyCullF2PU2TQ+B8vOp90poODBAZtTdoRswsj42OF0gSBfgamZxhWrtZo+OUXCAG76JswJCqRO
SLsmnj2N5Mleg6tDe37MEBRCo722TP5C/tczPWTEjj2pKzsIazfnH0r3E+taTuhFCALTnVtmR/yE
Ac2bf95Ngq38BbvOPu2RTzGrUb+doVXqO+jkSpYailCKSPRFWcbND2VWiJCQJMxY9tAx3RCsoV+M
FRPzfA0aKJBodabzlC9RsBmZLTDOBrQw1Cr0q198UUAga0k7EjU7LhxsjH7ZxDGoIELva3XVZvYN
tXBnJjddG5RxCVAEOMtVWttXbFyNE+1TZ04naN1ut4zKpUhxO2IXH4OzExVv0NGhlXTQZo4Z9Cu8
6VRYv+fuzmTaDawsCe0EdibLNaWg+Yh7ieCVZXkHmOoPJQIyPPxd0vEDehxRtqNrR1HMo1sruYfK
f9Ae3VY/rTryI8RE4NzGRek7Fix12yX4HDLfCc7n64JVzKCy488YlFkJGPl3oEQRbOj/R4cE523Z
QPibTsmT5Dm4FNrchgyvHkgnTMT/4fVoPFkuv6MmNWjLmA013CWRFQ66MUI4Z32XvEmoy4PjrHbU
tVOY+bohyL7XQ84uc6gsnjinYNFDxtwyYarUuvC34cPVFl54iwM4cam+Sp5bd2ATOzVkHoqFe8kQ
MIJvEz6efyl9T3wQ9Yv8yTUOs0RtwMQWxp2/qGwTKcu88ZWQoh9rpkezb5DNMyUUDLGKAkTXlhxs
NgET7FvYSCbwUWKPg4EUw53G0sH/Bzdkp0FlmLOs6VMUGT9E7kFPjg6Mv6RDJTVk146MB4LXuVbZ
4F2yB1Zvn9AESZWro83ffMHG0OjXgdz8rM3a0+39MHQyv6nwniotfqOAInEXr+iumlnWC3e/Vqxa
bjnC/q2Gw5qhtD6c34urhT9c6dGdz6LUdTNAFV1YUDYcc4FkD3bXlS9K1KdNqCRlt6zkwUBqxSZs
RzY/PRx/O6SXqN7urPwP76zkJ+0dEBfLb9tug+9sob12Qsj+4aNkG6BsxFOA02np00fzGQ0cJ7WT
whAkssA9Qic+qtEU9Ey1DEQZeD9QMycM46Stqnqlf7JMgiiN0fdMuOBQM0EaznV/OlBKcyOJFNHX
JyBZVPzctYAZx3YmX9HPrEpj8Hd7F0DMm6N9ddWxPzYDLr5oqwsrqkNqvv3gQ0f/CDNLczzJtXdW
qqvVB9saebbJ7E788M6KYfDuYMcO8zvIQKvlRhMSBBnrfMo/Duo8IaT6qr5fwaEvZaZeJ+u7l8mp
ppK3wmuxNIDYYnSkNayxLr6DuI79f4GHnGqNCrzLEBS95m5tv3NSPscV+JdB3IHNuWtAYtHoZGMM
aHbR/ZQE1tideQN3CtTkdMYNxvUI9kArC9t6wnH32jkzeSVDVfRrMCLbPwW/1uzeNEnnTRihs0rC
Mo0Jo6jI5wigpux1M6ESS7TQwnOiBgXDAHwXPsiFOoEH+tDi6holsL2rfuX5u7DkktD3+Yv8Zmmc
PwwP9z3uWlQoJbYowd5qoEgMSW63HGwSmMf37kFaIJJsKlXnG1kzNfD/36/SP5XYBfFW5sMFPZSe
N1+ylAH5LMrkMHprZgSIEeDHx8bAo0fCfeMJFFSvSA2hD3a976JMRiuEUVt3AjH50EYIm+AKT2bb
7duj1VppD9/jRPpOVxpdzKy39X2GX+hi+GEbQadcTN4UFfbR6tYS6XJxUIisKYCnnp4Dz5vg4kT2
ibJ54f1MDIP59AJyXyd4hExiXT4Xc+Ss3TQMEWqjawesVL6ClmT1lpvVNi61/9XrgnXfv6SQddOo
rtYSS34dleB28Jk0dqIREtJz6bqwwdSMAerfARkfGcRJbgM3xBJNdZDW5YbE2FSCnQWQ1LpmdUge
lvieyKCNiAbjAXVkduVDZvMW5nrxLiHUmCiqAwAhX9pVKfyDnY+1vnCseWNlV7PxZgoanG0BK8zJ
59MbyrzlApCA46yUE+qYsaSzvWAxIuMVlnUc75DzaWrOru5hAXa7d2dOgug0P7sIXSHB3K2JQ2H5
eUxWZftqKxD5CZbMotI7vSqI9nMULPrp5PXZkGln9iaqjGR40SOBqWSmkZ11TreKM4PMm7ULWVw9
DB6FrSNHHLETDsq3EgG7RdL/8JocTQV1132y4f5uBKaVKJ5NwIz7C0LSRAJ7BGPs4LkQo5b+ojwl
uujT7OKxyE4OyuRWnWxRquEdKznD3LPfOi1dJAlA++uS6/a6DgHgcOLaZADbf4+rqkd6nF+vG66u
8xs3EG/Qpz34HWmBt+CD/NrSwYuZHaHuKtnKjtzms7Sc0sFs7+6h55hQJ66xPIRwkFnYQVilwQht
x5x0rRXwHLhhUH5Fi/3r3RUB3Sy/klwm1C9KstIXi1qyFDb3R5Xu8w3QYJtVprDqKK6gD6iB3J7L
t21ct+ZNeF7OhXLk+CmM3FW7dsuDupmbKoqkwp1l1/9xz2sjrETnZPLZQuYdGH6xzMRatOZPvhdM
ybk0HmZQ71UHIBGnGbzKyuKNXmRdfIMZWIFtJKaL07QHd8e2Lbgky/v18Io4dnbSx2V4cHy+N/wZ
AdWurDGO+mN1vIDcOlkFQt9Tq+JpMWHPqLy5tsrbebk5zSy7H48jp7RLeURsc+wGJfSfDpIxJr6Q
nb7N5jZZ2u3ZWZVT8OFvBGxS5QslnJZXd8hQlFguSa/9Q3a29MVejdiB9twnsAS7MX5ZMQxwpuhF
MU7slngHhuV8l512cCm0Zehu4QMo8/X10JqDn2i0QG6mXj2MKld64NUGiI76AF1mv4z9y40ig+Pt
JN9NjXQeWn7KtBprKop4YTdGGVtZXY+9YbrlSlLHd2un9PdBNPAEUVTkn8cXxrj7wEfHqTTdjYJz
4ukZiGWwjtxxQgDJbcXqsMmX3rUyOkXbeydQXDcJ6eQqH8TBkTZd4kv1Bo2RjcwhLIvlbM6GTrws
S9jYsbu3b0JTlPieilxWgTQv1OgQX8ZIz0kmG8ckMCrYiZrZbCOGypvuUigbbBs9z2g6bAHaclSw
3UbvPHn0OEzTEJ94aw9slRlzeAlSuGbr7+2ISNtLeLinI3DvyGyUhfw3YOZ4aRMnlwOh44cagGYb
QFdm5SauzgyfX8DfqHFsbDEG3rtcKQ5WkApjjg3AHa736xSBAO6U1L8eVYcuTNXVCtYxxQVtGwWT
oRcF8NgJrAAE3R+ga86WK9S7nnGRsGF4LOZBS0oFHL8L6RDXODolttz0aR7X7SojAUYrhJLLyHvO
vcoQ5k2X/kdLkUknxquOOL7cn62d4Dfp3Q3X62T2/XI66VTLqKQPzvtGlPoap0j5A1W7iQ7vHgWU
fyw0UI391m4eU54f9YSS/XztabMCAZH4WA4TiMyPfowi5rA6kg8aUInzTidYHj6pgVviABkCxviE
MR7I6azNrCPmnexM/YE6/zsmCpe/Hi7jEfCyKFSIeXS9cYO87Q3BGNjWbGkNBqfTq+ak3hsnX7Kr
ZRSbn/tYcF76p4S7JgdCVCpN9giGfH2UDjy1aEtK+E9H/GXmFPfuC1o5+hBoZ+3KyeqRzfy6rR5r
zuYJzeze/tT2fkIY9Z4OleOJpekbvg0D6Mc1p90aTUC/10MPYzy8wX2pR7lIQO1X/vh+NOZ66gGV
D0KxjHXl3fh4JuzAJ0q46W7pH0iNFmKErlQI9R3rZkmXAmfFG4pur6o5jtB/kEFd9jQQLbUveEfD
MvRLE1thfkZfgHbcyHl7MIJdMkvhOlHR6AD5KLowjvXuDxNRwie9muwvmkVZpcH/iP5VfZ9QOLEE
ngJ05i6dR4wUr3cGzYz7LSTsx1Tfa7o13U1V6PHsWyWMO9P3A+EOJ2qz/LJZ2jujC42T1rpQrw4o
gaMviD706coMJ0FRsVU6QU6kVta5lvJddBmk74ZnDjRn0ciM+g1MX/0+saMh02pEEhGu8uuHRaT6
16s4LcgM8Cw3vNFEjdkaJ7JcYZ5AgQh7Dh+bDW4t54M7iyHnaD8TPChPzaY1zbmRcBkM0UGaIxbJ
tZnmN3pm1CApK1zpuCvFh1G1tosemZUblQVkhJVtCojaIyMEU/yDFoqYFDCI8itDTVQ4CpVfTBsG
EaAcbZpYrrHYnwQgPtRNb1CoypttBqy45lisO1/q6eCOnYXHD1uDTRFnQFIVslyxJ/wq5mXnA2Lw
wTKBqPyFouXfdYrXmD6o7RNdHV+qg3uN/dcFNoCpYaJZ/kBaZbgaC5tqd5fMV8F0vYnksg4BqPhD
ti3uxsn0kpcCmyaZEud1xBSx9pJgm/kyh25YRdOm9jinwS2YqgwqUNtrtbIP4DI4TGWkvJ+nmVKh
fTrSBhPtRI8oi+8XHuSGS5QX/VAAShI8Y02ptJyUY5pIeszMQw13joouI2MjUGKMo+CKfuI5Jgv/
S7iW/gmvhSWophloLyu7NEq6Lr1GrCeP1ZXfKPglVURAfE0lHDausGNsBkbYcS5oE+bw7hEv5HIC
GJN9hnNWgV/5GWvVGkUz/w4BElgnNZrj7mA/It3SCKlQkFjwzy+O9wcgyaFp+96Z23IucT5T36uF
gOyJ07tNRPBXp2yFMKxdvEtER6xrIEKVaso4jmWzZviWvHEpnwQvVBo29G32tiH5aS/WX0Yb0mJ0
rCPgYx7p2Hq8zbTiE+u2ITdR54wazdzthBUYKZYUE7YGxgi9VhRsLwzNmRMiqZWKdZlfQv86ZCHO
u0yf+SpYW9zxbKWJ/JZN9wx6mHQQAnEJ53e/KeOthg4hq3s+Ilcy6VXMUPQilTTKDPnSvCotQrUS
Df4LvN86v1sWZAqBSCTLwbETeYZjH3Mhv3QYIdMb3H00CvzyK8Mz2ZPPLqPnvI1EHKaSTYuiLsB3
EEMSFUxufbDCKPu5nVXh32gwJ/Nyrw6U/1Uhcp+sbpPCFpQTqB+cvX5wR9HrOd2gGjLOiHgerAjp
MV5w5p1jGFiZXEE9Ga1s42XKnfNPYAunpVnxHmfeFXUi4qjjfxg6/RqH+tAcJkB+WDBhk/e8kQTQ
Q+6+tusmFCnF48z/QX+b6ywoBnjJ41lj4oG0ryLdnas6Od8CeuNMT31nXNIYeOGaCQGsaZLHhlaR
kJk9Ww0aw4dgTaFloiuBKVlNjjbAJDOcs9XBQUloG9irpyjob5AOgAQj+CbJxzG7ZXHyw+r4ZJZR
+YNGsVn+B7QLHGL0pxvx+A6Woh3/AIP2jPv0ghkIwi7m3VXnJRYJ+T3rz3geBweBIUgrSZoETLG9
JS8xW0c1bUDPE5OWfQqx/wGFJuzWoTbGz2MJQpI6YaT0B9TM9CGr9Ek1hddb+Z7rKPwBWhAQt1Rm
xl5eTjIay97J1XdhQA2mB36A7zeXXtrFB4uBupENFMBNTKaygbSI/wQ6db76HYyjv1EV2yWPyQeV
cQbPnbCZkw6lmYWWPOiuYql3gg+7tYDVBQoHJ5rFL1A5PubNChpRYW7hLtM+/5gcpxRVybyM9VdO
S4fB3QlTnfpTeirhtsRUQx4/iuX1n+oN46PpS6PJzDZQD5xqL3U9fOCh0PBIFYda7lM5dM5zbPy8
Rlw0uzASz4hJPalbjjcyEEoAHwnI8wNZCi6eBNLqwpnn+Yq3YhSgRw+R9jXbK879mNs6WJOp55DZ
n5IkjFH8a0EA9jZZG8I4Cm8THkMipEL/8wz7TfocfIMrF6CU0q5th+V80zhYBdKa+qckykgGwfrj
rf9mTtn1p+u5GM8Km6P6c/Rzs1s9LZ2KgP/qi8JBD366QfQWeMwiNzsqEQb5rAKXMVomsIK4UqLq
lLQqKKzSvLrHjBDW3Bo7ArtTnaGTd9hjz0zPHdGm6FW524jkccz/ya1I33n2Oh81VQi4rrFTLBJt
axitbd2tKghWAUEwUBVWjREByzzbPqR2n+IxIo85tuU/9Dr+M9BtqRI5J9HwMQoXkR6rX+VjmBLg
2cYvSw0mn/jonTtHqfrdi2DQOsL37uG17LeY6ou+3EFdl/JNBC7dC9CAbMcXBKKY0bJHVwImBJSy
vJV14xwYvF+KnE6JOmQJe5SGowqHsO7bnVcZ+bpfZC4ngvBx+mxmOA28Hb4qpZpImvbgsMVFZ3X0
BcvlZSgZmaDL1I2ZHvoYC2BnT0u5ImgCg4TNeHyDPI02TinFvou2qDYDR90ZytwntTyzUoLL+YgV
ydXGLosp7AL195l/ZFmvlpNOU63FjKQFXEHiFQNRj9OyBti9e3T8XrshWshF+Zh0HXq1cYQDNAON
HT1kUMZs9NBa5yG94N4B1rwjHkyPu0MmOqj/TBXgLg7NTJnS24iVmO1bVJZ4Kyh85BAMvrgCctld
jZQ86WcxkWGHCm4PLombbjuittSZfbJZku98maLsk6+X+MPTmGV9D21dBPesppve7cI73x1PQYVs
BAx/yC/VFELWPXa10QhdTdkR0xooG21wG3/cin1f4+GTIBLzaGchSGhsiKsjKF1JhO4cehT/a499
kpsZiMQvnGcVWqSYHZKT6RQxUV0gtPpXOxVx3GnK4GdjMghTtPA7Ab9IOAZ+9/gspqigjAPN1ROK
2zm0TV0rEzSTbh9xm8nIRWum/LYKBUwZ3J3l9HpHyXHyuloYQwpya5eddrDg+tDFKzY7OtcH38K3
tFwv56csCb+0/97XIFXr4yDmR90ry2NUjskOkFoKy72G5VoVckK+mCzCLGCjKJcK2NWwoNw+SbXw
IDEpwYNsBiHO6Sehis60rMCDQyHZXR1x7R8XhFi7nmE07ej/dvPwRC/nSmxZychUyggCR/HPHoAF
5CUdpstNQMXm2nJiIlAAWvcHJRaARloErVizKKdevX3eDx2hYBz0nfOu3OgqzuST2J124zlDVwgO
DLgmw7b90jogFXBLmn8OnqQreW/E+FyisRiWnhutUfi8SXSrUGUM0EIhjiwRwkRTX0DPftbafcZ9
n4zBGGcR8+DPwV8KD50GgaPtLNvwElRfpPDEIjNE7EcMNplwFQjSB8I1hqFbz5CsynjY18xdD8cu
WUsohpR8r8qRi7JejvftPoi0jCn5dSrk16gp4f/sF4NtAXoy/nSAra8nY161tqbEwk0rrWl6v1xd
reZKMumb0cRl4TIk2/nPy3s3wG5AUopOFuDZ1AfI9RmSH754rbrfzMdKsnW4w7L2HqdTHDI28odn
AbVLEtg2uILqoACDG38M7yarWh3PfdyEPEpeceJxqPztaLsswR5MqbYDteaN//6KLQtq5ZTlhLF3
DtOUVxuZgFK+g2tNDpufyKCOu1acOIwJmP/T+2M4feUKAlNdb0dc+UvE9yhPAkrW4Akz0zuyVE8A
aWuk0YUt5raJRhhRXzxls1mq/Z7lxpK8fHtinKqKmw4lti6Aa0dNqAFEp/knjdYLbIygC4qytzKK
+7ReEyAFsgLc90/Gm3eZaniDr12CW5gze0KgQWSILV9WADTiEd6IKFlTsVAqKdeNrd7Pp9FZ4blv
3wC72Do+JctttbCiSFASKz+8oVHCkqqcEgKzuCF1TmUP0YbRd/AiwZaAdX35qMS2aAsAOXn8fcWX
d6S3p6n4wXSWIk5L9JdLekIdsjT/cIHvfus4Uay50AUlfff5D7UtUUHmpkSn2IJy9s11Q5MxUR54
HayKr7ujqAdN8APc9ZwhWkek0Y/KoFCt6/WkfDSjm0TP9PaxYsKMi07Q01zJ8fFX1HfvXn/8//Og
k4lHsx+VCL1n2oh14DNeXEAMsl6NBx5P838hMZFNGV7M2EgpRSo4pjgXiJkT3yPagJAeHg2CqreC
sFnLLLjhyxsHCKn15U9nWGIut0pdjO9TH/ZXZY1Xn5EPDnV044T4QNsLAjKJAsFGW7fMQJN70oVP
PunoY3crtKqsiR7dsprP83PSIaq63awVEuyvk+S5S2xXUGc8vFXlziBXQQtYvn5aPItsmSThbn2U
jBagSxlyC61lvU0YiUrHyhgB2gBoSiL8TvoEu0PhdbwzTU+cfOwLgU6q7lmXIisOPvunW+u0j9ir
cwYBT1DUn0O9azsmCV0U9kv/l9e/F3zjWYiCtBJhdD4sWUHbDxjbdJkYn2aapGNqBZMsXgFImarv
Xm9MG11dSTNvRJO7Qfy9wFA561VDSTFFMfo39vBeWjVjTm1IpdLHUlQY+JE1DciqJqEgtXF26JdP
oBYqhSVFpF0Q0RwuXm8cMedLucKyLBao/tCRggeYjRAnhFByYAATqQsl8MmQFlMiKp5gHaeIuITb
cddf7SwdTE5hZ0cz/Eh03qeLEoQvxPHQGrxYDCbPUSdjcgqJ3O9K1ghW3+m5R25iutyZM4paqNwd
9DEJBKz3CTCfvqP7vcvENRrafnW/0RtdBO0XJH8f8ef+DLcAVpgEnUvbWHW2EQFArmHsiv61IGQw
YxdktTzA5Fqlc/0m8j9m6/CMRGjymiSvd/OH3cnnuIUhycywfXClqTqLOEty5XaLdcUmot96WpCO
yJa9BUZHOG4JO0jQSCiEAPUA+8sc264Z1MZOi7a88oh8dwRcDJiEz7YAnrJfUH3/HncjCqHQsIbP
IhqN0TLIxKppF3yjvuShKH29GkuLZGnnnhcrTDufJVwvjTkIO2XNEjhokWyjhNxW/6Qn7ZwWAxlB
WHN7KA7cMOXKMUQYvIYTVl4VWoWd8RtZiocq6ZipbCBEeUTTIHTADOOsIVjIYgKCvTBWnLLi37LO
KKIGGNGy4nfqGtCtCD3zxQjDuEIoXvoIpfWZPOthbZFtYurA5RZn0r/GAaxEBC7rEXekrCP3HMmS
nF2ioI7mXeabr3YcZcPbuItwYIted1bsI+hdpncDnPji2fLUh9JFo+kR9QdzpQFpQfm/gIUXN3lW
3PHB3jKy1giTPM6ebeYtCwqmzzLE8F7QkF9z4xAvqHblnAojU20vvBLPHUXGBha9yoZx2+r9Iu+p
WzLV7uBvnnKWBKhMlYpKTsMsNdIpK23sB+iM3u/t6GOhKN/9BYmnO18AfuBTMnCZr/aVr4ZKVZqi
/Di3g3bVPXu7BHwOHkKABs3uKgvsOqOR4cwZaiApYAZn1FXcThxGH1cy4PkV17+Wjc8ABsV34Nkn
LNpuaFEKck0TGcCncXvVpdkZBHFJTBm3jo9hitwcCFgPvbxLCyJiVDeFibrpQG7PRdH+6zCN9DpT
PqLi1ejEUr4hlRdsv51b7NJhWuaIFtOwF0ZWj1aDqO4e7rnftxjEVCvDuA1QV1Q89FJxFBNYZlrx
JVm9YbGelNoHMd20gh/s2gDUHwRdvrdlfQPjMzxFRGsLcHLzn53LHKgWM42vKKLQCyK/18GKdPrd
TuYQZAgikbD7IzzgxiLz4Qf77i9KVlIYu8rvIa6tBpYy2pzPQAo6lRzlntOkWKHqMCQYnpWa8aRc
xPDUB0tpn9laFY8b5KrfKF8jXxTj4CwdZ/Dt8wuGxixOVPcNBZrdX1GluoxcYD3sFH4wRnWQx888
fCtOaHLHZq5qKYDKereaGL/G4o9lk9ZHtnFP3a2z1QNDkiPLKaV6K92MbpQjy5VR9oHk7CrP5RY/
OCLfYV0QrJpkSDlSbj+OBfH+YMLSegp92sGNL6qfrW+w+p9yUiSIWnITAS3USzrcnIanvZVjywDv
h8a0/GJXqp6VHmIaEkWvVAN0bf5MTI6PVgcnMPOdqziT2v5TrFqD3jtyuefPan7L6NpjTiOzppyi
dhs9NsVzkuaHfTl73lh6pxRbJtgZwliBxz1C67+mAbxStoQu3+6qf3OVXHicNYLqVA9NLP+cwBJz
t/cO6aPDg1yBL4x5JXBTqjPXSPoVXn0kycB+MQ5OwcsCAYTI3KQDwjcV9EGS/ycIG7F8EnKP3R1o
tLnL23pnj0VlkXPySFT9TZuZQBgJY3QStqVPVpT9RNP4z8soXMC8mkLydzDo8Dz9wOT4NSrX5hzu
5VJOEBrYJlEEUsiUGYE4/CgyYh2KOtjqIXb+YlXEYevVxnXP15UteprYA2/sZtzuLAMKnvY9oey9
V6H7AoE4rLeJ7uX7wv2tw3VD7J64bETeMghjkxeVW6M+srlwbV4TBO3yUsScGWrsZNUfTGu4fTmI
6Tf1B+ck1iwSO8y0SXTqbHqY97KFZxQQb1RPEOmMgc5R+UcFo+iv2XNiCpRQZ+a0pbRqBY4WJ9o6
IO03TW+lLoHZnacgfyibn7LMYWQicGiQ2U9Vi02uyWR1mK42qTh9Yf0YSnVgJpCAk98VZaF/7RQf
vsKCUNavNqBBlbhT823NQ0egKr1IHUVJ91T3kUiCXPrzZv3r61BbcdrYGVv6oNkkfhZN4z1sTcO4
EHztV6MdFYD2M2l0hm38paSii5TOFrqsQA/I+sIF0be1XfGOzl1uKnjkcBigJXf2cBJ2Oe5qVzzd
TPwsSPt88XQoJJBVYpDJWJKeNrvhWnZra7qDrnlW7XO+fIuKC2vaXoeypGysvOiBxzl54l8/cfwo
751hbQIbAASEUATDfZpZCDL7D8/zw7WVw9lBsz4gC0Wzj1HPJ8ny5KfNA/yOMihj3bH3+O0qxShD
vUPShw7jXEKEjmBANt2N9OVLDVdIyl4tPvLQV+6U83c6VhGZ/4YbZE/ofiYCxFK0O/OdjhHV0LLq
9xEypQInGRn0zlzvQ9tbZBsj7Dr/BANrXGM8bfwPrlrYOdgKWvrBRJ8OPelJIWJ8oixMKgH/4Wh6
tkMRW/xEbzzc1mOfNuy+d1o8BxYN8wugtur9j1moCbWHfjAOC2PYscgLBXJUTgSaUljXiaXOUhTZ
zsZiDFcP6BgZy1CTxi+zLUr2rl6H0A2QFrp0koUEX8XqG40Led+NgzuwpFpHb0NMllHdVylq6AGB
w3u9r3ZpplGQQzjkjFfENyq+fhdK1l5PLGP74l+ecd0+DCRyyAjt5OLt/xhwqsoK8545EDC8FM7N
p17vg0SJws+4POqIz7HDwK1jMrYcJPExTHaJ/d0aPWsXOxyxbdtvqw+sjPWyCDjTXzZMN6EVLa1R
HJ643I36XeXkTiaM9xY3yk7qKlnfTjMjJqBItGvO1JDfUCMaegpsKxpO8HoF+/+nH+qbyQX4e2Oe
E/ANK9IdUqwsP+AVZ6fkXTuk4rODwYn2I91/FYvr69M4/t6D/zj/LegRv6CZ1lt9+IzWMo+UW4W5
UYDYaNEjFnRTxlgsyTBYhp0H/lmP3f0ddJZsJUZCsPvp2AZ4HJ4Yx2qrWx0UlLtpWUw8onTSbD4n
7705VvB5LKHxyU7T998F13ALWaMwjXNSec/4Lwyg4hXtOyobzg9CTKGXtDF8RnQhwXRnXs92AVzF
JEnlRKXnyMoiS13yEdw2q+hBRzX6og33mNemhDceFPIYDe0vA9iEGSfgAXxQx7RRvomdRNX71/mv
YDKDKYvu39ex48lruNCT3jkR3QYbpw6uFuPuo0yf/DUX9BhILcOFLQzVAYKOw/1PziFeAGpOaTXb
avYTSUNcKvfDpLTEs8qtu8c9YH4jXVA2vkDMrV7XgAWu2a+tljcD8mK9/RKV7Ow6Mcca9vL+ZUM2
fFNUnPUsNdcIyqqqOHBbIB+DAJZrzDnMYeYOVfyK5eGKVPr43btxyNkT75Yoly5NMzjxmM6V8MBe
wEb+1M2a5aQCsPipbK4d9YXQc+WFu+6Wy/Rd+GHHCmRGVUXdBS55O4Y2vmqQFzeIftEuLw0wMM0N
NfCmFIu07hPCzDR6Xm9iBAkyRnqldrS/lYAP5luYSNLWq70GuysxzOO8sA9gEJ0QDRurR/hQ+hpU
qDW3YTeQL+O4OSBmOTYgLgM4aGE+cE5kcK/XqaC9BBGQolITtZp0eBor9VNRtrDYY7ih/OdFZqZi
Y4CtEbnwbnh04usr5hqtKOvqho19n38YMuZOSMlRREHVgpkDDof+l+ntrcfrMHj4JpT1yfaZ6duz
sBoazkTUpVUoZwoeL9CLTqpJvQgoTtInWh10dAg46f0+09GhHn+OTi+8gGnKsHlFAZJWOUwMq9a+
iUjlNtrLyqFRmOqR7+KTDWwrUs9O2iQWjIl4RbS3ryP6ZRxldydJtkVInRTc1tzD1yvTLdhOTnCt
Ah63XeNBk9X6SUz/0y1r37EhRYNHIjujcnWnvc/ymWNWtdKuQgqSuEsDNOnqHVeGsxcK2m8XDHcm
gqGvCiD0NDZ5N1+etJbs+dDChPC36+GT5i85ugwRPnD/oJsjJV9TYgPbSEmrpxf/HvJp0eA1Xb+I
V7YQT9YEQHgAmSDKxV11yml2N7D0dEZ0LkBbVnkH2g0yXC7xgyCJ6VL5eEq5cc4y1o9KzeL6RiRf
5R1z9tsfpCQktw/dZIAKhXZnnIrTpeaAYXDNpLFUqG4sD/GNMUjwOb/pzLoSy0g0+xwOOKU6YxhX
mgVFQtZhFHmCcg4H/bQipP6lmcSUAg7WXr6krACpseYrZMxadMPvqkkVr/heR3YIPIFKeV5gwZfg
5q9x8dhmkcCZGrAGS8xuxlCerz+ZzSyZj0olS1utcsOKUa6MLLuntJ4LTftfP3dzsKSdinreKWBi
96zNaYdf1KMk0LTC9xrwyRSrUe+BDWzP4bB6EaeOK3U88C5Lr1OG99XRwKB+IGaJ97xrx7baGAmt
Egj/TXt+dplwvnZT1I5HRSEikHsBmIbFDph8fWlplGhNk1wwC1Qluocl6wms+4bMfJgVXSqk0zM3
YpTHDKBoo6JxD8oYsj66y+b0JjsctNMSMXlCde01CYrxLQJQTq9sqGxkJOZYmYe1X+xyJqvKYAEA
Q4i4qBdSnRADiE8uooXFa9TGr1gLZSVEzaifQ+BMkObmGRVeWS4RM09yKlwBDJiYKHOovpkMZpUj
UXtcbjSeicnPKczdi75JAgHGbe7WIJ4FrbRXmFk9KbeRA957RkWxI5v1rIvnyuMTdX1BX0aYKOvC
w8lPEZQ49sa9SNMjoHi4zuAgK2wPnKdLf28WsrzuAJ2EKvRJnpn81V+dNGICkKyjp69pRR+PC1i4
tgrY70JU8g2kI3x0oz07jYBlYXygjJZV9tBW1GPU1oiTbKDuqkN6DzZSqOgH9YXNZV9KPmsXhDzp
IYUuDaVUI8YG5iszC8OtfblZG0rsutIHd/Ip51Bp9sZ1Q+NqyOPt62HTLloS/nljIAvQXzGX5EyV
o5aSzrvWADq4H9fLg/fURpG8zYN2CbctYG1ru1daNj/jGzB/usGsVVZ/E2VZ2yKgMuKoF73LM7ng
VoCRVKnB58FnM8gLTGB6+rZjAfSLBWXKRZrCKA7AKAEFkRHhH6UhrVD2SFgzhfif1FdMcC5CFzNX
EWLrdOPY62V2xY2byv+lTsoLZhQBzWXNx+31W/Lt6ogvGNQasOECXOsOJPIqSXxLPduL+wp6J8oe
fAt1dDzpObiRp9zSvv3XDMn5mCRotGLYSnBEEALF5iEHPdg2K/izakdy6dfrBQfGv/eYnla3bCJ0
hePWBIL66hS5urKmID8a1Frls4UnFVIWDAFbEid9Za1xXixUwN6xtqsWI8cF9JYRBFmU0mFgCZge
XJSe82VPaEwPzYXfOOWXcH+Va6rxuE93qEjBweLbVaz6/gVBXt/vZ5iO/J43GIq26XxHpRXLxgzq
Fa/NZCmduKZJhSLlQMvd6ivK8Ive1QfkmQiCsKZtcy9nTxOpApYlmPPSgpoeUxZAejMP3vDtCRXo
M6V/DRSWoHWxmADgVEX1HZJS3fbVY5vobVHOoaYHwA3mfkj8ncBYIzVOh3QWakHzDM2MYJjCQYGK
Y8N3nfXv/aQJRC7fSS1P74xFtk0AKE8uYmSPfDBc3twQ5RVNsiU8xEFCdbd4DX/H7+kWoQKEA3qq
xiyEfPi4EBIgaOUeZYlC2F3cTwgoby+6uHEcB8TPrMCNOu+g0Xp5yv75xFN8lVgKAi4AlsDIdSa9
cNBKYr3+DRtVM2e0eCwLDzrZT3PTqJeHw5jck8YpUg4H8O5i20kuQykgaJ9IJXdfPz5XHnz1RGy0
vlUl05P3iZYKQ8gisu40hOXCLFLvjGfqor2OIgh0Rkg9XYCeHxs0dzUMxogpLHO8HUW81rurXKNG
SJLoD27dLwXZDio3M9txp3Y2ypwDAoDR4wFVkrGAKKjO7V7gcU2SzQLTVaMNmdkVq8s4cNHoyukm
M6lz1Q2j2nYDYbwu0RJ0j6aUUmePH7cHPXOFC47nJpbGH9ptNhjhklcs3NKSjLU/KpuNloR6buhE
N/wci0c86DGcD8G67u5VIzJckS5zL+FaVty+TRbExF9Vlc1v/aPEWHC6aSBi4LlLbr/Zh4eUxrQm
OzuwTp1PBaAb/n/OTAYts61mCjGFWb8UGe8km5JJmDlps50nVAJHPU/F7esPNjjL0gEYCcse5AfA
aKRdzZf4a5/P+Hp6bG8fPMgdTj6kM8PaJ6kPAayL2oWTSiB8KT4Cwd01dfFOM3haC6XEa8F+CLyR
k61xXk2RInYAH7YJKCQXI3MkMmll36F0iLu25s6PQ12VzpNDxsKgd6s/yQLaUWn1r21Ngbhf6VeT
8/AgBET7jJUVRMcixmzbML1Appkzs9HzxhMJT0ZodXO+9yUwXJoFOmH/8E2qVMXhaMq+1jj7jWQw
cP7mSsOexg2F7QJHN81zpgck6oO1LB/8ZtSJAoZYCnIPvhl4R6mzlj3R2roeBrgsOCzR70W2xvDa
fU+lrcc3fI3xqLXVObG1ooO7FOp/x/qicNZ1qHg341rYgsnvuyS72kKATA2I+5VLZKadALoM222K
YB4qo/InU020sGmNUhLGYIvj+bKVcz2Vnag+52ZzOjfVBFQ3e4ldDKYpOhfFiiW9/SRbOeLZptgt
CUosz1TvwOqyi9lfJcXL9/w0otJErLjFmXnipwOd75rajSyP/bhfIph9O2f3IE3OqCijGc6l8qqq
tQePy8Vc5a01+pcc01Bh6kqOT/py8lP7vnkuUvxhQTvvInAx1P3kNLn9RWa5zpL87/8zXEeSbMk/
16rM2mgFon8XNAzJUrfkRQy01SIrTx5z8JVTQrVMrk4TjxhnYXE5k5eOv+D0O1MZ8yf4XXZu5TmV
RDha3Pr9RsNDuyfsxbTOkBWofDA+IaKKME4jgrVC/JQpxHjeuiN2W2usaes/OBJ3zd+WWkD135AK
fZsU2nFs0r/KzDs0nEzaDCG6pZYMslGL4C9R0JJFepVvXGOi5FWU2Kqq2+eCPH6Bi8Bof+cy77EJ
Zhe8PJ2Qk+Phl5lzAuhGpzHEGMHhX4afudEOLKZGj/RpFKHrwjbqWXGA4yA8T7P/CJ6os+Kz3VgR
bL29eoMgm1bA49IihdbHyX/HU47atpq5yUzk3UkOEl0cTxoCEhfzfafRgH1JiTRIGx5hbPiRnHVa
J3+Bl5l6ntRKovLhgoJUqRupdgBYTWnDijQS+pqDvZR+XlMV0A5qwn0e/wOPuvZ6DGcsAiYNhcmm
4hTlIBfV53fcBSqTEV7c7xh7EFMlwxyMl2XtPVK5u2ncXeH9XK1rdgSiATugAEyQfJYgdJJXIk0D
y0ov8EdJ7fsKWBwbfnY3kGglgow8LDeX2Ja5mHYVgNEM4llgDDnBvgynFWgvL2XO/ObAe6FDkubU
f/Kuc0JBdh+eOp715bamUaL8nJqZOvq18LT52+FwWGzHrWX1xIx34bQwJyDspzAoHoWpivgBcXmf
2Q0guoU2LiXc3Cxr/1qyIL1awkOOgY8qrd065chQfMoug8XCASLaubzbp9vWKwhHunbCWUA9EUrw
OS7OrB5QpkteaPNJVKTvfz1pMARJxRgoK+2bVmQZVIeuZ1Zj6fJt2tizPyZlVBsCN5dK25kFFffz
LqAEsT6Eu7FZVCTj0SjHQ2TyuP1V1nfGloTCsQoZtTpNnkr2XdIsgJTgdRaLp2reTI/Nyku3GeLQ
bmapneeJncC1UBB8TnCtHi2idqqlPOY7x/1fTH4Fc3H1os3QOeLERmgFo4luNMa3FUfnMvftG049
VPpAniOl8v63BQC52DjdSXf8OsNnEyzNLbcLFAYaucmN8ii4vAIuC85vGbQAwj+REtevpRbcozmH
MAGUfA/Sba5nEJf+v3FYd7V7JxcD7zAYudxFZBBQp4wOE4Avdb9jQxJtBJnO7q3Agx6B9nDKlCBg
ps8LRdSkiQ43hZlX0HvIjPLgIZj8v7fWnO3KC1E6zndkWOQLqTUawGmXzjWOs4CkDunMKHD+xd4H
plE6mnAJFax45Tlb0uXeu3doHbEi1sXV5BOsjknLcq406RKonQyoh5GaOCuYovxbMS2tKQDnGIHg
8DR/Y4MlHGCNnfelkabasDHYFdS0VWhIRXNtM+H9gY2kDWAGqJNRVfHYo8K1Cuho8FFw+lWTW8Ed
2pXDA6NtsE9ou44CW9GmGIR8wNDfPq6C1dVtooRhWhMqRM4SVAC2Ed7A0Y/hHOtPTlnhKYouOmG6
HBUVuiaT854842rTXlATy3Tmi7/+KcD5HskH2CQmGt2ySbrk089pNwjuSZu4KFrLwV4RtpJd9R4V
6E7thAf9ijkKLGQv+1RCN4cbw1PKgqk74n+cAmW2LM6bmvMsGpsxQZ+lIBKKJ3SPVMMXYxfgW68h
nsBO7gjbzn1E+7fqRpQgEYm5mZ0167ekROKWXNPYBtwe36evrJZMrfq8AL9OgExfrdn4s5JD9PKG
VKuDX/Hde8fI6zbG1M38xEu7ShNhoqwJMPoXEveZDvZtJ+T4EQ25kQUynziPOypd9wwnH4Gc3AUF
Poy3hXdRi/6WuqaoYrhn0oq2Mu3jBQi1EmtPDAIfQBaDYw26hSeK56xTf7glGzadYO4txGglBhKb
EotJJSYpVsK6aZhtUBnI2aC1s7x67j4SAQswD6j8SOUqMYVyYP8V6CsdT5ELdjSg88syoIgEmrUH
oLSAaupc4pdmD5UUTxGwtPkKUbPS4pyFGrTb7tf2sf0roCCWq1oUVvp6cJcv3EpuFJg8blugWdlO
sD/agQ+Ha12cQzKvqzpogTgOQ1gpe6SRVOY1tdQQXSfAl38nhB7TkxsSf7Qe8qnkF+IGoBHyeQEP
tzolj5H0qt/NAdGylOSfQooj1XTlcVwZl3KKDZYi/XPTE4nPyIsMVHBGT7h8vXlDw+2spZRKjP75
8E0CXgedSC1vKPyyWTeUUdVPzyFpmS/zR7r1qLMhrp6X9o9VCPraIazXCTkZhqlaUih9s2o4Dlfu
23Dwv7dQwXEAa5iEfl7uREXzYKuGxJFccGqOJ6gI+Glf6BubdTq7miGDFiDkuBwvcUdhspGyq67i
UehjohfchpGKfQJ/K9lrTM9IIcu/1y9WIShN17Qv1IqWPzkmfQ4qCozVjg6BsWMB0u4iUp0xYpVy
f2uYCpS/UOewifjgdMB6h9GWYBuK4EmRNrXm9ll+hIVCM6bYv3/VKtDXKa4wBLpuEQg7DCAEvGUl
K111Uo7fh7ZW56VTKMwh1DOBz4AwsK5INJcPAq0aWIXrnJYzguj9dmR9mDr443DR39VJ0BlVzzr2
cuWN0cYQuYetBnS3ZJkpFEn/3u4Qrg0WInFWDna4KhZILOqBcZuv0Qp+v+7B2hKIln6iWtO/tOzY
E9G4S45+/VGK9PVV4ZQMne3KFo0BBA52YrCRIctgGTiwE/Hrnu5wX88tGAnyG6Z8Tb/fCz4BSdET
38pbT9F/1gmyP58+RBAsTJtrI7zVTaOkjM99wbm/P6RURbz+gcXzhX/GfTnsa2DlCs1j8W401pcC
oDHw6IBzAVry40reWzxUYOA6f0bTVgkwcVwY3znaO0ui7pTO40YHWMSLJYfCfIkajTtkvKTouAKV
HrmoqgBVlBEkw6jZ4nFkJpl+iRQ10322msOKupf+Fp40+Emm3iNw0LRPzjdlaMQsMwYgJj9lZds/
BUYYCgtZiCvfwq99RZXS7yUtKfMW4oknqzVkdEQpcuvWLJWixBWq1DbMV/73O8ASmpyQDSW3NJtv
erGqXf6EuqhlSQHq+y+An70Ou2tfq8iR18wjCXqaC5QSDW/BPaLA65kTFMum8wY0aInUOgp0HVPZ
czRm7WobrbChIbLL8c1pEPio7+Mol422xUwZf3oCM4+vQIvjpf/08P+Izaul9YdImnYC9Qph7Wfh
4vFn5arDc9257GX0U7LhdUIzN/EOu4r/pZxmjrLBMzDbRal2RRyP3wwZL2D58BRvYkQcg+VArJaF
RyiYw2ygMUakhhGjLdEo7FvbEn8nJQTS6WOgGxHNuBWlb8VobE6le++HlW6v07QF9/QjSGYsOHnI
ZSoms9QluXFbq7gi4H6UF3O8cuxT37ikRUn05wYWagUbbwgbLFs52sT/HPLrJ3D6SlzqbFJPus2K
MfBSyUFhigVSPHof6TTzf5nnbTveWWIJAgVq9apWWaGm/1mfoPwM0lfHhDpthFVS9BdhXDVUyGzN
N1iqj3gEdcx1tjnPr/0nKTTSeiYACZbtpkOn+lv1eu44F7wEKCrphlWyYVbDjCEZiYb+TWXvhlkk
QzlSkDFLT9ElRSAV1qXFV2fMiF4x/C8bK+tpG02SkHb5u5Q+Z3idh2DpdGGnteOI3J7TwuoqNbHY
37SOSWJacjJmsrpAFvn6iHPyTJQPcXQAbbI0LJZpzgqLnB3PaReGQRTTKVm94ImSXFhG7FH/HoX6
P6JpEDzTT7xEz2DrrPOUl+qc+syswSPR9Exo6vYoVp64J0pb+36g0db1aqXSimBGcfGAtcE0vwiy
2SXQsabFx+gddtFSCDBMLoXJVJIApR7Z+x/n17D3eBpXqiQDkMP7IO9Da73TK0RaL6TROdcL0Sfi
QVs2ay+OWBmbP+lrCrDANd08H7L3/rEaDAzue/uKL0mHhqH71UWRXzfT6pac6eFuQB3aGMc2qds4
jpnNf+lzQQ+D2bW3xxuclSwbVsVNIuj4q4yKwG02cQI27+oMIms5O0zNx+PRZzpev4/BiiWu0Hdl
gOjp+DD81lNGEIcl6b5PKdtwlOLL9aGjwfO/aTor3yywzZIADfCbeKrTG6K48rbDq44TcUud8cM0
oenW4GlV6ebN7nJ8ozLHVLokCbIKWeVL29x8qhgWjtPHjYa9ascpwMCCEuDSv7WXdrvi7yc3KlhQ
TrwYgmNxG74skZajluwhGUWRPwSNgSmEd2S67yDBGDRhknxcA+arIqlxBBHM+DA9KR7hvWi/DX14
TEsypnvEQvl8/d1ZzQKlusLHHTZIvZHh2ljfqxqP4FKwxQ08+M5Y3A17Bzso5wNbb39f8rcfMAuD
C1gHMQzCGtMV+OGNlgIKDOzN8u4SP+g24g2+dQ5tBkTDNDA8y+yESiAbQsHdQ1AB9OKRWM5ggpuw
t3EYovX5mh9b1BH7CIPwEGAb8BiUg5zI3ZX9VOynwNXIeeTpSdUrPeplSjzpwlPmt6qIxWFhrciK
thuhTl9DgBXtchcWnF7tdEQAYiKF6e/T/Ce6pfNfIpx0OmQnD2XI8BAtdcJ9uUJspART2RfPwNKM
OE69DGfiGfJ123c2drg8NKtFcz2eWITvY1B/VNnoa41c5h8syde9UhyTe7cmV5sr8qheHjdQmwp5
yFfdIxKzszkqLcLdVK3aEV7BPg7YMajwgOJis57DyKd2RAFA1HxzsFMIaGGoy1veGf/PWSmyr2Ua
PYQus+rJyHHfhMIzHDa5RSPAUUnMgBcfPNhOqAL1GgADoQJ5341tOJGsdN+dGSOkd4KxGDPQ3enx
zZo0mbLs/eCf9my9igy7yY1374E8aHhWzNbO3AaOjsQ5fEN9BNULu0iKy8Xaf9H0SM8YSfT9s38/
cJ8sjt/rkVtP+L06CVgSp13HJwzwLSlGdbdaJM8+tdApdQH5ycxzL0SzLq4c5WJxUm/NDgS0vg64
JGV0OXFhOR+He+aysX6bBam8fjjawR2lrNBQMYWS4ZDLIhkf9KxRpyGg+nfBpX5fGrGrrXCqPRAN
MSl8YWdVCORB52Zj2S9DxP5LU0QUoq8aZllOUAmdQrc7v5UsAmJbNqT0bA9j/8gkrpamVhXG+F/1
bFtmYroh4HIMXLnI4lAwAVF192Au440beM0aefu2UPXNu/GXNtzoAtSJCCE8wyOuF/3H5aqwG4B4
jcFDXA/apP3W6xDH8hqnqje+wkuw1tr/qMoQ+75hqBzV9315KIr98Wqy/j6cNemP+rv22bAs1qIk
V29kKexufo3QnjZygVhSal4evSqHOWiIxdj/sJc5/T9j9bB3S3u+2mzVHcf0U9jVnFYuQf8gLSLm
LejtIfKA0SHDj/kakJNgLBGT+sDJE9YtKzu7Jx22cWP+mU2FVTASylrb1gHHUb7dLz5AaAOG/CPz
3qtdCvyln6+Me0fhajAx4mOloFnxf0jaSaQlNrd1JW5JMPAEMBMuwRoqrj9WMAcrfMjOmlwLrCqP
trSsnndiiwPaEA5qbaU0hO5chowF63tgZijORcBWv4h0QaZ1JTU8dXuE0D4y43DLn75eGdVy2h60
m1iCzgu0UUk3L0Ar0lSnb12uTUMcGi5tWInOu7GpRYv+LFObMVwGGyvJE8lQBLkHsNP/pbP5JgEO
V2CTsrT1iZTIpzVDRphHtTtJp4E8rXgFRfayTWhYKGs71jWOwoHEa2QQGQ3La1/jVD+5osE8TGeI
gWisR25618xqZhum5WhOi9AU0ur03KyRDouEwxP2YuhswMtAsUDOc28p/iBSa7jIhORlQRLVKrPF
NoHvxlJSN+9FKOtaXvgy35jyZd3pZbDo3LoDGvnP+yO0sjb0gMhANywOc4XOTRr6GQBgiuxu/W0x
G9csYDbYpbm1vwKD4xMADKm2812//7FXmaURDd8jf7bJMHO/vX8wvFVpo8BocTrHu3rfNsOi72s6
jZPWsSlu5q8wnOuzLyPfQkcKVDEkampdesLtZbTgOiXi9hcXqtOSEbw3dl/KLrXnih4Re1CkbmR2
Rz9uCMefGtq+YNAoVOPxT1IOUTKDZaR6hrryc3ua8Hc3GP8tj86X7xez9E7NmQT+DX5zQseRkDZl
VdTF1mygO/C0AT/5NwPNrHhIa/ufZRjqrnBV+/1Y1NIwwIT7we0dG5phtp9JzbP1wwE2u01Dd2pn
6D7xh1y+G6Xz5+gyJvKotWNyreXl0pT0EbYtmi0poImToPZm4qLrBTJ/XYTy5A3eTXUXf7eJjEgh
unicuZlEcExSKUmzAIF29I4MXkIqrDtLGrNvjzAjAXT3jWToQWvFjeWJ6ZbNnSLfQE1N9ZuisaH1
M0xn0lcSIAR1sbW9fBcXS7A0GIdzpRZW47+hAA7U1M65+YjPX46bWDTIRhygtc1OUruRNT5hdxK7
+1sJyuKO3hFRO28Vq2XUcOTo+TlN177PUz6RqRlITXju8GmyX0CBFPF86qKSlDvzZFroEMwAT6IK
fIa+YvXrSlBtQ8ECDans+0THiN9p8RVtGSEWPlWPrJcTcOfVK3BktCqA6vw2XDZ3O/lR5ob05UZr
yA81fYD9bbVeB9BIvu/wGKFoCCA9+BJNho8T6wtZ4NQ5s8LHYZ7xlNZkOHd0B5b8TmCRobRlly+A
BiBD/5txVipaxssXjJ8rMPrYeqbqc5J+hPCR0h1tduB8Rh+xqTDjJBWnz1NMCI1CPLA0ZCwodErK
rWqioy8+QgcL+P+ntYJrBo0cJGJN2+kqASFN6wOSt6RxtLYkjz5eaMCYwiCNVYBumxPh5Bf5muNI
Zrhkae21zLE3nxZdvasUtjf7GSfBqDpEbAnySx7cPNW3tV6v0Zq9hY2DBFLdPGer1Mhivv/jA9j3
oNLWtPYv1UzFcfWqLmQHWSh/vPoWKiFo9Fnn9VV51Mn/DNFA74Ma9BVyKQkMkuhd+g8NpiBn/XJu
CojdG7rzIYWbf9sOieEUhvd3R5j4CKQ8SLatyesVcn8tlYeSoxif5+WGiOrMipL3Ov6UyeXO/GN1
WQtMgT3DOHa0AVK+BjhKIUoxDGrpfIP240bI9+GxW5sczikHeYLIHG8MHXnp9DTJg3Ai/jxiz3pz
FhwXyGdlYP0Tju50qBP7S6o5OeKfzTDJZKYKeEhHnS9vSmuzv7SWC3k8pN+BvpqRMM7+/Cya9iY8
w9WeVggeGBiSQ+Q6bFgMkFGfSiZaz/yMxbIg/e7Hh3LlDrIROBn1v2LAXFsQgJ530M1osHZwzAUC
gt3mN1TmYW8JzBig5KIW/YvkF9khiLxg37+XPF4nOgmhOLft+O0XVy5sHl6GNbJpDqLXKSCwUF2C
M6IecDmD8tvpSUL7RQXtiAYRG/q8V4tNVmurWyCCWh9X+1GTgUl4G2J+EKqo2+sJ245ySOUu8xiq
lBHzEpLEdhDqdLoetufm6rtdvlFlKeahboiUO10W290OK7RrWGj1UsAQnLrmibdXZp6nPt6GBQzg
XTsYgij3tQLzFbsIpgW5SNyBnl3Z2+DscmKAob/h1QL6oUNf5/T/UD7WsNJGiUeJ4XL4AYV1e46O
l7v9EOkvnXeBa28kkqBQLhHazvKIi2sKJdyp3ENYWTdzK4dhmqFiyEMsOkhorrBIaIDNhSSnnrUL
x0Pu8kmBffczz62ZcT8m8jRxlxYR3fhYnunWlAsTfDPYFJYntjM1tz79zw2sAFdGtaQO4bDqnrcS
Cl8tYxZAEtHt5AROD+Sz7tvEfmyZ9+jrHRpXs4ShhMoIcU3Y2ch4MLgU/m9LdOpAq8Ev/v4+6Wrf
yYPASpB6mK5eAOZhXpQicxLV04sKc850z2uz/QEcSQEkptIrgO9fxB4tkoJ99tjbpc+QjHJFmaPc
B20HNQ56YlM63FvVBGUuxNizLzicv9tyVYLdpQ2eYDZEH3AnfU7G6U0d/jS0L9++mP1lGTCKzYdf
6hp2IareZ0HSdbRHlT2HhRMxtPJnF8WcFSwrRWE5Sxvjaayw/bM3FE0r+FlbW3a8ivjPOppkQ3S8
goDLV2l86VGmVMt4CGFiEVZtUtqMLK3r8+6L7V1y4J858znFzmClYg3ccnh/b3Z+uZrQhPz21hx7
ndULMQ6qVJyhVt6RtLPHtHPc980geaJbx5yGGNGpCVrCveVAjQJ7FCFnHUnc+6GHVlANaMlmiTYP
FJwmEdQ8NKSi0+doM2f+sZszrqVqyAoIh4WRLaw6Kh5Bbnds5wSoe/PCbSqk6eYsEhybMNckxWiJ
C2V40FQtEAahyNZdM76JqPZWYeJU11JBgxVGmdZSW+z9HQe0OaqTPhznu+EWynfNWpZs3lmm2Sj6
ke5JYuDMl1yFmcS4MzYB+IH83/SPKtrvF0yNbVPj0IBoGdlOMj2xDLU/hSImb65KuvYkfU3S4Ilq
dUu4S2+H1yhROp7+nUgKaGDZuBIj+Zg+T8fF/YWCWWfdEIV2gtJ8SeWf4pKhG9SuGTr7WrbROakh
ZUlvFzUMPQyc6u3E8kx98i1F0lSPb1ggEvDdT/Y28z35vn2xDvZcLHOxO+PYD/Ntmu6QpAifQMgf
79ytqp4YscKtohcksZ9Ko41v4mUfziH/lCKgd/lu/b8BHGRMdeIsUNFvdyHfH+PpVHQ30R/B39rl
/mFOXY17jzY6qUKpHEsu1RDiSaXFVCUHfNh2Ir3kFVGOZhSgHLESjK4ZtbfdZ0ype+XwHM9iWEEB
BGDQRM/kwjUoL9okzWFlvQuNTteI70/OGQvddErxh9PRBXmj/g/P785b8z3zdKJTHrJGPfKKoVaJ
Litemp17lXo6S/rNFVpTq7qn5MgK9iaJl8oEdvGsCEl7PXZZFknivO4OB50NUXQIRNfGgpX80ZCy
ESPyLLh90VMMR9gfGNdP+TDs6IL2eWDrXPlKcDteD/YnCyM5qQyO2o8f4QlnZwnWYZJuMlMoZHPh
3WowNVRl0ILMLwVs7EH1TEDFUqUjMBg5YT4rkCVfhTRwUyM5yXUsKQAJ+kzYHAQE9U89PHF7vokz
Nw8cgrz8fqZvW1Dr2LtbyRI/F8te/ASbytGbI7TRXd87myb+tSibDib5cMwDyamKScs2XuDR+GIJ
K6DbIOltP9Jb0ypy/W9Sk2YgF/ZLfqwyo7di6waea6Si/rlmFSv1fDh97u94BYZl4SqbKwdtKo31
lHpdONSR0TnV2hwrEuNgf9bDXlAxBpyMzDyIKFq42yAyyoVjegdYNqL43fJsWMKiG+8esIIHe5/m
kLOuWqad5irEwR8NUWlmT6MPiAdGdaVaFOhyb0YRoEy+M6rGkKwksxAp/FFZ08Y+rX1bgS9aQJ33
dHxf1wzEswmg1yrBnxrr3mBW+wXsxB1JkU0KrlM7qg6cvQBbpEQMdMW+rlfWMgDEujpbIu4hmU3V
vbgKn5J2HuRqG940j4IuuiQ22iJrZ3U+c40Bo1B0Tb5D/39MBgwmO+r8N5C0BHI8hyEwmgzQgMmC
i5b1Rp9VGtQYHFFtVywoyCCsPMKQrBPjnm0TlC8ccG4Hkjp8LWI3CAR16sDhzusx+wRxYNGESSnO
Hcnze47h1fibwMGBTLB2swatIpPx6ks9j3W+kjJHiTqmMHpn4yUEgYxvgApkriOhobMFVe0N3bhr
fFYZ1SWbaQhGWVQ+zzeyMqE0/s4jlUNeVswtcMb/7M4oixgwBQNmAku2NvrTZGOLaaEqyf/OrHuy
OnbLyufVDvKD6Ry1hUUh2NXkhoL09McHkpRaXD/Ugzulq2wbZ03VtaSUiJSCEeh4/UeRT3uYVPd5
Zupb/cuDhtF8+28yN7Nn3p4+8FLi0uMdvqPqdeV8VD4Rm5PVeq5uJdwKX4LrkDxcWymtij1kQPyV
RubwQ9fGwUnAhb59X0o0fED/upSYJSY6BE2DbD9moT2ShLA7k7GEUQyd7F6oXMrx7iZaQvvO7anb
BZ3UrI7s30XZdf6/cXLSnOpeKA6C3FRBPos01d60zjBRbpFC1cKyUo0slmzCd3j8FmOMpbDRUcyt
FqgJx5ITje9SiGbt8toqrrBk7iNcLaC5DM7UqVjzOKF2nItbPIGbHzw9ZiULoC92jUeU0FgP77HL
LROWrGkEOxAm3EEhUXdjD1NyicZYxUP9CCc8DEu6txa7y1mvOx61lgODl6fRYS9BQHvJAOCuWfmh
kPWgvAmYItNW4+muhi1uECXTHwQtTR57pvuJs9QwT8s8EvUtugn8fHVp9Is3J2B8atWAoWga83NR
8ZUNXl8FUIU3RmN9S+rahHZKwvCNZz9QqSwyWyHgU1VO398Z+agSk2FFFQ2BIHdUEf7x2VuZqyaR
fseoezhyam1dE2zaG/mXKr+/PYknEbJ8bEVkSggnM6rPek7Yx3vX6eW+kVSkvUkLxxherb76IB0N
qxYyDw0jDSAK4yq+6xR3gvKCL8lLhaQmWvrln7Pl/9PGX/OfpPN3aYd4J3mqIaAcX+YwBde1+0Wb
qiP/MSfRjyKY5xSia0szAa4acuMN6Kaua/8jgSvdk4MK7d96Qp2MC67fpTV6hSUlj/j523+CjLad
gcQrO6I0/q6tL4RBIciqy18JOH+J+hNL8OouN5A9GNRed08/+FjAu+Q8PRptRgFK8FQY0QC1mHYC
vrI8cId2wIPoftKQ9LjVOvkDSn0HnfNkpFdBoa/9Pni7Lv7v4gY58p7QY6wGFDq5pXs5fp6Evq0G
2YivYqEpgOU3uT90KWfZGyRJDkXBKxDg+XHSpGkyw1Ww8fZKr7v27TCVbJHeOzQeZ1IoKpBtFK2W
WqozHhltZAtyuRZ1WNygG4oZgc2tEo49ePxDR7XqseEH6nO5BAJrKpkB8H7DjQ/kCRP98goXZPzF
mnzthF44aof68G3GrWcTIlr2aHDb4lfln6IMVmxKk+JaWGc+wqHjs9eGcnZDW9C6SJNw6INLdTgW
m62cSfQOTIDsS13NI31I7lAYKfzUqgXYE3V0to3FGDQZ4qJwekZGUfqxoVbguHIqDR0+pc20dEYI
qKUFRVbh/O5nDNq7sPHaprHtoCHhb7B2cW8axWL7//+gCs7tofUodre3xrcuIzYaTzqzRja4o6oD
CEwvd61uxMol3fct5aScciy9DKZGArxBu6u9t2Y2kt57LYN7GtP1GD1CN1I9H+Uq7chkTTYZ1SnL
Wbmkz/4De5YBWzBxFLwI3g5HEHxKadxbpOqga9/Gm+JuFd5crXm/W+EjCJgH2GxBKUk/btHmxy48
Fn9+K4r79qvSlmas8VumCT602ZUHMUqaqC2xjoxEStZaMIlz4dfN24QkIyzliNk+v7mol1qMtTqy
+XUgwysTyISkXG/ALirf/HO69oF1AV309BXcP4t2Ik2+3Xfjq8lj6hR+J9AasD8MRgdwhubFLDjA
PM07X7PIWcIl3+0wuTXaDspYl/JWsmxhQvFx8oHM5dJC1BDt49HS/N2XArhijKw0PbhoQZNyvUYo
RP1DJI6m3U2+w+tzIUFT1pI/YE+rbUcU8Ascb2TZJ4zvKxLPcKk1mSg9nKB91c7/+yK1mWKr5Aeb
WXzAJxpcMTEOIRtMsXbqVSbf3tk7qB+t2C24SR6hYShSFp6tBoEy0GfV3WhmnfqWuyf/FB50tdrI
JstYPwSd8fsUxp6myWy+T2D/ztJjVfeTbPSJWTILu5Om+cp/pZwhCeqPc3FQGUqGXGJQkStct+W2
5mgAkhzugUqANiOVehV+/VHxS9nZZ26zkh8Gz4hlHuvKHKEldXnUoTkS1JgxCZcJzLCnJA5eBmFu
IWKUMY4GDNZjAu52d5WywVlR5xFFOwfUGscucq/iTm8htmibxyC3L6avjaZyrGo4LP/UKc7y9meJ
k9ngA64zum11iSQL+IgQkG5kwgFgrnOg+PRuczhGjEyNpaTNKG0knSpSvAxwLmHKEa48zYsUanBx
8Ze2u3ge6Y90YZ89s1y4np3Q8uZWbmHHL8BYjc4aaPk8AHemzcn+Axd5cH7oQGAF+my5o1LFrbrj
/ara1t4Y/rsgehDlPPurmDVkpwyJDBCucc8YHxnq/p6M3XiGUm+PUt/i0Q5x27FCG0RlQ6DnoIMg
iRqAzeud6SCxJ46wiTc/hviu+vVmC38hC6Z1fMrKQKHJ6A8IxSKA8uOwuYBBrGXgGz9CowC7up15
okifJQAyHxspy92pX7XfzEIT5BX3hlLOKtPI36W50/V4RLJAppTd813nwYp2afAbInKWOLVVZJ4X
O4tSeBTtPgWd7YmMXaFSNeqHRl+kwtVMglO7ijfElRw6CKByhwE6qoJMPv5Pp+scHYcojaNbdPPx
M5rZlET9I4dz3pHQox3KLsKfaecO2V30ZvCuR/H3sCLB2sf3HngStbOTfWPlOnNeJKMY/ZgH79nG
jLMVjiVTygTb2axyx9i3ljoiLLtadAuijCEe3tfVKi3B9M8mNFRSks8djzr+9eVhXL0aChKBqAii
/1pO9sxAlJgmkb5Wt5Ta6NjtqB87/KRbZeQZ7tnL71HczaygTCK4dISfYLGqIhWcOSXOdqU8s+fi
ShYmquDeOSRc+jnSyQvFeeSw6k1FK+a1c86ZP9saVqTjjmdgFx+IkIsM+RgiQ75LN2xNtFlho47N
9ELsIoJBuBHxvlZHsmmtYFPgNLqUHLVG347ZEy9nd0Ai7C4pdnvs5q5ZseYfLIEcx+1V9y5RbI2S
w4JrnLvsyHM8fgmFk6P9TG6aC/hq4Ox2oEeMV/RnldrS5Wu46Vp7cAx0XRB6hqPdbWtDpSGwIpQU
u6sBsHboP1hvK7twhgOwyfwrCKCIDs7mqk7K+Gw0XQKlJ/mheGQGqPs949uisGipZVD7YID+F/vm
sCFLswc+3KwVJZDYCDEbZUvp9MY5fuDEunG6xdhK9XwK8yyPDADXOcDSJN0GeAZlvUxUjTrI2KRy
DSQbK5Wu0WmH5RirvQNIDHp9SVScmAN1AkYNtnUFlvyt/oCLPtIAccuQyH9pHG5umu19+1nQuVc4
urldXg3x3HRaPIGjT5VWPOQ/fiRS5sPNWp4Di6LY+HyGPy+OzIhqA0fBRxPBG5Dh9eCwYSE16bWR
KEVSIrVQ5YEvTYQcVAQMrNaBEoBkU1rSiM/T3G8CI70SuovXJIMSLF59TgEn04ZMxpLH8ACETU1j
u9RDv1EYj7zlPW0yiiZb+XnjtMsVp9ijdZpzFBHtd8D+hgyNgFJ20qAcRbOf8tF9vHTfBVvd0WZI
FxkwqX7sIo3X9LNhuI5zSRHbKmHLKDd7PE9q5pLMtFSmJdjwfFtHqFFgigvgkwKmWwgHEAzWGU7p
MSwoTuhpBtPSFbvIqs0pIVuCIysT6moPUm/+oQiF3Q0aU6akGs+Vy4TFNkrLlr/08LkVLZiy2eHT
6Y8QynNnejIIdSBCY++IT4f6MwuDKaLZNKl8kq4Lv175WZxrJINaQwp+tHSOkEx5KWBdnnXLfedK
UzSnOFqucrqZqfHHpT076Hhx65g7OguTiFG+ZDn0etGv34zSHZY/TtLo01qG8vtYNff3GwUQmJ08
eeVR9seAiURt5AY1s1OTLF3EEYdGj4tvT3LToH9cS0R5v7PeDdbHKgXTiXnnO/jClqsShnoegyo/
atbfkN3PG1fMgiymsGMhdlr/yyQ0Opa9U5ymoVI4kYIXJ4/4c3jRla0BycCGZc4GTiF58lnnp6sF
DNK9oxNsXHcugrsh6M3vIneiCemJ1Y+I2EHahGRuCEoysrdHT4v1yMc4J83v1CsXvbx7KiAiJMFY
OGXVW8SAVVhyaOIvvcGVsopTki0/n/1URtIWCi3CCMVEimCDgjHMIHFsWVH0o22ZQQ9uBSoIAzc8
JWhYFOBXNN6kdxwZ1CGeh8aAhPdTD22higK0oNwIGSw8js0gdlPW2IEYt58WGwqWNWmhqZTHBme1
Wda+oGim7zCbn62ncbxuRExIvNDanxFYCYn0ZWTgbmoaiVEtf86X4CPwDGp8v+yiUv4JjFnmcfj3
6kkrxQHXFHRhacrluLSHPM0zjnudUXKmeTpI/HpBdK5WlCfM7ABKyquOeTwSAMM1OHkRe6Y9oHwU
08luY5Dyo3mirPq3iRhRTt6/z50mLs5SN/7tEITbKMlO7hIwAokqWIG0EuQgApqrTqwW+xUddbLE
2TFt9qN5hg++gyxJjeVy92/6VCMb7eFy7trbOu7AI2fpz8pTjlcRkvi1Dz9a3gjkfxHJIXRhYL/1
KLs/sBwExEQkEx7wemcW9YMrhTqQjCWsl+buVtfOyiyANyhkwFHi2evKV4B6EH9YW7IOITWanpRD
5c0wI7hk+oY5iIxgfpGesS8WdyqG4Bv9i1yvPXqAwy4SYPuL7XJZn92r/VQr46FaSlA+CeWJKzmt
VgU35qpvqX8v+KRsIiY2N5a7Wad3WWKSl/Dk36Zj6jDcZZ7s3oUZO+S+ddnilm/pwEbPPNJxhLCA
gAiNRHSsvvrTTjzWTIbPPDEm+f1nWm4w7/jf79M0E9HUGSw+sWP6IQPb7COIMNISKF1zmTpJpVOX
QH6grQJK55rMF2LXRSGN4jllqtYrcyflFa8ZMgCIdAjXQ2e0uvKoFmObKwXiG+bZM+fEnT70JbRJ
Zdac4DqgwP4SuS2ownieEq7aKZTdnwFeR3kpPwISYI+xmiX/M7Btsp/eUjv7Uy4xpN2xuEaM6yum
EyUMquhDEX15P22SRl0OklNmeLCIeCu8kIuPru1wAnLCt6/w80g0mUdFCMnoUnwBFW5QdVTJCU09
Se/1n4bWyECSm9oLAp4gWgUzsY8NxppRC+0I+O0uJgHByekhH+XrAp+dfV0/iscCf91TvzfPOtwS
g13QDVFBPDIrSU8EbGGrkSz5itRuDOuI3usmTTWZyVkkYLQk0zvzIlmRDqQQDDTSDf2jIyQMtndH
hsHWUj9QsAkHpbgWQOw+zEY4tOhY2itJRHCfTTJgDiXcPKRrSQ931oQji7ek2Je1N7a1fwnEMn/Z
tpJTlkVHsw1sefv/XWdIcjVNldKpjM5PnbbHAS5YNSZjzd3rLLzcf3di5gaje/C8SCHp52NPsow+
mYVWuzIHiH94seOFpJXvz6TZnP9urC+9XPeTW28GL32BH8jKVL4Zc6LCdpqsIAlEOIvNvVO96Q0L
kmb+8Fyun7Jj7yoWqpZF96VbDQlRIvcV0OG+g28JR9HLp2obzFxaVg38jyquLq2LPeet79z+fqfH
dVTgy3d/Ex7iYb7pIEhr9PGvRhh1WwT3vOzc/hhS7Txo4KrsbTVKOC+GetY/xj8YRFkkEcOfOJgj
w6NeKFK4c5PIp5mcf15xrv+OgGSOJPATU7Ee3yjkb26fvnjWygEHLi2UCY4LyqDEW/zp552VnrTD
bCpWFLC3GSbPxQjxzgfzcy14QdkkN+BRo3WsnLW8yWtWR2a7iQQrFM3RYNFlSeWUD5EMMfO8GjwZ
E37qLdvQDuVcG3iuYR33Hlmcor8CTGpCQKB+Fc6gqZnEcdAW2szq7No4CAZ8nkTmA2iWeapcwJTy
fRFHfi3khf6VW44X5F244zo+JOwQMLIF+MD7IIIWnPD9aoRVfzANtBJj5Ym59x9jE7POZlLmfTN/
eLL+zW+34AACQpdFsUdfPRYcxshCsJF6xQgoQe7Qv0lvt5JXjWfFPFDUy+vMmvmwEAEKclbWNgwr
tbw5FH+pETb60PAQrSO7VZFbl2KpAXAw5GPcz4FASAVT5ms3xEEBr+v8UD0t0gXfLJQAt4Lgrner
yzCCstAtkJU0Nw58zdiUtX0S7D7ZW3eMIuJn/x/v4Q/+j5TrTgajEHoBSeAj7YYhq9I5ylut7Ug7
Ro3ODWyPFlnGv14HzdH7C6AtLNXIhyxkWMJN4uUaKlGII4Va+L6mit0C5T5hu0GW34YWek8qOXqo
I+OCuw4+BWj6Pn9i2N2eTNcMPeXC4eTTtqCPlnRghwqRV+rEjVGoCuY0x4oeXfOKJaDVdjQ1D6JI
H2GPFdgkx4w1eLQMm5BKmzFOLrQJnImvkMq1jKQ7t0X8/TtlR7sZ5ThUWS0RL7xYAnu8RudQqgBi
rUDUXjz4RuLWOJArQuOlAD5YQdnV+jVc5WieaSC3PSZ5tqWlFHZNBPWPyWyYBnvjl3UsuptFJvBv
6giYWXPBQLBRErbyFQwv4hpUSX6V6X1aWxonZ4faFvTSP3/dI/1hFLpd1ubif+z/N7vY75O3WU4F
Ynt9oGHetbfU7BGvPBIMcPXKyiA+AKMan8MTBfB16IuF4gQyKB4CCxe9dgsWJ7Pc/WkhMZvwv7S9
5bBTg91zucVLlFV02CaXhOsXSNzbp7YesD7wVDEB+3HQqa4I5FTLw9aObfj6gxVCNh2K1IT27dpe
8NGuMDVi1zC8CjtBSQ3pH4ZzmgGxkp35x1TVRvO7nn4kKCJO4Kjv9NNrpa4JG+Xdq2pQjOgtpz9K
rTwZgOIYaUAq6FJ9gvEDlJP0KXPNA92H2/3jlQW/raHRw8HMLXg1XiCoGG6jVdXNQVB6/mHuH5Jx
N9C5A9nOYUhSneVUrDxJ6fCR7zMux781UsmaVW1B3Qz/lxbFWcirNawim/ACCi4+ScR0wNz1G6Lv
HMDzpneWgmiBWvlRZxIbqHZ6HrmVEExnus8LzKSmFzbQH7OIa9wP2FQwvfrKIuWt8VOBPp7tjy2I
9v0hs+Ho8YSX0KxDhhIQyt96E1YrclCKGuhFqHDP8KC1TdPlKVcCYXnMNfbSnBG0CRPlnEAxmvbZ
pM8wPwGJ45jW10URnyjFKcVUbq9AjCQYYydzr3xwoukqh28xzF9yOarJ5/mequQnQ3YRQPeCJ7oR
ZvB37cL+8LELRrBdfXD8BVkW7loHeGd5cms1pNq5CmvvmX+1lPOoMpwsgM3dv3k4dbRBs5bPyvza
ELWrmnQqhEbpD6V/McJ2iVO2umq9pkkfKaFGiasdMnKLKaHpGKepBynREpuokYlEkfRnRxTHfbu9
65hh+T93PggGfZAdYamw0jWOBxlwLPD+gJGx17Idw3IvjmJufGc/Z7Yr8cHV6qoupqCU0Ht958Vf
xCKwFS+PYXXHCWSqOtpmE4EG7cfvUNMqX2RMoqQ0OBDnI6xb6Xt20g93qxSuek1eBdSR+5Ny/jwa
+KOuD4EJB9LFn7BNwhWnMPbXBG5AXvdODnlK/Of1+JAKhTlz/ut7NUSOBfvsvrSDVfw6Wyr6AdBb
6Ng1TSn3ZVN/GSAJVQPMK3I622bcVYjQj6bW2iwo1ug+SlBaHsEKn+YIhQpSzmpn2sdCrjUdHZR0
Ho0gkEn7e0iR9B4ky11KpntDr1ZN9qxkGsRlFWdirs71h0nBdVUPRSd/zjcorFEZXJ8J78rNTKrF
r+LaZ+nnnlh5wxxPIAiO+CIAAqLroRK/B41Z+gw4Wt9sAnpcOs57L+n5nJnMFHB9vckMHsFkp2To
ROAi+KBsspG4cnSFB6lKGa7eeIJrOKuOykXCXEZtHBULvar13aROfrQV1dIriNuxcN+LCOQqBxNa
ZY+J6yyeBzWmy6LaN0ZAlh5nuCDWRfsF17JKJi9d7gjvmK7/G/meONGKwoRq/EIfrNlLWaIVpFaC
+t3L01tfkcwH0zQtcGAGHqQgV+gj0KTBB3TPchb8T45pRxF9KP06LMSiiA3KiNIRQnG33o2Denae
3VdF/B8a3emtHaD3g4W6Gfep7IaP/7LcNWdDInXqjoBDJH4qqShxYzNJoqJO+chpoU41MBjsBSbC
WhylDqwfnNbuq8Rp0jkgCEDoU3HfJiHsVnVLZ+meR51jd/OwhlkostONlfX5MNhGWHuTzmH4Pozz
rWrq6RVjyu3vChoTfoCNzmHvJQqY/j3YhVHHjVENivT7jmg9BxGkxZzQbDH14ChX/fLLr+bVC9xm
HTZk6FO97D6QWBBSTJ2l26ARu8mvsbOkVQG5RMQbPVUNzHAhH2tM/4q1VJWqWejzjeYcl7wrOyiK
r7qOhZYSGuMJ2Sj67PabkDDUXTVzL62lz1sCZSrHTd4lcqOku8CaH1L0wByMJGcvUwBmtJIkgC9S
lLG+vz9fM479aLRg7Ns0QxIFVC2IXL9gLsGLSWAq5wvN7GmGHJtaYs/0NqXW3YF7X3oH/MWgCJ5h
JhhddhkjmQd7Fk6zRNvkD4FEeLUs/7/TtC+Lg9MvAm0r97YJLRg7SFFZUaCvlNYjM97CbN9GaeSM
UFWaoif5ItJ4E1MueFNtr3KNF/5lHeN+MD7DmRPK6wuA0D7vc6RjudQRsIq/VioKdKN7Xb/OVyBt
0MseklHkK87mBglsQ/4Kc0dugyNSyIUQnU9GRIkUKXpL0js0R/niweeZ4ZKy9Bit1qQ5OfoVUeDJ
Qeq/064uBxlDXYjdlkE8JtX+3XFTjcDM37B8AWk0mt3o8G7KoYykuh4AzGwyNgiMxBJWFVUWIIoz
LVQ612FQnmQoGQGVNI1q+a5UPahnsc6Imn1uP/0v7hB+wNMGMl1xAq0LKo9UPiEnIXjpb3S+St0o
+dO9s96V2ZgBH22W7ZhMWnXMOTGKlHOgDUAKcezRBUyrsdFwPw90kp3+uHKWEcM9dM/h8JbphHrk
h/PfHc88w83RCJvI5/QK0EgZMxWwljpG5YCSP0N0cef08ZwMW80dCaKgMNCbBo/soDOrgV6mOsLy
isMRwVefg4WVUG06+dlsA29FVrungSpriFAn7DmPd18gjFLs/aCjSzdDbeNnA58RRjyKRR9Zyhw1
E+gW5ChVLASDgHXgahr020XWBvvxFzbJsxpzC8DImUd5bIVa3kaEsjMU5ue3Y3rPQ3FQCSwhMLz9
TqmwxCzfvrGZ0PyTYAQS62vaxpiz3luXfOF05pbM0cL8PU/9dAriSDihGpr2wqtp0zCeo5H27Nm1
a5kXOrUcL15vJ4AXQsRW3rnoI4HcOzQR0BwRGSF2m1+nLdPP0zKbLfx//f/c1qDa0OcBiKrY6CD8
Eq0Q/2e8zJZ3cX2+h/H3gw/FHWaAyBZ0brW10AUkrdsV1kpvtTXv7pGetHx96SNt2QTv7rUPHkMo
9JNU5k3qUfFrMRdVWekfgR5Ra1Cdyvy8jSXXd4JpjUytNie3fi5nk/Z/y9uy0Aq5HhkUYxHZlfun
vLArzgsB9FxkliSG6f2+LS4vR+NQRCOqj75Dvp5C7xcXwwwKOJp8QyMA3inWQUA1Mx+RquW3gux1
zxQjq+7yTiai86fdmcMvF7DKqcmGUqfSDRSKr1qyjRJPrQ4cxMja23K6GQ+kPXK8SZKIi0X+AWwH
BahE+ggPFTOksDy50xU0tj2BHacPtLXZbWidXt+ePv1sbchkZXPD2uU1E4jaqzGkKLk3t0AmylGC
8ylIZ5/Dftiei7fMQheNu2wHWzAqHAfvE+PabLoDhOmKBIxIJQaVoTOcWUs11dVhkIGGdbds5JMr
Bdb4D5uLFg73MocnvrNcngaWSqOtCXkpWoCLI/KkSTs7HsZvji7QpEhPPKjFZr5+cj6ThkR9miqB
mFA0166Lxj2ZJN/fheOXOVPpWYXXr7e+NO9jQCL+tZeYjusXBFKLQCyjRwul2hjjv96mgskw9Odz
v29b0q+6eBMTS45kTuAyetl4vxF2JY2RqJzUpJEonct9Pk4DfOMPoNCF0yIpimJIXNKyDKOYQN4c
X0mIsyakdc2zQxG6MRV431uAjKcju4YjH6+538jVJ+djFY6yjo59wDs61/9MqwjVUeCg7HuX0zCi
mkVCmIPlSrdEVaqgwYdgU9ysrET6TNRYVhiqLCAGF2kaf2nSQFfJb8G/Uzv7kuxR3YqZbepV/YNx
C/UImTNmnFeOCXBZNnALs4jNJb2eAmiSoN4tCFybnCoKelSIrsKQxGCAR29DRsHFQllVvCDUDCRp
XhC3mTjyAjqtTiHkV2jfqZEFZPv5PEwJomdL4N6QIL0PRoggewafTzdgP88lCne6hWJa79yxQbsS
1mZNDq/DlbfbnbxMas7o5zw4rIYdoaG3FHXHtWMs6OVfyzdznSzxeb+9pa0ToB0lMDAk840drqrY
wHXQLt7wF1JPcQAp/Mp9XDZ2UFcFd1y5l0f7jysEY3I+TCWAkWcsaWmj8mZrYYHWYIGRMN+dNgiq
v5ruBwGPfua6kMUc2NjIJ4UV4Ro1oLBCbQZkN7zKQ1AL+okgdxvsOEWcmCveWsjz1DyissEnVTja
PpnW+xFCab1XMQDN2RENQi7856K31J+3lMRjzr+DnA31E68Me4oo99su1XZeWzcHyQhCjlaZb3vy
mjTZtbtTI38fuZpRJdoUp7nXK1Xo3nG7EyvVCWi6xFhP8iNaWaSwJCSZOYhgO9o2v776Hl8qyy00
dRf7ZDsH8qpGd1f7/fM4Fh0XCHgPNjTA/e8vvBQ2nfUcPUwhCASAtcdeOCrFWv118Nx0e/iEKnLw
BUPyjBQO6btVJ6YYNtMWfsePoXg0yNSLQktT3XDwcix0bDFTw2iyR1ihEZlCispqhNQAEAYC0VQh
Lrzzf5zxOf+W1WE7AbGSGpQTKupnfwenc6mut4oZ+gksGj3BwstntobX1HKcZyKMaovaF7st+5wA
u/y/fI0BUxGyYXEZ4BcQ577iGo6elEDtU1wD0JdRaL75g2XbIya3YfaAJzMhdOySIBGYWDhMXFjJ
OP/yxzopvnhqkjffgOicRkPGnd3Iaw67bfC+zoFPIdz/T7GjR/SzbmEHXufaZaqzNCno1le9hFTn
xT9Q9MRR+SWngFynIQmOH2hba8jEDseaYltcMe74jLghxRPihO1TKB/lYGsTKUOyjucIQoLTxpA/
JYG6gzR080qos8rL0oGovHpG55ygNGyRhfQrGK2/stMt9+yKrKUuqbcxmJf9j+jVVzJQYZeGRreh
1RV8/XHOh2w9qIqirY/jJUJhxjxRdEDAVGs+TOCv8M8rNYQqMbm+STkjbsLeJN3TkFUQCBbV6mX2
QeaUAbKRwsqevUfDft1eZe6a9clonJeB7tPm1g6Be84pHovKfIrcMLWj8Xu8l7Xjz2M28xWlOZbR
nFA7i2RtiKwqiayMXBWmmDjJj+T1yCtMbryYxz9A19Gcr965CoyQluhWvf7li2sWb1kjBzaBmqov
6z2HH+pH2DBPe88Ut0XMsu151HdekowCJTx9n7WI+WkDIq+lSk2vG/ny4qCpAYO2Qtr14y1D/H1K
RdL4xJZlP1hT+y7Cs1N2x2C/XxTY/YUYI6+CG3OfG38zdxOB0l/mkbSMrfcFPKliRh8KxH6UL3fY
FP3GqbqZH6HW6bx/Bzx8lhWhCipEIEF2KIp5pGSZ4zXQsHIxHV3EJ14989CZfgXX3+lV44Zrbktl
49DZT825v43MfMDQgyr87X4f32BYGFFJVgnUkhaBBUyxJ0O6cPNL1nwar74E6o8Md4Z4oYP3bnE1
Tv2C6ntwEfRJVFQCxnXQpQiGVfEMVDBU/LlMVjFFXPJwBD7u57rMww6VOVvNHNGpG+3temFhG8jl
C22TIoTFlROWW0bjdfG8l7uUxDZx5Ugdj6KCcNmY9KSmjlfjW6HhUkzfLfoULZIDbn6nMP1UEkrt
yZBif8YMzVXbDbU5NlxZKMH80hOj18+l5UAeF3hDlsNldnCKO+SWxEF2soIy6Sg1qXBfCv5KhzMm
QQOv3SZnXRh9jj1QJfWnhJJF03ppPtX612f21ykfvilmgctK8IKu1EnRTl4ERS5XKQpjae6wvXS7
AHEnYSeWASa5nbz0vk6J062Q3TAuRL48C1fki1cbTDRmhuL25Jm5j9WO4O2y9gavAOfbICTw2L7R
4bePxI7XgGLWXAwtN1hVmtotpk9FNocAb02epwYzFl+/dfqniT6+4u2QQbZM3dKJSMhAxrZcJH60
PD/2BS41ceuAsQ/DuNAnLzvTCTJJLSHIwKCmwwW5nM7evt1zz4ds7JHXsr0+CI0O6VzAzFxTVjeG
a6H1DpMF+27ty0lJo6EpZCmXxcF9liXgFEDqUW2i6tSfAYr6AvDupK1zpfz3MpaSu+uCam4BPL87
6zJAm5BXoCEIdTxgHsASgQgaowXGWuAsN7tAoTIMd4uLpSMI/Z3Yy/pcCDaNwCw+0pkYfnACGO6J
J8lHdVavPNa2cUcAP6s0of0BcdgcXRjUiGLwajGUvzfaPfWL1SpZ5/qkhMGfYCpfw9XmttN6hyWL
VhjuEA7xiLyEx+LygHLLhjgboby8K3Jf28VaMbsK5PNKEHQ3rW7XVJvap35atvh1EHD8IpIi24ha
AoTtLOsCl5rHhmB00y+q6ZQEgR/jUlylB1OvvKx9KPnrvqvDOAEY3IFpyzlhEPS5Zc+yTimeEjDm
33SRjPQkjHNxd+8sW+KFXmo3PYQlAWRWov5qHqm/rVtoOysr7CIowMHQWlmGM9VJtpra1hZHWKwf
sfC72iBDa1O/ah139wZrE6Gse2GZGp1VPjG6cwlNXadsHCifdpdrr6MRAHN0qaZ3gyirIeALfRLQ
PbQMnoRDkaQGKy2NuVZKThBNU/L7Ny01KfZ7sbSxPn7iZy9F18MaK2wYJNMr0tKqB9aMP4obgWCx
cFcDQGmwqG/0eYWJOUF7RoV8ljQjK7OzJmyuhJfKw7wVUyqe8ZQInxnpACZvK7ti5W0mmcJZsfRo
wvWkOXxSol1eaS3RMXkgm85BHRVBFHJLScdVlTrs0NCBOym893bZ3c/TbiAMLFbAUCt4Af1X5KHi
1mfestXuLt2UGyN8YRM7OYYg4a7qy8VtIvccXVXGcjqbz+wwg3iNBcUIkGmNimTXu1Dg5TfCCeiB
s/yL7HcPxKJBw/ttazp3xyljPQlCCBxL9GR5xK5CKDmCtr+Jmxco/3uNOvDRkCPhJGdr9Gfacr0j
vSTsvjUx//fc6+5cI6hqU1AYAExkZX1eTHdahgXy1p+cisLGWu4pFHw44ZrAksZAdNQ7is65UmYH
ai2qNkBv90IrsXsagNLLogRc+zRBN1VsJhgJ/C13QnhdXcbO/MRB+OIWHndXXcNm24CDeIrv0XvX
zDK9r1SPvLoP6rkYOQGdf1HPpQv/tlkDaBfv7teya9Dwrw0xgu8U68gkQkbryw5ZRvbjGJ+0eDHp
ZkROAfHEWkmqLpgmzOr/jb+X+L2EUjBy/cBrsGPfsjmnEbU6/ctD7MSDdOl3zWUlmnzmbKt//8JR
lkNxvHZkQQxX3SBANpD5r66zf1nBk02Oh8RcU0AP5aa9Eqxqcv2AH4+Ni1sdkesHEt4yfOfeMQld
eRqsszQBgYAL21pvEIoqlPW8s9e3Yh1ZTzlpdO+chIcWXyqmow2t4zoSiSNjZYjzJ95R5/kJnquG
DSE173esFJ78Y9mSra7BwTW+OGfrU3g1o+Hi6rwYS0DrlkVTuDg+EIfbsD4/P0FVU3y+b1xNzB+9
vliH7Ia8Yn6hKN5COfuNhvIwPssG6EoJuhAlWrk+hJPb637vcdr07GfOOZu86VRNthn+ovCS9AdH
pgz64ohqQwAIxrGALHbNpWA81taUncAkqHrR4+I+HJypLNi5rYk6mn0wjihnBcJlBLkYpAyb3Q7k
VHR5mVaH5Za4T0+uiYwxwBXrtmgdWEtIT8ULwUCLZXVZvcoYGgCsRiNm7IUzQKGQurdgxamqpzD/
3vsOJVfJekQjDDfC6C3MJyCCCxcZyhFYOdXJoAbSHe3LqbVz/I9n7x7YuRS4j7akI5k/jkZYOa7e
7BzwVBRZCDgIApW2EnXCasC0+PUTUG0y5xMQhsuR3dqm0PNGdOWjWB86Hfmv1imCeLpxt26WKTdT
k7ig+SbE81jXFy+Hb+prUYIW9EZ9HPBqQblUFYn7sMEGibKt2V1OexD29JMRlam53TKfOVUNgRxx
QCnmeWErYhjerhbk3NQt10io35V/0C3ksQG6+8IIz8siMrG+0ANYkEcCSEO4WkiQ7W63KfgP2Ejl
weeqONv7Ek3PNfee6URdoG6geFQyqijMKeC/hovoPYtdgPxT090SQLxDJjuI1LjZZA8izhX06GqN
6aeguC2OxoWt5U2oxMND1HyFD2t5W9CdcCs/LbTae8h5piVEFI3IQTryxyIARrEBbXdzGyq9C0E1
QRwoJ57gxK3q1/wfAg6s5J5hYzt+B6NxImu24FJsqAfcjDA652dTYcAsL4mrCPqNxEAk39JgdgQt
K0ssy7jqHpbEpVGuj4Wqql46j17vaVQ3D4xCx11G8AvfGwyE5kchJcKkCnD7T4aM++hclLBWobx+
NvZwRLg0aIpADjPqNuLI2q+gJnuZAMJc9S2b/l0ZHL87R6lDlfZ3S53T7OA27jWDko7LMw/pMWXL
jUp42DASOXqHY/lZ5AtPanKky00pki/DOFGPSArPXWzQdo9i56C7t0gTMHVvaU3Q4dOK6zWjuCiO
XoEBvaXRPwESXZ44vf8lRjurrvXb3BrTzr0FM1prTlp0IIxPfHyqrLx+wAU+Q1NjeIigXEqdXr0q
NxqG4fkV+uFFQ4CPrZn4EXt4GjtBn3iWbFqPPsBb3eadCKUpVmVGz2CBGjnWpa2HGVSpwBTaoBt4
bhbugVu6Zzzt/vJdD3DgvjpSiqAlFwCuiUKOB8VzaivsAY13K+5BxGRXAgQG/zuduAaPu8JKZp5f
DnZ527FgTBPkejAfva+xjOIpb4IqiArCZPQcUZK4eBMpOVBtFniL3vg9mS6AEAUREwAckOGmfQph
5LHTIXfCBxB8b3icJSqq+04pbvbtY6TsELhYWI59uj1BlImqSFNXNCMpk3baWftoe0Emuedmwv+h
GwFFpXaFQXjnXMgoYsnzkPKnu0xHvBGoZn+OzqAJ1fuYuRWyZY32LwVHX7Bmw0U1V2KoevWZF2ul
95DfcJ4QOtmZ6fpdntnp4W52yCMoiclgI+Y/9MTA0ybCbk0eiLxPdeqt+Z5DN9hv9NQqt3ZXatmc
ecbO6S4/OnlsZ2fodASlKUn4PDLyms6XEFwt4LRl2rxAuPwkoLZyj4j3qEKy+2wKOh7hMb1VIkYg
MHGE34wg6HVIUuDsrldZWoeA7NAJUX/vnNNEU8E6hW+GF9KZ4Go+M6ckDVSJON3GUhu6kuubREkY
1kG9EHxd388zlHpRIOuT+vyR2W5MnMtc+K83oowF8AQCx1RkVFKH4npwlAU/CLfaH+QtexsjGwMB
+1KcKuaQy3V06mJMdQ5KNEnSCYPfl/rMTrntpzA7OPTRDbvkBME3eIJilO3Md+dAncSQoKQNJLzc
VzekwdDVj+3Ip+v4/9O4GLtd1AVAhWDau/2My9zdHN/nH2rzNYU5+USRIJkgrTaQ9gunGXo817An
dot4ucZvxi8gKZz3hesf971tp79C+bP6/76TP2Ksnp0UvOCDSPqHfw6miBfFl1G/zXrSzUsVGED4
8E+RsUUIyz1GtDSf6uzMld7yt850RwPwf69LXO1hvBxCJQhpaXeJVRlEA4T7aogd7BNUL4CJbs40
wQ+QcD9CVXsWVQFG/sHG70qcKYJkaW+B+qbVR8i+KIg2W+niKvUpKQuxInGFm1cmoxV0eJjpDm4v
ZEz5XqQnir/RJPcrWBrc/8j5AuQOv4ndupkSMLXNh8uDTDu+iuKH+6FWTFEgRWbg6TmpqSKP/mBe
udWLZ18DGWNbNVEx44j5gTStrHMjxu1P83klTYAeTIG6trtmUEIezDzrEz7R62mr2rJ3CTJUaQZt
FUxRLlgeHg10T4ZL79bTXiczuyzphrVhwXNOmKxMJS1xK2pOawlNUYpQXdZ6rInFgQxxwyXVAcLs
JGXxNQnb1djlMdaj67MO9NfkPD55PLOXinaAorC/w9dGFSziPvH9gkzso7j8GUDl3s1HNiMcNwyf
KyMCJ1jbmCQlu2tJBcb8rCgOzSv754EKeW6skF5aMPh0CNw1EwaUupMwYv7i1lvP+k5bbaF9e20f
Y9sEKV4QvF/Tj55ro9evvyFJRy5P4wueZLmOxznAD1EeFGxnfxuLAqHTTpW6Nr8NU5hQkWcjopbA
xLk1sd6Xt+ty8CJPGEqqVySFGxw86DU+Qhw0/5fjGr8cAdRxfmbxYsAUDnqcbQxNXLKIlhR7Zgks
U1SKMSA7VuxcHK6anBa+p3PtN51tafm3kdYLu0KSy/jiEUl6kqD06+s3EGP6oXNwx4cbumPsd4iK
NaiCAFYmLv6tY2w9+33B8DBWfOmENGhQY9KPbd6Bk9AzZdiKP2q88gH97/uMILP/XLFNspKYbIp5
VW9NH9TsXQSvUA8gYmDX0rfr4zr4qGNLUQyFu3Y93Baxs1xey9TCYOzzq3Po8V7aWpyrN2xywOTd
Y5g2IgKoMJjHvysUxyb5EPu+UyEiyneu1IsQUh0xKKzoI8cY71HtPStALHZe7893AMnWuzMZ7v9h
ujEnKwzHRggAx1AGvA6uhbaZIFEEPZmbQliqRQuZ+YenN6yakaCSTkUulRrf0yzlUBs7LWhojQGX
SPdRzm0iD6r0u8GLYBYLOrpqd//ZEEUG+WC+7GVXjs/zpsplrY855v1OGsiwZjavGkmnFXKM58sP
ZWeGpEzHIeIqOhrGwTWznijT9gkgmNI8RkK/TZzvh30t5tXzF2WiUwXVFNJiHO5cvbmATIVAPHVc
X8jfZ63+0wV6QG402jE6n9EO8J1oYVSpSQUe5lK2hmwK2TXRCAD71lcbKp21kseqZV1Njx0470gp
LxLpOCnieyjWWuyR284+/jU9Roxk1VBMgahPVsB2BLLBlQCAcnUs14cJzay2QLjBLSHF5m+mExAH
5AsrHT9xOcVmUATxMH8AnakCJ1vJT3bH46yS950CY5FQ3xVyUlhHOEqfQYehkqs8cRRmo5q80Rby
C8dYAKXLMhAiXypba6XgqGokPR3CfOHs3MEm7uaEASXH3z9GAOnuqOEbfXW8xDncN1kbIO3fGPNc
BdOHgpUjNUlvbS5WdVLlDNWSeGrxDzbDV/7rg3tFjdOvygpcxE5w4zgh90G55trCRTZe9q35U5wZ
8J/ZmrAQUw+r8K2jqXkW1bNGC2FZPjVFh9ENBhKGL8mxqmhMF8v5jSepTIW2s/Zfn0Zng/boDGs+
E4iDLwXJuTkWJsayRFbeLyz1d7CgJ0C0r3dC1LqykWQMAFxj2udtPmYZvd7g/+5CT/8WBUmnljTm
Q3Qhhztgb5T4Eo3VN4KRFjhgdMPV/8Yov6vwV4giqW0RSuy9RqIH2isRXki/DRxT2/1UAb41A2Cu
GkF1vALLKhh8pzqF2wPchjduckbfPvgVFzgjilKhmDG/DRtBaxZssDT7UfRcy5oZHUsOhO3IifrV
csgF2hl4sA0MbEEfEl77i9F3sEAK4a5JL3CrFBVJLY9pY5XK50aWXVmX6RVtKHoRCSkIBwz/+263
eEUn7FmCtwIVzTTURmlSZQthyD2eOoZoAUmNLZtlGJm4y9Bgpqan8QKS532hOARUKtV0wA/J/kph
noq6YIeVC7jN44kfnMDXkK0/gADMhWtL1It+1l3fr/+i5uIOWuR/iso153pe/3vwv6Lgxe7YLlmd
Bsrt9q7aG1XbOXNdObwJdpIz72eSygEGF9r1SU/vPAZI5YVH9DLjE01j2buC2VWjGkQohlmFI6YT
ZiFpY/iUhkE1/dDfjoZ7N9s5+TgBzTga4Z4+Rda3z5a3ZUuYyPNeSid5t9sK3/8XFvYfnCkefBdr
Ukx0umIcgwi/bARGsP15PwgB6Hkk2OJh8ffsu5PPdO3fAbZMWfKxpFcU+OK/xoZnJPbsFjFxwNZ/
MswElEOuw41FuKIMgyPIqu2CcBtuION/U5SSfXqyR91SOT4g33y9SNBqRbGtfTG+47PAxjWKJwso
CeHEvVmo5cUuIWTJEu6r/vOPA3JKyVsrgnKAVFyKrE3HuBk/UY6aE3EuHhhBeDYf1UvqVaF9eQJV
55vq/m53/zFfy1U7xfmaKnyGHlo/myIycDw+Q/b2NzcwS0GNLNFXdzJsVbqzCzpYc0+UJOBpS24i
O1B/5WRNSj2fjYUyls13yUmqypIMkBAUjHSqJxx71BqHNIYHyE7IWiSMLNK8i9Pkm0Lgld1br1ht
H6x/xUgk0ddiztbb1Uz1La5nslGDJnBSjVpufnNT+egf+Apz8CoaANOBTrgYTHsWHnFKkIl7pS+0
G/z3d5FcScUkZ+GPKQzlbMn1tksMn1cp2U8+00c5+gME5vbISAv9I9tSTX+Qg8L5lgifM8X6UdGM
kNLRgyf4AdoMme20Qd3kbC7ojQ/sXjy6Q0iCgHQXeP5pSpXyHgsKJojwVZn71fAcr3PHUKPfS7os
R/t6uSWPr89ompbMZW2ON8bdlrMHQUq24jT/fLdhpQs9yvI72OG6k6Ig/JzcoROjRzzbBbQX822S
xSllU23AGEl9ueItJpTvfJ+kSFBtxVTWQwVenPrL14S7WwkSYKEGl7CzpdA4hYYoEydssSlkVtbI
N2wO4Wh8cBax7OunExlU552ObAb4bWJcwOg7Ib7ldcDTA7yYzKKqBks097Upbt6fj1N4KOpRnrVa
LIHem4ff02nu/IyanXz6PMDHVsXIJ+bUc5FgoNTXrWVV4Fwo/XxgXqm55v7B59MPCkAo8sI2kQvZ
/7R6/ZBdjijYGuskQsiaFlR/yDYXfoIxCseg8oWQB07ikSWMYqTlQMhIqbie8LzgnRzwHpb089Zm
NftxNifockSxJ5pfK5E2faThGWEOUGSWTjMpWFgQwLXsp0/WEquKpOI/VRPhz/xg8ijWrBOFqima
O1o9A4Knyv3EQdBsLoQyf1liNhWoH4lMduOybZPoq7jfKNFqyglpSOtVV72DOLbqLTApaOx5Qbgq
6lXkrbH6bcklCCIx/sXMTIF2bA6myhyZaoSiKBU18CB7Hge2k96IUtUOBTYFO4EJ7s8g5TqVSmCt
5kBPpfPFRLUDZI+ixJK/Lg1q4PKZxY6Zd3TxF7RjQZ6OqKsA2wuPc88jYLxl0u4OTbPFZWzYB0eb
uAb22HcQRdGPIcHEzeEY4p3Kq2dUAJp9DLu3NbPnjgsQtSVVzJoq/nb81B7ZLRMnBy4EvHvfstuP
x+ng+LyHLGJISh6VG1nMnN4hpbFzDeEf7UYvK8MhpmZU01iOAbc/WhYRLoZu3yvMe0Vk+mnk6wEz
u1rw7J/ynN/YrKb0ufdJ74M073KCT+bIrVvuEIw297InSP6v1HYjtPLR2kEfsCo+ZHhwC8yiNUgF
856Au4++2AyNZIduXzvg+946k0EgSauVtNW+wLrTziogQw9xopzpeFA5WwNig44zCQaOfvOWbkTM
oBsS0plotKJ2+ENpLLRqGsXhOUIp0nqQ6GJ/mNY4vguM0wFnYp7iCub2w5lNkdyRq5nBSi0Wymc3
/OtOH8HHhodfhj/fgLeLv94i1YoZ8e0FQvqF9E9dN44EpIplyD/8VI+K5tkswveAlJ6HIc44rl4p
shcLtsZVcH7t9gSMjnXwqzS0kb6GaNG5F/kblmni6UBATXOjkekMaBgi8dlOdwegzo9NCD6DWOLC
wnVKB3gwHMO4fAbvqrOpG+u/7xNbpdPVpOTHAnWT9+q1eNpunNboHI5uQfclTgdBA0HKnLlWlz6D
QEUYYNkeW/p4zBORjbqZFKAUxlYgiJXNASmcWk/IUFegXTOGmSdo/m7CAWyAcuUPCGnaenZT/2uL
o1/JGUxHzdjFdl8tsH5W6VKq3r3+YALo7KmIwQn5dXWQIaQojPJPaDs6+lShH29dMceyW1ny7wqp
BJGA6u68k2SnrQa/V73DuRuEc1BzkcmRgylGFLtgqoVjiRUH08K0PfvBBj7L51mrFmZg/G1ky9Hz
P48nLKV/ei0DASJcuOSWavP27C9w80to8RwRNG9lRUBOrecWTzz1kH0IEJb7wFu/cdEK/Uwl9A4H
BQJpVSATxX3piFZuhkiMeLhtrnV/4hqFxtbsm/ecdk66/g92JGHvHUdVZAIEgSXzOXwGW9DTYt5u
H4LKMUCIgoaxVzLkxz8JvtR1wM1lrfQxKzhukUoAdq0/CXe/VdY3cAU9X6SMxgyxSY7b3WVa9U51
GuL37EIoNKcXlAAvBrm2rTFp6B6bZVDIqFrtgJh0fX+EfRinM3T/E8JQ9b4U6xTcdXupSeAAONJT
dpkm2MwMoY7QITvPc67g11Bg4yUDlV3iBLzAeuV33xWqDo5Zaz+P0xOLXndoXpDmB9jQjYVgQczO
hlpxNg17fuoVNfgLGy/07amTKL+ykqPdyavr6GMd8yEobmGe8QcKSJANUbAlDq8sNIDj9egp9FLC
pyYjQMYAYFu5l0QcYkYpW3VeU6bIemSjeAXqD+E86T08XsTtxhxuT3SVF/EodsNFNzKfKX+wy9X6
sZg0eJRZZRBgSLqTqwtQAmEphchSnzCeoMT90Gq3YUfaPPTzuAkG5mZ+ucWi1PuwLp/9psnJzUlR
VqJAAv0xGdHGMujZIkI0asfIPQpHjJRJ9NPAksinHfAQRPX8OmUKwI+uczq9pbamnNA368gE8Wod
IsQ48Qdhz9KF0OgYUHaJ/0ouMBg60i1rAtaYWma5eSrNkDHA3WZ7Bg0NrKMZRbuBxMqKUPdOIzt/
aZE5kPQmsswRIVc+xOi9Dfry+7VSVN/njc5xz1zTAVKoQfn614nBTN8pZeiGKlhP11bPWvPLEpsi
SB32OHPSZTAi2jdd3ZK+n9zGy6i/7d8I74kjS+dVXI860+1qtkSQLrlORV9IC+0NIOiPnGDevovk
ilwA6Nuc+aOHIp+PVjkT7LxkvrcavGGPgzaHmDMmqizkbpHO89C89Q8BxEpGWOPhIy0wyYYOKT03
PkTCPxpXNQCLEeZrlkBhR6r/y+eeyY2nqEnU4nHHUredh1njxcwv5zKQGii1Cd1I4x4a2huWV3a1
28wSPQ/KoccGCD4SfeC1h6BgYpLSpnltOAFCbmi+fBRoXNUIjn3WdWTtJPTPKid3NKl5QDuJDirs
Rvv3kSjqlH7BmbwjF1+kz2KAIAe8Z35C/sAhBEqMTysJW+w0hgrSwcc3LRqaYcri5iaYnvlIFTiZ
LPdYra8+SZRG0gULq8uCyzT+yCkgPzHRhz7eKux/s4tlrChslnU9/p9sh2gegL0GOpPhtkt7OusJ
F+sSvxv89UAKZr3Kt4hMO/l85B6ktrCKz48SyV5XNgctxoi3CKNPW1yUMwyDbFkONiTKk5tly8fu
asMGIQQaiy3t00rEJsPVfJAfTWc9eBYnPSEGxHTon2XWMyRrhSxyUnM9ZOwgzCGs3Plsm5ur+R8y
nZ6cJbKeu3pMBhhzanJEd0iKdQj98G2ajZlz30yNCx0AXbu3fW645mVzPKmHd7FQ4/WTafv0qfYk
3nmYdAPz2f9DrzzeqOiHvnlSANJnk/AvpuZr7Tc82t7/umBf4lciwuXlfQABI/umk0nUkeThD4Ee
ag2hg8gHg+W7H+vVPih924vGrPs2kJjTRfXtdJvhBWDIjTK9+X7Mc0tH/clx2api5bExrP+ODxY2
unIGSfQKxEImDRLE5yEzJU7Co9cv403fto8kRn401OuK5nlOjtmeX4kX057QkCvOJWYl8a+GGwxR
ldo1YM7I2VRFQ1ULRATznpcTwkv8WNruMJUkMnl63pmkvsICRyHqXN24/r1ZDFBUqkmEY6zYxkun
/jOdlxExHnFRJSYAKvB0hvLhOQlfUbHuKLNfqhxby9DyRXG/D2r1+P8FHNd9KwbaJ4U4jfD6jMK1
8Rn59ltEslkmdjYAzYM+v+HRlSIu4lfQMk1TqxW5ApVEnG2CHVXrYfPte64OcGv8p64BKdng+64U
KAEt38LxKkTvePkPNOIL/rkT2t3QKVeyRGGX36Y/k9DitqEtackrpCYrqc1gpcXDePm9xMZMZWXN
ADzWgIvtBvz5OzGB6R95flgjAMibkPokgQXfdvYYYCLZUWsy7tPNFjC4Kx3qZHjnB/yIV0Dl8bWC
Eb5p8eEkJEsY/VHExfrD1XeumDda/rXtf7fDlZeFtmkv+8xaGeIGUMz5+EXO5XFtlfjs+rVbDRBF
eM1V3KEdEBJKxy0Hseq2xW+V6HtF1VOCHGQK7g6+7OWjWRpxhSlbBHx47ee5heTzXny8b49dsdnY
aiyluamm+Pz37narQLmJKsMc1d08/yzulLoEgpGv/XgvGHHL0o3MJVdP5J5AbqHS+wa4rN8YuVdJ
1McmDTHCmOVRzSsPHF2T6kkGzXjg8IlK1mzSR6jlVOjhim2DizjeMVhbKPMviFUAjSdE7B69FN/8
CJdUJwtC6D/znsATgIeUAh3lOO3KDQpInO5XpQ369OwaAG1zGOnO60VIUTKtm9k+ARvqhR2SA8xN
cd4/cnl2ZpThKboIPC2fpYj/p9r9BtWcSLofmE8QkXYU2gHdU+nohFWsuEd9r9VkpsiFAYk3mwoM
f9uBPMUyvy9Zy4/ZvdU6Nto35SSdcMdYwHNXTdQRnwCcFXsMDADfz0ILZDPxgTO2H4tTmnxU92lp
ApdIdd68deylANcdYz9RZBQQ0qZyYHPZFmb/2g7uyCm/6qR7r8+LArw17Vg+WeqI7aT1iqi97fLu
gfLTPNW6H+Wc0T31Q1Kz9T4uqBXl1hQRu2p6rx8HKerTqezoopTcrzn6Dpm8b/zbfrYEOJIcvAdQ
7sbECUGYklWQQPLU8kfDyczueV7HqVLRdB3eItosGdLhgsjS0JKggJwXqr9stWpFYWZs1cKcM+Re
dlnAhWFcUG0f8ipU8mRywojDLyzK1W0nEj6uQOqBkgxlC5Z/x08CJMnDk7aq8ysGeO5sLRg2GlZ5
XFklyYgpZ4MI6Y5k5QPulRp47zgdbTQCNmLvuI4q+KlpQrXOQK0WuW80bEzdOUVkEMMS9kuEejRX
Sm+Efp2ccU1YDfxFcM1vyQP+P51fJnWZiMeoLAGXCXIeqWerQ9LOuZnabtZP6x71LQkpDUNlaqbx
hweUuEVBXHRSgz3ncpN3pI+ANvUVysToxI9umrYfSNHyUYFfFV6QQYZ4KvTPxV3A0F2VeOhOXvS8
BojR5YJIH/B3SFUigUg+X52OvftFrRTxpSfLREf7nje9vw/DLy2EL4qoQjW/AnKr17uQd/RL0HoD
56qFJnHGCrQEanxljgMC0DZ45nspvrW+yn0qLn1S5Cn2RCMy5CSYVtZFK61/oQq6HIG8Bj4qgITN
GKW1QiexGdgR+DbXJIeCo2geJdLzinex42AzuHwHR+nXaG3uhaEzYt/evLQ1hzxt/kCqK3Qp7jLC
3HPaCcVDvDGY+mm64U7Ec4d9GETtJjPoaP6Q0mEBPAZtmPOxTnO059SmRWl4hPru/SABwo/u4UEx
N/lbVaNSdfFzI2sDpWP9d16EgLDLGRfnzictaI4AzJZlxq8mLZCgkOqrdSSXM0v2lXerurQLYVXw
TV2GERtKYyLwQcoHnwMKxgtc6J7A0HSt4X6Q9CbF5OIoSTmu40rMVqRTI5B3TfNEFfHOIGYI7Hy0
S0hwXn6qOC4XAHzZgNzKwREH0zgnKQVvCjvmA6drmT7V2ukW1KfNzlhQ0JHTpvztUQuzShfxy1Jv
HRP9TOsvC0uz87zDlawXJiMRaTCNoNocD3XOkLSBxPnviAh7iYd59JjgwH8VwKtNqrpTIZud+Nii
VgGZZhAHKH5NbWHRpg9kpC1n2OQt+v6uEBadZ5oInP691T34Hgl6YN9yznime9b6+8NbC+YGIdt9
srkn4W7wghzYtm9trQ0CqfBj6N43/5HcoYTmFpjJsotY4iwU8pnK7yQ1mEb/PeiVyA/7MqhaIu9b
VfkWpYDPj0v34vS/qgcm2LIp5RXZhTusecUVuTnvBXe54XOqVrFBGAP1XPn4StnxC/9+SW+LkBpY
6Am/sxXlA5Yeixnoa6B3sWf3mr+soIhRupPyPSt0/Ecu9ggxyC8tYSMk3DuURTieQ88wIOul/8nP
WQdKSAgWw6pzxMA5CiW2tD3mRHRvmOhhcIxFqlpw+I2II3HwBk8+UZfT4huuKtVXRR3roGIBdKd0
rSO4T128MVpG4p0oBCqHELiq1vSQFk2r7j1t2MkaWDFDA4G29MIrOfyX+Dh39JQLPd5Imemqham1
o68B5L4fLYVMfRuyX3bh4mgdGtxewV6wBVaxCTfOqmol5pUqsOR2+JjZuCZBX6VZ23hQPoctvawg
vhugSLShTDPi9rwMMxV4H3Ql0bVT4lTQpTCkZZp77+rztbajGcr6pEzgXUGOzqN3OnntYU9HB/QV
yK9Tif5qJo6VeSBwBSK1Ic+489I6VlZ3Xzu0GNK1f9wdVG3mtOWIpcty6AVVMR97XmKHfs08kCRV
6kaIfn9iiQgC0yUB5VfA1ebqbuLsKN92y36hzpKfQtO8CJg1nINWUAeOP77xYKYBBC7fmcRo7Clu
FZLnJDRgU8NapQcL2gr8SOwUq4+wp58+JHzh6yJAuthf1PZ7zeybEpgGXbp+/2Z7A6ZgIC497xlf
sKf4Zq9lOvGhk7LZ1uD0aAs8Ie/lJ4T7fLuBapBIEgjYHMWnqkvrDE5yIN88a4q3ZyFjbxGEXHdQ
XC3KsJ57i4gLlFvjcE+gfe9/C1ZV9f+tyJhlTNv18zJBPuwEygKklcTkZRBjpnby/Y6wBG7RqSY4
zPMMTTsETkl2CKVKl4JLyQZu6esNmg1UcxuVdMRN66J9BDr2ZPU9iGLrJW4LyqOChJlgq7LT1UAX
/bshPlD6FtqC0BkKJ5rx2C7JAo7fu0z2xHeKIm05/wX1A8xjH2qG2YFihR0MUto4wT20I6A0yQFE
nHtgTJD5w/3Nul48BmChP/MFBxRSubEXkWwoHgOv5JOjYyFQwMZ86FCUzXFnW1UQEDBYiB/rJbBG
iBxiSoG1LOgvAEDmyrS/QBozbq/0gIE+oNhQHKwayit6MB38AtEkCAtTTkXdzSH0mu6fQtl13pXL
GVGv/rt2LWRz5qZGFiN4l04Y3YlVdGUH0t9MtG0PuHDE6JPEpih9IixcnSgscxUUWO6ECG0Vb2ZL
MgxaLPa+sOExKoWfqbs4GhpVR5jKKE4PfWC92AGhwJ6bdo/1vmMxcC1lvTcWI27Z+eVcNtT7E70u
03Avm+XsNSloF+yk+55PlRULpPR/z6AJ8e5cO23CXrBeXCguHd2Pr/KjbZlsTrWS/FcOJZyotmr7
Z/alaWQk71vV4bZg4yqtmfoFN5N4AZ0Zxne49t5KDOjpPc/w2WmNXYaBtdckZeM5YjXtrmGJQ1BF
Q6My1YoQ08PFQYVxihVqkvQ4rnGUBEBMk0esHehGBfhPJVcx4uFNnwFPcM8/AHRFlqmP231K8hk4
lFf2pKutqsCvRBh9+w5WyEzQQSzlm8cGweEJXkJ26a1iJKHsH2E0kGZHEMQKpDYPvXNAr+S8g1UH
y7JiE1tLoKR0Np6j6jcx3uNjseI/CQTnYgO48JmJ3Hc/7lSZDDXF38MHWMtMYmfs4TlEMViE8d13
LlZHHEg3T8q7mINVw0xWlKcbXsCcLDORoPP1QflnilxRNJO7OSsZzsy14h28uxOIqqI9L1DnaR7A
icosWZB6kI/qp51diZFxKHfRecXWnUlkICjKmMh3wLZy7S90KGsvDKG+339CxiOH0zNVfko+p5Oz
lwGv4Z2JnnF/fqUkT5ZfBLgZhGhudOss+0kIs3xor8uHTZZ7+Ltg9djKi+dnsqy8coRljFrpjyHj
KFzhs3El3JltB196Jq+ZQhl6qRcP8N0cQez0av5PbBiLQ8XSYeJE6ut+yOb8OMgePam9VgCQTm90
C6AcrUf28ZPgy517pFCQodh4nMzeMu7IBY7fetVz13dRFrDV2lrNIHCc0E/DeM1XK1PZbPxya/62
yxqpy/afesfaxnt5uWb8NJJWTPQlnojQqF3VujMZNrenILtO9PmlKbQ8+bxzRl0xcqyuQvWEjOtA
U87CQv+ThIUbjYq9ACMFAteh4FtFe92fFJ7kZtAh2ix0KZTe1G92GMU7wJenv7pxLbJO9WqKR3YZ
1gFidO/c6TteueZILcIFEe6gY7EMP0ZfhFgamWhm7eAfjzN5guACu+8aycM36xHA9nSBJVlF3hmP
5nKNR6BUv3FrVKMJGT98z5D9zM4WfPWBCpQO8Vz27HgRCLe9IAX/RcVgWig8071DUtbbU5QbzRw/
Qfs1e5vTHITs8QtLdQiOdAB6CLvKd8wJZJsK3A5smhRoMOjnwL1VrZIaCC6rrLqWMYEXqZJJoSXf
tTjHetBMgFmYG4B6xa0IoaQJCjMpk1ILz4ZB5ZZxN/Y36iBW6diUjY9JeiPbgFAkGiWCz7JBqVqm
sAJROr2mj4ZOP9hvHaaiHBU8pPDuE5fFwUrfxsv6P2LtLSNuttn01trVc8hsuM5+xOQmzKCZjyS7
Ra8bxCCfOd47HQQhx6UhCNhcpax3vxO48AwQWQdvDxzH0zZTIoRvIoCDkSBtfWDHOnsqaEUmnIIo
1qY9ThCu+9E925Cm8FpUgN4QHe4fjZPcimFFgaCmbGZOBVqiYV4MTfocPKJx9km/kGNU2RjKAXCL
biQCWvGllFtD3GY9WV0l1moREYReGFv+gMBEwy91mIvSE55c1DU1Ft/gzWmXgfv7DscQY21PNfxP
jHoWk6jWsFAwwhqgzN5ZlgJ7+w6NmSM6apeGq+mAppR+xgYOkuCeVEn08BPfmr7QOmV9x10FlwUN
UoIUV7Ja5kyUDJrrVaje7oT2z4lXLSIvC9xfqR8mCKTh5TG5rwV/GjQt/ogeFpU1K5y9Pxo6uIqN
p8Uk5Y+iQi1dX2Hn5Y33cQ+i/PGqNKmkzHHa/iVUQETAoaPuoakj7fuxlLYGfrEvRdv76dEvGzGE
XmoOq9NUCivO5XLxxC0HoYyj7y+lfHZwqk0HwrxZ4SV2WMiZ4KaR4LHdjNaP/tU2YHdUnG30WnWF
cd15SquUML9YvZ+9IWUo1UXRCR/a80fFfTgKI9QIaY/urCZr1a1Jww3krQ0PdjW1g9AVQ4WMkid2
Bs1oQeIdxg2t5BojJ2tfi1ceqwoJ8rQoqFirvINfHDJRvALkYHKHD16ppqLmACFS5m6QCY25B1+f
NXLlPruqbY+sq/1Rr7D5Cqv8fJz55di8RTh/N01SL+LLE9HoS4V/uWek4k4fXBGUFL43OygZHofF
91Ajww/4EXtmbNNifbqrywNNcfBRzCn9eGI41WFK315O16Agu4ZGIO6YsheOS4sVN6SiH6yc7st8
FVmLkK+IcKdsZaiGc0WnennxD5P6y8b9AeDRfand6IPXWHjSPil+GIW0mHxKuFe5lLzLACASrjPz
q+emdatLrbfle7jf2vzm3TMz/Axt9Tnju5zeANIM0uNXAj/GFbLchCg59UyCIDIx36KxZNA0vqgI
I97W+xTqd9A7c0R1afY7sn7KdDdxvB3q6FWEyuiEYJodApWytussLFXov6IRncLqbxHTk1DV8FER
88QTpiPl9e671hCQDjyTfq6W+n7qfkGDlfZLnX2lAb3ah9NFTXNR2yESWDzGEImeC0U/j/plyjTI
I9Qzdm1GxivmI4a+PvXEv6HBDs2lM7Q/w7H7MsrLu8suqMP1jQNHJ0l+FiY2Q+pKNcUwEAyXV29D
zuuh28y2mVeM77Im1CS9aFvJSukvUezhtEBlew3g4F5++38OUhiROMU0CPzriQDQA9iRISopijyT
hz8PaA0KB/TBEEiIfNSm/xxw7pbNFQ3LbcoAcylVibCCT7xTZF/3uumRUQl4TUL6PeUtric+osnr
DkB0107oVahGHTU2sZQ1fdNxL8VkG+yeQ2DLoSBQtw0+tihaAXf9wPxVo5q0X3J1QIeacTxyrpS9
oobWNmLPTDVxpHY9b2+Hx7wOw3WEoAAdj1VZxk72R/mk7NpToz5fTyQb7c+ILbrKIDtaTYATSCF3
wkvnadLiWey3UBK8Ld3KBquKRommRyl4TdEsLAN10kCoPLoXyKF4DucTzcUeu2DlAn9MW3oKKvLW
KO50RgQGpL8KKhv2f5MDGbEE49r+pffSBQrj51PM2N+g3toVgCzGbRywUP12BZ/j3S/1S45pLUEc
kC8TGHopTJBO8NxnE3EoeYycBiOUAQSliSbxam5vR3aLRDYCrjmeRLrLQoBkxnULkdoPjkQUzJwM
2j7nUR98FCOi3QbyRufPiPLgFivaCLoC9UvH0d3nCTwHR2DYFM5SzVZ9XBxuBfAYo2cXIbyKSWW9
tP5at6lN4Pq4o2mlvgZYvPXR89D6ox8vokb3eh1WmFWVaHM6a2+9w7YgBZItySrxZp9QwNqS9E11
2kAoQvJYmI0Fl+5flQrGoxQ70tNpZ6iwr5TQ67oRVJpB4EziAYSshyE4oZGHZHytZaOHreEP4s8k
ff+S2PeL4kkKymBY/t3yGACB9hFUhsEeO3X8FKeu7n8Wbyvi7/fy11Fq9RSI4hTWzmEqkTd82cIJ
P6fvZckWO1z0T6oZVwfPw4SZVg1dzEijZVf2IhJLTtXLvMCQhln15nSt96DVHzJ17RXERmYdytO0
tBJN5gyITsq005pTtZyCZ6jv9jFkJVZfPRx0aOmk87BkQWKFv7E5hlVwsHV9XB2D8E6dDoStT0uF
GtceKVVWsh5Xj5+VqLEXznFhMgMcutZO9yG2e8TPoxcNHZe8x/KzdexNBxO6xEpEckvlG1KLDzMa
V3lC5QrdSU5vmuImk3nX+IQUwnlFD/+wsp7Lpsf+73tN+F4nLlb0duoNEIPFLRHXjYX6UZjRHY6E
TwP9fU7MasPOy8gzvYqbwHo9VlNnVVr/+epRzP1PDG+NJcgXVqryZq+dWQh1jx6dz8Uhh6vdFuFt
uzVX7dX1P6Hzl9tn24nMqpPwkNthAuihz8vojm9btnrX99bRp/u8pAS3bbvN5dR43arNGrgbERo4
KzxA62c4OC25W5qaZ1Nyw/pF9HuJjm+o5WR5yfjL+ca2VGyv4C9Nq1LLY7vxwu3jYMYqua7D1bFY
6SeaLPzcFV4KJkcWJOA3Klq5790ZPqkHEohG+AhoauF1qNsEhLnLs7UWWH6d3TmsTcv8IIBW41ay
CvOSxrGlqYHqhNmxEekie0tkvSJSMbjlq5s3qIuj0FTbIDCerWd90f4ghoy8eAEszSThZ4Q6kysi
u7UFKBi0ttDvgJdAlz4vRdPRsPGIhpzmij9YsM9ecCW9w4L+zc7d6Oz8zhFUIa8JqjIIMoQRrkP0
mDhwJR7Hs/TivobeE5Mn44lwCR9RAhjTzoZr90BxiwgAYg3i0fOfFXthwiTWH1XrfWujbZnAHwBy
JIUeEM88OBzrN3E5Cac+Wsfn7xf88F4fYO7TjT23J66sa3QMkipPQztISwSu7Zer+Jm7OvGE82MF
PgLpnDFUmcRJu44F4KHB706LnkR8eP83BkE5KrRtqwURbGoPJz2/mxbDKRP3kgvzt5DcaWZEbRXF
0IH3S8ep00vvtpRnIkwLpSjioPy+owkd3KiWALFWiRrkaT5KHY12q3YD/k49Ph5Up33gCUwmp/FA
d/S1Om0mmtVr4iQOE6uVFlPQD3dw5nQkBFPdlguhnYPqpWA89FxGySz+HgqSmB4pd22G85TU0NFP
k/AYBBpI3UkJzsKNM2aLw944n0V/L/PGR+rBLVdv/WHO0N5P4Xer9OcENkSxROuitiMt+D6bjWKN
6+xUb0LXqSxq0TLNKKNOrtYtWj+T4e/FeGCS1cNJRUxBM7hidT9FthVTc8L3Heue9ESYJHR0KpC4
HW/6s2xq9omOodUtgrApnudpBbN0R2bgOi8vbJF5FnetmKeVZkgV6qigffOLNW38rLO/ctQda0hU
OYFsYcT7BEh69UVzcG5DLgOoFwY0FmSgpcIyB2nZaRy1+gaVp04YhKIXIFGl0pOTlQvuUrO9kJsa
oMVotx8UYoDYzzN3FYwdGGy2zgb7V4mp2f4jfwCb1C6JN8whkdqHGTrszACe0W8VLs5pVu9p4yVM
78AI5s4eN2ORTeitsdTaWdT45QwUXThRBhpxDD3CMxKMjGoBVVxbISehvKEIpFQqxhgieFWSErTx
tvAdCWsAQiVLAyFSOCr8FGKU97RUKuSwiak1GtqeWQXXvw7lztYfr8cRhSbJYNzoSvSixSLhKOw8
gOAUY3aYdkyYdhMIgCE1yFPaIY196dU+XeVgtXSqv68QqdAA3JwaQRrO4k8ZIuTcS8wDVgt8pCwI
WIoSUQ+PsFAD+w9IvBLa7kBEsCGPuKU7pMQ4SwREU45H0RJF/mqsk/vV+KVeOSJD8v5YRd8nUmNK
J+4Anc+6FlzigBugxeYtfO7G+BBA+EBiySAHoIhedbWhZfZDr5s2bL0StnThMPuT+Zi558JYqN7u
i3UvMAb6KfIJau9wgwgEMftpqUp4zOCAQqckIqFejM8SrKoZ0dnXfZJDD2oq3VCYYnXmpgHV2iPA
RrzUKe/cDUs6OLJ7u9mn+QlI73i92MOMkidR6ZATvR/1zealuEzjvgHYCqnW7bWDj2tBkPwg7b/J
f8mhq/W950ZbdlZu+Bogl3CurMHqDibJKL5sqNV7lYjyxIFXRpcMIDhNFUbNnavq16tmRk8v3DD2
eGE5vTkrPcBsoUvESnuAi8x09ONiiOHX3MIwW7pzvq2togcGqgQsFBIutM+clkPsxfFFRIgCveLb
1H0P1YFP9B250EUzk0uMV/FIdueUq750ztqKwGz9CWpf2UfV5jDZ/FpjjMV/jw/P2mmaSlN/dlw3
JEunZ5jtyfzFy3dRK3hdEGcNjGT5tJaThOSqUU1uMWZnomOWaE8cODV0klsJRFyLCOatevp62Ssh
oMiI3vi6xlWyQ0p8eUgV0Y8Aq2dJmLbILp/6iztr9GF7G1ThJSJCs0Sw6FEJJR5xMJuAhX3NSHOR
ye282GMqKcuk+o2zXuIcQrLSv/LAXLrw0DEBqS4NmcemDsMaMjosBrOTt/ZyYLzxwcVF/Kq6pCIn
D06ppkfD0KJOw0k9bZ08PP+Zd10Vu9aGZJRgNl7mi14FfAT9yowJk9CkzoHDKwqIAMpJ6/VK5bxv
hDCGZFXN5nXqTmCwpPpo9alUuFuPWn/s/2S/M/CPgWO59ONjg4I7ZzBmb99gjAkmqV/Y5TcrcYBH
BCOudouxJg0jewr+pkE26kKQQX6kMDbGKJbn646KiUX/fY8A2SJUSgMq4pcMYsFWjCeV9NlrpFkS
BBJP4W5XHC/ynSwrIs5Y8fgKeSNK7nmCcOb9wwwQHPBAhjn06LwRUECuHdJUrVhjBYJQjJVhV3/o
AG35if1XlqQB5At7A/ZYttuCkfNhL607hNrfIMqjeczlqeFSZ7Sx4pVPZV9/G7Ek8vsfcYduMT6p
XVOpK2cNOmytafZo7jUKXOYhnrEXaaGA+oJBnVIcll5GDhQenGhQZ048g0QBqzuiRyozuYZWTmxC
utNxSfXzzWT5vs4JJkgOT5/2J/LSElgsV+mT7p9Fs2Fn64Y/AiaRYRFasETp0djXGj5724TyERQt
vJ8ZRlj/HnN7OwUIQck6mBjM8guO7DBkyJSshq6eyfUoDloBwm2s4RTLdodZTbqWnvZ54zygwJD8
LoS5sD186MtB5WysLD8vtgu3Bl4t5PSTXIJjvu3DqlBk6NR8XY7BJyIQmvdjTvWo18+Ayw0qZ8OI
wHVuQSLMJX3NKlUSqZmLt4guyBtYZ7RefsLwMOGugdzJAqMgMc3IbmPjqfeWLDdos99I7l2RIpwQ
wKDM2NVAtkO360W2ThT+rLnbMXp0OLWK7fr9FjkzylKizA9M46A62RcPxSzntI5h4LXEF4IgJ1mq
SPVrWzRn/7zq78T5tYskNMGLrjc1ev72Wfgn9ae7bmSLSoBEn3E/RhiWsXz/at7bCr9dTBy92jnC
7qHiuP1B/1SsXKVnuEIL2lKN3xE3zchGWug8hhGi/+yt+FqqQjGGHpv7BKGERq4pKpk+N0rzSmNH
v3MNtpvDCUpFQXM2j5f3wbUKn5FG9/90U6nbfW4100xPwXyggjXxcclTQWt9osQwyR8XX4ktugEZ
wKmCz88tW9sfjXQDqbJHL41KchlHKVXdwQdsY+rG6bJmxvy7R0F0pyP6aSEpWZPxPFFxi8phZ1nl
1hdlXCNM5OSR/bX0GUo7ak4nRQciScIYcO/WD4vjnx+Lk3HQHXCwoLbwEG7i0c8TddyDhvlxEiY3
ir/Q1ySdZzhOBXgAqCJbQq72kVoCxkjYSBqMrvhT2vsaQkPHTE3sn0luZUf1OBIrV91w/VMUf/fb
UTt4OJReaTXOdYCnE4dYqnBOtbZ+kWmGQs161x9wyG0JEEjybvGkDADV9rzCCM2/hRp0Ru6l3wFF
pe5vHGdCYOi69yQz9AojJ91XpwiObTH1naRut6jWfyD03N8wVshLZSFe4ksa0TSyMopObWYccp4m
HP9snMzAXdVjjeZ0Y/uv8waEJC4+FegIKxDzxgbt1kSbvLdMogNKmkT/3mbuBYWL40WiXNQtQYse
agxX9u3jzsFOw6HqbDLgCegwcgbpnqKA9rjhwdeJub0lqN3N+534RCT7awc2RuA6M28S6oHNaauF
uTCt2pI+oxYRvraVBOjuLKCYljRQg/Avki/x6+O0/jHo5VZcFcTbJMa/RXZw/jXqWo+AfDe4vPCZ
fM5AM86bceW7UXq/SejnJutmpUIoF6gqz4L7OTf8X8cuNyF9aUA3jrAZ+ia8JThbhK8Vcq3168Xk
ItqFAU+nM2B/d6oV8LsNx5CPf4BAyYqZ3fBUOkRLgq5t+UlJIQuwzYxiPwPANtfPPMpfsxloWKUH
kYCFPOBhYIZaNapGKUOO7XN0oWfM80+uZRqv1QeNHuMTDC5+yGqshZ5BzzO17AzmGtGjV8fh07pb
AeFZblBLmho/fWxgAuWQFFvQB/Y2O2V0XwKNQVEuE4Zn7HziW/gPLLKUWXN8LaKAX46uK33VPgrP
WuZchOgFqWRPVHVJ5y2XxPTVz70T6p/F9Mkxsfsz1nofyEJGhAEM3OM9ciCI+FHIfzbUjEobegwX
jBE3SJjHlbeBamodoBdWSs3PJ8RnYRFz/gRl05daz0d6A9ffSK+VfsZta2ZjRfXzmn+S4bHFtwZU
epraLDQGWs3phncu0QWBCFAR3rDytiItjVuFc7QUe5MrlzziCPw16xfARbkYO7Ro9LWpCe75lZC7
vs1bNK9P8t+gnpBVioCSQz6crjv9J++SJ08BZdSVh6wtOQ49QF/T3SBaH5bFH2Xza2FCImaZChIJ
2iAn4i0dp/3KLImGlJth9GbHeoxBdJYtWa2sgT2W+IV5+faANppxvEHVJoyn/qljJTJ9h57r834m
t7xORG3P2ilPuOXGgWGQhjnJlybsUzZyF3d5YXo0oPqaWTvKUe25gnet54GBleEiXr8vj/UMU9G1
3Cq/LAWtfl5WwJ3/3drDuwRLwUDCN3Ty4cHZ8t1+bOwL9VnSL3tUFFmmI3vwVpZw7qZE70bwdsaQ
AbPzMnxTXlHqFcHGwe3f2RBdsXWaPc+yxgqhHGRc82dDdxuE1Z6R6ORnfjh02GGaJq06Ewu1v9sY
K/t2YBKU2/9JhaQxDn2k+Fo3lCqcq6rm2spNh+zeA1tkhjXop0Spuoa0Z2KE0y9i3ZNov7MaIY75
vEt2jGBIhS92vB/TlLjPkQ4TSKTeMdFHGS7eWnNWQAd5kuREFGeRdtFwspq3vSo3KrDWMgIiQXXk
NCU6BiydxmD9DeOtnZu6qC7Eqc67Up4+y4AITj0Av/4NylWvqNr01NrRT5ZWBtDsF8NAi60lsSMG
NEpFco+zcQv81oyiSnfthyIydx/Xu9u6W+KLjvTq90OnUUO4CvzLQqH4gnHdgMVUtepiL22WAeX6
SHDHyJw76YeE/IQRBkX+0CaF2vXv4znqQpHE405I9gkO2DbapxbLmQUOJTVj1OzBZUtsDOuOt/Pm
F+sVfQN8sYhqymyuu3yZnoczm2VlxQIqk2buvMRbJqEIzUmtmF8Cxz5goa8L2rBJvq3pFabMtRIL
fXu+fDYiYJDUYg0iPW2WMgp1gsic12GPCLz52qJduF0KQXuw6LTFzYhQGZkGqM2LeMSqCMutDfUr
2T2qlbtxiKHRkuAAfiDLny0bHDqS5tmt08Mu23g2YrjLqbepiZPrU2U5FCSUq5iMghVCWlqDFKx9
HOGnaGIa/hzSHFiI6zJkDmgoFJ+lBXqFddb4w1fWPdv8iobYRdV661+6Knixj2hyJ+IHyqnCoxuU
qTPcY/toL83OpiJlE5AqzdQpMkn46ENCLJ+EIE0aT0Lky4nVGebow6IuSsmLXC/mehrvf61ak+lo
hsZJM8GMifMDZOwEafS7EZg/kPBNYDGVF8jCPOQ3lL6ejHbSyjcNimruNoB5xSTxX3lf2wbYyu/1
Jl5kWW79PMOLRAwMKCo239eqXYHxXZqvw0E/QRFo0g2luNJ9O6IrE+UqKKojiXR/198/v0RQNoHr
U3Hf2h3Jch53HaW83mTAMrhvG1lVYjhPVdo2Qbj9ithtKrAn80tw5PQ3DdGE2Tif9ch3VQufteFo
3ddT2qW1YD1qhpclue/AmJKPO6hUAqPJUk/yN7bA18+14id0qiyKkFjYf5NXkDhWW6n+Qh532PpS
fCxZQXpeJ7Ag7q1xsZVDR2LQ1O2lewkFxmjTNl/RpVfeJS7Ac+VxxKLcqgK3aqK9PZli6Oayritr
t6ScByTlnxMe6BFxmX+WIgmhsVV+xjbql/XPd6IuEGg/0mw04dzcv8LMcX78ilQDLum/H2tG11Mt
nW3sFUmgk/giyPJSLczOzj8stSYjGVA6c/SVlw8CHQqGH0vlhf5/pRcdEdMW/DpdDGeoNJ89xE8k
WIXIODsSnYd2ml/GDQCeic6OTKXzGiQ34BGABEgcU+hmxXTiaqUzwPXAmAO8dpAUAlOIUjPULwrk
MFoPGwSnl9EyUMC0Xzo1c3KoI0Op+BVgQn80D73ety/niWcpiX3Z1ca9xmyOrJ4pb7s6uIbPkrIG
847Yea1apZKUUBhr99HLV/k3sNxwZvm2MsYACZlpUvxUP2i3v1XTEyF50173WX8gmj+3iLXz4Ofc
/rOZ9OfqVP9hobamtUJdWLzVsrX4yb+G4oLjjRAGE3XrkKEAa3jkanNpuGLQHMo7uCSiGVNxL/dd
LcALUzARPY5EdlggbEq7oNkXMcnFk57Xgp4xieiBzExH2/5aq4FVfqk41iwzjIhOG0cuAyu8FIAU
+TbV5Jf6cQiwBV94RJpstui2a7y45Rhly4eqGm++wYfnTDNECdA0dAOJz0KCGbIw2m+7+vZfgBu3
I55sQmLfpHRskaAyCwXG8fzE5UB0DW2NjnI5zp4op2PQ70gA45TSySPKZPYiLDhlaRjVWDF2zMRe
0yUn5S29tguylyIGptGad9NxW0KtyUkJJSOWozCUIBCyxNVorpVglY6CbWoHw+GD9OmgyAwC++vR
8SIW8hVeyajCTQnwDeJhHP3agl3varaQnniTNgGmnufyZD2ZjDA2i3VqcSURVDiLIyDR1a7MpbcA
AZseNNJ5DVLkl/pnznqddCPZYKlUYbVv5ks894S8E/YLzpQPmhpb+kb+D1HmiKhhPqkOH0xS16gG
mMQa0aAi7K7f3B9WDhkNeW7OtR5P3WLysDFURFgb5I32NLP0sr0DFLBOc5ujvkSuxmvtPQSssoGQ
fgYMA1liLdVT8liwzxmUL8Z/KqyzidgT/BtBOwWAFSBo6L2rpVijfmYOAG0sdOIJJra5T9UnHyt/
ARaTPeZaiBCRV02vNuAws/QfOpJOzmGnx53nhe3Lw8VGp0fjX7DinSa86dLo4DyFfRpT56Ie1aGd
P5M8GlZ5wpYXlGg/lximMdp1gJk0bTyupDpylkyL6HdH15oVJJIvaHSqIxr6QNr9xrHFu9b4p2aW
FZo8vCEUB7LriAmHoPmo40tgF6yZANpL+GH9vT2OFldsbpXTWjRExxcUKy3+XmK6FXDkni4XkzbL
2uprXtCuyzD97YRBnCDQpeVw03bdiK9BOcg0HM+yqiQFYre1e0okcLjs9nidxhp1q+7THnwSCNZh
zFYVn1Q9yHa2xOsgrFAXRdESkdtNqSzihwxJRBE7IBtlrZlUE+DFsNOKqgmmp+fbeoL4itAoZmNT
ELq3n9rH+wJ3xHyxTc1ePDh85uHe098ESFJ/GNccwSjJir93l+D9oh9p3ASPg8ABsqQqSfDDlxsZ
WaKWi38b+CXinq+ggAtXSdbDwAOhLraSeEZ/aPHJvxXU0FiFUPJpBCMhGW51vYkHaGnW1KFHmFSv
nogfudh7vtwR5fR8Ws8hI3syu3fgANANcY8zQgCQJwjOTs77AHag8oxd12nuQK+gHRRTzVJ4+hkQ
4z1+h9rJZBoAovnikeMJaW/fq/8Psa30ZuqjJGIPbhB5IEHIcwwy7d29+uJkd8u/ok/WZG/H3Czd
kzdfGaZ+NzZVw5Ocm7cYROmua/nanOaQ+h/LFbb3dJaMB3NJlMiFxb8EaW0vXh7KSvwxG4U3ExhI
Ewe0SIz8G4YiuA9PE3snuMlnt0Fknhzlb/SdFYJa3GlMV0JwYWpLlCOIQbA49inB0Z+DewaeDKRR
UY4KvHbEAEYMrHf8Uoq6Rikvl64jbLWZX38Du1MFcCtKE88RDdRT9Bx1g+j8nWo3ooh4nQC5n9I3
7n5/wfMrcAz/OxcA9BkG5HgTcA7qBlXRfhg2R0MYi9gIyP9QSPUbwfCaKe+Fa5bVr/V9y81qwEUO
D6ih2ZkWKosPjgYgzpCXVhjHSxGXMSRacg3jMsRqNl3BZit/U4fa+y2LcMui46nvf0QaOYpH+jDf
wdHY2/ix8+nisAAeiL0sOfI2BxS8+XQvfj2bWRZEG+2dru+pf5/NiXTvBccB/P8sa/OfV6P3IkVl
4KwdFAYOgtDFmUDY3AVRR10/axyfmUE6ILRF89Ze01+E1FMfTQVGQI4y8cERzZ+5JJXM2ziXNP/U
/Xb123pmKbXIn/89LQlCW8j7qu37e9nJkICdpRT6JjVmyiU5lSb6amE0CrFusrR6QA63fy0VSdtZ
x2Opw5HBfxr5JEbiRK6WzuDq4KGnCJG9q3LOCcdUI6zcWCSyedsRsdejvTT4Tw0ps5cFJs/O0odL
0b6D81cJaDxNvF928dqXKlZ0kMRnGZGpaASWrClCWbrXjvU9CZUpBoiIIxKyqRyIOyOzuYwzQjmK
yXXLhAfc+KP6Wee+ddQ/ewBU0buI+M85oaeJauYoN8KFILJngnf7QOXYTo1sCbj+p0+H59gucbGp
+ud35tfkWwRr0TcBmGjmzAbaJweyKqcL/o4WM5wio2y6hH1ijPCOxN3y6giyr98f1nqxAVEVeww0
gQ1bcmReNDVhft0eaiFAh0mdCkahOxo5JmskNzVHIoZ34o8hsxXtnyAYLOJWBvdjhl41jCzNna7m
Xkq4FCG5r72iW0qol9Rickz0B6LusdCz0xlbfUfQHCQ1AGKMNUN2+BNwoJqtRDfqqbNKajdkIndd
8S+4tyHKW4+q7htUEUL4zgW8+Jk5c/qXi10oNgusaEmkRlqppvFTq43gS0hR5Ce0CYy4rOpGha1Y
7Mx+yT3F62oZpPEN4YpMkJO4dzMV+8GrXdBivTNoVQMNVCvTTm7TxgtZM9QWp8vQEfz28kuf0QeE
jp83QZkxmHEu5gTYYezJJewABRKDZIy1l9vnM04mKZiM3gw/q2RLXZz6sq9wb/+B7ansDdqQy78K
m5XwAZ/IDwS5UiJ63s1tg1xrbfDOWaDdwRt8BRmD+XxKNnYI2hqGhkodPe1jCjfT0mKBLLq6BUab
Wrn5gebYKgpMXkIuz/3W6JnyJ/Q5hnbJWINrrswYOOpCU490Ko1V3Da8MB8R44SbTQ8QllbOHlpG
MjxZaKy17hyla3vCO/ck+6gT6JW/PubVemm9JftGrNQDOBL4RQtO8BQyWf58hp+yJ626sSxMDrkE
FgsuBJ6dZpL5e8U//X7z1nZAQgxLesVPl90LTcar5PU7OZCh9EpoDmBpnytwPJmTGrtf5rLbltNn
D4OJFFnTlMkhi4Z9LQwIF3IKfuseNzjc0is5UyokCaZ/H3okttP8KbkkjobriUU/7S4ojYUwGivK
MX/WIKl7DA+DTuu6lVV2DuLxH+wZmNHy1OwVJHhySDA/DAJiB2yTz+AX7T5rCubCu8PrCQffAxFQ
UHfDp8gBOyd+6au21FXCxjL0cvvyf5dpYreqNQ7tz7gdv8wfmV7sKg+fr4OMe2tDLMELwoGngZI9
DcmI9wCVh4jYgcPGs5AoopGJK6r9WoLsPc1oIf+rL31MPOVN6zvLD68584erjhLURclgnCdEwb5L
xuvWw1QR1ApOKREun3VCYvyXEp2q0roilO6Wvr1Nxo4PeeUH0RCsJuJkqI1HbCh6TuHxYnjRz3r1
vRDJgZodhokfjRRsBpkw28J45etjSIjzTM0jWoNXh0fvwKblygrkmHhg8xbFyJeRWkJTOWuTlW6w
95ZOjv+o4EVgw+yEGtkpSOB4EWwH0UgYhcHSt3Tznkwbwi6AnpxLUZJA+9X450XwxWd0fmaWUiTz
nw5hdYoHCHZKygBZd6l4G5YJDRa8gC5451qLrZ40m0qXPEGIOg0jsnq4RT9lvf82p94gePp2TmGW
RQYoQrMBd3Kp1Gnig5asvHQVdf5Sk+bOXRqOODu8S5NgjuFlPYSOhfxsNw1+HByrkUAv9jAPiNt8
agf20zjxMnHie7toVEVpx74jDHz8W8GSTc/xtuTPctiBEm0BZgJk5xOjq0CL1Wqwi83+b30G0Elp
80ZU4nj8TRbbhDnrlb/tLBgYwg1/MHVUaMOD1ZofC5c7bLpHR17NueMrSkpKqUKUzpdZEuaSoqeK
z3PwUvX4vFXfHmegLT7iGkMYrMeKLklULzOZfP5NMfjYtMQBeTVShULCBofkdG5QmXgywPIcOmeF
I4GW0OHCcJAx/+7eBIGTdCh/jvrAFgUh7LNK6InkXZB09QMXJn+vJLGc03BSJINbsEqsFPs8Cc2D
Lr8m6DancCe7Rf57ratAd8ckDK9ydlku6nGrW82On3jC1oWuWsKspe55c80pu2SlCm9uzs4TE3Lo
4nUyEukaIKpxxayhBo9BnaahrxgULJyTDBY2jHZxSJbICOJFHR/KIRWaMb4Agl8HmYPvfz6EyxPC
lOsuWMc/6+ssLH6VQ6uDN+WpY3rtb0gxQCe4gXrosZHUKBrGuBxSk0yBCrvVDTF8mV3f4eYy9Meo
WWkpY1VA0iPeMYHLQBrZGBiwpPifBBpY8GzwfFRgH91xYM0gqEQU9n8amOgu6MCt0b3xQ6EODiLb
K7MsPpI6Jbydf/E/a7ZGxa9V8NOHM3u1gRCdnSOptgC0hM/RbM9uQBNBTsFlBvZxyhoceDX9tmH9
X52VQLP1FGqBrtSFwnskDcVa6dnQzstDsz+ZljBJxPZ7krkplY+XCS6/C/RBzlrcjyF8Ar+Rk+Af
jymYiNDvp7nomOBCupcKI845qNhTxdx/ByP3UBWkhd1qSi4B/9xrH0YL37fxxs2IOPTaES79HYNx
0pO8nHBZV0MwPN6qA2WhvHKxFK26cnbks4iKyXy+AkYs8z0TaChcAHDKfZwEG0NVJ0rtyXfurdWa
OcM504qkpzgimeiZOZOUV391fLws1virt68j6DtP0MkoipMh/loLbcyC0pM6wyZ7ORQCytdEJlp6
Sl5eRCaOxd2wM50jVF0LVNeUUtxelhwk2sy9Mzet89+CYt0XV/wzmD+tPFMtz8APcaKrU9HuJICU
Z+gsYvuPz/PnCbIANueHfJxkGJFe2cuk9xxVaHzeCsxWva+sEluTsPvy5eG4bsbJvtZmDc6qoVtO
DF5XrJxWAehT4C6n9q3N+71+k27iJshCwx+KC1aJsgSBy+wA0T3sCi4zHJtS889H7ITMjLA7f1uE
i/Tu/6LNPpGm5IVh2keJTr3cAfNo/GN1MR4ThyKvQLiqZQNyjuGbMgkBE2tSVPto2XfM21rgp3q2
FYW/Jf9xk2qoN8pWDRoXw0fyxhJ65airQeqrPZFmBE2UXG0nSFXO5/LKKPwf3odMWex4+3pk8zSK
IKsQmeER2/6/mATeAD9OH3GYRAsp69O+pJTS/KOvDlHqhVknIikXio0yFSvPG0f6c0WaOgWotl4N
PsFiFvzZ3hYQk6U2ATIGtfnvK2Ieu1JkZyOcifj/2rkPWklPa5N7NdhgiUO/Ues4h3GJDVW1vM9g
DUDbEtoNTxSHTgkENb7D/wxiEmm6yG71CwaZjc/iU0mAAHcUP+qU5RvwM479r9LO/WEAtJPKqLS2
Txv2JqOwwl1lUEgMwvJCUNtTvStRA3kyvztaIb35HVZmy+0n/eme62V9+ZcGknzokWn/i8VpHyxg
qTYA0epRx7Mxr6MVLP61pBX9lR4dA3+pSdPCpbmKX4xNb21QIltwKtrQ9IcU4m7q5t77uSE4QPEH
uZm+F2V1KoWEygzkbd9DPfk5fH5oCOSI8E9XApyaToIFiDmHTi3+QBdXEqcrJtSN17IAjcaEODvp
qBHwn6KNnvfFTaa4P+0sZ+jj5dhW/BZQ8AxxcBGcRYkuVI+X6suTs6OBLGBNsHuIwx1PfCdkjHr/
DcSeeO8zDVp/Iht5KfoB2ACnI1TF4qdL4+xAKx+6bGWnpxd1acpSMxDfDKnV5LeF5UJj79e1La+D
mfYtB8mHG1iThHQy6D5ZJZgQZqTlNq3d8078U4d23Pn31Ci9Iwblpr9eWP1UJdHNfDCIG/V4ronS
hf6qJUm758gZMF+wp5zDJBWv7wiTf1dxQoVqUrcwbQw+/WfU4dd4nr7KrIkqiXl1U0/JbXYP6ZJO
OD1ublrq5my+IF6akp8hZCt5dALy6SYD/1Irex/dMicJd2So+mE/LHPlF4x+hBXe1yFGL8+mtI4g
o18wvT4z0DzwMLo9uJRzN82vkg8HjDN9boXWF7x50zan/OMtH43e6OkqZv760tA/ajfximelmR24
25CdjkEfUFDpDpKOs59PeJUfDhgMvaePYGwaSBn26VdF9jjVXQB+vUeVuKqzy9NLHc9dAvRFvkgd
2U+DSrPomb0iZevnxsXr+neTWjm0rN4fXrsgtPTf8sUDVMoI057ewyKYi038OAzVVvzG9MmYe4Pf
3L+k+boeOPMhYj8qKb8ibtriLdkPDPIVWpjjxnXVHf1r7KLbsXNt5n1phmB9iDE0TwXJv1FlsybC
u7QSXuE0K1Ftem/qBFBf6kCHG19HsW/RfGdb9diGOqkEbhxzDgW0faegq5fvb2V3/HZBs9SI7y/f
t/YKHjzm+rPucBcDyEHdHuRw4bXHXS0YcJ2V822zrr85af+PCu/G2dgwmWwY04MIf+Zn9AkQ5tNp
OJMoY8Uf7C15dnii1uepiH1Xm+yMV+mcr2v4vw28yY5oXQ7VipsXGQe5Y05xCrOPjEN7103LSril
POPoo+6YUZX9ldyzAWPzzazTQBdPRqM8A+ZIjXPdwzYQ1CrL+d03wlJ4gFbjskoxpVM6eTP2lL5O
9r0Qn80K6FouizQB557/YQqvI6ORagO8WGpI1JvJW+WGEqzWssFA3AvHsFaF6i/2s3XPa9dI67wA
WZdb6grOp5ojfcWKav/kt8lIvBj+QVbe9rN21Rzh0g1vN9iDbE8ApdAiTU2znPYOtFAbCtbeoJDl
Sx5NUQzkIAT5oECxKw9pSV8gNBQYuggWcg1ytk8BugL8Vt1NGazmybrtnehs8U+ur1ShjhlNKNO7
f7s5WYt0aWH/BbngQfd+osI1PTX5H+ZOFqFCRdPPPmIGKnLCCzoisgpMVMj7lJi/FIF9TppwBR7w
ehKGLydf47LOoX/usc9FTfE+VwgzPS5DgBm6zQbxpSoZFMOYb59ZPpkde4Kt8GNAkrLAvBrp54ol
pnrNt4WmrZnLy7GHbAVALv3cSrczJDh8ptm1pferQeamrjisrq4zyj5wxLJ25iq+PLnVqyOlehWh
yC43aBpUM9iSe7sC0vzauUNec8NyN86Y3hBMDbqMPgh0D875XmFnnMuoO2nNMXRaHxDHdlokoG/+
iwhISZotiRxBBUNlVsVWMcYobp1Z67yzYRWhEE50MiFQzFJcRHqpQ3+qSm8lm6xeSuvWQn4ONZqL
FPCjWY3KLchp0GtE/Oa5O7BmOC2sQCM+EVYkGiSMSiZ2j6WgogXoyBUPgWJ2pUbF+GEsgyGuoHPr
RpM5trLpDtTuatvW4U3cipmEDlqV5No4rDg5XdDRVCD2HvNI+LnWYMwWoX9rldbcS9RnzMBhj0v5
6ESknqPJcOobmK63QeKVO/C1sFsNKF6LDEayr2m4Rkp1P+Qk+L78gjYfdoHb+33Epndx+DLCItsE
MRbcXK6l7QW6v1OpevwoqTjbkQGH1+TQAdGYHXd3umwyNyvnqFlLWaWYpxVty4u05bcuOoTM4Zgb
N1K8ays3mxlBoa91x1w28TIJz8uaFygZRu0zbR12nYRQp8qqklAHR4fjGqYKDWijTfkXwcBsVJ8n
o5OmgganfhDa3LLSA4F9/ojb22l1RImqvWnehkZjWiwboNXhWDd/G+aN2An2Oi8A8MVGn3aOwYoc
9NYs803V9/dMdCXxc2+XpVHDONTlDPX58MArTG/Puk+RfdyBAqlMEx2Uz0VEdtyq06Nk/THfvpM0
8+p+qr4SlCFLAOUmgq3HDnuV0ORb0Lw793lk2GGr8rC9kPayaQgg+y+OnXrubEwO3a0/OsUuwf3y
1QcHyuwGEqo7zKOFu8HQ0x8iJW0P6KxbzEy+/YqAsKRARZlhVmjcjUJI5KsQH8jJJCOVlI/5MFVS
FxVcbpFVtDLdm9PCnXNsNY+GN0BSZPWQmMiIYBP+08Vb+CEgbDiA9q5kjDM96Qi/DSEemHgZ6s2R
Fi+KPYRnDD0liUOzZ7IDQItKvNsbsm8jgOLvq+kM6s2ZXWAfF8LLF2x3pVrc1m9jbw23Bce31ZCs
ftY3OnDipUB6gCCCHSlPXDvOl/SeporYe1E+RooZltXLUUKksPqhyb3RXpZ5L/7wuhv6i5p0Bjq2
gIRTckwMMXi3T/e2oi8I/jW3s7hWuPjOUAfhg3pLzY1NnfGeYNH4sSwp49+nqmsp+GSPsmzJhKcg
rg/DFiU1kahp0FoI4n9Qv2bY4o2bIN8xjXBjkdzDarTecdwEwMYULrwSEN4WTs5tSV5sBXBgn9uq
oL0haNzPRBPrjPtVw1fr3Ako0Cv2NKuvgh56w35jnN+XGx5qzB4+yNUMCqt1IlDfl+y7md0Yb4be
Vu+IQESpO9PqHA/dCJRjTV2hYQ35JampKTlftI1zpO4BPNoIJ0Jif0U9whXmhKqp8wrN8YEG60cm
rTzt8SFJQhHuxEmyM9MM3lmfiOdwc6bePbXfZWjbeiKB9RpBNUd0uQ+IYS/Rbe7IG0ZmqV54q3P7
aIMVMRDC0SwSKpbjbCfLvnN8/rplxaB22Uvm9Ws7a2Qf/Hil8RtvpAC41Izy4E6Wu5rca2YCVzEk
LGg8xMVfIxyGokmwzFtLPrCGilUtShK4mRvE7S9UwI6G1Y3JH2J8Vvt/Wh5YaZy+04i28wsBw9Ct
YseVhCy0l768AhF2YsmJ8ZLBXI1EJfbC1s0NVrgufr3hFeZLc0pAgJVe6H53WNUA2lKvefv2kBE0
7Xp4g3wQrRuZTwyeTW7CrvvHvHVEU9fdCdhRE9Xm4/ei0oOPkBVY6GK5S5b98mE9jbldUyB/IYLP
M75rHc7ymyj6ffY0klY8NHsNoRmFfCvMovP42x8l488bZ3vePAFm4htQdDmMBV0C4PYa0JJ4Dj+g
FxkAjYZPCi8nx8VKr6zYxAPfPNRKnDo7vLviw5E5hlY1JocxF+7gXIx3X+hxaWtyWd0UwJ7JhKOi
mCubALqnKeBPcSGLNOLh698piRMuld9m70j55KscVih+6eTk8LQVhX5Nv/LLkBZFhGEh/PDu34lW
72qgnlmtrbtwb8PMXviwmoaVGFTlON9XinrIgHmftcWbjaehv4o9FHvg7gBwCyI+3qDU2Fvc/wpd
CJfCtm4e/HC63Yv4KSDws4nZe2iJe/wDJmV0nQ+XG2s7X5RPqN7CABdsFQtutZjyronKFim/O0hX
aS1N/NEnbZXVGGmD9Df8UyQipQ0ZXdIGc3wyva1cHSa9wEmhqVRghpE+QWgvMXPbSmymaL3824MZ
ERU7aq2Sf2RXJwWQ4IfhsuhtQ/A2/EBZLSwEEJ5V/oPUy3Eq1k9ySUD8lXcwZ8s677guJooYd1Aj
WiVy9qFoSY0T4i1llBd2sWMmSUGPf9WRY+Q3uhOWnb2/QU7F6bsI5Hn/Tre/BRfx2xuBjLf6vJvN
kxGXHHIzJzlCgJ41nGZEA3/9frfAiKuMdSuYG/mfr20UffrpiAF66nRiE8O+Y35hk2c3zUbhV7VF
LW3Ywi8I9M/bkNNY6u6jnZvlyKAtrc1uqzULDct7bxac3ja0n3dOcJV2ILgSOF4xlmHazQdFbKe1
cCri72wBfNx5uhLQq05HLzXze5SPGCtCqr0AiCPm1QXn8/kJhB5yF/T5yBnpAyWGQW57AehEWku6
TbQBakFmeI19MxKbVLutYEcDLxNPBYIzEBMwWA7F3uWbPi7YhXQX8E4g23VVsOR9Xs3xODGlVtrc
3qXv6hbWUgfXTwlrKxAnDLL6q97Xh5fiTjBttzArnpsYa9EeUr7k21vJ3E+AdgAm2B9mLbcuxK+k
xo88EoUGFJdfXvoWvXy+z/vIWlPdw/olVpPnEpdhNbkljcXYX8gRVuITekBmeSrQ4uatqUh01LpZ
/DG8M7Fd+OqosvbHH/Irj9sXPdj2HcPGwSQITYnNFmg/topirdPSOr+ZX2pnSq2BzGOiMpFCmeGS
tv6gaoZrZQo1LkjWjHolCYqar44tyxlW0fdbFaP8JvgRBKpv0QIdXJ1p4Bj5fLDclk2OI5QW7uGi
eTX4ZNItdCSEh6VFB2wGRIRSwrL9fAwl0jKwIGdiyJYIIVPV6D2uVzaoKki/Cgqzjsq/IwNwSvLS
w9u27OzBq8ZNn9M8ysfoEIhQOIbW8x8sHFdG0N254rjTMTuhLD0Vlho8VszVDVmWrr+zsui2IzWc
WTAOW/A6w1wP0SjdOB6QWecQkLBd+JOF2u2SO2Ft0WI9rPm1sPuHqShd3nPy6Cp/xqnmthWrecJ8
5X68sz7zkM/OGIFrnHr9kFgTqQ9hX3KrmFBNy0pLBU3KGJqLC/NlTc9eGJmOKtxG0O7TRidJiABU
1+9OeRXGaUPBt+MzKxwG6jCvd8tHUeGT705jCyLXJC/faVUnJqtkMuX7yV0PIRWAeTxsnO9gRTAF
wWSjUfXY0gzxxnumEpqJ/rGDS9EDbdfUOSa7Lko3OVCqlfWtp26VvkN/DdE9lbYEWIL7+CJABqp8
C1MuhmMoLKKvzjHz1tMlLaJPSepdw73uoH9V+NsdthKkPuoNMiBYU1I42OAqxP+7dX+IfComY3Xr
PZGSmBEbbpp+3tfNUof4tulDcnPS8FOPpFNW7zQ7SXLCdt3a3nRqv4L07YGMKAzwu3sG4sjgENVY
XGo1ARpCskmPzFCdmzwNZTW6pB6/6MdAMRwEpmoBBygpPanKMwTQ/qhyMQPSf//98TKlqodQShuC
P+GpyGx4Z7l+bbQsIHH2oSTYSCYhWWt6Jzl4HtkgZx5uZoavndoHfxcVzV9Sc7ISPZMqmKXnZ6KN
KVO9Pu3Y2azL4CobzFrl/dEWCkUoBPpJ4crB3p73IfMZrpK3/Ho04V3G7VsDse+giTlM9Q5MhAIE
zdaMQsnPYObgrC3fPjiaOS3Oq4x2U9xCfy09bb3so8H/Lg0aPIYiHZfU1gVt8yW4rkFEyp7KBUnD
E0ytUbIjtlwbUiLjJzuu1EVPmGGeXN/15MEGX5XfPlc/H4AxpQ/qC14qER6T5T2aKxFGQQW1a60Z
htzKN1octfltVS6Uxf/BDf9YuUnMGR1kY5abJmZapOWl3WtJqVtmtgfCiNAoWpbEqH6QpaAy16O1
e0W6ERt4rBqy78CDTebZkg8TgVqww7zqa9j9gK39S47WhoxOGVPAhrJzcvSgZpbge1OF1fHit2vR
0VGoRXj0nYf25zE0Gg280pHi9Ffs658MX8qAhhYWYKiR2mn9WdDSW/tByDejk3YDf0ThJT0QdQib
dhyqep3IU0d47bUAELGL9QkCe5XaJoQhOR+Ois49sgQXSYj+NtgEe8zW9+HqHDQllPE7B9ovahuh
hrqvXp7SWMpd6JCYWa0R4L29jd4j30oRZk2iLJIG1jC70SQKugrpQhoPSC1k9+dBlTY/ztcLft4a
ih+Jm98GDRnSEDsnUqLwWnig2s6nQ1NrIbGWuF4Ehlf7dqa+61XiJpkpelDqX+A0Kmxtqxdp1vnQ
UfNJge1ZjGtgNYOAqCnAOIayhJbrXB5Yov0MW77IX4vUe8u4wLm22DyBlXVOOn8ddTJ4Hb/gxp3Y
HuSEuRMufeijQnPyUpz974DYpwzZl7YFaMGeJJ0MBoQlDobhImJNzzGR2Ly39cxaImhDDa6pHYGZ
RIKrUC5UT00+a5IXF+E1omD5ufXdEI3VLNAHz5R9xA/+PCXAVEugi+S71mjQb3d9adOWRs/G7/hE
rxlW3ILZmYcIy7ax/CgSRyE9xF3X6Gd0oB0q5j4y3EWO4nx2JVuWuwbFxanGsQZuILD3q1IORZrD
U8C5NMv8ZMnO2UxJE5AGaECApX/xs/43W+JiVBq6fFLyj2W/8n8tksqAgJFdkMJsKITz0uNPskRT
NHp6lEyn8qyoBBmI8VrusFGlhu0pyKHGughWtZ77/IEHCCMprmmHhIvXh19J0qW03EaBR0ABXHld
uEkjAv39YY56AIWubEWsrWwOlB07yDYLoG0ImqRS6gW4+/wy0/p5f01Nl4tFZaMXnyWs3mZKKZlW
ztoVB01Bk3/zsg/uNKPObVyDRQq54isJxjbiG9b81TqEgTlwekTfkmwLiRpUcvkL40YrrjuWwc3C
jSUwjGRh41EhDK3QJ081YvucnfNY+/nZ9Kcfl4sP64n4kcCsoGSf/nubjov5swjDg83S3Al0FUKQ
+saR4P9vJTb+m4zXtYOblPjR1HVHg588fgVyu8ytM3x8uDT0svmWHDWmf8tHgB0gA9e5UITmjtmM
mG8oXBncQV09+UuLAkwsrDqzEuKrkqKG/9PHhWsGUDzvxWEg6kHgMdLoN4ceR6hxrcDjmWVuMLFu
xSfTd8R8PnhKP06gsAEDMxQ1KVDjOPyYatogY9abhMC8kFWFVGJjco4+BMNJmimcoctWUZ8tf1h1
GTbLb5Nt6REYb8nldlE5OmzO5s+0m26A8uOtmhJCWXW5waEmyEjOwYLUJseKP8Qdu+6+br3eNK7p
re6kv7Eg4PZ+2miN7WoS74WHmE3BLEYiCU4fUfO8850wcIfKQMH9HegW3Oah749+jxvY1N+YxPHr
vBmVTq87Pgp8awoa8cGIsLXErofELnM5MCk8Afiw3j2mnAZ8iR1rvGZZ3qExPW6gCQg/5WP43N8B
vj8sCYZmVtMnuUh02r18v2FSBTcLAfNqHJkABRJ0caCTitLYObzNZ+LJk3sjjFJ/eezIknMuhkfT
iKKDBLKxaVT8RVg3Xda7eGZBe81uxTPwMYcWbb21RYM1317PRneNkjAnegSz06AHlYY6CDnSusNx
JAM2DcirP4Q/p+bvHo3pVtc0Q2flsEVb8cNhwU1S2nd+CDlsriaqY1cYsVsBT3uvgY00ofeTI6RR
eFCJ9IS4Je1+lwC6n1ESvldtuV5iszuXfkg8blOi0BZsrbdHzgFhysTrHjy1DjAhEwiBwV3jBi4U
0sathjivMVRk+XZ2YIvFlojp0GCbKLTS6FzK39HlcaR1GAfxvqltnyJ3hCDrsSCh6JEUBlCwwYIr
8g7b9oLipLU/xSfTkYwiunuMGWA6gJTSirU6iCvvO81IH55nYPeeLVCZx41SrVEOep5HIqIfp4f1
M61m8op5pLic9Dh2f6khnDjr/Vv2knC1X+tH8ltCY1vybOTJ4YCi6nEXkPtlqbmJVZn6sRG5BlUE
g0GmStxEMwBzUnTxIaVKq/fgttyMkvB1cSdEwQO2KVjPuoyAvnj12ONfEArPwnm4Pgr2jl6Vdqgq
Bj1hxa8KYhftZa7slGKoEnpyaWY1JYwEumATWd/GqFqB6bb5aVL2h0KrUcA9qiFnf60W01VVa2iy
B0qDFY7AQbWxNIHrXjyNz8ZxRVyxALWxxLyYjVaY4K9h+BO5t5ljFAaCvuYm3jgb6q3bp5MG5Ivo
TjBthLeufO5GEvebxx+nsTucjjpbd0PnR5jj9g3NQRqB72ZJmeVM8OGQD8+X49l8fsBYg7RyH/B2
pNVWoU82G0YyKd25DexxyyDmC+tVm9XihjLgBxk1tHfywOSD1t2d6kWrVjdyheweBX6WJghXwZay
eXTIQ58wVl9PAqMbt1mLFICpBgNayoCb19nSzvfjEPWf+9h96S91o/09Mxe/BdP6xiRIOUDYNTpA
LzFagENjsl3k8qX2l+TzS/I1Ejj4TiB7RJ3u4y3AGI6LCVZ1NpBk5rGqseeEWNbUUbQ2S387QYtJ
upmrDH1Ef0t5Z7yiJv7mL6GsIfVeNSZTWGcF9NxE/xgARi86dbhGT13uU2WZRCMRG9Bwgu7oKW6V
vI+GeuTVjgwu0P8NIWjEre/jlNo3Gaz61yw8BmDnROPbzNj2VxLXZB5IjEgLqbtELrtnjW9U7UeE
DYS9kyN3QpxHU9h3M7OXKgSRRBlpqdPDh1vK4uc/lrIpuktF2g6k+LcJTLAPajpub4bh/LkJ5BZx
sYUI0V+InrHGk9H1ThvVFkIOYs/Zgx0yTnrOPxiIrrRCa1u+NRK4qlNBqW7DXA8+q5XBdjH41Ky8
eIZ0EbUeYh8Xhs6i2Zaqssolp7IbmYVNQcw0MIje/WWbjSaYBsppoemPCgDd2JOnHT/f5/lBDSgu
fdhegYCLWvkmDy2iKjrciDLBlLxXKVAbSi7aAZE1QU6EjaXYk27f2aszA2dSCBrUKqvflMlTTejg
8uPsXhMcjvu8msV+LGo1X7oOFXQlc21WZGIOKQYI3KAJwC3xpxOXQuedBOwXFITfC0+z08+d9oPf
LOz/kiyhyX/Ph+9/D/WfiIOl/4jsHpD0P0RWuZsolDsC8gJTFwgY9EfU6dnYX6FE9LKwpe4MomR8
kUUrmKJ+ztXaC5y0nlsx1jOCBdBO1SLzpzN94YpA1fh7dOa4V7DNRydbuNIfaucl6oHw/sKdB1XH
K8ZxJOlVX6+7JB9fv7Y5bf2bhkJXFRBxHTtzWhG6AoNpeSL7QI2Q7YiVfbohfCUlOFoYuEuvM5pj
GkLJofbxnb3KldXPzJH7iZLGXvclt4ruc+ccprdNHxUXnHXdORTCsZjbyUuDGEdaTc0TphPtt/xv
Dnl+miN51TpEjmg9kWD9+sgYSTb9l+rbwKSODzo9W59moPvrUVHfdoBUQhp+Ai4A/kqfyoVbJI4A
AYvOM43wQkK8n7BdF/zvt8uxY7TcITMD1O+yH+fFJLExfD0aXnvk5w9HQ8cjbCURt/0rOkNLfcgd
25E6Uk29nlCCW82m5rocyfVdT+rSVFqu1EGQbjiyEgS2MgPHzEr5Xg2sFVarmFUPaXCa+xaVmqxI
oFk1T90/p3uFQLF6BZAtcymAN0HMGjYL/7gcFkl3hfDi3RQ09gI4iafWkCv5f/nfDlpNR2ZxGO5v
pVG0HIV2SicPpgaeRVj3KkjmPMbBfEqJT+819xo5DbXxVINC7W/IX14541L4Ak2Q3WH7nTw8dDbh
FqaVV3PI4J8DHIdI+x/6yIK4UYxql5+71z/vIRVbwP0wswadeDivbX4DM26KlAJqPLIqrYi/UHgr
FzPfAI0twNkaYa0QRHZNOVAqFXp4LAQkqAamD28VRCf3wyfymNyADT4yisO3ABKbyxRBZ7SN3Pzv
VfOfJZTP4J+84dGsBIzWtpqhRCmwvjcQsxdXS5NeJ+FmU5GUFG/fu21uN0KRaD/Sf+VDO6vFMPjs
kuCMTzj+8fCiKAyrLCjr1jtgdiG0j6oesb/rG4TSGgxA+S5Pjt9wfoW9r94MHqT0FSZNGuXJ7nMz
qrtmn1rFnSBkAVO4498gi7RMWqt1rL31dGlRxKR1sFSx+Ny+UuwQc5vTPDRWB8qcJchHsm8DxzV9
IzrxY9GYPUQcVS3bUzIm3jFrNxQrbRUNWeaAt13ZgqssoOeZdveVh6thsOcqZ87t8HcXBvnHO/d3
g3C0MUvXSrea4fk5KjVnf0SVL0dNIbA4IekTq2JoLNFUARzGsImE55i/cKYC5nQqv+QEB7rCQFO6
omnI6xTt++8/vmsz/SckzbxzTtqTT3lKGut2pBQUYpSlxf0DxFfe4/yahHJ6isUWP86nbljcmb+l
rqPXc4baV8l9QcMPVbM64uu65zQwbWgtbEPiqbRHNIMj7oLU1VPLTKDYSqoXsKLqUZ77ElVBVJRg
5WwizqQHnTb6l0FrLly4jo0rjKfCSEwS7sqYPkLhO3V2F6rpmjlFOF/zdIgGcBT7lmMbdT1+RvAT
OVomDJcXbSvQVKNj0GgowqXe7UQm8RVuZ/ou+dqVFA3ZaBQJCqyJynBOZP5b411LMJgNk9iMv2Ev
5fqmr8An0cuCPfJL6xy/sZQjtN4XrmkUBiLksyxyLY8aiQG9XJ/rCBnMacN41q/oFBERak6OUclb
R/1mcSqap4AoM6SknWa/vfmXBN/O6UMiCl62q4ReaO0PChRQ9pWutRmWqS6kEXcLBpIetZkF34Rx
GcMvZ7Zb56adzFCrBtopca4Vykp1e+tuw0wL5BfClFvBsopc4ILxMOikiyQNRB0koBuyD42KjBfe
n7Ng1IsUCVvtaBZucZHXLvTUHSml4rJX4ulkUAecX8DgpYy814OXGrrpMjXOaMlBOmRoUeV11J8e
Eith0wGxEGzSRuWBmC/b+VV1MvsB4SdLzscvkMVEvA1Kr+hvM7h6g2wSAj3Q8bW0maFuL1qdH525
8zutxaUbG1X9P0xBLIcYYT1vXGJh02dOfT2/c2yqZJ+wct0+OWxEp7yk1mu9okAwjNkgL9GEhae9
m1unvTGsBqgtyou7CoJL85AoHeW0tFdT7n34M58Fxi3DXwWxT/Jqc3irEhkTi9mviy0u/RP9fcnl
X2nVXMJoZ3tv1jXNS2Z4UWCq3zGD3yNcVSVaBuPY6fGMbzm2XYnIDkFmJehx6HXo6Uz6cEzbDU47
X2tT9XNsaMtmiAuxcvFvClAovgTQy/OLpClih0J71Y6Fzvh6xx6HfGY49BJBV6O8E1jhD70sQ1Nx
eZQ2ictpJCkWrhnzCgrIIUvlHIqfpUsBATt64/dXYeV0gHTivkFPKscDE3HddOUck0kHCZZIDskP
vqMvU9dEGGANr97iQfUzVim3qTy7fqRZz5jRDJUsWgxJDTkOUb+MyzLnNCIHBWSbPXVYhSyyVT5W
3CbIyC5g8D2jQLC5gRT9JsQCFq93OH25hPKczxZ4LoTaERiBQ1uofQd5Zd36HEf81yn80jP5XJWX
ZARE38QCHDzblrxjLrw/Zbr40/8KDJJOakc+drf9PWoXrCkOpSor2LPxYmAm1VQWFEXAGoLV0VVM
avy7Bhe6ysAYbwRC66blFejYflFsuUdsNgjsGVtdU105fM1C2UE6nznp1fqThTLnbOLWM+XSvF0L
t94DNidiAiP7HihkWISDuvxeZd5Zczyl5rcEaQ5k3vCFtm+QCZiGy3c1QQPLGM7AL4WDI71ry+C+
n/sL9jBmeVTYDRoFCj6xB1fe+AM569zCOAQWoUm5f6HoXHAsxJfFN81iNvTo9SNpCTiMKa0bpkYz
c0AQc9qOKE55p2I/Qs3CFJK4TrvTaITyfB4brEnlFikfPS+qOl804PJtLbiDfS5URP04w+AFPU1x
kW6llPAxXnxv9ruGhdWkh8bhxpd+qF5ypEoMPxT4ni5ig67rpplusaEVtcqnHTz7Ktq/BT5uz/DH
D/RIXrpoJmyP9sMV1e77HXADwfucgHwQa4Okptnoaid5Jnhc2BcVSV0OefppLxBEXD+H/Nx+6lp+
RlVd6qpCiwur0sghNzOsvWhZTLFH+O0Bc24XratMOgEiBsKfZd0XcEIt6WP+JWak94EcLpLtz8gO
kdypQotjaK3IO/+oau+m6oaNRjWJodZV5Ccs70rg6rhzI2KoGfqvJL/B5vXsJQ85kemAoL7cM0jd
M2EOf7yu9W+kZNZd4u03CJtWNa1+BavssF3YExJ8fAiJetTUNQmlL/wQgze5NCq39/MDr+To4LLC
xtP/TeinyHpD1yZL3aWThJkATDB/KgynNZSx4q0dXLwkBYxYa7BwytOpvLn33kVgZnv8qYk2cqWQ
JLVWwQ79JC92EmUBySmV5AaIRtGCTWT6Dxwr5AzPieJKT+LE4peUmcvMqJmwb81evVrVnijO0kL5
t+I1rFMlt9mkmRL3MNX/YXGBv8Iw9OUhSDI97yK7/YxQDD3muhtxsgjgG2yDsMrxC4P903+d79p7
HKLTDK83wPnzqs65nEvw3qkLzsiXS+nanhqW8h1O9X4ErRsjX8Cbw/y9oe81EOD5jQVFXZFgvQFn
FznRGRNPQEGGAjhCtXw5Nmmdg9L4llDDXkMogScwHOlmLUwMyHhHzU/mP4hy6YIi1pM8ej7cxp/O
tktjOSt3PeTZUM53nC+bk4WfpSDXyvd6qgHvgBUvAaLfYim/X0OYfr5+YFD9gKE6z6WAAcGReQAQ
UgRgx9ZQVuQoGvxHs0NavwxajhA8Wsn6BiUQ3rP67ysFLF43UDChsR2R2h4RSVlp+mLDi2JkxHIu
AQdTX0Mo3QQQTczNLqLnfiCIFBdqLmJbCY2JttYm9ZBaVCcjERzQgZ20baehoCpcyfbEs+JjEM3d
hPfvbGwhChV7G516J6/6iM3pBFFsJVW+SppQOzEyBZ0Db72GwjygoRCeFo8ICMjjDj7K3NumqDC/
N11B8gJ4+uQPtYmtLgyy58XM7WJw62NQy19pCTZET/iCtqMXHHZTF3AwdcvVrUsLYU1jzIYkOQYG
Wy538fJmZ2ss5SGNbwuqplKIbtsKWhvcB+hjkklTi8meiVneY5humnzN98D7aVM8RSHDMOfoyIxw
+vN5ff116P5arJounaGCeQVgvM56ilQ7P6qesjAZd4rDL0nUb/asfuAutrW52YTYE7kKAZeUCR7U
vxZjSxE8zsi7R55SUhA3n0uMWyzF+MiYcabGFLN9dLlrZFmk15XnOwGZkkRrUBogKzKV2ygav5CL
FMXfE8793eByzSO8XnYMAFBc82pYLxmRny4E99uYJR8cuiPZCBPa5dCMMwdgGa93WtSCZ662BBL5
JL0uao1/0zfJva/QbWkda2pIq5dfsMk3GqopbOvr/w9lWjfrT815jj+G0SoRuhkU83VfCCLSfiD3
JbVMxBi8lTeX+6XvIg9uPT20CU8lzA139c3pbSZ++xI6W3xAP7x0llLBP+KukuE+52jPWIXgDgBg
F1flyHnWeilPz2DWQVeLWDrcDKyvNEbndEGKo07VC00SJTmZ8OE0tKxKdl33WgwTkmm4CdJyelii
cJB3cVRj4KXWpuhF5H3k6EbbbCuHka3nABQk9NCAXiKya/xtRbuyDYFxWkUUfx7FZ4nrwObwe5hc
oJ/ZvlK8NJeddsJjbC5Z02rCJdiDFrSnK/9uK/CZKjDXmG7KtQkUsU0YcaPdbWKr5WNHif0Eqsah
zc/CT+65vNzGJOTNZJjeA6DLE0kkt3L4pWyCccY9t0W+g+wCaQYLxEJ4l6OfSNyHMIeuZb0YzXkN
HdClxQaqP+NUHtDkB9YLBRxah9AzXYtsM7MZLS2YR67naDulG9ag8RNj8tP8WQTbp+CNIKSNu/85
ga+8YsD6VLhy/Xi0YtMAvG5EwRwo9+orO0B1WEovbDiZxdOsJyfznUSWHeX/BVB/LxEM+M4zRAbQ
ZKupwQMe5JpPIJu9Fr38SGYJY1ZVTdPMut4qdCxXEMzSRqoynjpfY0nWC9KI7u/wW1JMMImmhs5l
81r6QKGeRCVDoDLoGCZ0P6RhJhUFXkU0zWJWM4dd4DkTOuEi1hseQVEDEwc4TIwcu+SBC8izjJDs
9rmdBuPj0s7Aohi6bclIjyzCOpSq3qcL+usgGaTS3F9t92O7ang6O8ciOg+BTiO0HHbbC5OemN/8
K/dGeJXxVLAdLfAfK/Mokd5p10J2yBMsb0FPZCkA8Fn8fwZ03g3o2roxf9l0GwWox10zyDRrRjaW
KXM8M3hLAVwWM3m9arOCn0Oxh/7PV1eArntTdE3lVNvsqKdgpmEI3Ms4kyuCjCQFR6GV+CZ0OzXp
jf78509BNmPMFeFMvlKOLMZeR5p8dbRO43Jj3nrzTdOrzdthhTC1cEmZWii2u3T/Pwfk7r0kgeRv
t+onxzSKqSEe5wu8mSwB5IhJ8lS5EyR3DU/hy89VBiVtjySXcLeihG+stcIdjfSte3T86aXPiboH
Jir0vnrUqJOrPh/y1ndYVnA/VOrfiN2F15a5K+3s1led7uxKu5nkFroR943Qt/CHSKG68Ku0ScaA
LAoEmYxbOpNkNyZTOohUo5s1nyI/+fQqDsEx//ogz/p0oCCWDabj6pB2x4sDS+k4NLibOSzbBZCg
OPZdkiWpTcQDYJZXrpWRiip1sCoECHyZOVPR6//7X98odaPqfvJd+nJg1/p0jC7plqsvHFWDO4po
hu5JLr8AAlAHFCs94EAINvOyHE1ud1wN+QoC0LXHndgGQF/O1MMq4lhx1EdNY2MqcBrXLgc1e64V
/fciwSk/TaYSgY5PSQQTFvTpYlj25AQz9blm0NEU+D2tL0sZIBUzVKTtdmvBGZ+VL73J+BIHeasL
5qtajSaf+KC2FrhaQptauUkF9AKNUcEHFXgs0NdvMvKPwkjXrKUIKuh/R2G8tl9NKaN7JlOlBbEw
Wcn2l69A7NcrciNajRgi0mY5s6wlzxI8reOue6Lw1HTkEE0zk2VcHMrSCDVk4nnMjtPCo0wGDqSb
v4050YzpiLksSNbc/oFbGgLyIbLGl5H1HMIBL5mQeyS9cKTlLoMEt/JLTVUzQWkqv1AxgjpJl6DE
qd9Twsl/e373kdwGSJe6QlIHOd8lOVYWddD3Z8Tp87tmmNyEIZsi/pE77YmtKy3oklkYumTWXUS+
dpOaiDPne3um5B/RFniHkUS4vuyogWRYpLSniHRCC8B24HO5XY+ajTMm5qRYu/7iVqch9WWrskmd
RsemrS8zcDL3mrDZ7IBfGy8yuQIRYAJqupeYMowqLBJl2xQdUlynmfEeQoLpcndIMVdfW4Hjublo
Jxq8/orbb2J1ZNsFJRaNHBPiQyyU4QjO/EUOk20s+0gVV3xRFvBI2OT9WClSAmlbpUkqeH5adxFS
wTn3uyFpjwhN2Y4qEltH/p1IjAa1z67/yUYhWNvQj4l6MGNzXRN9qMD1qCjbQvgxtha/Pf9RvhwP
fM2F30UrI2tP9Tl8dGnXPn6RSrn9E0lM+L4s5i69meI3ASpGSF8A4XHPWnldycoSLdR+xpDKiflZ
ZQpm7pwzbNLO0XF09IxFe1btOXF5Ls38IPCqQA5LLA/Mniy3+PJxgy4+9FnJFsIO3IcXF6eu9M/u
O4tWOP3QzSJXXriRudM0y0VVJ4bEYAypRCMYs/9uMHFSgeWklb9HeYH2mxOBUgHmYEVBy169cdtt
KOf1bv3VUGyd8bTmT/eRSGmGsWZWwxd8oRdWUQUANnb6dlRt84yKQieUI8IzcEVxWEwVxDHQwbQK
aiIffUDkkz2XsCmqeUy8zf7lQPapi+7HsJunGiZYucnjvvZwzpxWq8SLutFFhyPJ0mueB46V9rAy
iweoc+8QpSZB+6GmQmep49ZbzSOFEmhw0qGt5Mi7qa2JgY6lyj8Z1X8j9xzYCwfEfu6hnp5xDL/4
tS0rt9b5+fN5s6WU3O96zQYRDsH5/u5lyTlX9bb/GtlodilaN/mVTCDMZq6GPe6rsicsg4C83PXk
O8LJvUgQn7/Pa/+SovUc0LBXyPB++kkkhOFwFpZTkYNm3/HEL8Nm+56QwHlZj3CgTQ3ueYvvbAi6
8Zzsrj2hJBureNsV+V7OEaJL+EpZqDwb3u+L7nZrSCOG5sz084QWlh3Dv55AQhp/pbZHNcn0rEfg
4aVWbAH0lZdVDciVKzZ4c8Llh82fMeWTAGrlUXHRCIZjbtZipgTFUhYvRk1Drtw/I8LfDDz0Qxmd
IQUGxMi52PVQDkPHHaw/iiru9HSPZXrjztObrvBeHy79wzzSSux8EqNsQtwYgI5S0sPjLBM61YhB
mXpBjxz+gEx9GQhRcKEMh5jbVhthHhHOMIRAeZ97xoEPy1PIsr1cRgUdBNqNQOr1Gib5MjCw3L/g
K1a+9k/YagAxjimVGV4w28V13qQJJM4jAyQueKqvGUYb3gYoJ0H+p04yN1ZxFdsVZuP79dMniIhj
ZiJnV1CdHFtmL3k0+eKWVkS7ibKffBppMpjMNgCmoUOjAzPQjN79Xx6TWu2SeFmq8XRygvhOB2OP
koOm4yYmG1ARVN3k37Kbt4QqLuIXZTQ487OLHKD59j/xixfPMJDLZC5np51pb4P83DX2DJx4zCOG
qFCQue8wI4gdjcevYC+Kl5HNfVIaabjI6BfJ2vCbNdyJSl1YpReBxfcCeLiP/ex55Bzdw88DC59O
JD3EF61eFP/L8K+AUb41K0wbwpmjActuK4nCNyFHHnHUjfDrYTil/r4B3/ySKDeDSjCKMr4nHkft
qQ2LoT7P1WoV/DJCRnsQoodbNlX4EUW79TQ+kZJdHZ0C5fJoDtD8Is9o/M9pdbZQEjbdUozErGKK
M/gIhP52Dv6KieuQ1iY4++/NlIoJ5LG9HWkZ6bPPC/YNm+3/Juhl92opTTOmGpNd7uQB4liaNhln
ILy4fk3uIVtwQA1j/pLPe3+q3Sw2kTO+j8f9rDmRr6liKQWxeuRJepCrmTlhiKv/fYf6FlpWM3AW
OOAXOiPplBqPOLdb/L76+DAoxskl8OZ+u5QSizx7vn8cITU3aIvByhO3erFZYZdkBfmTYHK7gg+C
GBMNAnQunHkMQpC1wlgszUpJSBaltqg+JdOwobNsSjG1i/yrj3XFiAdRdSOAIizN+805apMa06cy
v6EjufscXMc/vUYNPLoj1hI0qNg8E4OOnaxej1vNKY7+M3HjyQJZuePv3wCqa9ag9j+VRsa5wGXs
h4OGRIGW/XvxmBa7YKFaHWQqvuPyQhbbjs1qKNhiPPPtKJuRrTpzdV4cxGbl/bZR/kXiUHq6wqO+
8uUq5y6WrwSeTTLeUWBwny4HxYHBLuzwcpk6mbM6j+GdVJ3IepyjlGvx30k4jTpfB1ikKr697JX1
GcnB/HsEg1dJiRqq9bePLvQkJ05li9Qj8UQPJhuHonhIVa1n2BsacJEb1TtM2JBzT593S2kDZNjc
EPw7gB8PNwDBQXwe5Xjyrpw0TaLthO/tMAYLEf8wZVBiME3DFXS+cLNzGkpkmrNLUeLQkKPdeNRz
/MFf41/uOv2vwk44wCsSVYQrnKJBIBgR2Re7w/5nJ63e4L/SfDlfg6jiXUyJw0s/X6go46eJIwV1
ErDOULgF5ORvIkwY1/EI1U/lc0TRCjajH4dEJ9sxarzFx5PKms1kZV3zNGTMN7/n91nfQRFXoClu
TrWUUEqOYrGsZMiGgNfgIXdggRVMI2l6D/4o1MtmL1EzMNiABY5hCcJK5A9AkYD6XWOw2FUzYCuE
0jGFTmpiZeS3MsPDrig5cWMt3aJsQXfQYayyFS1K4gXrmL6fagUntDenAWiAxB2f+nF536VyEVqv
AnN2je4eq3yWskFDFN/QsXZwru7+6gmcQZIQaGUtCCR+zgUxUTSD38mlSF3xqnSK/3pLQY3Swq5n
jVdm77+bqTEAWni3hnNj639uRELdbGbylpKxgzB9HT0JayuFwn5htWMVAyqZvqsMrlw0T9fR/k0f
poyCtpgyrNF9hswOzHukhNT/kvnTJUMjtS4S9xWeYIvJmz8rdNymfM+1ohHP7VcilMsdKyDOFCjI
Z/CRvXE4SF4w9+nFVoaaivieDsDd2ynG8OaZ9yJe/WrVn8JB2OsS8nmwnOTa/HqgFfLWF0bFK+pj
pSHcARr/haVUp0+xQqfJpVd7RBPkTA5hrZipBlo+x16hnbwn3iwZskQ+eGejWctEsVjoF9TbX0h4
vKt65W5qlug5CgngSDU/kfglujn2SUg/qbObi1JL9XKD1W66j6PO/lG20BHEZB2f6AWyNS+YiWVE
IdgmQ7G/d3amPUPULUoghniEnj7zSB//JX95ZVyhK/v12wtsUyOg+whneV3REyTAFPqHwhiDsfS7
1cPA5ic5k58I3Qqr03wQ4hNXK804GhAzafkqHhanWFlCpaCdF4ngL24ufLeMpAcF5e+i0L6RIhgP
HY8DvgqoniyIY4fazF6iwmyf1vPLNDWMBA1twxu4bbdRWwz2bbx5/IHj/MxoAphkr7P7Vl/xZJGB
IIJRV/sTheULJhgTvuhLRrlnwN5F8vulocXJquzLbj6Ok/144W7aQajfhsNbQCM6lN3IC6dNsFh+
SM1x63PtzJ+cFjC5+uq+4CxH/la0jkA2PIMU4yIgQX7dFyC5pFdoARBl6du6emd5uV602BwFrKLU
SaFFz+yAxFwaL8wCU9gmLnq4kLVUOEjQk/fCwvXmG5JSotyVG9wfEejWbxXQ7YVYVM19gtUVcdXX
j/kFQtoN7JwqOGJCQLIXCYAGY6598f76jQ2/YRsHu1fI7HDtYhjljdWG/xXkhd73NmplK6GDZDjv
EjBwk4qs/KiKQNrboesyMsN9oS+msRj2PWvAT4CuPsBPWiB2pgdza4XzWhVshgaZ4Cp5/fdvu6t3
gKGP/VWwfxc4j6XqR2v/4TOh5B4FYiGQ1lsljDa+izkKAywa7WxAe933fOfWR6Z4h1UkAbZjbiwF
ULrKB3Xa7LuyRyAs00MM027fz2+VamqZwMeYVLJ5SFyPggp0eq/FlEvy0aELLyyJzeWVxYwaP1LE
Nnc6+pxK6wiMweomrVx8X1bv4Ch6Zyc29rw3K9r3x072dBRT7KinvtGVDN7mJ0yzsZmdiGdfGmk2
qN8hqAI9nNatT+v76g8y+JXjDH9+xKy+NuneQR7gTnjV/4a3XwAGUiNRTzDTxbS4LAFYD2cCBflS
y6mVkOVUWh0Obu4ewc4RqRqZ5RHFUbQE7hDQQH7lfXleZFd+lsxh8J68oLb5CAIQPSAAe8gxnu30
z1LmWMkHPJtulCtMsyQ7JeSFxZYTzcQjc7qeXRSRPLYuvH5H4dQMOdl4G4KqImq1VQJWqp5VX2SY
mPYXGSZljBFVmNMM6H1x33Hzta90o0ztGgyY77grsDn+nGKi8xX50c/ZG2e6TGNLHg1w25kQrYa2
pHprx6fpAJy6zKB7UU1rjVe86F1kWveoY1a/ToZ+CdCMRlqUPnenofM6dOhtQ3Qjwp0Y99IpIw0Y
AfsajRPZpnL4Bzq0D6QCYUuBGJaNmDRcRrNdaNh7du7hNQzZ/YMgcCrRUZhBjVqOjDcN3VE9aO/c
CRYr1a+pr6T04bYNaT7A+oKrV2G9OwIqiiyP4xyxRla9DzEq+LHwqaCqR4uJRtkIfB5vtoBMygyS
pCqgWh4d6BZs0/EvPBmsoLTIhQmZA71vIpy+9fdofEYxID7lOQWik7Gr7cpnOSiB2xBUWLMOeYiS
AXAtYycoI93WD/VenmBFDNRqheX3ffIxYFNc5z2XEag1AvTfcWpWHNEOgIn1kjd4Wm+KpRhcahrP
nPNT5eCs8kXaOkl8Ae1Y17otB4BMeB3s4mrqUEl6H6bPtP18vnwWUcMEk2KZY4sQ2s5DBO8nc1TD
nw2HCaGpzjTeU6jypRX+q8NJI7TYJpFHbCH7Q8vFWp6u5UgdSc52+G4oupCDDZAzZvLzZkUYCJry
qZwxvamYjWDcB49Ndo01I1Or+LkBi/iO7wOZxDwR3gS/uOmoYAB4b/a39ehY1MzJCwLMbgEVeWiV
9hkC+qua1TnnRvWNtTE0AntpCbWdwJpEYgLpqtk0RbxMT84zbKIN9ev9dIKRnvO4GzMpOFUyO5o0
RGtLuJcaow8Gcu6fv/7H3vxPvM8SuY1EAbedZog9YaTpE6/vKR+thq6Lcumlb0Q+AnsRb9sYU1s4
NXk11H1LnwIsRGHUivRHsGBmbAMsHvZjy2GjFDZiZadpT+SEglqtcCmxN9Ususcyvtywj7qWDh+U
POV/wDzKxLRmadrtJ5pXI2EOVq35iArbvgJFDvu/MSiyaKLjPXFMk+Gu4r8vYsKqQf1hn2LeJBf5
G09cqMTbMT3pUjNbii/fcMmKi6cQah2wkpq1XP8L4vPCym/IuTIKGNoeHgM4nHTaSqec8T6r2IAJ
onD+2ReHrEHPwEy1m2Ep4YAwONvzR6boAmbJA9lSdqwoYTtxYl8L5PuZ8ivLixqjVHLErPNKFm1i
emn0XktrGEM2nqNsox4v6kgcmoJSYNTyu8IZ8q8n4GJ0fvekaAQy0x77SVdh7l1KOWUjm2GT1Ald
0viWQCzqQURqmCQKvW4+E0a6A6t6H4Ibmqnr6oayt2I2lwbrmgPcGrOpOoNYafrYna/gLWjwJt8u
ZkIJVSYzAUQp+tGlerUGAGE6n8wOLDqgRfvnx4GaWQS7axwWeI3CVk3HnN5CjCbN21U9nJr41sSO
IjIIaz3OLztZ83l+8fe9yT7jt6FKw06poyACRVqpYXZGhJfY8v40zbk6oaWZsBpfQ7FSuYkAZCZf
NxpHc1Wvt0wpm0dn3ipAxslYQ8LT52yG+pgpMxJmeHt3uLpWkVebh/9ZvlMlcIcZAnRT7jLoNlut
6p7S5roKIWr008UR/KwSTnH97tKRWw3cRa11cKPagiIzCIqxGTB9jyWcRcPLeGY+Ed1eNDzUpsIO
1Bcadnas/Ggl9B3yxQ5m8FIaekgcM68mx7U5vBdhQN8m7mxXFdxUAQS12hmlX5AM/csm5ozfT4MT
9FsbF8bDN3/wihzIWu33seVSfUaPEBvX3oA08VKn4ZYvbmjtqGjSEJm+S1mJNlEKU47Fucn6KOuQ
tF4eFsL+siKXgBW4sFg4CquTB1rQc82hMRMLTs5v1mDZOmhSphqSywQzoTAS5gDBzN9ChkVj5/I5
t4gPfWV+64lXxjKBYVBKsvIgzTePLubi1q7nxXxX/5oRuAKYAq+Njf5pHVnUW5j3GHt4IHiN4r5I
9/9lP16VqPHPHoEEg5tE+7/cNEwhRT9fxh8JSF91nkCfZi9zLwXXKV2R0kZUUp5TeTJEIpMTDSnq
auJV5VEWuBP0p4b5jkF/YhtJqKVnwBo/lUUoN6x5AzK33lFO0rtFdgjRDXGtLmV7s9KwHrXHIjem
Hl4ooRwyE0LaXTfrgH08EQy9/g/lVEeLbKVmjSDbJ4YeC8W+fIkfeFnc8IF0SVokfsiF87MQs85r
2lljfziBBHzRCqA7XOumk9nRR2qD4npjpshmI07YCwkuPB0It/Ge4SeDi7w6zc4yU17qtQRmmVs8
uzxOWV/fageBDsz+FxanEWPBKwQY4rKuSrkREI2S91lvMcet9vEW7A4tZn+XjHgXMxmCIKDEHqoO
sKaoEjz5m0UfWjcKwphPdxwWZcSyNO1WoN2VCErcGuo32FgRIxUyGJuuqfaO1qqOl2WSmGxNxJDG
UoYa3/MF+XQ/Z7zm8myTtBO/aXEkQSgAY62g5LnKbTlIKK56rH/rndFx+06jryVzSwqsYtHurYXt
82jgdlPlzppP8cFR9WTAgEiMD4eK16MREYW77tVTBmF/831u18ifeFSoa1MEp1lgFd+5jUJZv3Cr
LVwDaELFsI/1/bWgk7ta5HlFBrPgNtXKsJg0eFaWAoAcRW56AigY2hv52g38VDBK2QUkg91/k4r0
GvepfeB4amunD79QMkBQlzkkgrA/sa3uD8AufL++FIHRjJGPAAph/J0ZLdo6SLD+Tw3b9i+87YRw
aPAWwkVLxrsReNDAKyO/w6eYBFnWdd5PPr2Yp4gCE8evV3yJdYZy97iRKI9mkEwxLrtaOKs3QUm8
Ap5FnMyhI991hJ+0rVmKpl0AxBApEUfNOnmL61zr8kppMkZcLeGw8O24E6P8sqkiPbuWNVzRzaLu
7zJJf1E1ykILH4Yb2gR+VpqWN4fzRsnVkYFzzYwDMKUVd0owP/A2yBs12yUfnhqgdcPRw0SQoq6o
M/4XSDNJmg5LFuhtGqWj5D+vzvwz1Fg2R8uNN0uzLsmQNVUmHFb0HrVsp3c2p+d7Rys3Cy/lyF0L
lGH4yTAFWr67CAFd9XdTjloY5c9E5bAwFT+0yYAwN1LAX1h8Vcc33tnQC9MAtwYIjDg7LGuGvEiY
u6mkb9gMY+40zYnIgM5Vb9TpLNBngZWJ67hybNOfPuw4pjUhdtChj9GPPWFaiMNzqekcl2VhF34m
fWqztEtiGMMaiYF8pr7qN9KIESLH2HGy3ZSvfXbGHb8nlbbFMhYTSCKcOODabBRI/5fBAv0dDn4m
c4V+MuyPpjQlX0XfN+XKQfiBwKSVl1mEyWHeQPv4zFjYxNOd46oxqkFRnpDGdABjl/atJWreizg9
BFkvKgC52F4igtZgNUX2ld7F9aBOST8GfOIiEmzBCNFKkyAAYp04uffFsHIMMwLYlSrQgjmVYMY7
ANq/cc9yiubf5p1PNyrhCTUTw95aRtV297ezIDeYD5kw07B8Gl4JvbL+qCnrx8cDiGHfTzcEDxDm
oYnBv+YUoQ0KMJaU/SEBu/Sgi6INYDMnAvFgY0u1yAgP8elYBVxZWy9ZWs3CneEFqx5OfRZ0japx
pet9muQquxdcHRJJ8gHc7F/PsZGsOJSIyAajXfMAAxXn8pVJ2lb+nn9qjuNbSiMFQkYn95UWEVYk
R7/j0tf6vgGvR+OdjTLEH9xrPHhFvLNj51BxG6cawdRWX10w9/2C9pZNmCyAMVEedBBKQRWzcCo+
OSOrNS8JpaPEzKbVWkz23Uplj5C+RIUtKPWIpKIyXdM3SotvnqwWLITt48/1dyxG2aetVWJoNpI+
y9bySiSySo9pp3a4bn5PQWbO6Okk7PHEnfNzvk66/Tyru7UqHctl8Fu2dNQgjZkAphp06JLlzXm7
QYbOTi2gKey8VX7tppVO0GitK84cHNqd8qwBIY8es+ikVPn+qJsyb43Nb3yQkOHOZytG1a3c/rNB
M6/JLiGQF0r/Hg8JWrDrrrB2KBTgeFNEVl8tq68FiMnXyTNnguYCYh5eupThGkvCsQ2YIZEWbLBI
x/Sq31modpGNrVj0/f4fWc3vJDtH1s9xp/6HolJN9PMRSYwl0YVu8lG2O63zYUUcPhrZ9ZFmpwQP
S8EDE5LBMHGg8HOvQO34x/kB+02SofsAEr4KDGh3dui6MDYpVnwpi33xQDC1EtiFJA32pxQWZBz+
CQupHcAD8JoPS2rfW9WrgczI3dVkxMD7CHg88CtjnrMGn4VIZX+dR6rKHoa6HiDP1195ovfBNUIy
ULuM+bJQzDgGH0pROZEFEfoKfaiwR9xTx3QEuppc9GzQnEgXbO/wu+XKKmU8tDfDcBV0RhVxwMoc
AVC+80Y/1ir36CPTIC4auP9V/uD9M+HA+RF7A4UtiwM/frJy6NwVV5Qi/xnOx2ArZnvc4R08LXlp
0CfUrGVwbijDpiPyj4TleYxm6Z/Y3LC3wPRMb2OxP8LnFsubrrCNwh0a4jmpYjiekJ9pEO1NP8Hi
ClCitqPlZJIXkajn/dhibcJ582T1DguWIAdK6mRP3jcpxoG9yUOY1I0vDDuquXSA8L/cbxhXYpWQ
QlM/gVTE5pIDWWLVSoSsCD+aXjXCpeyp71XKjSKtCHssFZxjkhwhg/eO/VoOrVdbKAKexFtF9ZdK
XSEd8At9cAItVtb5wcfob+i+cS7vgU6DilJJU4TCBLnwO6SsOCKCDX7rLhQoXt7W5pDfd1Okxta8
A57jEVN1tqNGqMa93+cC8/8zlh/nPCLbI30zeFH1ZlyGna4nRBOBZN6zFSPPK5xZPopoRljHCYgE
uppLvCCNaGjvr/NMyb9E7d94VddQzSpAiKkJP5QPvjfa8R8i0wQHPCz1jvWamVbueQaBUaVI/Hsf
F7bxHBR4ZTDqbvLcyiBv2QCnrPUVGuWf3/2CB1oiEbxK3jRUFqpLGO8qu2yVIHc1rW0O76Q0ndhz
uF63ptzJy+jJqeMnxeuRgsH0ixs8DDxgaHzvkL9iDFJaZpGbrFyDxMEnyeCzrwrnqRqVVHidYf7o
XudvjM70b4rPmuTYTBvxZLaJQIprF+ycz7CguxERBzmpyKhZjYAbRnmYjK2AzX4d5BVQ4BPBs0UN
EjDZDmzHEh4btl5SV5bXzzBrlBE7DxfmVZBabPj4GwFzsTog1SNdEy6Nxmeh/AfZuxz3pV0jg74t
T8302HLN5NX74K+jCVRNBAnaC+FaR4+ffudDPeHWhITN5Gwxa2QM7anwS2XIsXLfk/suBVlVGCZT
DzGCGS6kRXvGOV9h2QcEPHd7h5iE57bnQ+MzYKeEYEwllKLRgJSoYTS2uDB/7v4I40IRXFCV4Mut
WTUO2KHsBk37KP3+4Ghe1UYlx8THOIzbMjSlBfJ2IvCoRWdFrqTJmaUE1wjVEtfdzQhbtzzefHnF
CM9PfT2rQ7enGCmCdcMvREEupIgL/aESDsBOC/hG+mT0N5U4miQ99hkiDVlSuUlnjDCb/tM1CLO2
wzAnBe6Rtf3mXnGw1bor3mWHMlibU2cTB6IA+MYKzil3xVNbyaTbqqeqnOVkRTqKavFYKZ0Er9KI
3QGG6uHfm1vMUk68UO6Zbqkx1LXMurdzTDjmY8wa0sloTYKgx73yncdenQiEthrFT/0Txc53KFsr
okZYPJYvGe0WUFiLNSlmIp5FVGAIHB4M0NtL6hjNbqlTHkM+8SOEr5WRTHhOr5Xj/aaBXxRhvENr
Duoee2IB6fzTl4h/W9PyF0WGKcNVwq+HEpw/y1zLNzcRUBANzE+vWlu5B8Iz18m3Kmc0BReb3WVr
0gbHE9GJ9g+7NpfOb1stUWFD2IXhFoKlqJt3oCWRGqL2WRSZb8HCJtss1ZiomtweO5g8jLT/KQ3P
Zai0gmg0yK8UuVa9NXP3vq69CFjYK3Xutz6KBXXwahIT2CnzrHgMkZLLBDeZ3dknW/ezYrGu3owM
kwWkIAh+RqQG7Tx3RVZm36IQ8avM1Cu8cr3NtliZYZmf6zpNyYhYuGwZvngT5IXaU/NzgydCDLWs
mgdKKa9lMiSBkBY0g1kNDzC2P4kKald4sp8xx7ibelV2eROgz9qVgU1V3s+XRDNgJCZzUdO7/vPo
hCdoqoVFCSgteZJuun3JziEp+C//lorzDhnYgXxToE50T8d0gxDadsqXIFKx2xmgPl2wlmVUrnbd
UeQU47d2l4ussI1EpYwoHXXI4i+2l1sgSCSwWwvCDErKohsDHXpJd5fYidZJ6WqbzTrHmqiYw0aa
nD1TpCW12ek8oZElFD8xFfgS6Rn8+AmyGiy2LeeROfgbS9dapv8ST/0SjRGBKx++ekqGsDcw6Hta
7tytruALHgQsQWIH5CV7yRSwlUcikxS4pkKQCYP8giUq+b5CWDugWujVv4o1JmR0jQrFXlMatR3E
dmNzlMpZTLXTvR2b21yH3FwvaRYxWtOygd5JZ0KF2Uwxv61+4vO3L5ycrKgqmx0PMCHTrOC8xdmj
rS7X/QcVI0QTdJh0f50mWXtffa2Etx2vKTk+Hn/XX6s1PemDUiNVpOEKNBveRc56JRSOc19DtC98
ACvzEyRKikmxQNHixpogsARCTWvvsbj5OunVQSy5lncyILups1ycHSLLi5gv0PNDppcBrnCYIXDy
4rKVRzUChEd22MN+iqybLs10oyN++C1HyS3+Ync4FjfU1UK0uPonMrYHtyfBFtESCRvU4WMMLG+7
KwQITdBs4Gwxk5+mcTEQc9KQO/Z721lcPborUF62VZXNGVGrZ0YuyfQy0704T7yCnWkYlx+cTF4v
IXmK5VRCH9B0Os0NhmMdINFNh4DPlW8tIwSlrl6GpsYQiRTVa0WiKdyaQTjB3gXFiTLadidk0NT8
jsEobpE/ht83q1UT5/nnPiG8gnLptiCvVdP/90XuudvwSPggO/fBlCEgQOoEjLrNTxtEQq3Ti2df
Z3e1GkRm8ZwsSR88eBGsRZ5+p2PFmZOlNajZJdEoj8XwsIOdEJ3FEyWfGcOyQONSKQPN37OL4ADi
JKMzHlpSX7QKHUwF05fz5EFdjCi0HFnSe2C1rQrMJz1UY/8ejjyaAPyI4zdMynbizHV3qsD2QNu5
a3WUCA23nIjhmteUG7LxaWuOpHL74QOF0A9XQA2kC0w4adrNVYEqL1Lg1rJYrveVpSt/k2JAl3rI
JCNEbiBs3qLsNHIdS2d5zTvkyNrUWpX5YCTPJhSK1Cu4lFZJWs3RAsdK09KjaMN3osJiZaPx3XuW
XyAE9S89hIhsRkPmmoUoBOify20WCRiTZlgBduNfbXlLuvmSO6Yq/nRvFaOw/0xABJf8ysAS2DjL
aIjo6At3cAwlcYEpzGyjt4bjW6xc12ms85DGimz8l1bcfizGLCPR5d9B6/Vk3Rj9LovYecOJSpPp
xKefnAKPRTS0NZ2qIVxHovmyQkGXOpq0p5mFW0C7+0uF/so144kSAXsREnSCYl8gSDxH2eFQITFL
0SPEgbWDaOrtxqS3cXVXKXkXLvVRD64uCq3fG6QCTbvTqmkdqfLnyPbJQ43FQSngHTP2dkualb0a
Kqr9MVrICoDQRLDEWYF0BzF0IMYI0xK9U3BQqWZv36TXLcy+KhXqSSQdUgi8NmDAYYGhg/D+QhaZ
ioh4ui7Hdt9WeS0QZhBsZQJIcveQX/BpimeKKAx2cF3SDPHLTyyCYgEl7KKM4+H0mwQNG+SbU3eZ
NwdvxD7oz7h4tBX9dRkTcyFX88r1xyKeiLYbBo2HZi+yiyMWCjE3f8zlDXC783p5d/iTwG2O+ajf
cSGDfkUzQO71dhCM/tcmfAaG9EP89IjF2Z4bfx9PIuAtzsYEYnJ74Ptc+SbxcB6/nenG7eDi9iFZ
M0TUrKOwHuXbgWMY/Z09AwkSrWdJq470wOTd5k691WAeuIWHUQrjO8CndUWk223R8w7Jl66bfoFU
5ug+G8hPxKYuKItqiucdQAL1wOiNoDIG/8aNpwnWt49nYV1qYH3NGqgf7/q1teQYzK8smf9AHa8D
fR8Gr3zPtAgxxJ3hh81b/5B7rs86mQ62+klOl6Q3/hDDyxfFccjEwQIjjSpz9V4yvhyOlI0apTQv
9pQ2C9HDiR+YIf3ONEbZkl8OihK3OOKbLFJ877c9VbYllx2SBSlsVuk9bj53g9D6yLMz5b5IAcVJ
uAUt3dwAItV5xA8mFtZcFMUNAGddV3/VvlLryEOUyT8OStdSgDqvoieStLUTWd9zXqkaJTn1Bbvt
25oFjDLitnzdbhmctEExlWeZgwQvv74vIGBfU8+uJfkS+/JI2zupn79JPf10viG8Unkc8uKMScXS
pg4CV0MFi98SnzSs1+F46xCiUtxFvzlm1FkVKqI+lYN7OZTMqFoG1KF911fxOLE9sWLQiPUnUGzI
mx4BOz6j4EbqnkDj7dmZ83PceVD7jo4SXnOeJswfKKQSPHZzAMjkmwEKPRi5Ew/JU9qFmfK9vo7T
xGlF5jSyCWTw7VRqI3x/VzwL9DSQXDvUPLOH16DMVpdMJzIXkyfRtGJthtUkeJNHsxNS8JlebeyE
XSkDMcHCxwgH1s+sZbbSSFnhw9HgmZpec+0VTHdNrnV4hSdOTAsLWpyO+V6MRxiLis1grGxvlnvX
uvG29NN9iz2gG91x2JUlkM7rgPcfkQY9N8JGQYLlV5i8Gdtuh7mNDkCil4dSS+KeMyb/u1HAcHv9
0xXIww60tiViLDklnR5meM68BzhzKFIgpROZmj6hNvmlMUjaH5Q5D59V/BGnJYrxCKfFR32w2iBP
gwynN/Rn+9T7NvEnYfoOcYRg2BKQPiaoWCDGVwEu/5g0nGAU4jpsUgaB5BHFQz84m8lRMxMmLmp4
SWeSmifGzWyAL/xe7lKHXe7O0PgeHYk3QZMv5LjAeIy5jtlr6+xIYjWYtA25+BnYk4iFaUw7qhjR
O7uhvr5qGe6/1ZZFm19F0Op7YMoizATQKQtnmPfUOv7w8mkGRCi4Sxbh2royUz9BthF1bosyo4sy
Ma6LDz+M8poAKGhnqD9lJPnYQOFNv7T3uxejczARgJ1I6vO69wEkgd9m/G74zfZOoUY2lJyYYjPc
xIwBbj7lT+ZcT9IZwyOGU7nqfkFiU6UwpGrknwNdfIQa1zTSlzx4snxmRaQPArHCaF5XwRnyJUfo
xJXTMl+RYWBRkYbJB2y+Z8I3cer8TB9b09n/jcAlLOiBQ2X/rUYFWnU+aawDD9hrGsqtj9PwSusD
JkBd9SxzrifqfA3/GfbHNPiP5PoyidMUcinG9aHR11/I1zRKpELwomoOLdAZQVFygz3C/5N4tOAr
lhgXRFwT/2ut32R5q5ThWMA+tx+2SyBAsYebV38EwcJM13pO3yRprT30HLKg93W7kStTwhMCXcjI
+4ioiZaU2WwTjG6no8ENw15BKngXETwvT7qHCZUWhmAKZvNLSN7e4LgAN0fjDrmA+MxPpnfVi3ls
+ASAKj7793CPMW4VWvV3ZLU/JQlmK/0ISA9qwuSN+4GcqAA0CteNqDWSNn8ab4Qxw3IaZRBpKhl7
AWkSsSNgxUtITFvxmrhmNXydAdMvqgAhNgtq9VDCyWquyYUI0Nw+9O4vPrj5+cELaM3TF30rYnOE
wzmfmYewWAgJAQdvaGmgkDkQIh2/jTtGb/FlULv65oWTlnouHRuf61ND/nq+y4BOfLuJ1l2WCdC5
zUrEWmwTG1uLObvH6saac6XJDKNllyD771/TdOzyiinAVC8x8b/qYykaid95yyZoEW/gyrRkhtpY
ZW6QOEGZsyHOx2FSJ1aooVRIepIufWsnzwLy4hz+CPv04RmdGMgg7dFJ1jdiNI2/Px+MY0ngOm70
tpq45GGZkuo6JriL6KOj+swsWmv8ZI9MCipoLa+Vki928iSzcYZhf/K3R56Kj6e2OhmUsSYj8fEl
Dch4Wbm3FG3jgqY2GMFQGGosmhNCVe538ycjUS4jCLzYU4jhiWFqgXIOX9LR55jsGx8OAeZjcRFh
PxG/s8/8tlB0KS15gOKkDNpqY5YERypQzEhmDPQDsiZbRuRW0k6apOR48N6YxvzuAB+pNp/4mP7E
yMxqPyyDJDyYku8yGCIkKtGI58BDW2LcZacZwjEn+qFThz9OSxvtfvTSYlCaIFtkvtHiq2/mZNHo
kuby3eFfW75bQSTOCZXi6CO6X9LT4Jo5eYftbFEXkSPefvGvZ1zMij/XbKODigXYqlbjFxh6M4W4
+cBU0Ij0E6t4UsOrmnnitvd0AlwtV7smeAeIR6QzIrw4OPuSo9reee9QVWv99e6YNvM45t5eUx7W
+JuhcqfVPA1zjudxjs0L229X+dW9+EiQoC8hHgi3P7dtILiHp8reBGhE+Jmz0tZn2BCucs3OMjiq
ym04+7cfDpuxLvZA6bwd1wUwziN/4DY6eWL+7+aYebhxEgswsBrgFGXX4JDnlD/3FhZeprvOGuwi
mn3IbcFpiEvRP+aFLRWmrsTBpxgq7Bsua6k+pFR1m/gEMZOYo3N4BkdfJZi4zVkF6KqOp9d+nwc+
tG8iyhSbmn7UD3Z0XZwJCucspItWw9d7ZnWF0GiN7GE8rJjCkxhgqaz37G0EKK2SgHWVSbEke3OP
RTtmoqiMMb6XI6mBB5JB8mhqvrY38yc3iZHiJoG7FrzbDv1/sH2oKKbRhvYDH3aAC7l6joJHPepa
ONkO9jzYCOD/qqjLpK7T/JVIDs+Wa6FQpwj8SzAzI5ahGWYBFp/iL17z2ONKAVA/rpR1g3WATpm6
3Y/VVHaYz+v+OlqSeFed8xcIQvCYAHdY3Bm3uDzyZUiMMSBC11IdqNuo91HpBoc3mao/7hKjdq9r
vRtoIVGQPwfee1xfed7+NdUGk2lxMJsbZkq+cAfKTk1ka2G84dq9AYC+TfnzIOY6y7vpK1QYKWZa
N+g1wvdgwOSEDt2sIHrYkP+usU/phaxPu6F/LBNvxpChaUyP8I8FQB6vcW5QGOuAxgv5vTm8Vnkl
oG/V5UmjeIEMp4/hV/pcGltreEK78DIFOf/Loh621DTRq2z88phmS9RJUYgXHLL+fU3/kxfmTB7C
eHWtIfq0lXNcf8xyBB4f403J/6R4boi9C9j8+QaJc2Yq3wxgM5CyVwEGt+lhm1URbkK70fxWr+ld
1S8LDzAfy1niwlKOGtKlhH1HHsFxKXHSHJfc5Cuede06exkgzywR9QO9vso0mw4zzB5ORDpFDfwB
TJ694ORwikUKtZAK7JnPJqyV2A2xe+kWrJlfsTHlQwQAHI41i2WpuObukheyyqO58YWbuz7Lxyh8
Wa8QySHBpFaPYUBUYrPtoQ/YbEz10/e1zQwDwn5AehnRRkZr/weAchpBlNWcxD8rUiNdUUMCi4Ao
/ZY/AaQBgnIprbFyxvdbGjSjRSELY7fDB4vuXa3CCZom1Qy7Jb28BL1c7piX0GdHOzKEZhubuzRA
JA8QefVRq4Q2ARAvCTo/8iC0LTU1eHN14mLgLm1T4AgFIFz+8LKACOcV2r/pcSU+K8ojsOpwCkKf
kF/jOKpY7hphz9PI3p1TJl/4naNbSg0RnQFwcuGKNk6atoOAO2spji6duwteaBTh4XlWaHw27olb
mgZUsmqMieFIP+nrlJr9o3ODe7ymW1fxxonfQrkx1U4eyVgutrjsZHXkYAisC2e/upEXSEcCqHh3
0ZjdfSAd3MognfM/r2axrV56OXriGpnzmh4DGzFp3+4iFsz9gO7S65rXilbxYkOFzEV+ok+awTDw
Wy0JeXnOSJaLmo4qk19Egp5cV2HfY/KxGnfUNGi5ebAnT0dWZ+hLqaq1KvmFGRTiMlxYof126vyU
ObCRx/Vcb+MQQKP/ux+6PadD8JDbSFM/oDNnDO+L9F3sD3OmbHVic2RDPPzZU38sXDJF5yJdbOcg
Z/71HG36w9yUBEXaHpDkenPHZY+4Rw3zC0dCyscm6xoxIC2e663ZvwY2QeZuw3dq0Z/a3EeJAP/Z
UfwKsZJ624z/PAq1CZiYCQfyWyLuFGITstYlBHWv5bmX/ZPMd5U0H+eYcndsORcGyOJIC+bcy4aB
XOsskbtI416B5av7TMlXgXaDnQKPwF/7rIrjDWTg5IyzY+tQonVf+Fq5SSk9/qDsGR/JxrQphtx0
j9E7VPuMea+hyAofFjAs4yYcp/oOfQQ8y6QHxxaMsQZH9p3pX5DZ7y+kmx5PTeE0mmxDthnJ3zb+
I1RT26mci/Hf/2YF8IsDerxmRErGuxpT6UXR4WY1T5xFWQWsmY9vihCWu/F4Of9V/28GaMLuI2pP
3P3n+oFjsGlCgVVy+EmJXOETHDhGdayzjzqQBnJR8dqfKttHVL9LyIhkG0FTHkkEHYsOEXgYJRdt
ewNJlzpK1IARNQO11zIwSdmftfcr75IzDHz2PhffBcnqKx2C9wLCfJhSY+/MkNh/zSXiE2OmZvd0
12VpBvKq/fBDp/xRQVgS3i/VSrovNpM0fPHqNtmj6G4yuF58gijElNmGGIUzXpaC0Yi5vXuPTnJz
orFjaIyLf+Bzk1mRbG8+loBYpDcRQlZYupAnsK/HtEa8bk6wQs+zz5IVcYEoKmy0kDh4TtZFCE0p
u5HAIolqvH2KR6zcqBy8HnRAVw+bztHWXbHIO9pdTUKE1fxPsztDghz6bPnndNhrgjRDADBhMCEk
FV7WKbiLCJbgeiUzD7sVo7i+5cxoBvG/HQJJgvFKQq4GJuLzrUxzdCOUR5BMaJesoWJrMQ//mkiN
H4MMhpbTy9RPwnZLXJfGUbzRIAYvlpxnBQc6wH++RtJyHtQ0L7xESWQ+AKgpTkQK6cLLeYbcLjE7
h2qmXfyqO8UygqxaniaN69SNKqT+DbElLUSzeWYl5L/7uaZoKflTKso562npI2hrGGymTlu+bmVS
2OzVW9GkU5QZkglcytlVRjR5XGULDXBVDK3OKz8JQ+G7CVBSlDXUqLHl8PusJA4a7YutOFrDBO4j
IuN8hdOeMtiN25E/ld/rUWVFUC8pmKSwHyXaF5k6qI+pNRQ2DYG0c15OeSDTfYFo4eQRkhsGJShb
kQ1sh6AtwuVHFxQ4NaT1Mxt8XHbZ3aEZNYXYPLQe8b8VPtH1geg3QfuRTwPpK/c0oCTm+eI3Q7X+
p4cv2pBCHNLX+oEWF9601xE+M67KvjdWbZbUhmDzM+Bm0yfpjxQBCQaz/OAE7EAwNNTsQjrWPQOE
fSrLXl1lqSxFu94H9XwRIOp12reA2dsJePMvZIQxY5lAJ5OkQxklK5dPV5vhnDT7DCXmQ1rrQt1/
QdiUsLUoOnRAYUiLz5rpqExCBn/ZqYpusdi0JTpU8aHDsjn/03qo01J+3cMz4xH7IO21sQVy9BPw
XjOcAnXvv5P07ng0dMwYTqGOKqncUmYD3aaW3+HOQlY8/xHXviDiaeI3mUhbHKoYEPsoSJMMpLAU
oYVfZzyGA2I8XS0Cd8s9WXTqNzG44MWz5gQrZ7CERUj/rFpJZ61qoDNeUBQ3IQ+UlFoaOmT9fVOU
F4xN0ueJPmJgYeszju3BOL7pD0O/EWD0pUiUTD1QdiXQieBaZ6c3URRxZGpgkSZPSivpI4PGk4tx
yjqJ2QUHuwWbQti6iBHzpKXpyYF4rH7VD2wLuxcvCfq5GImx4pMEI3fnYWxfdvBcJL1vxlWeLfoM
srsdFbDGRjYXjuilEo25saPGqJCUuPPne7wuswVjgt9sS0HVhEplav/jFwKqTMxxmxPlMPw0MPsa
OZYH52+8Retqy2uNEqy0KQ7HgBzABvdN/vJ+UBOWIFMpW4+0enziUjuhRxkLczHosIQY14G/aF5j
x34d/jbQBHR92qzat1Icviw/zml5gg/Qt79Eg7/V8mxjKWUt/vmCRR5WgADUx72QOZBcBKOWuY+W
TvzLCQrojvBJ1/1rTx2Yfa2E/p2AUZy8vcnoCgTTFlwJFx4IW19S7q4Ed1el1x2BsbZQYV07mPPR
c1X6DG/B4/8U26ZGn0Oka5zmSAzx917zbCKn0ydQK8TzpYFpI4+ttEr7iDaVPaqqNEpIsmrCfn7H
O6jsnpXX7kA0t3omxO8NFx8yT+kU2MIAyEn+70lm6bFMLzEFWzIsLVWPrKPacSM8AJA1rIKU0Qm3
+DyAwYThGYTTC5nXcmxfL2MgjOuMWdrLeiK9R2G9c7rHVyVwK7MZIIJuVnz958DdGTsCco4Mn0pR
9OKXDA8QwZ89xkFLGWpqnaJEuJZlzWtXSoTiNWRi5qIppNiPUEsABZ+gs06rXa8TUwdffkOLE+Fr
eU4A2sBx9I2GYK3RiMX3NI+n1AutVOfY2eFNO81x+1EAcOxRAes9OPAYxN9rgA6tw7Ltb4FvBpll
oO6/tk364cmTFtJr0OOWh92wyqASo74MSUE6ocGTjaTHBtJoB7rkqcL4TiUGbqV4HQsTSQbGfn7o
C8lEbHgTprki1S8Opx1O4xBLtJX9U8cNxZzsNtBVcZLx4LhV45leycHxViQvE586XxKJ54xKR9ci
GpZ8yQWC2RsxLsL9VXF/AUxTOx9NCJC2n8/8qAW57LRrr/RhrL0VU6iTqWJ43TSin5G8IF7PxrS2
Nus11zB/3ojx4nMl2A+UL+UWLEk3N4pAO+9yDhkcI9ZccIh+/1mMuhjyOC5Mh0IZaH3X1v92GsfB
jLv8RG5jJ8Ex1v1S9kDbfXEfig6Zm4zIqTe4YbnYCYi1EyVK0hstkWsZmL5TySewVr0LtnmqJPIG
VPI7MVIQVfHmjUcX94bxn8YSpWXNOzHkOqB0KFW7CFlsvEuAN+q/xIX45mbLJYR0vvbfUirgsHed
vbcOok/pEgLdhSa6iIkb4t2LD5eGXz3SR21LX49fJXu6UUOmwAaK2s1qhbTs/Kmx4KhGAHqL84Vq
cuC0JCpXEvXrrjpV9i+IvINCL9YfJD/tg/N1bHH3FTLTb0zKQQoolfuWd7Rb4IQrVkod88xGLr54
/SM4quS600kiXnZfFTECUtykDeXTQV2UPxSVdTSpiYM08FB8tdkdbup4MJRKn/nQu1oq76IaGchP
OkwsqblbuE19calTi6W2MXr9TghrxOCYy/Qwc9rMddtFCEe+9PI2FF7Flq5OO+/LtaHZyE8Q8V2i
ljOdoN3bOoe3bXuixPj9y97OLw8gx6GPZPjTcGNvBk2UkqufYDO0XJ5vfk9+JpthF8CEPskOwW/M
loa9IDIrpQRzO1sc6jL/OJt4+C4T9wxMKGvBPG3ZIFD13HAst8n4Dra22wmAkCB6K7Dmyh4G6dxj
JDAT7TZr8oKXFbxgvqS+Q2V3m3zXvvSSNxIZ1nuLSoTMm1ugwMzkZCrb2OLNnRtZoPMr7KxCiVgS
9wViOTrqxQnEKyk/fxbdhDwqzuebsxwOvNWIU4aeItFcCvvDRdofqCp0Vq0HmjAsjWiejW2igkn8
XP3JR5NHUZH43BtVAsek0wewkNTb2B9nQKxlVymHPY4wZQw39YDCfjaLmA05Zyovpzaq4LVDYDk/
E+DhPf1lqu1xET8pg3WoEoNSXd6fz77KU7f0i3ZcCSd+BL4pcM/TWSPUksAtzV5bJZvMVaMtfKxx
GJ3f2DoMi0OQn99F68r3988EVRZo56Huh9RJSz8U1L5/8qp+aijtzzSWzLfHvjO1hA/qDJfC7NTy
dMdVFaQoXEsLqotGRLS9lszz6F4WnqD+lE+WTTXVO79xWadx5sR6GwD/ZvHdCMniEj0O0YDd6EMu
/IByiICI+D6eJ45Z7IUrXM/LRNxJHOV8bXZ7+JiGMYoZ1bzIfTjCMaX9qLjkbn5/jUTFld3WFguO
9L3pmHA7Ce/ydBI3XV2IV6xwie3ZaYKu/T1GG2kggtsFxhWtymN4CcMJDWl8va3fwr6RUJ37Tf0I
STLR88GBviiGVuXCnXmomyMIG8M/TaNncrWsyD7hfr9XqLIVDdzT0oabTaRSI42wVUl7EDAcxlvV
7olgUJPwReWSMfK31hqVO0ICmPLHobMSMiaSV0+UKlfyHLBJ9p0sTPwNGKMpMnvSeKqIUdXQPwOM
LXcWxBq5owlj3lBcrj3fdx+5b9gqE46Q+gSpHbuWhEA5NkefhGyhYSDRflufQ1QaAopS58eYwbXR
rOUSSJeolcdFI6T9HopArDgjtsKsaTELW8yU3wrZoRYHuIpXym7eCkoDVTFmAmIjcNtENcP3183I
MxkV/72PPu44RGn//BlVIDQpMuH9iQ2UZFgP53c7nHPQkPCBV09DymK2KlrQT+z8DUNVCjuleTi7
JelnRSvITtdfBCCqm2Vwg2j1CHkFa5hjn45bcYhxx5Jz9f59URxPQhNXKk2Grmb+zMilBzCsCGjk
jpkVcfbT5joDgyzG8u6AIK37rgZ4xi1Oyvi241HCLVjN/sjdmlxY1JYmKTMZUDH2i79rVVHD6bd3
P4Y4RWUXWH8Ctj+xP8+/2wp+wO5B8g/ErGXmxP3hqQAT+N+qO64pv3NntaNMh2OvZaZ08FgbgSoa
Wv1MDo7NMl422e8JGVieff3cButzLIgCDS+6wfXDNqmh1rsBM+WUidw/VAorFAectRAxccpGgwOp
DXshjKE72jmUlW3JN2rvWg1jdamfwXsJ2TpELw4KibeEQTAyHSOt4B1sky5/Ub16wuceAlMr9mGE
tvl61+tOw5cuDjNZlGVqSYRHgCk8hetHtkjV44EpttsY7TJ3mEqN0bqL8VUS4FsqKt0LJD4mejBv
kJR0jeGW7yu+pRdINrvbva1eHjT6cmznsRCQrCWsO78aBwrnKeNt4lRS6FrW17Tt6/RAi+v4wZ6I
xwellMf09rr1v1WZdLsSOk7Xt5I5sURRd482hdFL4MjkK8mdUHEtjjcBeJAxQlK3BJKxix6TVd6d
EE+Cunt44Smc84Mt1DAbW7LFyYw9tr/ijyDfGDXWUoHjnRmKjnHiqflFN/hZSy45KrDvJfZ5VlME
khy3T5s156b9gTKZhx6x7maPdX7k4ljORF4HVZ0wD+ZOqstJBvAofBbQwGmATBgGyMxPRmaBPTWn
svLj3WOdrqybAURikh4SRGf2f70+yH/Fx10LSq5drq5y5foPH9Fdocsdxa/EoPTnCBO9UbjNFmvH
5pI+SiWrND+sLSlBLiRIvPsCK/5o78Dev4Y+youOOTvPhYTK29GgjTKHLzNx3cgg2wPQhL7N4MPJ
jQbPHWCYPOtuJAX4qA+lS41wUreU+72lzuOJ2GYtlEza/iKddqb4Ck3l2fiplAUTy4LKoIT+0ZiD
viTOpRjU9aqp99iMskRIITcV3iPxwW+44w2KxRJH8hlp4JvvYXwR+PDgv50+OWH1H8JN97EqsPqv
tgwhsS0kF0aU9a3ClRkzwsHKtjNli/qjgqKxcN9hI0dDTGCryMKFE1dt843rWAnKDF40l3KhvexH
aClGIRWsd/6+UGt3aDZaqirfVX+6ksK5sg/eHoNRCpuG2/HY8HT4luFpIt9OlZ65xLpxxQAf+cPb
FaOBmal9zqeQ7Hrr8LPHXAoMtUY7C8vdV7tfUhRdLu4AiqknoO56aBCGmmG2AcwVNtvtRcmvSv2a
snAaec2HGu+FAwYS6HoMs71cf1ZU4Jg6pH6wlD5Vt68pq/4Lw21MzAskFhBpBlr+v3csuLMe9sVk
1guVAfZyzIAFyOsjj8YSIT6QqsLBaLNExUIjykIyzMvRqwIB7nOP4obwJWK0Ooncdd6VrDP9pN1Z
rNqllEHdyD/YehUodsgIRtW3akMjsZrR8/hZ+0bkucLds96UbyG+28D+I4ywMdUgxIpoTFjk2Q1d
p9fYf9k2qSqijb7x0+w69kA1XCdRjz7HBYilL8vi3GAlJUBe7xJ7NYM3KdlumT0iD4xyKjBPAE5q
n2BCk9dSK120zYLGjD30WJyqU5Ty/29q8/2erMHodPDABUTvrAgEm+R/YCbAi4ykcGoCPCcWXq9H
UY+a3nQOI1JCHUAJf9bIFnw55gBLhnSy/3WfFNTmNvkmfqjAs722VEhRA0moLKTw3XEEcDcdkN40
gyBs71BMw/Kp9zMSJSYxAKch7EHCry6R/jA0TQsqNr3OxOjh84IWpvGu1cRvB8oQWOEYplvwgq/S
8yeKPCfyxhTkoKhnzCFdEkTAszpOhlBuEGH5BCcB2Sp3jdHGeKXWch66kFXISnBBWSkMBfY9zE9u
Yez3mzRPAUnskzl9fVTUzpEBaVvpwRAQR7bRU35DYtrqe6A+8IMAjzRvmss/5PztoVW9NGLvDObj
Xr/jG/vVCEWFX6Cf66HEkw2R5aq1MhktrMuhdTyWqaNcChygfWs1P0To5kAM7rG4MD+IdDPa4RnS
hPMkNC7ojbtQPR0Hxii4WonUcNgAUvzddKcaXrtlVaMxKxWs7aNP7YwsF71Ytx+J+K+TgLYepQRD
5wlozOHox5+qCRBJRljcE+hkMtKYfaxOO/wb4KOawifNsr40rvPx+O5hbN+7rPTFuFl5aBt8nLQU
eS7sasUA2k7uVR+KufD9A8+Aeps/zxQc6v+37u3SDORHkR/RLnY/+S0G8lDlVYoUpYnaEHa50h2L
3HCz6gIP+Qhdyejc1PYIzUT9fIpuH1uHIZMxEsKpjYUjeVmYAUIEA1AKFT4RIF7Ki9sSMLWXzJJL
0yWN4Fu11gyHafDerdUAHhGl+w/YYylCNkQo6Xyj5l4zQzVcY8ZYssjKN5NkMyPMXJBKY+Wo6Dji
WsW6BLXK6xSlZgSc22x/ZYfy2H47FkHjZVrEQvvwMJu7hUnaoUuqqgILKs611lMJ1NHlrw4A4vcp
kwnjJNjWies7OQb4iIp8FO5xNynZRjLxt/wJwmUz3sNbsuaU3Vb1oCqDvnAv1K4ai9uO/CNeXbwm
IerXNBKwDGroiJsWbG7XOvSijXp+BgbcMyB0xz7zzMzFCAuiJS0uMXgNShrOX1GKb6ByQnUPDEn/
YsN1LMi7UzcVPp9Wp4n/oKLtVE0KWDYRa++ppm5pADThf0QYMrzwpfFui9lP1RMirZ+y3E0WM8ns
3pCStbH9g7S9FFooJMW1vaYdElWaxuQ5TEcSng/hFmQhs1vhAigEod9gxglAu+9pFWEU21LAHCAl
CPN7FsukRP310khERDRDMK6ivT4QOiJiQ6j0FEJjZvYnleWbKt6Ke4gjdEcoj6S8OSNj2AilWV0M
LHWdo0P4L1p2Ex+oL3dwm066ZzUNqZ9c7a+VVzewbyVty+l/x2cdbTEaisjJ8kKCMHjoNkWLNYu8
PEK3n4JQHVhbsnj/ZA+pVkaiC/Ky0645SkRI3KXpLf60cSRxYhJDjIoRMgEvCz6Mei4sUPttDkH+
TKs6qHz1n5/Xb/ZqIpeIFdIhXksTTHzz5orVn87w3kLNuJh6zIqwNa/v3h4vPIGwfztVtXK4ZdFG
v5dHF6cO4a1RwbmvghY3Tal7Nzr31HUqN1kSytOUFXDjgHxeyydR5bw96xz11ilQFZfAt9SlMRD5
G+SUFNZD8i2Ig1cMp76lbsf3CVvn6QmgiG7ecOk83yGbBpgJGBYy1Pw1j3P1tiupP2XX08qIXs4y
H1FdsXL89dlB6FUhxGU7w9ClJH1dRntB4atmgb9+GFjl7bTUVOPJyDwy/UQl4cqPoOMNyEnj9iUp
NMvubXPxKmElWzWvKb9X07qSXKnXZphq78sq5ib7kSYpTSmh8q6+nR/yr1fK2/kbIY8SJ3AmIaQq
X3zHTzUROLLK3uPU3Jj3LLlILQ4T5Y7ue1r9K+9JS8zb0rvvUrXx0fj3RQAxsPkRV/CDpaf50L4S
Df2IVDVmgGZaVFTMQWyzF0u3P4sFG5VcdXU/9jln2souOIH8TRmcy2Xyx6taXNqqS7G8WnJhyeM/
HHiAGPBnawm+w0BBQ9g+W0TQK+NNrMetctELj74aJvY7W0kcmt/DtrdfuVGj/+w8zh9uECFQobJ7
WcnfySpxzpQR5L4BQOxPM+5HRdYh4Ub0jupT8N8jD3nxZwYsgxCt+raYXFMvBIUInfMue7N8e3tx
Ky9VFLy7mBo5Gt8/pGWPWOrHyKjovz/vmBbrNDsHQspgP5DToxZQOo6jX36EiIuLAU+hb2n645Kq
pGm/5DHbevDVQrjtwIIqindAnvIVoMyU2PpvQqknwrMmhOGRHAhiuCdSwk1+m2Sh2ib5Qw8P3PVd
O9+BoiMOOrhpro3p6s+DaAczX8TFMnheS8CGtEv3nEFBRecuAI8XPXgZ24sFQrDNLdakK3aRdEnI
IUuhxD4/STc8DpimD9cUV/h3oTJ22Bm0PVM6isYHtXgNVfyUw1jWzP3rrTmkBybmj4qzISHbDIu6
WCg8H7HWq52P5NEpnlj4Y4wF1lH3PYyj7Fb4/vuRY49xmiMjXdEewy2BEkxk3OXr7IyfSe/KfQCo
n4wLtmBFfLVuFhJQeRAzhfU/VTKX0PPnXrZUPtsoLNvD9lzJx/zOgBEOb7AJEECnleA5uJCiTc5u
eL66EVTozjZjxtp30+i0PGbLKG2+zjYDEhrhOMP6b5ku2ltCH+8Lc1andE8gc5YNGkynLUZ6koXL
YCFSgWvVF5+7hJ0V8+uANzydBgUp/Go0wgnyIIKGq9FtWV3/+tkwLW9FLpJjtaOgxxvZ0NuEshQX
AX/JJua5I9sH/cHE8rW5vq4c+6XH41qa+23to7TI7UCdePcOmjOgRs6IlFBKr8X3osYbXhQgXqp2
QLtrxmlT9yQmVi5Xu3+IzUnYhzYyICW1Xrj2A6yhFMU4gNJ9ElD2QvYzAvkPqzuK1XwIwNixFL3M
VUQMJpAbFBzDTgMo6MY8XKG3CdReQTP2BxIUOEyA37sN9g6dYLax22QKrdOuemsYTV40pbDPD64B
Sks2EZj4DAY9eGyK8m0lKRCnnPVDAjEKk8wTy2Mqw8l006l6DfHPzcQ2QssVGKM+OMhLiaRe8tpw
1t+xEmdQ6uZ4Y8N2SOBACA6cBET1SdaWoyTM2XWGoMsGHuUbX+YifpwlwCUjiP9tBtjU3L9SSfel
PPixZ8EHn8bXN/5c8JTscNfquBQXEO//nSywuGjLzYFR/o1IG9/t3LPXBP+KeeDuizlA6VIr8dSe
R13vEjEeopFixgUe7lw6/QdIGFXvQ8O8szuWXT1rfnKK9pMmcFKQqMfsdfjxjzen1ChKB7MVjQdm
qAyl72Rg//sboXtvqEjkxEJAOdhTcQd1CfwAIjo1m+stJ1mHecLfdPrSJ68pZw6EVPP8jWAPOrgG
qc8OYFVSZ3+25bN1hwO7QBrKeSUhZ6uUdjQ0J9DmEDJJo1np6w8TjzwE8IsHCUVZWs/wUnajvNHD
VYGIJj0H90SOthQhl5wVRndsr8pYQscn0/xXz0P9E8n3b9hhB7ZLGfTl5ij0fFfS6fP2cmCmSxLc
ZqqB0PG5OuERl+BbTiIAyvrxlKkJvxTyYjZUmFTo+sTNC3MeiuqfcMv+8ukjj8LkD/ubwe5lf/pT
C5e1WJH+lEUN+Od5IIuxI1VTLd/TkF9bFSesCQ6jCzBADWMHZL4cRGys5AG5x8cpwU27Eu9cKK5e
wT3JhxqvhbwqWSkHJrIxkrtlozGzNKBU/rai8tMbtnPj19Q/1EoYYR4gnd2ITtQU3utEQcOquB/l
l/6/zHrkETq7VIluCTQLNYAdnPyU7aovDAgDnsTjkWwsgX7RdHRmytf/R0FADANUUfTlD+7dLufK
YjRjmRZBtKieRquXX/FnMuDtCMEQva6kSEuy58x2v14oGkNXbF6Czr4MAKii7dBhZ4X6KnWhx6WM
3NYe0YGGolkC8wHH9ai5OkwaJH+9zSZj3qWCI6toiPAnsgi7Kj0RoazcXO4ZJjKOGY0GYHzdYPVK
VjurfrExk2OjVEwPp0BKd/OCk2xBjz4TZuDYWA5EExNVW2zIiyN1ZNQw421jJHyxBwD6K5ibJTTX
nc8t7nrnN/VFEmxMvUZBROiqOhCPn11KACv4M2Ys71VFZdYK2hBs3X3r88iUfWvf70sL/5MeKgoW
L4X5F89pT1g+Md9xg2iSyvs4WVUaSmHW09ODf+7u7oZ32selIgVh9lRA6IbfrmtMvaLHekaPbeKr
t8N0Gr+UnqM+1yujlSkJYAyrNJrdxfrPkPrr0vy1JISapXwRFax5fj99fNs/kqumiTJWWAbbqzRh
VU0XgwGH3t6NtY7FifcJdOb3CR8ZWw/XP6dm5IBWwercSVL0A3seRIHWWj7cG4RSMgTVD7r3R7WY
c1TSTGdb6i9UroLT+F3zud38Ei6h5eOUA+0y8aeD8dWoDZxX0ZrNgAcPdVry2zL9+Igxbcj6uy6+
y0PULmGcjpc/1wAZbaTC2Z/kuW2M+mGVDBb56TXXCydnJvgAqqtJLBKiXS85zdCG48bie7BafToW
3GbX7XKCmP51FuAivrxelVdxBmEVjZxgtKn4gPelP45hJkytZI0kCvoK9bbROCG/1aJalf2IOUci
z7oADwm3yWTSLXX3m4nb981qnSaA4K9bQcMN9q7O7BVHa+ZzLYUW6U25YqdGshEzNxXD0xay3CNd
dd51Tel3yLxsggq+33M4M3FZ6WIz2dzhNU68YolwzhrqqOnEofvkKxYgjTx67WMm8fvgXCkaOfsp
/nvjzz+NlwnCstz7hvkp2EJlyGoKNjXdoQGygmbf0dBxtZ7PzkHb2j97vUYZs8AiHBG8yDyYogh+
TbtubI/Gxi5DELfssA7ZR7QY4ZFZNI5Pt1cURYa8MpenW/rB58ZF6txarncTN/PQmBBsVwekDK/U
p25hhXTyTJ2Rg8pMmoyVRRj6uPTYDz/vIo8x/8pJUz4tNg9P25z2DacPveRHq1jQhsdIaXuA2l1m
cXzkUIbA1T/mWjqFb4nNMmLc6vM/HZhpaQII7YUbpxe8uULCu7oItvdMsTFOqLm1WhDOIyjWH6pa
IGF7YNbGyw/3N+RpknfD9hvGcmvirTdHfMsn/qLwq0gJ2l1X6t6SG16ciRTJmBfqHXcrq3g6+obj
y4dlMRyWKsGAhpkjys66cIVUPrMPJBVjsqrh46Q83D05apPidw6rYbMnIzQqXCXx5BMRCVyKbyeu
5qpfJGUcZlF2E+7oG/whA4mMvvETiGeNpMYzNFJkD0KFyUe69ThEOcpC54AAudlJv2oNmEDfgfzN
QKgTQRZIKVQEusXVXlADF5CnNRTPGuNd/8U9HxNSVQSv9odQn4MVzQdOpS4bgLHZulYb76GtsZNZ
zfalFM+zzlpaTvDvTKhIOpysP73jgiRrLDo64BOYmXoL/kkCIlxJUoYP3lVUTHXpobTwD0r1oIMo
ntcAUZyfNFksaBQjDKAvkkC6V3gTQh14jhuvFdXpyNVtHBA53yR7lXrH+n8V1rFw0kMAjB+TUo5+
XfdPbHWJRRlZLgbDtgHO1fEiCrTLgnUQglmfgsuRXFkNp8kf8eVv0zlpStnIpx1lzoYEEcx3fDFR
hYxlIAKBjF5OQzH4wfFsm1FG6ljFPu43yaQXWPiRIfa8Sqj3ILdyNML2gmfFaHTgTVrPqvgrb2Ei
sxcQm6wINa/s6ovxA6BskfIcBNL5p8sQgvhzanmydRy0tH3sk8k4O8icGoSAsHQ4s2MUP8Pcyasw
kmBoh6Nhd32c9T5HFRal6/32dyiX0d78CzCiN7zwsKTURmZBdtzfJmcNLInGiGPYmsue2c+y6l6D
G/XlkweFGsUqHEP8A9EnV7O4eS7aryRWpPQJ5eRHrfwsr8JMWBF0jqEZGV+lJHLbSSrjtAlgSrjQ
k5h38hNCFLOj7giQ6u1taInyc08XjcGIaNMURG4ki1YVaVpjr2PH5uFQij0eJ8Mh/FwMwmskkxn1
Sim59LXZ7lRXpzm5ZYEHvMbDSiLqG8Ae3IJmnVouh1cl+pBdkgKfRqc4i0wNKC83Zg0ZnZ2gKdnP
s5ybjMf/tMUk+LLnkGcqHI+Z6aVKUtJiId60850Wzrr1RPyLpg4zQdMpZEh8jzTGfNpcVJUQAqxM
gy0O0RWavHQrRJJaWRNi9xyUiRiM1vqYWvHTEhLfi1F30Rhipw2RGNosxm5rSSzAmsW/gGmy0TRs
O+i7lNPEdTrh0WaPzEqLWzTZtut9AlryyQyk4/nHGC93IXTXIWMkx+Y7RqiYjyLzX8CIKyfsw7jj
xcBNyIh+1VATil98ciB5vhBt+Y+mMBRxJZO41AMNK14mfoqOrc3XjEkIvRub2YQLlcw7w3IXi3+d
NN3Xeeek+bTi24nrLqEZv93iwJFdB8pM0pqJ/ezmHaR2osMBvLRVwcHcuuttcIr8jsevtWOHlE+r
CLh0kdzmDTjKORSt1T+u4eoe5D8GbgQR8efAWmQG208IptVM4kwlcV0c4bsugvyc0JT0Sd66u+pj
CMo8j0XOUeVzv5bQLJR/B47WmJDItJg6WrfyP6rrRskUEKzP5fY/86mj5fLVkB5xh5w/+8OYX55s
7UWWbtWSLM56eW6Ternw0rJXxSUKk6aoiZ0uDzgHcgjiTYwisjb50MAYFvRop07+NvsC1XgCYPzr
B1ri1Ks/RHDduB7/i2BuGu7REc2KzbI5dmFD/TppVUmESwJj4WPogGZY9PGC7IS4PrwLWLY4Aj+3
1VTCRamCOw0kPSK/8OHBAcPDzGV/X0/yBS7HsuUKZbKGRRtxrQX5nTROEDtmXDNJuwvxxIctGgS5
9PjGRshdQv7Ez8ULS89vDl4d6tUhQiYfGEN00jzXhTqDQurc2A035nFjj0dLxZRiokYQxYP2fbDG
5/DHz8nbWc9rJQz7tNhZ+cV2joUysGp7EiGysoqOaeYBigIop7vJKCm47YFIaZ7cEmuxc/7IN/4J
YR4PQcNGgKlYOysxC2lhjnVRJXdAKpz1FN/uo/QsrvL6do2+gpgAwIqXmob7awzTOBtNlu845+Qm
1+phlQQ8Z/iTWqHhFhKTJoObws9Tf1Kmf53UMIwlROoeaUfBzGudUfadMq4lttD0Zrt8wJT3fsQi
45FAlW7OxkLNWQV9m83uIxjbMAqSkrUrZyTb1nnhn45wMCJxgp1edZaQ7iEFnZdFXmFKqGzUVMu8
1uq21Ggn1TIzkHE1xmITJjx+wzCgkW6ZIsll0wolb3y/Fd1v0ygzQev9SgOFTjUcFimEpHus/rTG
fnUkFQhN0NQHEe+XfdM2Sp6azCPDjjfsxSTNTPS575EDMdmYirc2ahx0dRseRJ30eD99ZqdDZxhV
yyIwBQRWNZ6hLxLJAWEQqq43bvl8zlEoOLROguFnQOWtVrdf6Fn7iztz7ei2aNMahpfZDxRfcRi1
C2crFrzt/Jfrlu0lgGYoBY3G+1q7Ofpdxfy7dnl8ItNSSD93lFoQ9ggR+aOtDUFQF30JWqNMG6yp
a92CZ7i+cy+BRj005CpeGUIQJ02uWiKIsAw36BXpy8CgPmCAotq3Hc6fxiLlFUwE7rLi9g0c9vTV
qA1M4fAVt1NeB7t0R9CJPiJ5GAnHRlaUT2dhMZ1Zdq0pHx3GGyEstC6d4p3IAoiZlzkNTtfQToih
f8OhCsI7V1QIMS0zd2Jm+PD9xihOJjCk7IMHzXWURd793OQSd3ej3RgJZPnbdiUve9b+1DEazztF
wdM2Qzs4GRsc6/P69IvbeY4F9B/QoacgYXcDFHLhpGMprKPbH09QpOgZFGcdIAC0c0fUM3S0T3yI
GweCVnxs1xhhtTNR5KZOluvgjESjOARGrT/5sic7gAvhX/h+rcAOfvlsq96ITUEpwvv9qAS7xmxl
kxSX3G54lkGVwOhu6C4o+OG+WvE8nAlXgGSLWeIZXuBvOOeJi2Im/BRlRh8FaQ25oa4ltmSl+OL7
zsB5CtujVnf4Kv847vO/xUAkTZh9aTC8W6u+kN1iwOk1+v+FlJ1PAqjBAGjIsWZSuA7koOQtYeXu
cL5MzWbRYmWBYjocyskKRgXdQKaYHATP17v7mfOzYSuVxQxbGm3JVVTAoEZxmnleEskXIcNpNwxn
4/0SiG1ke4q/wkctv2UEnCB7SYTN9KKygGa3XXz/RWRuDanFOmFT+to0V1za6eQGd6vSxsi4gCMK
i8m7wPNATKltR7hDCwsbsrhA4nkDfo/oXOwXLDPpRKFFNnughrrJrACEQ1+zH95iIQow4nYP4XhY
UcXztXPEh4fwyZQeIE+dmn7JS7GTeMQ/um34tVGkc58FAPcsB+rs8DS6jPF414C8eSsxhUsttDMC
U/cnR1Apng199CUK6+PYk3gctf0Gs2vP+PBRParTqyRoNln4yOv1EOhc4B7SBdENGqNtQDx+wKIG
DOHOHuMMQy8zaEZqxWbvsuSL+9AN04Lq7NdekUiKdSR2YiAxmF8Fra/P1rfASrPf0kOSpLIia4DB
dIbLLEkLcukHnjN6ontYqbcV/pGHXENhbwRjsH8JaiZ47er96cgDFKzKQXE1nRYawDy3T9Sqsn6j
ZkJHaiof7HZhVVQJPHT7Rqx0QUWrRsZNXHaEQY8iv8/BHszMfr/sDHwHtm7B8AAGN2KBti17j+e6
25Sjfe0s2WCb5LWWoLqDxLBcTfkwWKbCJUVwAorVJPsdNT/VpUdW+3zLFGPp5wkCBvVX29riq4et
KhhAhvpGSFRoC+OYGeNtnSXI3LheORNsHCK4Xvdq8NSX/P6H0OGL17UWO/asRj+h71nJzNTK5nBx
OkkDuixbu93IIh7dHBV0Uc1GOIWlJ8na9VKeSneFxuhoROoVqes03Gthmd//K2FXAHzL5i6/W4pv
nMIdWGUD4rqOuHK+t5/D85i3Bi8vFPg0lyWTUco/qh5hj0bGQbc+NQXDtz/NjqhFEc8ENq8WgHIB
sRXGXHxjVKZ6hVRBTQojbL9jUfPsjAItl3muYvocwZkmsThFH71L/zEucvTdQvcUkFhE+lQLlXrB
RndHz7PEBs2hHDIEIM6rzXl6OyQMU0wmcRmSw3Wy5cIoDAkAl2yxeyt81/JXX4QuP2znKYwkDMgB
lFs/PPwZ5033yWdzY8zZEYQ9esMsDIKakO3wQ6Psf2jUzbzYyGYL3RMXGE+bgF9Us/F5UZY67Sgb
BoFmoTpw5JjuSCc71vifLQIBPVTGUiV+LMw+4kNkK1j+KkEeShY987UYszDewO9GMSoVZ9K+SsNy
VfwspVrsk7U1p0IrMLIrD9VEY9pX9umvQg2Z6EUU7OWA16lNOUilHaLbIV238LW2XftGVSAgWCW5
L41fV6abbZWcRncsxYWGIfHS65egUltrTB/sIRQeEvvy4QzwK0sLaOyAb9bqj1aMmDcKx/biVrPH
Jddn1oFcYlxGuWBvZbTEHCJDsc93sBpWr1/hGpQb7+8PTNOUdHwIcMtspvKa5kNmBcnI9YNq90mg
TjIsuOin/O017Z2XfqU78JlT2mpoBkqD/t4SBCAOthEPqneHAeQY/YQ7uzipQqzp4j51jbiHq8C9
YkqcJ7VMcl5ZqHlL35Pys8MUjn8jQ7KFVVwOm3ANv4b8q6ixaQAs3q0+UfMHukgbOXvA5x/SgelO
b6Pb84Xv58a7tdYyRhm3HZIrx3AjYujKo+SIVQNMojVM8vjR1CyArh49/vrd/PguhosLAo6JUQ8U
4HVHO9i7ljTDGpNVvzIzgRO2acmYx1u7vxqblG6IGkFF7PWtB2J9bMvn4y2cIhO3jxGMqFLsaaHQ
bm/aBAMt97XyZ+AR67gHRF3PneuZK7fR+zGACb8jhiYHu4Kvh9C5nnxZDAApSFSKDknrbLKrV1r8
A+Js906ZczbVBVwvH6aYGnqJTULk1w5pNC6RhuGXelL9mrc9I3mfLYUEouXSk6YkrS+ozGW0fjDy
JJIdpstz90+WEqLhY3zs0Z/NCarSMGinxMKTSCq9PIA+H4ctIeKm1it6J1W5Yx4lcTh/gyhZgZTZ
gpc5oZLlj2LRlUJJGQNRAEviGZlrxyZkcY5FhvRFyDZzPLjpJh1/h06SGufpumcnN/i+gEDRRTJR
peqXcdtnB7O3Pq3kjDd0A/D5S5Ru7NHUBzWtQqwvz6Mi5fGaePRfHW/fJ7Hq6Lk+tKWyoKo4GLac
vc+55MCnfwOy5T+8FVy9n59/YEr2iTZbf1A0W5zzCay8s8Nq23v+VR3Hiv861S/uWaOjQMignspL
Juqhygiu6KqeTrPLuTIVWHulOY/1vjrIVqaOLVKo4Hj5sY0olTA9wywwmjU2k5A6A48kjjluANUA
31XDasXvVjehRrbAOLNTuQEOGReVPGkq+Di2ooXc2LlCblB9TWsK9B2AY0cfkJe1eSc9nYSiks7J
uswHnk42IC37cnAkTVXaDs4DZH4oNFedszUIml+KC59HqUSzWVeiRfcAmah8X25/r+IgeBumYOyj
cNQA7Y9M63XDtoRbrhbXJxTlCDpRpdraiAifH5ZhAkgHMTnpJt8sY5djycjGfwOCRfAAlY1dJ63G
wH4z66z8vyc/1EkiM7Z5qlJAn3fQ/uDjtvvhQrZzkAAJJKS5SkjeJ2654z8tofJrlpoMcykEnUDT
GpnMIRrLsNo80s1yASirxtAN338rA+RSsh+LsRxlyisbaMNp+ZF/cTxuDyMHj6oUiX26sfXaEBCe
GAxHVn9HO2lwyomlKCzL0wqNDcgvvQ7WIVbjiEO75AWu0S+nmdRjNWA6wG7muhmJezjs5698BFRC
ynY5kUYYiw1jhz4Uz8Br17VBG8mfgew/hWDaOqSoL6URuKs4rDQaw5FXj7tvlYmZdc5qJ6IV+PJz
ukDIsC7RmWPBUkVjWZVggFQngJ93E0JP6GebmnX4aZNvpYD5QJerWyVWb+GMhgdwn/kS5SpCqRWU
3b2cCcVvoFY+LuX2FS9JdLbIS178BxH3H15CYz+zPwEIYlRKz4XT+td2Bwjs/ctFntcq+NsxaG9+
zvwqVZ9AZPpeWJKIcIbulaTgIwAqEusoO6SgrKhxnE6E494cnfvLBuNs+2t8PJSPqaYV8MMJG5iu
E6kXWxX2ekpjeJ6Qpfls8hZcskOwwIXXvSeL5WAZ84Mj3iStigwcglGRLxA/4Sz3lahRuceEI56f
hz4uWFTCXFHyKEu2mK9zNXfA462hbFrYPCDtEvhUv65dqDdRcKetv91H7gudcOkC9/YduZoIQgfG
7aAUN9P+V7rbIUhU1WoXmy4SdtumRRdjin4fF+dBWVuDLvf+l4iTdC7pUYGSvS+4KljDR9Jdrr7N
EQsaFX2W8XvKo7+GsV90ouSrCsprakJ40RF4NgufeZcZBfh5rSBL7djFfTgLppk26RHzYfyPurqn
iOejmfolrgTFuFCnZnwCIUXouv2+oGkjvTlfTlcKNbNG2P4ESHqvxsuRXtiUcTM8iIF65qMcylLZ
otHwBNiG0bmA/MH30JkR235Fxhn+FE2JBgGCjdp/u1kdyOBPBGfHJqf/jp5EzdcHS+yZi6h5s923
8E68YPcHeJBxxdrjP3YbYi0ld1+JfWr81bQAdpucUQutsfg6t5A87pFJNm/XrH0OYzqgZAqR+4t0
oRCfSXvDthPMD3TKvN+7mL9deZ4Nxfy4IijFIpb7PmJ7bx5CutI6nU+0V+rKrOmF9s8UA1s93yzl
Rtqt8nQXcNvYJw3D0zi09yBrW2Fz9R0lsT2ZsEKt6+m6JqAMH22cbODC0lCaCi2rNStxil3Dl3bf
XJiDXAH+WHTao+kx59SgUUh2bSsRZODVkv1AnsnAoljJ4Drh5C3ayQQvyPIC9hJtrJS0EMLreQe4
ZKXFaZbErW5+elS8HioW85atmolUn10UAN1D2T5Hq65x3uEixX4TKcpFhC8BXUcAALMlbj2lPl1J
dPR0b0Dgvhl7gvUdJ/Id5frowtwbkgae6rTremxkO9UZXLS10W3OMPT/y3wZpavDjEoy1ALuTqME
hfjIyJuoRjzeVWAyVLsUkxADfrSg463eviy8opRkHmb6TmHD1LGcNIHRGu7pz7JbwgOg5fJ3lIyN
iki83QPnuEWL0tVH8cOhkfvwx38Sqi42XCAf1C6BqQllDIkipDkqg0qMrNsmmTGBRLK6eNiPymTl
Qyur7z2s1kKdMsrw9Zz39PwstsrtmGcETfwyJBdDlflQd74QeC7B9QvSbsucq06T7fhozy7ZM4Fg
kncNTZGInWYzvOT9MuROErrkmUdJe3fYa4bjzp2HXBdFiHCfo8bCLZQCapV/9gZxGH6rTtFV2EvL
Np+1LzPk4gUeH2EsdBTAZTjq5hJmPen3+wm2my8qOAu288KutbGSlToi0wO23c7cQ4K97K1KXdxr
IY6nzIzcPVxQmkp8kWpOQ/upAmp3TS+eex8/5F7YLNK4gOPWHQy8tJa2d6oPZA5edb3NmIQ5+5ZF
tX3y6ER4Pn306CfrmWZ3bnkUvhDIxG8ASsaHMvRdt1HzvZEAZqZ+1UGDkjpomgX5TC36oitUzhcJ
/CchgHiA4g0K8VVs09q1znrycjHn/0qamnl8InJSdR0gkokz38p5RMM8BFs+4ZoetEeYO0XnpBFZ
bR/ogILMzDdgX+l9Z4IfMVVePUSQFCx7BIUzBnoWQ9qiEJUnwu1CjcXRToUAWkIcUfKACd30ZZE7
av9/GAsBn1d2MvWtULV1qY8licoifQU5QRzYE33eRV5/V6SzFtc1cv/teDDxjXH434+t+/90T/h+
dx8ToMyB4zyXa8PcbUWfU8JPmAvSCmNumsUcvZtaFDE7+9aHJZQgRrU+XMBFUiYxQapZQG0PtMWf
Jp1Babvcll3CUAsLyS8Fyeb8wwHjeFYPkKMy0Sf6M/MIpM5JqYKvMLYD+hLV7SqP6OMHY62VcHfu
30/oSb92S5NH9NxBI+pEjXRYmlQBKhgM0BudfG6abeHT2MsgfMU4Hwdgbn3FwpXri+nJF/kDneeI
X1hH1AvDTd9pxnzjm/rB3lTzV1wC16XFxpBG2kJurc2655swxtkX+0hOLAq8UH08uEwRjfvV5WEF
RG/Nd5qr7+FxmhqlR4c3Ez2taMl+f/41IdQmQ2tb3NmRKwpxBp/+BZNeOhnEujQypzEkArRJGqfO
EIMQwgrqHphe0hPvp8AWFOAdxp23H+Wf7h68Nygp+2QOKqwDyfPMjDPmLW1t6JaWUSp8QUfDuwDu
dZxsvVaph4zjZWL1IHC9/cRFs2usXowlNMOi8JSnp2bVSM3C8T43Wv5x1QSBvzbtlQtV4OCsaSAb
elYrnooB4Hb4gWS9X+oqWMKfDYcNGh8Y8vzz+9MJ8yFOaN9MaEWrU8iWyhaOtMDaz7vzA3Ra+pvn
JyKxhlRNpGXDJvy6eLR8TaZ0VGZ+R+OUlceAiBZ/oN4IUWImncLwjnQsZUc3w/nnTWMEu/drkAbO
mXdKuiMLEQ4/T7cDDbqPMENUq8BQT4tNGCMMly+MTXuvurvhDlZE/GMMViYi3MUSgDNS4mbNCoOf
QVqyU6LivnDJhCH8JHdCeqd2/Vgg88zKXFvtWTDcCu0LdpNQl51kEOIuOdcRaupzz1xvee2QyUno
uqr7k+XK9uL7CQ7nfpNiJLZi2pHwHX9oNqRlDW6KGJr7mlBLxZztnZImwlcqypWFHyjCGPfurH8E
J3XQxfMCAxv8OJZiwqXrZoBPSK6ztPeTd9Sek731BNh/9hdRPCuf75wjPT+QGu1arXoD7zq6aWai
c9ia/wPOBca06FlDK5MTtIkH5pvvFgtGpKjnspguybxwMBE52AjPXxAYkqF21FWDf+lE0Ct7pxJU
3exL/d1ieerRmEMyT3wLpl03U8dtCCbfNrAwp/KPpexYTFBKXfw9L0/ZzVdH01ZTTpoG147K5Xse
cMSxQNO5NVsZWE1/f4aWUEvqGIdrIbv1nebiipUpn70FmVTFKgAyRSAFuasKM5KRt+/T2/U2TT1V
inJuBAHeYGIqC25D14rcyQ1SxJClQG62BbLn3JdqAOI5ypXosybsNjn5YQ6r1ATvwc3Iy7aSKyLl
evXA/QWxL7ggrD8bowtrrFTiwDFetGMGkB2ASkCstGDiUmIR99SASjF2XGeXVThm2B+jP34nw9Sl
SY6LfNDvRAnvePAF31ahVEIayaZJE3Ik2HcPTg2E38Lv1PbbNMb3leRJZ22os8+3AJ9xXDflwfPZ
S9fByb9LAopyASAIHwUPSOPJCy5NiE1c8wphxh5teRC9FSZJUz7OeByyR+LSyKI6+7JDeLxJ877d
dp6D3wD13UdBgowl9RZQVJry/Rm6n7nD3s9yjVuaJw9dhvoPP1ohWawVrPTRjb7+d88vb5V3PpAJ
LCcRzPbVRXIva99lZ8Ze8rpejjoebfFDpDT9cdNcktPmBMgxbQJvdLO+Eqh702ve3f3QGTmidg9p
Bo0+cTXPGHvBn5qDkaOhkb5UBAkd6DYyaQdjHdqUxSSI/PJqkRi8/zD9zE90X6pYMR/9gK/0Sxqd
gJ71Momz+idqqF0KZ5sdRNI54Y03xzvUjFUSCtNkFrBNYcM6snCjb3t+ugxit8gYMDGBF3Tz9PhO
6PapkWY6t4Fz/t2KJTbFHhEUys9cocrb29I2e39Wa043sYwwezQexWO9ktZaYk5Y70ZOgLLExBlU
QVsfkHpVEmiGAFSmlk8/QEruijivoDt/WFA/5LI3MoQ8+ZV32oU3dOcflYbTNAbQYx9jSVzInfXc
LMZJOVzLQ3Et+3GkpSAZCF9nHfQJ5Gewnyavdb7pev0yCkjutGyWWa5DzDyPRb8DAO4BRhebNKgd
P35trh5cp1Euap9INduYEld5QNa8c4aqMSeFYiZSrnvzXC3jjqZZAwv/U4IF9fS017X3/GfsOv24
kc8P2U2oz9R04AMMpGfkULCEBrW0qSOdVLGIyq8hhq/kW7DS9SqHC+3xXWJLUcYfSDGCE8r+/F+R
zg8WaXcFDiorvOiFDL3q2pZX3zGCkNfLljBaaNpleQSnb3sSznuEiY1zcc+p+lOAHNvXFIA9ZnMy
hFV9e0MxMziZux6dbtrGBJunn1h0IqeKTuyrXakcVU6sshNHqI8o6dfAVdeIJdA8dC3NrTL/GC9+
go/1l/IYk+rBV1HgepoDRfixr1erKeDMbUwtT4MWfT84+GP7ot53hph7PawW619uCrVjC1ywvcS8
hU/oMSPSYQKJKsA0vjZCWtNrYmkGlIGaC5/hSfGAUMaW6y6RmOuoYEZDdfMSc3Us7IIKVBkLynwJ
rBI2mrzHbyDb50LsHanQFPxxOt37GnviusN1zPT9Pl740uUZUQDL2R1/Wc9v4H7PkPSeNnMnooS0
/Sz5gQ2ThrFJxcPDKUnD3LOgvKobiZdtQgFqoxaMGpiDidZ/vjSqQdg175ydKiwEWv2/rM3g5WTl
Z+eK0Tsn2XOQhsNNmArs4yjRLEHeOQQ6nIf69eDWbrA2TOLs+vdh5hMzv1gYLYyPWiQQfWiuXoLT
BX3di8JhzaOcFubFAs3y5N2Lv+XbGYxS5tPbtoOrqE95hVlo90vw/29XfguqtgWj73zQlf11l/KA
SX+RgHmWjGrB+yilzoj8nXxUs88wRnvaPUABnCB0+ytsGQX0D3hCbA5bgCF4OyM/+CYmbk1byRiX
eLx/CRtDy3mWU50lMUGPftqeGBP4xJc4NBEdDzZzwizALfoJcVwFExh86dy5N7WDAc+wYCfXGtUu
uRz+ZPKLniAg9ISj0uQY0YoNsjW3ZHRI5AbnF0szXEb7l2O964rbJPmTsMxvAfOG83bzXyGE5tcE
wV6Cgxf27/2lxvqQQk0ZNGFNlbgUYKrSG07zf7LqM+O01MIcfQMSL4em4r3h8JDMTrL5D1X9Lewj
ANiRjSRbhnNUKz+MtcGib1Mpzrt83BWFu8pR+xdUiN/rmHoYe9ZZ21Oml8wqyjdrgtNI1zNQ6Si9
bp7kTXHt0oKlry64/xb4GoNPH9UFHirYj+4tarBO5KmnzP4RpK/PXVUxYuV8ekF54tKoe92pxV/P
AX7hXAon4e8JzQhyj2Cust0gNZMijUHWOQiMvwH940Ngc3yp7ecUvHEkGMMnBk+l08a/5EcnFcyR
TzPHRaM5qRHjTgC36bIm3N3JVMMqqlDDa/76mFQpRjTNwgq14CH6idTak8FnTl3HE1Vs22gx9GWY
gqdE6v/V+Ih6MrGzHaPRnsdSgXHLhtwwywo4qeKIR78i4XUHZz5O9jPidGnr+BtlRRcuzh4U+eG1
zUAdpN5GTXkwaYPBui2H7olclR/lbRW8FpWEsnHeIzpYU+rwphj3tJHJAaqgyoJFHPf8vsHyz44r
bKrKXLC5Qrf814nXz5zPMxmmGFZEbRmnOD3jzqRBAHUOaRg5uVXQ+r2+LWvy6YiQkLccVkw3zMvc
egApfsjHx4as855oUp9H7Q/vSXtF7hfWMu5j6t/A1i2kFpJZdo5DqdK6pSqFZO5HO0jT0VTTC3xl
5Rgltmkaf6pXTERQAlPB88fq/w7phl9+F2FofUXmkhkgUefm/hXcNhdPptzLugymeuWut9gDGXJw
AbBfgRGmyAWqfQSMnxk5C1+AadDvJ1aYEXGqJDl+9uFZ5H1XFDB77MMJDHwwH8INWGQ+ulwRUOqv
4nKZipJWV3UqlrcAWWXWZVC3vIpEyKlrW/ZQaxOJMtqj75CS/duC7LLZ53qe4cvAfJxkfSxVzT0f
2ygq6X9W2POaFi68uoTLUXt9fFq31j0LuBzhM3R7coJLnrcHLi4Ren1L7nnLmWgFsCCCu4jya3ZQ
xPCEPJJAIIP4l58TKiU8VxNxILeHmE7uz3L2n0HxlvBC5i+RdFiDMYpyLwA+Nl8T/rqa88pbVxxn
bfg79FDzhUpkhC4rXkmsAiiDV62vtzd4Tbxp7I17Jerw7d9ZrN6msbfIp1bv7GxqTbKQi0N1lEV3
jtPbNNxX2YMy4wy4QIjAda4/eSmcK+c7O4Dtzqx2BSBioCgsPBTUu7JqqxeJ6nAtx5PHwDBWtxNF
3en4Jhvb/vNLnYoN/TrEz4eZc32AyWxlkK/jkJXPIXcJphNc4zTTGhxSBmsIAQlv4Dp/HbdXU7yS
B8DK2bDvgtCWJfrfAUso34q6/KwmtVQJjoLV5JCrm6HEBcEgIcN9y/SnKh0KJk18Vb8hNulRUv0/
OvTKA/d3IYQ9eDaRSrPL1cd8pdsGU8985hyg9qTes1mRsjppNPnpeOKxT9txTWp+aJ9Lq0LyTkFF
WRPmmbL8XVcrnJHE+41iY+bk2UsREtRvmNvwxd3fzsnlE7KbYFrv/FcIQ/AT0UHkqyksU/NG8Evh
ZzL7bm+WPI9RpopSsy7TETLZPCk0Ji/vds6NXkONe7cIV6GloJJYQrJR7jiyu8Gi+7tHUN854e10
C8n/JBUtIXahX8PoR5KN4+f1tPgPLkEnqNfu7Clq/ujv9Q8SJewVmsCML3rCmVMHUjdUWKqXkNVz
twpmtPmJo8GnZ1wH4D4erMwsdZ2/sKiSQx0io+KmIkPOkcWJLkXEZRXbUGFvPrnkNkVX+g7jGfdH
Qh8VOhStfOdq4/J+WIwUSM62KTMB1LPn9GL2GuxsvV+YJynbb+9NtR9/zlNYq3uisn7sC/nvRouK
XiC5izzSlnTtfHDONW/lwksHY3fgWKMscJVTHz6fD8vABbGiSV+QctzvyYlb1r+wNb0ZUdKNhDlD
r0ZT7b4FjlaZLABN2xs26/FSfTJRWOkDefKEBYK2lhtLqZBXrUGrTHPPp7Y55h31RnA06qeI8AWV
FMsauGkuxwtbg+WmXx/zCjKMbIsNVLNLk7C+JIuayb1884od7mUK+twJhJPGQfAXX17CExD2Jkw7
vE/4YCbiKgfdF/p/DGKvik5Ensvu2m8vS1rtcT1r/hFfgUrMoyU7omousst35v3OPf0f/eZu9oRA
jk7Peu69RbwG0GslCaevqA3tRZ/a64cd6t7H4DYijNPQVZUpa57gEbEthqfmWtdk6YRRjsNfAYFh
fCyxCG8u4QfUjek038lMZhdVuwymIauNtHeNQvqqyYMyJSu6VeQibYlSeonjuiSP8sZX2rpuCsJZ
rS16/BpuoG5YWFDdTd6hc3/yLufjX1JGvxutpnT//6VkA7xUB3Pz8N5UNnnJqfeNBGBAsC8lHSPk
ujwjRJeQ86m6rMalw/DbS5cov9BwawTKct1su1Cq//nmy8rZ27cAKv6zIjyOYh6SyDhsfyDvaoZl
9gwDsRv5nFNywjNXkJA+XDZbno4gK50+1Wm3CKZkMDM7d5CQwl+BN2rX+phRG7gyEubCTtnjMMP/
J/9oLQWMKT/ldcPEg7T10Sr+mxgpMcMmaG5xndyHgYAn8pC6zCmuNhdKLLpvV+1T44WZABoHEEt8
9knoen0UAyy2BFsqMBZAivavYuB9ZheRmsp/1JEBzHBHSNMBP4l8ISoBRqUJzvyEoTY/F+lCz5gC
v7a0IP4TvBOOMEmDORm+USLMdNzMcbt8tVjOou5PW/vV/39dktzGyweai2GM+9KJS1nO21+58/1W
IKZ44xotxOm+QDCIO1XkNX0Sf+dlE1ueJpPVJ62gglNsY5c9p6iYHJjDieF3T+vOZn9I74rDePKq
q4fqeEJ1E3rwQoQnnwIHCVL3mqxZ38ssyfHqH5tPan1ypl1F5flXeUSntIsKCwWLKb8K/joCjxT5
SBUnQdMVmrcCL+Z+Tq3FBO9LMvow3ehA8OnstijWycQSL8h3Bp98SPjG2OSIS15FyiI31W8+zJ00
9rYUJJgxwj7EztlH4BQQtMU3sg22C5evcEYg+8yPNTIJslH67Fa61FGMRPbSNiXWiOSQs25OO2Na
WW9k5D+B8rLtE7m1W8Y0TDR+GIOoMmixty/wMgdO6HK5xOCHbL1jKhsu6IbDDBS2xuvcI/auxFG5
AvalWixStR0CgtXQ4ewW/Ui7tgwtkdl5MzHwby02pFkmChTlhF0tfs6ZbQ6ZjqMh3PI86U1TXH7j
2K/EPQfWPpqWVnzYJth+y62K/kTWWLgdwtKiktvqkpQAb7UHtKdzqY38aFZuZ2AOYu5tG2pnaOwH
WY02snDgE7/iFFnOpYLxAvpajdC5yDei8gZYzI9U0CkjVxPCvhHeTcXuYbkxgsI9WM2GZWA0MjgJ
R0/u98NurLz52pHOXAvOq9xxm5l9Apg8EoR76/bNdsF7Lso7ZoXiNxIXuFdIZVS0NhZLvfB/Z+/e
Q1ZVVVXRlvL/IwdsY/CuFiKy6D8zUO6LBTzzYHEOqdsFqDLMXWC04AtyHjqtudBDtr5wl+RqWP8Y
4fiNXOhhqvFwod+djUTR3MUL5f2ivJTBvOnS2J+jsJUbFpPsBRpoOGSYI9QbXhpzBI7OtKbCMJ00
y8LnKfFEXtA8l8U7XsARLrhUvFJGwpM2VwADFRNP2s5vvhwKLjNF8AZpNPTN5jOceQSyEViBl436
zuQFdlBLOF9yWTQziyjfA2fL0Rk8TWKwzQJwA4WVd2bT6RalLWSvTYGmsvZ0Gmg1Bvyg6XgAHOMu
/kr0Lrb4tBzVHv7vUOwrEL5OBoOysHanejH/7K0nFDg8UOvmkG/0yAH4tCUQXUzkQ9B2BBEfVY+X
G3fyf8GgeIApthqtiyvYAbmG9gOJ7xQYaDzROPzMVe7tN8zkZQOAC2b7QBbNG78EJ6XEopf4HEiG
nMFDTHVYmwR21LeJjJlAKtoAQqb74S50JV6Bih3wFHUsoOVWge5j30y5263I9c12Oz3CCXGnneA3
KdWCcItcQPaU45xKs1dLJS5ZZhpvgzJi0dyxVpGFU+xqUSD1xjJXHVdFGcWpaR4/0dWVTqYfVPd1
S0+KPFxxtuPHFkr65HF85BjIpSDbQv39FSj74OYGm5JFxtpGRovSeeCuMCNxUVgebE2agdEWGvw4
9RqYMPY8eAVf2OXpNbaM9oMkO/pQ1NvIkzy7GLgcN65Cm/MEOmaCg/7IKUVpdjR8tH6qNgLqthPM
eB+7RT+MwG0eVMpaajO43w9OwxZcbGXagwYO5EWHb3yFZRkBDJJdKyBSpmRr/eePLc+OI887kTS5
VH+RNi4MacuhmybnDJrihCr/3DRo+ai3073SK2CrDRhWfw+7tonv6M8rbSRdENlPnZKBlqe5VHQT
omfl+Wrr2BxMeii7qdrVVo4AF956cbj0fOCAhStD/u1TjTGFD9WVoWGi8QCaUwQYUoOo+IfFex8z
tQabAH53zbROtUsVmDkiNasCM+BPxg9uT6gcfxVW77BGhlzSLyl2j+zFYMhmt+0DAGIxiMqPRpBq
ifz6kkjWBrmAidNtxVncXmzSfCZRIQWFED/n4rYbN1YyYetaDXCcjl1ZucoeuS/MYaC+4FzWM3/t
fDN/1UYgR5ffctGEVSTwCy4x/FRWTQR68PChmvJKHasCyXzgeQtvnyBxXBXZFX3ZrEg22/qYzNdx
yuPIWrYI7PJ1RCK3hGU7MZ/7yqRxf71Gchas41wK+pZsusd90rYQWlQ9EIi1sBke1hQIjJ7m5kTc
mLBsEyn+yaajPTJeFpzrP2d1zV2oYUouLETyZLMNsR1UuSSMKKS/nWLJ1l4XjaQ82ECYysJnuxh5
I9EuYXdglI5FbWlUIH2DYAU7QOFUMTj32/Ldc0JUUo8E6xI+YUZpGapCKyFeh3U3Og7c8+tys3BB
dLAsy8OYCOhbNH5Xe/A5jDJAj7BAcSkTTAocL3NIK+W99GAll6/K2fHp3JqVaRzPf7vsMHZn2A16
gk6MkC0H1ioPZhF8Zc5SYHWK1t6uQXUST7lJW2Zj65Qq7YzMYTT0UhUb3Utz/dLEoa0DcS8GSpEi
i6HdDSqvDpNak+20s5MUN1UbT1OvL2HwWVNWRSlkLREQNPK7da9B+PPo1kp2hOlqQ12GDqcDmkDr
7gL0lUeog4JmJxMTgw5amLu3wRxpW3TC5/qrifXWJkAfaK1CNhHBeYdFTU8Pd1p+6+xDsXzAc9TH
2qIUS4aE6q1WxTKJYVdKQXVGkjMOfr1IAE346X+ZM+E2ZcO8C/bvKglwL/5r7VeHoe/BWhmXs9cZ
fE1bbsF6VXUmu6WVgRCr9yLWBj/WAHXTefYSBp+wwO2P/HX9HxyiJ12hsL7oBj03VtkOYLbOrpZ2
RXG0EUiCUcPoU4fVHQDCwixin97EmXTBP48r0lBSDXorGKemDydkilBqTpKlvGDOSL60BkEVqwx9
EylPhHwOaPiVor+qSX/La2BbWALMFzVKqXHpwc05ytfhFg0rRWC3QVNwlqRWxGqjukzvfdfFAI/2
FhBK45PRz6mT1eG2Lgo8qhMsgRhRAtQ8xyG8mZjaoImLgJW2S/cv73d1Fblc/Oo7JKx2sG+Nqkly
qoBei5RZGbam9MAANltuFtV1dCdWt76LKvDPc9aizqAH8/dg7KW/q7j9DoWSEhMO1WGCmSF6tYDi
vFYbK989OmGyxuoNfxRhHnG+A6k6QTn2VUiHZtIj1n1ASPHbQRx2KqgrpSbvRaJQe8gZDCYacoi1
q7C9m149KrQJY/N56azlft0Z2hbD6qp+BH27nDeD1uT8PqbKvesUz7WBmE6yIPDYcYa7nSUIasRr
392CH6kf4a6SIFAjbu1ZIO+ObFg7NmD9osOn+TpLcznAyUcwKtYT7UBzDqfxFlY3pDalzxx90m5b
5HrkUQv6Sv26Jx7IZuZaKBZa2D7hqjXE66U6mf0bPZPfBrUA9Rin06BK6z4ZjudFl6iXwVa1QkRR
yxifkrzashVmA+AXTzMP8DyGJYpyOx2ihKG3epYgWmIzNJRJG5GpVEKb3sqlMoLR8IEwgDOZ6fiP
d2wdPgtast0BXKZ6o4d5FWm/5oKfuZLsgRy1FFuVVj0CPX6L8f+6a9qhfZUzfFaxKYFKoY8kvaQ7
YBb++g1MBaQYZ4eLRDgy+CwUqnLBM571dyShHOGOS2CfF6Nz+2NljPg/EKj2jiLfkcyPRZGjCikS
7AyhRF7Onmd2kvgedeJL05yQBwCaw01C6szzKG1962XUhyU97AJo/IMeU1PQfEsqHjHqj8/2JuJI
Sqvz5z0qOwPuRQaQClBPmszOWZtKkS1HTN20CfsjTV+Y2FQBZjQnHnTcabbKCT4JZxrLqX+Umwv0
vGBTxu9FqcipYyItwM/TmoVW/fUIjmXmBmV1q0WK0kqIkLG26O925/obtxb9b9TNNxBQfgQlkTrT
56Pwp8pE3WEYjuy23H84M6lrKfOmrWj3wjZPGqvUuxAPUsDb6ce+UlQJugjEX3tOEN9PlsuH4wYS
S8vctqF8Slq4tdfu9zx8jA45QgzoCpLC85mSa5jLg3jbHEhyeRFicJkZN+ieCE1qBRrw1aTJ4VFr
YsTN/cFJwtgpMP4B74NwJYw4PbGIHW1pjDpVrLZrF9uJXRySwCKNqDHbQFSOTgkWrEcp1pjoX3fe
rkduFqYpGfK/nnBk5p++scFBoFKW3+pQe2HQLnEM1DIRfKhkCP75ZdmaOzm/2Lpu7pZCxwDpkPVt
46j6JDUHvdYHlEjVDnP+5zJyR/oxGzIO2zLLzUYStza62QNkIW/JyLzMS9+Lyvd/V9b0Etru13zy
zju437ahnKu+J+dBIbWPIs7J3P7c8umbWMHB9bqW41Kz4nAU95I/Bb1KdhgO9JtprReTXscZ6BDr
YP9xwWXPzf0KGK0R3p/CwUm0GeEeMTUa3U2UBfzgjQzKQQ0faU5oCKYRQMzTtyepgBZ/MRViCjCX
slrd/K8IKDTeS7Esn+cQjc/c/OxpRGh4jRpyGUhn2eA9c9WuGEBkAYjI2dF4UEjEvdx9rc+VsFOS
gADtFLByXh3FAKbbX+Ij9L+YBspH9TJxl0c7ckFEutdYd4sCKZ6mhVuXmRJM/DuLboU5FTrW75CK
mAUrx2GltREQE7VsCDXS1AjlfDeY8/3+6O2XL695NEFC0JPb1Rb8qQXKxlCxc2uNO8XEqecMXoWq
d4Lhlbd/TT4ee906JzGkHIUm+yOZtejX3Dw9Kz1HBkkRT7WhbqLVRM7UnHuYpk30Lc18azov+7LR
X6EvYOALU9IJPrHHOHhsQ2N8TUmWiAiej1KuAdwPhx6nwGhhKPgj7PkPmafmUAKVnRKyc9Gf7hY/
y+9FYHze4j+qf8gmkqKre0P7cK0LgYzyRgvTAWDKQ1M+BsPoNta2gAoMFroPWh/7U1roSuyFYRPn
2TTS974mvMDgGmi5AJDrEOjguX7dcHmkIuNSbjIjRN0q64aKil1/hAqCSubdpYJ8saf52p4BjOdm
nzBNd/HRxXc3rHKp8e4NHRvAdmw4o8BwjDX/xb9xKo8seOPFfTtb/R3DwFs/nTppSoykPt78JDF1
1KJbyBff2dJDkngkqEEwlMwnA6l2W+iqVGAxddFrVepiHEJn2Z/yu2IpoAYJ0fWsDpgi79k2m209
k9uPnziKji91cwt/YjnLnAfbFflA3My4R9GXodYZ6/9UDWyXe3gERjZ2/gkpzb6H3w3bzwRiFM9c
L4ee3gCZS4Q9df4yM1g0B35rCnkRlED56+Hzc0NkcV8K/+ob7Oods7Rb0y2zJfznXpHBeRJD9+CV
0Thg3EBczMcRptenJLL6twOu6LC/80GziuN1xAWrwpam0VR2J95C3vX4RmFzEfszcQBEQwY0Q/v+
ni38zymB34i/uBVWy4HAdAa8puZFfUbnYomrUBmCpatdtv6Y7n0LxPZIepbInpnIXRFsO9TjE1Jp
9/qdZIALqcT5R6ecWOuhM3mexPJgmESVRLmT5oD9Mg6/RgLf5uw23rUAE+y3LyT+gFpS4s2LnKJl
Zgi148Twdl+dRtLJQMB7OiGDxTH33miht+KvHRJvs/KjupbfQpZ6+6E6GQoYWpXPTe5WaGB8UMoh
kot4d4Vev4r5796JA5ftObWiuM8SIFCUAHr1UoKZL2O5febX/a9U6Hvh5HI9tQedm7N7VXi6NF7g
EgLzx/jZ69ulJV0gEFpHWuWsf6xU2sME1TZrlLw20liF05iGu67F4JV6I/MUvKcnyqcvyrpDnuNf
/0NoZVxtu2vezRPtOyu9ayrHw+LIQ+STi+TxD5zsfvx7SKdS939PL1Y/n9csCajzQCZmB09Mc3Mi
PdPfuoSaz5YQRfsBaBMeNPHFxFK1xa02rcv9/0csk4JBp/YwJarykG5XzSfiiUULuDSZjjtMuij4
SXiRcQdMvFyeCF0AFPVgDnrSbPiTcN1/WlJoPSQL8a8pjoCZy4o14cZkRUBADdu6WkY3u0Jxg6U5
ERrfl9eNSMfoI2Rc+qWoo9HXDmU/WSCiicOkNQCw2S1DwBxkrn0rxW3LRDLFRSJbMvu1wgc9Jfp3
nkZGvg9WPSzcyxXrNFExmUerbzzsW39julXgMi/ZopYlqt2KzpOBu8US90dlI0n2SZQcQAx5YwYn
Zlug1qjIlhOA73admtUf/VgbdqmrZQAWmSgs9kL2UuMTpXGNkJGxbXrThZ+cwpCvTaBwsMFZdF/e
pP+2ow41nhrjvrjiwlgdNHtRuQXNWGkNgofoNtmztUiACx8aJchrkVi1uzIk5pP0uCNwHhsr/jGZ
PhAa06iXU69rtS0EkfAVcmbRl9pmFtSVCrUUfhbq0EloSjYwYve52nLHvWio/PqnmUfyPdxq5oF5
Rvj09Ths7+kdy7XhrKNgji8PErjKetJW0T+AhvT7iyd+Ge6Xbc6EZTu/M0seCAYdEA59yLotd7xX
4vYHNnCBgNw+ahV2Eynpfw3wR0iZ8MiaaHS/W56aXyUuD9SQ25aOPSN+XysT7y1mwzT60jKC/HEJ
aSAen/lt1RFbXMd7srXt3tHG2ei8rm/Q3QGkAQ9OvBq1LjhUd/O9Gq72eXAoDRytKNb6C8h7s7Ob
GkoMTwwP96KgeKPSaHLC+ADaA+0eC+VlPAtPENIM/OIJhuy1j8UeOsMIV5tXkpcmjFTxiAM7ddbE
kg1Yh5Xmp7Ctu3jq0IB69Dm7ZvRFiMkN8ePdVGvlZYUw8wdFtwUFXXu4a3pu/cBJAW6d6YXFQNUB
z7M5pNLHf8iVpVJqwoeWRPU6FES5zTenVWxYOeQSxnQVVVQWTIVS88E8O7T4QHXGzpIEV0eRTslC
HXj4wEW6uWTBZP66rIclJwLIHUanVW4Qr4xn5k2Cz0o+cWTBJK8uyKMEIt0t+Fmu7ZZAufP+YgVZ
YrujJqO/RVilbnPpQBsmFGI934d0o56wJpPwcc+ByjN/6zSL5OusCiI2v77xOOi0hvyQaM/UUbd3
JxF9hzgBTJF9KD9eOSLBMwjZm6vgoZUXSyANwnbNGg0w7+1WF4RSgT3A2xjeK2o64jpsSr2fmw84
J14YDR628ByBVRZY98TxdayC1tqDY7M+zinPHyKIJmbaZEdd4crOws7+Uzf2tMDcKZ2hIBRPIL9j
WNX6JRbCgWyAcD7wSPC5Ll1J18AkjzZnhLL3nTqpWUyx7Mg61cD0yAV/mg90PingE/OkgtJ6+xzh
5aN6QR0i9ATjf5kFaP3vzx63HKCl6eBkwe2PA/XBbmrFqQO3FN3XuwQZ6x9BPgbx6GcBSkU1MEVH
ZY0UATO17OSzl3Mz4VCKhq+1yVT7fqouCRpTzgY1ygUU0ZJ6wmdNSAbzshAC6HJ/P4cUtdAc+urA
x7cXSKspVOHLbzrqdr6wOlSVA8nznB1PD1MC+d46/d6hZi8HnN9y1NH+szjIC98/78GKqMAXCSoR
8Oz5HW3Q6Ly/s+rYv41iCVZM5C5AUEFQMDZEQgtkMWtzIFVZjgAEjrIYiDg8F1byGqRI/u2xRg2M
g73lmN/bOQZntaKb+gY8lLQas4iujWb5SQ8qWLbNrYiwF9CQbMSFgd9JUqxvuuLQC4IWRRCvcXES
om9hvA1tKlv+KrJoOjdG7Ng8lwWhFJTwSHU9mYfReOhLTAEKFUeLuJy7W2tb8sxYQcd9R2ErSXzb
dlap+/bp5/x2oXFwzdrHZGQ45eO39/Qi9fTQhLYBDS6DBYJxbR4j7/6nPHoej0kjoE2GyAoTE2W5
RzEFdbXjFMOLvR6BAQtSMcfdZruJzRwuTq/vwR7HMhnTc7A6RNr3TnL0ikUl3T5loRXMQjimK5GL
yCboZcPWVVR6IEGdT58MzznU20gSfkcrJ43lpxrDIQlq0D5ARgHOHHUgdVHo+pCvlZ+1syiz46ug
DXplxVmllvh6bgCzjFS0+H3isQ31NG0eeU+4+yGD31BB6OiUjJeB3Fq89hjAl8RWpyr2kl50KtHV
NC6sy2k2iOJWaiJBNiH1g+MUkV3ftWN6fQWjCuOh2Zzikz0970dGUAkbDR3DWHG1hQQSZ2DykJt+
m8plq8wyP2raT6LNvAy7LOtB1FO5To/zm6PgyIrEVANiOBHeSUv/BIyx1nPS/+dVjN6JrHbcdhHs
5XqIaCha15GCbv/+gNoiwMPnbHagpm11WwoEAslpD0RhAGaiENRqBKhwO2jkWuTH4pxVd57mIylL
0LCEMndMdlQ+DUgTkfrvoVI0hCPSK2iQc8JN3fdhrjWFPF/otxXSr2gWTj5R9kIlU1AST8T5dRNi
EQk89nXd55h3sGT0fOuxaE8FxgYMG31v8dqRKZCzDjEqOfcjicX2JaSqzAAqIwKaVwzuU8dM24n9
KZObhAx+XNNMXZL525HeaBkNBbfM2luNTnnNkAwkT2ztGPmVAGuzNvX9DSuZVKjfJX6UTv2F7Zu/
Fnem3e+cc25yR0CnudIZVbqVMxZqRlZ+1AWygyVCu/Dnj/aFf9y3hHqNd5nbAe8gm69vFvpsOZv2
yOd7+d19bN8JoG5pvqwm6nn4VcPTtg86wJRJwnZTlh2wFoeR5nMAj7/P4rDqoqm2ErcmqsX40OLK
2XI9SxZiznggnBILoEuKlHAUpF974ji38MVUvKYQpy+Ak9kKwkn9rPnSPb6FkYJzrY3NcFVnBVIg
5Wu54hph4910r7InVC1uNXIqIli707phev+VY0ZV+1nSE7stsw7QiyM0dvF3z5UAkHdgl0yBXdad
toldIpzSxMCZXpMLzRF64nb6SHZQoIllf0lM+z/MLwukHBEtPxvpxDHpneUmNmYuGFTIpM0lvBTl
6vGqwCVgXPtU2VpvQmoOhV7Ia4T0rBgvWUmniZbD79zpVvFaACY+nFrBEE6TmCPbMkYM7sVaKY9D
5IMU05ELIQVm2/ethd94qZXTg6rzEBbVKv9MpIx8s1cQKfIqXBlc3JATzD3Yuyh2i8AyKAIBraIX
zMz5sGrEQcThcuMLdRvsw6RKu9z3uCvcUuiLodAZRRA6IBNEOAjbfkQlGFVOr70FRh3XSJW1dNLO
3vy4547mR5nafBaIMG9kEVXLJng9GVA8Rq+CBf0zeBIh4/IVgpLD695TNCDkh60zRnJScCni5Uo0
OXTUfGXTDuVMN7G1bwqVRpCgi7KfIrtIz4DcMGVancF0MjAl71vcurxFxeleUtsLMJdBCkuXSL+n
gxSUTZ1WxIW2XPWRkj+G4qjcrcNpFGp2BtaOeQHQGQgyZ6GQsBnglLXBfXPDZATxpd3s5RpJ1AVV
IGV9pQ0C1IvSp2cSuQvIdVPLKsVCa5i0+h18ADqMHh/pzU7FZVYE1B38l2kyyRO/1TXJ8wNPN+5q
0w8JhgINiOm2n3O/9WLm8RcImsLENeTCcNLPM/9QtwVnhvovU4dhca5XLzcPxztnHJfZbVtQIbb3
YIXLGx2iJyL38H80sb3hmOy5mRjma8sWYPZIraa2G1JRW0poWgOidJOgAfZ8XE4VhX7w12t3gCiS
rctGTAcc9LiQOTQCwFUccBVLY3bfTL7QX6wNJbPhstfoeowq/CukWkKrbv3zFytcQov/3FxU8Qo/
IHgGyPofzjJiq9M6gmL8FuQ9NdIlqpGEvzlLaW2Srr6CjEKuOfVEJISU1YX8RwZlfcApYxSB1s7o
Yqk1Vrg+FiP9AZ2W8um1O1YS0g9y3RTIAK/JXGIy/keC3nlNFRYPBk0NOcj33kTSzo8yLc9zg2i0
nujme9wP9Fyoe386BBbv9E+cvksE2UjLximBTB6RYt93DNHAiCoAxXBRKACMTiU8lYK3Lcrw6c01
k+YOrzBqkLGex3fVud1reuoV2SMc6ok1362I8fiHY3DgZ2nn9lRdu3pQvrgEAxppqFpOONwT4Rg4
XCBe+8IZ0aTj2EWQg8g+iM1I822tPLbk3zCLz7Nl3hviM+lMlPkiqC029kac/APVMfF9ixhSL6Gr
rg+tiPHY29ZBIFnb1j3LxVZmDYCaV7zoOY1bOVt3ffmcOeoR4B8CEGu3hgAHVgONyfwrKt7eBnSv
W7frFyA/q7QuhKkSavA8BJsfy6W3whPM8T/jccyHW2ML59tq+7jBmIheqEa5tLeK2hzDAvM0vNHi
uBU/xYekXO/Q1U/q7qgQxgDrPEEQn0ZOLsOdX1MoAsDsTvYckmfZHHXgaWlUKEe5/38nqGloO0FP
eap4BVkiH/vFbOsnZr4KtyW/jlKvzRikVa14sr3V5uuMKVDZhbsxRPm0inBdR1zhU8snbpY19M43
H0/ZMxVIhdufgmn2DKn2cwVd5V108j6gHJASJoqPPaW415+tC93Y3jq4vfRJlPJ5rUAd/UXHQ4P1
ly1NtMYiRqlXNZKGORDX1l3H2Qw1RGRXEmPe4NPY4tyncWdiRWxS5m8wTMCtH1kr8XrRxamN+w2X
XaC8ULz8r8vOz6604G2w8dmv7/7+4IUNJeiOBTuG38ZM9QIasoHn/q0FRAwLy16aEfdxBWLc2eHD
h75UgAnIgIdZkqbLnqsGmMq2bWvnuH6Jseugh6sLHDXch9mnFQHT+RCKyAsb5V6+ThOQMdvIow+y
1uUKbZFQQpJ2Ar3qF4svDX3Uw7CgqtBQTc5y5/JdwCHuYEOc1WIwY5x3Ab8BCxPvN6lYejtYdrb/
VNY7SgKyiFUI5ndSPsCzAm6wkudw5XHokwee9oBYg3L/C5JWt9dh9d/VMJ9kQ1Q2MQ1gIdubK7J+
ZW1yvIY/DVOshVk/NEQr2VHsF0PydoL1Ay/M5OjTCVpIlwJS7pHnX2+rsKDAvVtGXUOQmGGp2upc
1NtdfPXtqgvbwi9JKgtbSwps68Wun/8TIflhLJsg8Cmbo5qYuvnrSPE6E/fa8YEWK10Vw0tFcmv9
65CfSEvU09uJBre5mRRrysi8yM3rtpw6B2vMMovL6fLYBpA56SB7oGLICsAXT5Lpv8lT+pTKmfJU
EfN+jCTpP3fvA4VocjR7TfNfzxfVJvErYH3GgEVXzv692q4r49+rWkCjNQW5bHWNY4Q6dVl35xUE
XvSfrfP9edVPCjMG6TFWNZFYFMfjnf+ggG9Ag0m//CXUyuHBGOu1PNfKN2Cbs1RtvGRYxd6O/127
nxUlSlfFLLx6Df45uEBERPJm3MZe8bMi1ap828No4Mogr+Qeln66mmeQ9VRQbpgfcTaplOTt9ku3
8VBPJcWgNSZd436JDKoG+4bPCuAQ6AL4IcoTfX2InAZQjQJqUf+o6Dkt4CWor/W1hJsf4at16N/H
+lgOnwZH+qmsm37Cni5j/9GQEuX4HldfkvDWZqFc7iviur6gh3GF4VIlu/arAGuzWOaEzwF5Ymeg
uv9IBeNBeRXXCYUKMPbsS1OIffgtklQ1kJPw/NxKVdaM+4mpb1HniWadwZMOVjnY9dh43w2368Q5
C63VSCF9QDrByo2NGF9GPJcc/u0m2YRm5Gk6uf3sm9FqArQ5fJ6t5YzmnY4M6H1nTHk4GCR9Ig3d
toDnPqY0xWTxWrZSd0AEisPgy9ijMW2YaGQ7CNaoP9MMT3Vh6qq0rNG79/0KHprAI0rjxCKmHjr0
ITCmxZ6VEGnzbtyeYf5W794XGkaHVaoZDg1ka1pavHbAj7Sl2us+C5noLd8hQE2s24yL/yimW3ev
HTphBtt3e/6YJfCOF5W0WauvvBSJXOGDfYaKCoUWfO9KwpmNE27W/192NMoOnWhqH+FnZfYUUbxb
JkfYg6NEPiCzkufELcoUpKvo9aId892b4V39cLMPq+b0dXqAHZ3A4U7Uw9GopDw9sMSnK2TY0YOV
as9bkjfvfmrtEVkw8zeB8SQhoaINGrfGi3JE01RC6+7N36ca5aSV/QHh0fVfKJDJeS5MUozwTf9F
v2Eiy9+51EuFXgU1GdiMA1l6dvVnXfdJAwWLvegwGKpASb5bUTLzeSa09PWnlRF6GLEOwyzTBY8T
fBJuX1UKJUVZ9q4Ech/4rVhZJHbJNcmmKFqwMB4RYYhV/d7n1zFxzLHXpIQketyc7af+6jFiwBuO
AaSFHSYh7SRJdyeSvnrEkTvV7zDNB2qYVeV4nqQJovuBrJSJhMAjkxjZ0RT+hZo+1scd6JFIZaC4
qeC/LljKUvngSNKmso2yCK3miF8nYdaQwiloQ0xy73Vo9P4LxDktvP+EOnaXiqG4xBnWpmGj9sQM
4rUc3d3OmmZ2GOVaiZ8agNDBCmPhGk+Hgn8/xA+B05ktrlxCq7qjC6g1TCSqVKSouWNiPx2luRpM
m1x4og0xwnp6/OoIaxayPo9WNys5XG+WrC3rsSo6E3BRiSJCyfN4VkO+W2fGiTmFXB6rzbajXNeD
tNEHnSZAdMZgSQbSpxMWbkOPI+Hu/zkThkfI0/753NSQ7ZFHeyX2+djjzacnAZtVrOvtqD14nSq6
5Y+GeiSfKxCb3f3MrhYbgQ3m5ERqGQdR9kMROe4WToRcM4xzNSTGW8vtmCS4xgSQldwJfWTMokL3
2pMOWXNO9xRcjgY8aVE6Ie9a1p7h2U2EsJFQbn0+4ogU0miFG6ZtcbMN8eWrQA82kNYNefsvQC5E
2w4XJdxehcoNC1ckz+F5CJnbDi+50RrGZHcL9FAS1CziHC3y4ZuC2bZNbkT1ckuGvphIhoLztGoy
Pk0zMrN6ogeMl5z/FXhRIOVnkk+9a1lDQTu3sgOgBzwrmWXVTFWQEgc8zNgqNgUdJ3A+Syk3AXpU
m/zO5hyj0+iQbR/HUqqvcvZ0thoAatxnERW0GcMFf9rEOZAA44EPpgNsfVew69xTEuu1C8uIJ8fO
46GqeCGNzYx/DsVrp8wI1b+zkHyAdLFqHcHC2m8SkIfI+sT3QujbQ/FImqtqfpHSxHItw062je+J
1z4yHG/9vLHRo7I1H37IxJs+2dgOibWYFTlHrJPkAGWvlMxJNvtqCmXH63ibQhgOd+PHJPESowrc
ReUX8qCWNjkauFZWWyE9UmjVLgy83kGeQWJrui+P5ZIOtTtcBKsmxXvyOPPnLh1hdbERu9O6d0nw
nynKA3i8fC+RlKDew5tVzYDxZyDiYX/PDw7ti5qaRs1wEECfOMtkvfYUCrPHyQ9IH642PinqFwJE
4T21oiNAkYCFM9d5vtH1L22g4TcLju01oQKKH/zRfrBeiiHe9P80jW+N/5hEXL2F/r57+KRP4VWB
lLCDCvs0CTxiYHqskzBZ6+zWYR6j7YWewNwTZ5f3g0Y/EICkun7rig0M0jQCJXClR8bYvQj/NP9T
fEo5YWKoYRQWtyYb7QxogI7L5SaqSKA2I9onn0LVfQnRMHN76V1wBQT2z7N4eDn94n+2wS/6nQrD
k/Y6tMLxgsBxrLy3iarSS0B/E2Nvjm5ET6a6jui+zXrlyNZmROZmWwt8AmnhM7KD/kHimM+vdMe+
QUu7Cdw2VmbXRFGgUSp+D1XviXDVLyxxuhDv4RhzRVPoNohWMFbHX4xgGbSTOya+ElRn48ms4wlW
i+rGfSgn5W7SdKh3wy5VaWreG7lP2xAAzTRcXvSXFzY69R0TWYLou8gMwbPPUbc/0Gqh+o/CnYUl
e6g8p7GLBMk3r4rEI02thz1oC7WIsauzvJ81IHyworm8uJR5VA7ywAfLRYITfY8BI5nW4ZOQh7Pf
bbCWmtWkW7ySTcBaKG6CCXgvtvFfKBepVkcFKdF2fl+MQ7m2bsNInRLKLZOeVNZb7aKOnZEFhztu
ZEiFITek14+dC5/w3Zdmn30im9oPtgYjc/kUzYrXwZsb7WHlszFQ4okAoaFy3uZ7cl7/B/UrbCml
+Nmjqwd6fU7mF2j/iwDaL/F9KwkClh6Xx+R6ehod/HP0a4UHdQyKuSjgfnChaV9YZLBb5byjktB2
DM2QGWFxsisflOHOpmXgre+hX7hd3faJIHpm+iE4G2kXCy2ZgnJrCg5W+qIvIw2VTL5ZYsB9ppdb
wap6XsW3t2cnfsueNmnHddsMABhXkd5iOjzn3xBLV38JpO2LZNmjfcETBv/VY+oFLF4WoS5EzX99
By7lGs1jmOVH9Eu/nh1xh8BuP87YWynWfmBPxD+e0UUFLUjRq8Hn1+iLtRVS/19/I/xnqnw8O8xA
HK6CXxKZvntCM1OlF3hONCxks1m/rMEC2pai+yd2CMBcf9SzS3pWmEcy9IAr+luWi2taIJbtrGVZ
dQ2/GUgcAyFWjrw4m0gJBmyHOz2YOQQiuoHoocljVldKa0j7YBN6uCoXCFeoAQCdK4ApyBXI6rVL
9xybYwJ2MGcZIFNNN9LAHNI1DY5d6M6yGY8fs4GvU07btsGMljiLUaH8LzFxwxPlIHo1frhvaIHE
7+e3E2yMmIS2GFjKmzeU4hcnivxuON5HVhcFM5vkrGHTUrDz10eYQaJ885dHgJ9oguHptIKkfYDc
YKFMlxwRIBv7ssy/hZAU0WbWZMgV0Cbx7Uf3UBnTHgMW4wgBrSGobcIo1xQCZjYVWpPiflTFOUPA
cM3XqlLl/zXHWI7hmOYV23877uyOsHpRpnj0RJJNnoH+ZO1dEwCrOazRA5KwUxwBixJ6xTSqvpm6
+Z2LlWseZ34AUf2T90SkWqd10Xz03ipS1bWLQtnK5b7OhjEUJDHQ9+6F9mi+HPG9gGaktPWqpb7i
V6UNlvAXqYZPDftQr4cq8bY+0xm32WjebH99kDDJwtGcsjf3ndxXeZ1RQ/vncHZj3LVp7ElK6+2e
TeK52Li4FkafJrbsArLaZnidBe61rPgx4e1LKiZx5alHIylsnGBhg6r8a2I3kFeT4OIPDRz5iO2V
lM/jWRBvRYgYrR+1++e06MbnwpF3ZWReS7Zl5OlTBQe8Zii6Y2yWg36Currp9f8pRTtD3i3RYKOS
tnOwRHDLNjO/6YdajU4qZ/g2rZPy2qNzUaqv90Q7ilH0UofTyQ3DW5cxS1QG2U5hzQAALFwk+AU/
UBfvq0Rzy0k5gHk2rGVtafEU9A5QaXfi8b6RrYqqAqZ8MQOG/8uUp1bFbP6lkGLEPauvsISgbW0d
TEe1HY4o5zhmKLz3ip9EqcIWvn600ImjMMolv5qbd6jezjJnHhbGvf14GTUJ/ZCjf+kRjkmLIgyl
r80UHkTmNeRCTgJ7gVerxQNoTrJiPlGspnBfF6oM5IF3Yzr7++0pQ5tbr0YcxrCftiDj9DR0Xuw4
QyeTZlqrOPGdpf083Zup77ZG3vfYP3Z8v3r0rrRz6nFN5XM4yAShW+275AHrkbLvU9P8YN8aem2W
bQZ/Wwn+LZuAQquxmV2+zgaYiz0x7HBByVeOTI38BES1pi74o7JOr3Pex/WRz8FSwnqIux0l/U0S
nNaZg962gUZ5IuBdt3jgMMJZ5Ahv0qNr8nNdm/4E+hl5bjsjThOwDDBRL268S37mNCN3Gw8YIYfs
MA+Z77wuXKXRv5nyRmqvlB6Wfb45LM1kiU69V+qyH5ZgHa7oixdqs0LgjAzMG18ule86DK7hCs5O
HdbhOJ1n0zW7CRR0at4qUuLUxQoh4YKHBHgfbuvObpsJBfmzukU05QRDxlRf/b3DtOOoj/5GjkA6
1OjAGQ5ARu1kpQsvk15sWgFd30XRdeaWRdlY4t3lA9Hm1+Br6WOSNTVskDcc2xXKwymzRwxBmoTY
8ClFxTgnvosT1i6XhEuMeyx2yTN3BCG1mSNmYNjOIHCpcC3T1Eh44MwD4SjUBZ9Q3UPagYQ5yHfa
u2SbFKyrLxjMkdam34UTIYdsUT68tWVS6+TfnI/YPr06LqzWSajT3eudK09tk0GGzKF4b6xzYrN1
KqwUUFpGOGdh2U7nWCXlS0ttOZH1sY3AUaAPZIiUSBGwRuMbOueXGbG5odczKEM6wHf34g3EPvZd
Bh8WvsvMAUq6+eIvxavae31T28EYsJ0C1Uz9NwzsJBpJ5VynyfMaBe+KXXLb3YsQ+Pwx+WYHfYj8
oCXQwFd2DBc3zXvrzf76j+yfFSX6RG3z/PAe+0CiKmaqu5BtV8cEmTf7TK+53LVtFQt9xOZU/2J5
MPGRpPwFJybQiU8xi81IbAJ1iTZuURgFFC1zI3Icy1U2UsS4/0bnKqiz7/WLRrfzj8koDzeZGsiL
RtNw0OwS29gRPpe+jQuKLV7wP5gpKQ/nzm0SiY4TCawsIhxcSw+R8f6LMR0sMUeZ69Q7lSHIgu3p
G5GyfdtXs2TFe5vYHQTEe2ex26hvZylCqXci3SjWZ7va9IdWtNBVwBOmEUUEyZJJ7UGn1JCcntEh
Q3RGLBckbSn1sVPfCCEai568uC5YOB5fi4mJ6ydDPpJDhQb0tPgLP2kHrpV/KNJ3v7anosGkD4kW
ECKQUlFInVs864o73s7JWjEMvZM849HVRBlkYU97wiJEPduUmG8kVTaG/e6F7JV0A+3NODgKz1QJ
ar9aWat+fP15irUI4p8/zF756RQJeeObNqD1M7oRvu5k1RVp/mH7QLjtNEnKnIlHo7xVU127xN/2
1twknn5irwR5LlnU43rWNYYiAks6OKOWUBY24QlRWuSTQclSFaKTU6/4JOEvVItns1W1tCskGyfS
xJudA0QSq66ydIxjUZ7+ynR7EHXLiE0PoZxhJmQ+V1s6Zlg3ZFnGZQ2LuXdLqO722y7CZnmEd834
iS0e+8y9yHjznDmTG1vOuFr5k1RqrtwrW6YwcjMZT1UnMB4cr5n+4rgnlHz83nF1OJOvyl8qJhk2
5kwz7VTonL6TME0OGdIl7xnWbDVBRupPsoro88KxIG0/tvcY/26IcjD/JmW/KONbU+CR9P1m6ONK
CllnMMe9puafY9yl5ZiCsDgPlNZJy4SzbCrfTAFHAg1cgKwQtazWulB0wgHtbsD4zJ1lF5ay/YBW
By0WU81VsjsWSoOPFGPRUUIkZZt9VtRhpD09Ds+Q6K6z4l6r9qYHzmyzSbLxm4oBEYVQY8OkpWZs
h+FEVU9ggSwGU6wFszaDJbGVmVHSXH0mmbGGhzNSrROZefowIhyinYcQzX//l/kQG56qxY8+pgkF
xtoTnsuNY1YW8O/J21sHHbkMhcZhXXbQX7hMzqq8j8Fh3iCI5/HFCbd6JYZYvQzWVFLvBKd14bTM
VSxMC0+KHpQ/tRGfncYeYK5ogzUonVIDyEdm4TaWMWYjKGMh38qwO5Hl8rinRD1gnGnOnnjem7Qx
xQJPazoLIurt1JtbNeYb2RM9//30HDC7zwb/5vSo8WDICbypqjrgzbPLd3086B1rkkfBxFDGlcaB
5myB8loj02EuDUJZdTDF0aGkqrtX/++YA3g+agvAioKO+bt2WHfg6gFv/YKkrhFfB+qPhc6TWjsx
4Y9RAp3Y+lW8ijvGTFkzgjow5uo1oB2IEuYZkUVEb7cd7mS7YF71dzB6tmNU0jshvnPYB4zNUhTS
LMgA58PqYY9NjPqgQwmIcaf7eALBoTmXoQVVMDgPWW15np1JuP5khVZxI6MHmCiG9lRxOVE0xtqi
c+xQBBSgeAtUsiL61R1+ADnsRSiJunnkoKcjM54UeG12K+8kT5u26WyB7hk0DeI45t/+RcN6D6+R
Seyqio+l9OnG/uLL8BvQ10cgsj4Rp0ZqjZeuWSlKXLstGh9DWW6twRpRZlKLBk+ANhECv5F0q8ov
u/MQTGqxis9INxb1dIXnz7Mn732ECmOXBuPp86mGaX8Ii8DyTrLcG5OE+p3RTi4cEQCZI0iUEqTN
12fqa2zhVWQP3Nq93UZ7650Cm8OfJuZBSa1MtAPdfcssoaP+p7qgaqG3mEX9Y5bS1RVi6Dn7bIlM
PfeuDhw8jJ66blLpPPuiG4l+TXkTu+zLyqlsMQRgVEdulfXpOf3npMZqT5Afa+5z/0zmTG6JslJC
2SMta3zMcSFAVAfdUpSlB/lx6eHvUlzyFwevdLagNrlqrTwzMQMs8xKJo+cKYIpa1c8T3mqBQNlU
DbvPyeW3A+lzSSmspvDc8Kk7QXs3L6fspv1diLlAkRzGISzMMB/X/9D82xqpDg6hLE39qtfEjWqJ
U2+4KTRh2PplIvyM5yriLyMnBgw0OlOvyj44ZWmhtx5Cp1t7ImFXdy+QmlMgI2yVCwiip5wpi5zI
OCI3u5QROvWJtiVrn5OvDrQ3LaxtzL7cd0JuWNBBUfz0OwBT58eSPxGE3Tq9zwdP3PmW/osFw69I
SUDWX+6g7m5pdDfPx8h8oHmqSwiyld+gw/u/44oVat8Rb+QrhDOPl+1Y5Ehr/iIq2dv14DiO21NQ
TB4nCHm19Bq0WGaMwP+FJ1cSQLbim2JQLuVVSnXaF7d5JPamHq1gf6+4gQtcgJz+u6PFHxcwfZHQ
jMEQ09RHV7MezpwEWDp8mdHRPcg1Eelcb0tVTrqUZ5IzwTy8bvl9Oi/hfgbLoErAMf3dIW7L4X6X
8NH2yYGeFj/q9MyorNZhFRGU4XUYEyfvCaTUJ0K512Pg+ggqTp4kB0hX+v0kXV9the/W5mSfTHd1
Zsz+5OSUq+TqjZz0hiEeZt3zFFpOFQJzcHSvTkvi0+LMG9B6/mZp09Vb9eAkZTEvgwmuhAe/gQ8q
32mfZ3UN5mN9HVaDDAloKuReMv+xrcgEjNwXXOOKNymlfJUINjNnOh6eA30Q1h3379AeI1lkkcNl
qPO6FtS5yscWKhTayKkK7V4xFoQiauV2R1BnU6702x8LekZm7WSrjtCNQ2UPYNfRqtctlFu77W+c
fI0LesdXeW4lZlKcdtxtDIhn3jx9dY2mPODETcl/DjDJ1QtrwF1rYqBecLIblSQFwqK6BAioYOMT
le2lNkmq2SWiW8UK8eM7yiXamGg4OzbybEEmBx6M0fEMmPVnTU4e4zIRAAqagyHlkz93ljb2Wppe
5UYE/LwvSRsqsw4ZOj3m7SAeZvnsL1103IWuDYZ5rtVENywgOHg87yBBgRi1bJLxXdjFqivxvLtK
BsZCHSbrm5kBdEFw3lorXv3h8YdC4w+04vm1Ljb0WXtg4zF0/cI87fxH7+wUASFxawYc0vr4txrR
I7pZUnx5Y95g0AeJCGhq3yz90Ea9CCySUvQ0gI72QgtCHdaIiveme4sVteWfbH99oRgXJJ6iVys0
WTM75DuNXXd8PuldNGsZlMUG7DwBk8/VlDlhZClhBucHdoLHy6h+Xdf1PV+gVPsVlhgENLbeyNq+
61TCPJ+2qLSFGnd+DLBJDSU2EaEZOZn+sApDNH9hZ4UFbUqKsYX2sDFjcdCw/Om4BNQ5PxFLQsNl
HE3q/uS4VCRrfTh6HXhT9tOT2UfuxJaAb8gsEWA2tnZnaFNnJRVcGrVWvXkAAFDYrRG6RI8V9W+S
WmHAtCLDQx5Y9v9KFz0fsFFGw5qVONVdVHMU8EBLchGaKq0kek/zRkX/3j5xT3F45uVyT+HdyKSv
6wzAH3XNpeCb/N88bAbuYjXNVKFw+zhvFQPf0QAC4B/ctO4XR00uiaGo/Ejv+TrwMV8682ktQSQ+
DpGcFqBuWGiBJ3jZxuLO5B733YiIiIZiyhRdM+BCmIlTcMqZIdZ+ojfX3KQCSsRqymbAle3SbDKt
5zFJBhm0hUqr1FDLr1/jIsMlF3deG+E+YLyEeURaMxhU8HijRlx8jiZtB41qxvnEPL54aeuE4/8m
NQtTDDYuZOz7MIhHLD2znJoz+M5g38AkZoKZG7zAicH+JrWXw/pL0QagDmSEv9n5v8lL0mj9vnQq
YDQiDhmXQjax6hk6TLgb7FtdYCoLQ3LKQA/lv6szCnvenBWQhZF8npI/oHMUE3qUkOOOL4jBF7qZ
lQkRUuKxI7Tw/V4azVxqBQEmt0KRH8Yr9NochWhqM4qvLPOnJZrB2KPrFleMZEHgpaSfmpOcXPh3
4YCXD7Yj7hetVvZUgI2Ou2vxrxe889MbtIy/9m2/9WkBhJ9m/4XiJNI5WMyKc5BGDNFDxmcRwLvf
SIfpcfOn0rfW9uf4+f0G72eQIXXousNzuCEdd8BnyaloUl6wEpg3gPht7gxa3Kkzytdq+ugrT3Nn
o0xKW9LR77aUNaevI6VK7knwh/oLOTyqwKBV7uE1m9IH6vCVZmbzi/W3iHko3E8eTgSFBYIG7w67
rc4UPIcLEk21ZrVdIrKGnxvi6Frrrd5VwXdahnQUyU4B+//rhSr8bCB68UmrXXu9U0KV2bfVY0fL
fuYu2V5LiPwhbQZFDkBSO/VYoP0x7f6DWl3kuMwNAtNmvPkOnZX2ePm0VZjudnp1xaCb0x4nbbN7
68XPfTcVon8bn+y2z6VTv8fEjRCwUzkGdjPB5oKhkQI6O7ZMHuKxERrYWIiZbQ0RwOhvjuI9Cr4W
SfHByiPnhE3FJLK1yjBIlRMlFf/DvR+V+MhDJJc5P/gf/jLgwYzeXm1ZGE5mjJkpPg054LXPhxM4
Aqv7uxZ+f9j5i+ocfy8HrwSylW+KRhBfTjhY5DmTaTs7GXmMVtneS8Pe6d4gWuXmpMHOJjseRNiE
8GMUJ4fhMC2GqUil6lv869ufH0L6nPHljz+svN/o56HTRtC4NX2XsDlnaPaAbbso3psmmEWja0Yk
9ZjOL2/An7JeqcGkJ56QrWk4sMRGl07ecgx5DN9b6zBe4U8K5UNArgfsjWraofA/oLqNAZOWmXLU
vRGC0nZYniDcFF2xvFjATVWuAhTp0za8Pf3hbTT8HY4rozuS6f0nZhFoFgJjSaYT1goWKvZyWefR
q31c3JUT+KDsbmWjfrN648zmN3Iom6FiMYM4eTIpO++IlImfGAaLUrooahhKQg+W7ipRAMeRwq3V
fl/hhmMUzJnbS+tQORYlRXJdX5I3p6SwH4nbXGoFZh5Y1Kj7quxEViex8JR2loR8L9kgMlw6rRDW
N2V1ZWUcm13ZR2lbQ4B+qwdPbN+lcITC0O9s/UbeeyX4+kaKQTcr0U/Wx6alR7QEnLDHgwvGe/7Q
MMZJuKWgVuMUdef3cxGXJzBpBBpdc7VP/A8DQxROOxW0Rq8UHX1Np2TyZN9TbjAvOLaNPi/d7MMV
mOEiuvuk0Sp+zL0XWdeJd4ANnAdY12rO9vFxMbeCiWq3ff8bYsQWrN53OG4gG19PUiV7bQ4nCRDU
oFRmpgF3wuCnToI04BKa8I9+MjUXeaIuRO67pjdtH2vMr9m4dm76hF/MSoemkwGcs/iF4FzQ54+M
dpGtVhAXUGG9c9PJ5Ve3jggqqjLd4QHzn2Q/hfcXQ6yT6AfyVVGKtSUOgnabrSiKngVTm0MOxA+c
4WuQPd1i5lUh7kVkvSDjZ5YiYild/ZgR2QfrWyChiOZCwNtPYXccMSDt4KX+OBUP1ZVL62HeqcUr
fDqWPd1pik6czAHrCWbZwuoz6VZKPsfn3hvOxthLRuHjyc6g/rB50KQ/Ix3s+TwYwxd39p2+A4Zo
7eAFdoLdoIP6y7LlobGU8Fuu9GA4wS0O7m5hpofmeePBsFwLVSICOIiJduyAY/ggCwq/oQis7IUu
hgE3QjuKeu+I8DpAzRv56xhzaYRaeQfO9nbCs7lmAvVHUIl4D+j+1zApcdfiz1dSq2h8jmavNIun
JOWSQVBIJBHYrZriVeov+R+dsKhdKir5aj9yxVcvFXLPed+jmyNsToFxsGcnDkwPYXtHxLSZH5Ie
FO6aQjKhwffYtc74mN6oaZD6vXrKi/81pAfwlXlKFMPVA03snQs1LEsz7iN+Uq0/bks1bFDQTa3G
J9Te8+lqVMfUH3JCY9u5vE5es/Y7aHoYdcGkCUy/CUh8eGA5K7owVHBkpjsHuqpNxLgyBjsH8YOV
QxVqrwYq0iwSbPPS7P5M3asB86LaNuJxJM6elbBvFNIjLlCiWvH/x+qfC/SZYFa/nHNi6f2Vr4TN
Bni/nSHHAuqLQp80mgLOj4gjniyzyZ7grP+u+bDmV54qMLhIAMefzDA+F7aaVKPhEy0m4W8l8/SZ
HsxCqOOVvYICQ2ZK7Msix37Xi3TT0gxgu/9t7zjWu7Q7tdfbbYSrqqxfejaBMzuBv0O75DrGQW1I
B2Nxpvn/R1fJ224TVF+3BKFAwzCuoqlRuEjBUq5szeKP75N1MwsycEz0PpKGWKBsOcDwIwzFcgY7
dZGoP9afCwIxaf+ZQxkxbpT4ot64NMYI4sa7yrLaqWRIXJO4VaKQA7jcNtCRvjmenUfoui3tOEsB
VkPxfycHX4UFWsf0yiBtMXZaaaSbKAi5/PIQAvbMKm1oNmzlHn8zG2P0qwc6Gw287qmth28UpQnG
ekDprrp2mgq9Fd3wqfikhNY+BkFFVUMX2sALZoDVhgW2BMNluJDFDlbAYaBnAhVTkuOAF12zrdZw
5xc61at9zzYH6uEfURuHsLgNQml+UAuDPkJZil8zUb3EIP/dvtfR/+3QLXiv26k8CwfuzqPd2m8s
TLMbYT5P977UX7twoaoaLJ6kvLkEJEnbw2xPW9nBA4xBm4mtbknpujEyfwp8OTUjDv/A2AUDudBX
AkjG8A8NWpD+xJ0bthFPPJQekoBHjfBcxESQxAxK2pLKH36e4ADMaqseMz7WHKOKx6EiAOJwBW/Q
f5Q2ActmO9TmPXeo6rFd5DjlqifIofga6WwC9b3N3nWB2NBKUqS3LWBsjHvPKZKya3ZA8DjNI/fO
exe04lEKNq8ajtQKTWLpY0JLEbpbdbxZqysGjWzP2i08WRxmotqPSRIGfz6BaA90dQV8KYXdh9KR
E45BJIqX5GON0fNIsr8g7Z90YfkeCvH9igl4Zn+sXV8t3s6LTfIdVT2xl04Tbmyu4IYNosgIZ944
8cqj9gjuCi4AMQRI2QO9EtSqHnVwp8YfydDyWmGydUpzsOAiLi/MticxK2E+7AQcizGMG37PRmYz
z7ttSyU8HmAdCVo9LXnyKm+5+DgI5ztz0o0TPlDclpd/Bpv5JzmpaWJBmGSXSEsugxplZXMMy2xv
HcVSZN7ZV4XdHjb9Ul+XsVDU4k48uhEDbdoYPZ4NsO5x04A9/Lz0ZLrEV1z2J85+OvoV+SnoAyYL
x6yJ3DxU5fzkh70jym+8/k/a7GrwTA663dzEwcDLn4Gii2+gIQyhvep588kW5s6N9ZeWvVv+eU1G
HOJ782JaGyzI3g/AotGVwIGnAw5wtrLOGtikGhOIUVCvnq5c/vazN2qOZZW4VQPRQj93Cg9QAqRs
FzUYXmgPcFhuAbFn6TVe555rX2m12kmDBFgtrNkMGBspOhD5KGXBcALRuSG1+I4dBtjCf6/GmBb5
3KQZhXb4AbMOaVqjK0J40R51FsyZBrTaJV/S7CrnONplpOiLFqvUcfj3xjjQI82Tca36mcYji6nv
hV330SKPmy4vZE84frWHYeqApUqq+TRYd2dhYbMtZxN6kszxtjSvm8GOrnFt2Ln2AsR0LmA8por8
nqKBhud9WKtXh/e9BZmDgIDytvA9T8DnGYQYSeMOTfuVbpU46AE53Tk9o69cGC73t2NIYNp2x+5c
eRtB98tXTKDl1t+vkPbFmX6x6cfdgpvMyoN34ue19R+glZ97Is1CBVHLVjommO6xauWPS7QO5TnN
0hRjm9twyz4dsnrPuRCGuHqNHdqEO4m7j2xbJSVV7uT8Hh/8KKOOuS4pfDOsSUKvhQICHsYWkUG4
5AGo2a0kceQ86MvEZ4e5gaWmMsH38C4vntYdgddqq+yGCsyPt567n5PwOOwmnj6iPokz970E9xkU
qNV4mmIdnqhVdj1O40mrErA3F4jtxP5MuLvDOxUhP7DNrviLEg3nr/ERw416gScyWudEqCE+wn/Y
ACcBYHWXr732sIia+AP61C8yo4qLVkfHv3VyjyqW1e8fC0NkYAmBIut8H1FLrcyaCar/DrufZh0R
T/eMrklDrD404Zvf1Tct5sKC/DfBzkV1wxT1qfIsnT7HM097JzbHlNlIuSRJSCJexilrMq4GegsM
Kr6iaO+9aeO8NGAq9+ECDCLOoZw86smlNAXdoRa5iPjVlNKpHWsXTXZfgg3idllqSEMSUFAE17By
UA0ArPWlFo6G7MRj40yMdz5pjr6dMnavgY2Rrk325DPsoSh4/63Hzy0gTsmNyKWHIRa6oZQ3cEqS
WJt5TnunTZqQUtXaAzoftxg9CsWOtUbr4QIlhIVYWU2+vT1ULHpZ/qCbN2OVba13WT3PBGX3U72x
4yJJ4a0IBccBwjWr9pTXuLjylm2cTDnkI9C8jP1yw+NoF/EWfNFMTv6wQ6CTqkKhaHXTjLP5WAzI
CAlznGfAvjes8cBS0OjjXFKU0OjnHgh3ddXHT3UhQOGeiqWEN+Ed4winONdYHR+RaDJGL9mbV6Mt
Vm6ypf/w/GRix/fsVVncl9jQSAZW+aF1f9IiCbcRRv11oOixRxMW8rP3ub6G2f1EwDJMwmST1iC+
dk0alJLNEHv8o8M0aRfzZuFT8AA/UbAaxBpIOKeSUGWvhZY50rckx7vSpGL1EOuSwi+o9bXfV44c
0GkI3aOaFluZ8XiIxXZc8VMhnceccWIbGS8mopGlgSI9fNwnH8r0WUyQDOJCrYvcA1EJBhyiUbpT
9n+woj8rdgb24vqKbbii1xbREknY97BvAUrV0jJ5AjqRD9YQQgvxS823VILj990DQI3XaRekQmQT
nofgZLhh5kGD/Z+UT/QEyxJGsf57ibaM6/EHmD+luFZEFSGpF2F3WTIMZdg860BHtRWUO5SNf+19
Oo1KBbEjzHdtgbJzikxKBwRZcgMp4zZFFZV8LItPL0a62SXhiKGpFpYlpWfucYNeyy6VcxOoYm1+
UA9eZW6juomAbVXUHVWWUfPJH0oWADOA06OtUkrJnUcLA/Rljb9mcG5z9KGOAVTwEgbA1NNpQ35Y
fEb7MOhIxYWaW32H9PvOpFYaW/MFZ9DpVk2BHrIzIdH7QCc3sq2mp6By0F/SI4lMe3LxasKwfmDV
MAbAp9jRpy8ZzgVFWw11vV5/s9KSjmE4xL04m6BWGeLoLnUUhP0z3PNouRBEUBZlnXbNouukSgvd
aH8+o59v46o1xycuYKotKyi6d0Bswq7JDMc/nqm6538dgd/oUGvdc8/miBODBQsfI61SXA/DjQzs
L1ikmuvjlNSJ3Jl9fOobIU+bu5ql8LYKDiEF8Bl4BE/+0sKOcMs60/vVRk0zKxs6jVnHggRGNqfB
YRQcw7qMAkSIViyk5z/4mkOE4lXR1d/hQQ0wvzNS7GrgyuzsEO20yhg2k6AyZVH/rXuwQhRnTAUU
aczhmGTZn8mRcyyZS1oYT0V/vDdsKXimYVLjBomZ8vYE5ZMhXZeXmbEq4DO/+PE4d9cECoIG41bG
4P5MHiu4nOGH0I9hoSxYfbGXv76nkJcHYwWACjn7c4qtiQC4npnDQzLwYiXszXTwKo24/7ug4u1P
yaFN0/sLKlVsj4QEQ58uPGwHYXk1C6xifgJMxDlI4RE8lXwAe7hg+5be9b/HU/PKzwKbSGX4s5uT
Z1P7Xj+E9pas+sZNx+jwpB8i2CZ8pV4wY6jw8iE0td8+lF4xohOYiU/rOtZgmlzKCiQcRfV1aqDL
LZ6kuBoO8lbB7w+HBrxalntzq/l9FUP1u39uCJ1svJHzY5zAul9TWj6jzWE8qY+rwueUtO2hVFVY
yb2WAxXfoxUpzNC8w5TkPpbocdp/0h2xfOb2TNhPlDwq4WfHaofKUc5ssJESV9lJo8yOg8zJ6CBK
ZTaghBZhu1BorKPVnU53ddumwho/dUb7zBtGBBTI7eaFXtiDM5Go+uIEz7uNpSirQW16oBEViTY9
kPrwoYkhSFT/8xKTqfABYvexfSMLz8VqjhiEWhS0SRUkf36z51cYxXZNY7HEqFCfD9FXyi+GqoA/
+2Fm+glTEgcPRW/rCE77KdJPXdGQnOOOWgNuXtKEs5XwOWq9GBMWf8OM1jy2/khlkFjeVnXbJy8Q
5S6wS9d7DpjNUSysLzlBydZtaDu4WF+Tpqm9TTdX+W8/E2Zm3+XqbZuN/BsS/fdrNnLyQO01BS4C
4YnLtxzp/agr93gxHkK64r/gwhE5bq09L4ST8b8F8D3mDUNuoKMaCIrWK/NNg/ACnQdYdzacrx7V
kWF7fa1WYx+j4vRjTVkGLjoAlHiF9FTYhx04ziZ3MeB5+F48fypH+6Ig27mLo7kThu2mX6DhTxOd
45fARa6qzre/LnqktT/YUE3Sb39akuU6WheMsOLuFcr+Icjdxw8CpQwKAAeBY1ZQE/X3R0ImcuDS
cjNWyjbVOcSs/oRFT9y0XNIjeWEOMCl8Odxvp635Br751TYqy2mDn3Jr92hbnrOFfHUJXQjvIRCm
jIfD5qTLyhrKWx08+AKRuyuTvOQlwnO/pz4TwkwGfefBxiZvdvgyybIZdQAgG0shzQRzgws3UpR2
6si16Nal+9oVBQPqmuYTzrBD137oDg5vKAM2iC1ui8D9mpuL4ls8NUKTYmmhXp1uH+FDKtu8deEP
IhMMCyOZn00DicT0k7r5S1PSRZBrZVKdnIMxcg7MuyZ8FT1dTCBurUgWplCFStLAlUEGfihxgt68
jEk7fPfpJGUV+8UNlaibcp0adnbSVTVgrlNNHDZ4ddFZC6paj+giPM8cfDF/dkn9ZC/f0ls/tAgr
oO+cZ7N3PqX285DXHdF2wse5eu25o7cA4fI40LCjcaVXUVngWlspyKKpllO47+KKSoRrTxfY9HI1
lvnqc65KIByD+iiiOx5OWkEfJUGBDA9pkf+2vvZZvSQzRot9D7JXDDvLbqQq46IpYcdZsdLizn0K
buMg7inLl4Ckg20O/iZwaRXfX4MYBstHTbkV+J5QQzxzoU64i7xP27hIGV45Cvo2DiDGASpguL+A
xVPIxVs72R/ItlvmaxxyEwzC4fcTvBJ/Y7n5tHwkG5KLBo6vQXQN/kpCNUakkr1EN7rOL2qdYvom
Q9IenLA+UUInuprm+d/HQQmPQOueo/Rq8Y7ZEH8QivBA3Tb87J+OdZxPXDc4r3K04Qe8qZIJITat
Eb93b4IUxhGdFweasLOBzo89rfBWw/h4VyBL98o0Y1SNRuI47cDHNY3YKjGgqbV1JbdKirFSr4G5
oPUueCNRkCV1N7Q3hPH+SjE9hPM3GF7H5p5uXRaghEKOzXTtKWC0+KzR/ZC7qp9NVy+UiYDP6tcm
Nligzb5MbIgLSwyhvIBLHUVDs/Uu5FMfDG77GGllz5HSXsvai0kFnA9qGmHt3n7UnHZHb2LYtUsX
W2nd+n5HqMUQYJl0G+z744dpBTs3xQEtKJnMITNpCD3YndkrX5wvjTuHzu37oPxxo4RXSjWWx451
18G56oDZmmcvJACT0DU8x/JL/oOOV5ok3hyS0BxuX3hByGmf1GTdLHtEi6URqLXE6lsigAAuJpVd
BgAsGSTtkF6tWyxL7q/aGFLB9TECT9UFbaJRvf/rDR9NzmvhebiqVkxgJrojR9E6SXHgHZ+Ub+Ba
/rKMKW9u72LM638C3vCuIMp1hA5RZmDANwuEzpyqp8Ce7VD8DwFeULbUFfl6hhExKOs2RJLDr8fb
/I+7FyND35UfcA2JL1n66noj8Ksu+7pUtIMZBVPuduvz8UhXApx3RNHe9GR0qQk/fsmuRH7/7cvF
Fv5ddFL1gLLJmSoxhoCZDFbG7Sw8fhHJfBPgzmg3kmC4JS1QTSNpiA0PXu1mTJQPty9bgsaPpdaG
4T31vE6D5ulWonRIQ4YfXlpL95CpiHN7/rNcouFmtbeeGDeDdmWe+CtckcagwicLpOR91spjXrSi
PcFslDGAi8u2accl1rCUn5B0bbXo47QAFJOdzKG4HoxePjO7N4iRDmt8TPwIJwnGzNpfpeyyBrLh
yqsKO9EjxvGAsx1qfmZcIuDWQ6YQFJa+Y5srlez28CkVmaTFLPhvfKow72A1HCYrb/XhXwbKJwa0
Fg6VlHd0HavzRca2XiVDFwhyjufA8lk6ui84mWErj8HfGPjS+8yBcD5jP345ix2hCcxK7Lug2/8Y
DEml2JTS6zoX/kAFxc1SQb8avOX28sAppu74RW5r+ZLStX26g4Otw11IT6sKiSMFc3FPReG3G1ol
SV7ZDXiRm929rSnDzyla8Oo3GfqsNmMSwBYEIklMB9pEAR3dDLcW6kRt9Nx3IWMVlZKtp2ZYxyjA
xsV6Y2mUFENUdaBw5J2ptcjP11fcDYaBJuP48bobDJDq6FUDYJJdGVkyRUeQgQqWZ147RZt/uRcL
ikKvozn4AV6Gtq8XMrMd+rC77WgFqpa8pg4qTgreDiSpDVHve2m+VkqAvWXGw7sOfELaPBXF2c67
902USx0nYFfWJdg+s+3ugePoLrHej4olOO8SlK6wwo+AM3qnd0/2RlJcb+UF4ypVI/hksWJR9/PC
pgDnnnK7kLLc/ALr4KWBfer3/Zv8Fidwnj8JlGIacbBeoWokNj8vkVJTUOza8zODm3GyH+GP4TGl
2E2bQsW8jH7uUH37n95GLv+0QwF1yK+khPzWptNK4+96TD1qzrPHxzqT+ImglXfE/non7jXEGp4N
eKy1QjNaDRhTgp5zHGRrreH+MeHqmh+wCeTl3gcQFyh0c+P/w8qTm0Lky3zjEcFrtJW4kuzLHxE9
82MQJ0qS+k+9lZdxfYEO5mYDU88caa9SBnnsuhylHMEshrIuPVamD/YskgBRpkf5VjBZFF8OKtcQ
FGlvEtBD2tipCbi8QGVPoNO1hjCMOa64Qlt5l9CESLTw/4AW3/OhShAK1rZ2zoacCSceTRhuGHPT
r74544LFf0VRto/C4BkuGIMHME7vQ9/rTb8CbG35422DmaHKeP1eGCRGp45t57BwrP/e2DGvnAlY
uucbmWbZPjyonE8B1eVZL67EYQyxM0yg6U4gUQCtpnbQ6SV/uLJ86eMmdMBzlzmvKeNwB3DV7JUG
o2SRKBQzVxE+18SMw6t5jJK3RV6yOnQGHEDit+Dx1KsKoPi9m3kQe7misATmUOoI5M9JdrRxB94q
CfysowokuQMb6hG2KoSHRqmXmWeClfjMvh6j0ZPMQ31xWM+5kLE6f3h2pSA2vv9ojUetWm1rFKlD
hErEZyP1Y0+C5NAI6bcQ4oNMzp4qzcuFb2UFzpTfquztczsHSji064xcQyMI7jYXmf41buO4BQ4R
LNs1NlWtpuYMAA731gHI/3/+AXeXwAj2OVYNZCoR6eT4P1bu0yloHuoJ+H3xqpXFDTlmkDtI4itK
1TSYsvMHejkqFggi1DnLEp94qoc0Xf7AXHEPnSSWCt6kwqNvKOeKY7DriHy0+awHUBcU5tYbReGr
TQxaEcVSFypDME31sYmem2XpQEAEXfpQt7DJsziNgMvXbLsgaCN6r76qG9GDd7xrTh0AfUhHI422
dtpltg/5hVxIBTWzvA7n3ScTd3O5d1uuMqut6EvzfOX7fP/cRsSGp7Ugg00SGCMmL5PwMUEs7Kag
KUJz3QYsIDn1PTVBl8qblUiYrxVUZ+q37sVSzS0Qd3Un62flkvePL3F/QpT5OEPwqXeGM5b2TEA0
3oBVx951a4mDy7V3VVQKj9MmuyXQMpD59xb7T3JNtx/8F15KOQ24kqpc45nKrtbLCr91E+0aPjKK
HWH6HJP4G9wEpTRv1AC5a9kw5HTGpoIncJ5vp2T3Bd9cyFydOQR42pfwWtEuYtjkxj6PsSbNVjmT
5JyUupmGUlp5JpETQ+l2qtTZf3zkGHZ90bJyAbMv72/4gTjRx56Wb345XlWFcJJhTKF4ztn/avQ0
dIGvP5wFSazImHgDiLg9XnCZUgh0utwzvjgLBo8JpGnmU9dpRfHd+e5lnx4Jgh1RXgkhhbQwita2
hPAHVIAhbhtRhnlltICvhWcM7Zy0HU6ehZ6cntnNZVNgNLk6MXS/6CuOuOMFdGFgOGJ/LQqI6qTY
vxI8SzYENfPYH3885rzlvFWe5+AC0V2SDiOkKrB6o4wESGcHjo7KCdmRW16Cm0QDw5haN6IzetVl
tHgLHdV5JKu8S3kvXlD8Szw7eYbaQ3Z+jh7t83o3osQ0UU2XT2wpOHteH62S7vOZdnu3O5YBYEPt
jl7T5iUPbO6u+lb1Cu+PYzlRkGu4THjqUhkFlB4PId6a1mOR3V/giHms6Xi177JR1nKwT/U6x4SS
FjnekZkBh4NRJfRs1g8GKsfd3O/fPLPxzMcp5zQshjDZbeXWlvHwR0vZqW+vHPQwsauUMa+K1Fsp
YOBSJE4ltTu8pHuovTl2PF8EiDhdCHhbGdxmLSJoIM+2MrvkM015uH1tA5tCdj7o+bzJuihAcKbx
tfBJP5qN2Lxr9pwH8ApXgy/ITONZBU4GxnKpL0VN/WhQH26JiyyDYP0QjLP1Nxy5rtoWRA4jKJq5
ozGNMvtKHWBqIVLhjlCq2sw3bVc+Fki2o/LFkLNnSfJC6EqZfpMaw85N44mB27lyImiWT85IgIXC
QYZsrru8DtHwPKbdMyUTbZn6bAz3AdBmBrFk9emVPBve6qPJUQ1cX4RCMy71IBnaONrvRI0DSeT+
Dk4jDY1CWaF6DHAF6VvJhtOVKY8Km0SRoJVgG6ektMqD4kekViKAOksR6eVzA5RgTJST1XhrtEux
pTa+G+Pdn48rn16ob0RHJWS4iswhRLUMvFwLoEV9dztHr5SZp9HhbDv34ntcn91J96vzKzO3m92B
v4qZAh0KtS4jjtPSxcul7qXbAHOeB8IYG0La8mzjSzebu2akzAzVRoGMq4DLnt6q6m0FJnLRjdg1
LaAolUySEYPLt/b84BFjfhvhHYvAWvYXpo7iSBai09pzoFiYzr0fFPhQqMfS+iVaZEizIsapF60O
nmGGGn5VUcKuYbBEqQ/uUdgV4ZpB2d9/q7cL2gk0TyPYaRm9oD9yuGrGFjDLdnXixmfuJB4P7No3
ODWV3anrkkp5kf3luM5l0qJDdJVYrJTZ9MamyYbLCVLIfoHDlJis2F8tVepXOOV28J5Mat3bXAwK
gkgW2Rbfc6fYPJy0JDabxiyzkcFIbvCukO23nHzCfjSZtmfabUdb7DCHuSYn40dKI0ZrqafHIVUL
sCBl7Bm5e/txcOi1Maw/wi/L09H7BUAs4v/SsPwIFa8nDViteLrq5UwiTnH/FW+6lyVvqd8A7Xrv
L2UsV9AcGDS9+3MGPbLsSPiu4d9Tia8hUwKrlTm8bgeW+17trJ/3iKCtdD/9+iUFH5zbjr2EiHUO
xwszDZ5gfNmI9iSSrD06+806Q88WSxz2LB1HBUkcJzM8WJVPWdwdNNbV0caXDa4Xs4DMoUAkcJcF
Qpob4jQKAPbcyTx1vSE12TaL2np3ojezvWVBNwzamD9a9POu8ObzfFKvA3K0uSH8QlDxgqOjxiTX
ipoUWV3bT981RUkDIh4m673nRLEHihaNtVYpRHcJ2BgxVrzLA0Hb/AQdYiRhYM+fTGH6oIgGx0mB
X9g07vg2LnnEMc8yd8Fw9rQsAERdWlbvzdGQHrXkOUhElflX9qp62R2bSXdcyY/AD7G/cbvc2sUB
hJsX01w3ACwK44MQSgIbVcR20kE+LyjhkUvssnKN2XhrR1EPQTlRog+ATax/CmegxBeLDcIaRiKv
hjwx38o8Wu04BAO14j+r89GkcIkqQ3QLUpiL7djaAQ3KyVYvASs0MMnW2xG4Gm8Jg35Fvj3CodB8
BbnysCH6GGkAcdqEhNeb9fT1sXsQou4junxjX3RnSg3+b6HYVjniojG3KqTSmys7HvXqjdb8j0HU
10LtHjYY/702qXaC6tivP28/FFWqq+fjAMQy1Z7goe/e6CXDgT5xnYtCzjitd+L/CRhtMy7gYU/H
yNshRXJfzkWACGk+ftiJ1r9wiERmjL4foTv58fX+S8Qe9NXLOagA/5P1JVoNh+GZAqPz+bwXEziL
JpAp6Vm2czhVDJOETAICpG+OghFl0fStzjYZ/UWbZGer2/rz3XWoisM7Hyveoilx3Vf+Bz38B3Zp
kRGNFM+FJJmi3krNtRKIZbupLR1lQxl5QirjxCN75LJ3bpTSGGFcZ6R573IeOcn54QZr+QslMXYe
HcD1ngz4TTPM1HowlCvMnJPTV5v1QKy+mDRPfu5EcmncxuCyYdepGAz5DWyfa5NQKBNwiREYANFe
5sxK4g0+X+n0WqjC39ecIB4V4v+KSCcjAcf+Dy+q6P6wygbrgbs1UP6ZorHFQz77jxb0nekBDYZ8
m+YlWhlCZmewEXr1ZM8YIZ6jfyqzdKsszxv5iv8AzZDVz7j5lZVBmw5hoj8mHj8a4hRuZBLn6TKH
GaA/E8k3p3bfmcU4dGNLAE03fSNSs+3PIbyjZe3367fa9/KlEE2K3ZLyyya+CpMbrpmlUWrv/FVE
tsG09ODV7G65DWTzD532Ib1R6LFyaOcXTnd1habl9BB4qSJd4ZEhu2RnVn2i1LL2dNJAqBvMlvGn
KMPE+/kNp1Dm1l8JXg13wuVbkLhmK1WVobZHqqQsvcZCiaiGqKOEMmVSZBIujDfuxglc0SGvBprH
b8WXjYwzsn46n4p8LNnp4sikvIIU2qt08odhrO4BWwZ4bYCLIACsmQEffdESI0v3YCwzyPYzs9nZ
k6Yz687FP9dUpICfmkV2DLao2pttePECsmktHMgk+bbRm713KcJjnJbI4vVFaLqsKWn7ZLqXbbLI
VnPt4NGIxxMpHcwjR4s7zIaVHhRf/X0y7DosidY1EP0T6hApakmEpdsv+FbrsrNQFESiSh778zJq
BkvUDKaWdw1VLh/FRxKvrjpzg1cKr/4MmAqXsbQHFCFiDwAze82mw+JM4ALykd9xpagnALtq8VyN
Fntzt0EnElW4z/shkVerPKXpYsAI7sQYp84HFnLvSfV0LtC3kxXPGF1o9qaj0hQmO6cAQNFu4zl/
0Ab/qvHO50gDNrxs/G2JIXzhEYM+SANNWApQEavVdFKoxOAmbC0wgB2OBIk09NXeO02PtBXj84ds
sD87RneVJNx0F/yJmPXx6b818uuS+S3c6s8HxJQeVvWd2TA5JOVGS7YT/rHjdK6td4QIOsFRQYfv
qqjWH6/vwEVpKmrfLgn1UAbYXuBZ0Qn/diDBi5vTglNRVnuffSOvS7Yrp3AJ4UpGxZEb1Bn+KPd1
MPrpKvGbcnPHss+fMQfNPMhdWrFHXstA8fHSec7SKR/9zpaohcPEXKQikTGoCGHB9CRbmr4efHdK
BpAfEjjpCkbJEYu5foOFd9H0oBmvSpoybjo0Q8eYQZFYqxhyQ5ypoo39JnkDQP17IbpitPP4HvIC
Nm60yefDV66nIJEfpEH+TeAVcPBGDcec1hMYGiAP2YP/dYiq3z/7UBw6BqhTUpq3TpbzwxK1kA7o
DnzK7J6Atp85ND14zAyTERgSAbZnJwES0OmqJIrSXiIfCihxpGs/0JUzPHZzyoNew2jLWrr9vv9k
RlaEb6hZMI/dJNtGK7YxblTU3Tg1I5vSgHvqMkYt3t1F5Bf+X11wlmlyHfgi/xnRsq5mh49OFacI
Om6/YaYhV3hX+mvepf+sqZynpRjNdEaQ9YH+GHcC8JrrfrsuorxG+KTPa2vZiOwx9K6OYkF9/yfa
anM/UjV67W/C3/0/+8di4WhAK1urvNVqb/I83JCne4cITrvSpWCWTZ3/XApeeWcINTCVpWrWvx1Y
8TnH20OKy7LOaNJIP0Ma3uTqulCTuczgRfa58dNdOlBUK0RJ9/3I13rkNlhDp7WX6flqQFmAhSTP
PkzuSLIeLMefyJ3SgfiVkA3oq0K1KN7D5o20wWfrEMLIU002At01JM27cmSVdH784IGvvalGDZR/
iMlijAvEpfDu7p1OEFjBVRwjUprLIHgiWuNart5kMBDUXOCsIR7Yuxgw8hvnII8fBKWfmslERZBm
5YmLrRRPBNrhNu7q8Cxje9SB68igChLdN/VGdAEATgSJLnqONpF5t0VOzeZiqtfV68r9o2fe19ZJ
NjZa316Wb1l7ZCUsK0Sc1Z6c2i8V7OeGbVSl++tOyY5UlqqMg1r31BnYpoBHyLrDNhNfdiN6zI9f
IWAsvryT7VzVZTQku+4QOA04HP8TTJw9jSXHamWGvOIoBUaQb4feoxZIwuwnpUD4fqU71wtAg4iZ
iBR9MVS6cHjbdshCkz9ZI8SiJFItGeFu2Wx3P8pclYiPQAL2maKAFXYIXuQkpxExAjmo9YQSOhzB
OmXUZIFApuESvtZ00LY6vyc3ivXvYUxCqDZQzYvX0c8SI629287CRItBMdzyk1AKSEnTmR1UI3rz
uQAiQsiMFdQpuhzshYGIdMDQjQNnJGtvwm71DHs6TnsWwtV6EjR4g0PjN6I5soRP/ZZC4/H+gbjy
QTKpu3JYUbVkNoDWOX94W2QadbzTUEWndypQ8Bujm+qEZ5BcovjKvrOimWh/H/Y9zymDIWDstVd4
IeSk71s7we2/+D7XKClCYjbsBhsI0NDoWHFV9yN8wp8eJNDQXkpxKo/hPvL9B9BcoVbgLkwwS97n
YmwTHf5c8Ttq1ll5ZbFsApgOYbj8uSBz11vZN4EWsze70YCnXNr4v7P1Rr3HlSsm5wdIynJtMio9
crTtRtae6oMzK6aiRx4mOoICjrRgSDNoCOLl1Oe+xM86H7PpDj6V3LEuRCjdz7IP4gUY5JrPEkX7
85b+INBoK2YHupwS1Zg7lChnv8dA8eWuvjn8N3+CMT1r9RlbthpQZcEXDDA/IPF6fFLw8gGLKnDB
rjzp3TCUzIKdxqplQdun6SaHMYY7kocPKPbldC54kHxG6X+t/CYPUEZejm2/qZFeLIFZ1bw3DJSP
fr00innrzDwMwEAKtHfzoSa/YqfIBjpRabhptOTU5eQiWgUKviw8DkACz1mH/2AVynwcD6t8bjXJ
94OkvIDuH3Hm4o0HgaIGSfBFYTlXQGB818JJOsS5OOFu+HNuKkenSp7SfJaFFQXxl+ZIhHM+MBKx
QUQe++Gu+wWvX3Mq7CdKEm3ZdZ0XWCLd0KJHA5yhe/tbqzo1+k3m81t50x7Dv8Y0qUY8oaMhxgie
z/kjr0RlrgIBwFD8y32NpquNQ4aDMVbK1XXd76j6fSjYurfohWU2yDO9ShihEZ82sHTBX8Hm2wrN
7QsCmKCJlbpRlBy4afDp+P2ulcOcat4CYDnWm7TX8DsfrQmRqWSzmrYY7dRH+RAqpVrTJOVOacje
t7jVB0La5qNL71tp/W8sHv8x7wACfahwRpqtB1a+0EZjqnnQt6yn0tqFbOBOftRzlTdFWokxb9sn
YkI3RQsSY5UJJFqr2kFJ2WPrERHSLBD2isPylersjnJOETIIru7glzi5BFZblfKzyw2KZ+Vpyg02
dj5x2VazjJ8Ft4Z1NQM89pKQ5jxHnaAvzzJXdvywENiYscANkb4It4ABTT+nfnZ15OOX5nhBDdLA
gnDmdI2ihtSqj/IiR2y5MLrKpFhXrDANC1fQ4pVFfaoqHXxM4WAywxGRJ6b4IvBfUNKJstBPMxVq
4iigAZk/rEHUHA9wo6UC8Gi16EvSIjwFBk788decWz3p7D4QZ1AXqOW1s1mnRiVofmhhNtdKzR+q
IQ2yJz4O04aWG8pp/g6FNw0b48uoxuyJecEh/Ac1F2E9bYS7DkPKCNA+h9USgXnev+IU2kszJTCp
fk4+DWcrc02VjZNBPZns2+TwTMynEM3XzJmYj9iFqxs/UqN54YD1n3xyE+0TJL3S1X5f1UwASfKq
GENck+3kJ8QRKaOrgsqh9JkJ4PmLziPSIbhUxheOSxgTl6R18uQX5vjutT8S0fImdp6W1kH5djk/
ZO+ozInvBm5cduZpCS6b/UPSVXbNLH31dAmHwmnoyjBKVgeD9qvnOIFUaVhW5ZSX1iyleJUng1YH
x5NpYKb/I/lCXFvHCzxhhfzvQbW7IZyEByOv0F3K5Bbc1KB/GYIDISn+tP97ryhwotfRaVELeTpl
Xeo49+B5d++bfpkPm7Vq2TO2lvenFh64pxOSJnzz8mkifWsf/K4LrRlLT5HduSNkXa9lYfyHh+jI
Op92ZUgh/JoHddDXAt8UzOJmiwt4JokDXeTQI90FhnB9Cz7YdZMBnjzjuatlNh8disoajrqBvVcS
wlfATGpWpec7+Ru3OfbmsF4zhd28gbLRA8C8zVaupRMEmuUKtzD38u51Nd1uLTUXjKRSXOxHVGHH
Hzql1sZAtalHrIAHw8HWBdxqeHjfT9b/UlWTRK8sfvkWRoZ4u+abfdpyJdkixPgwpDGI19p8jpPm
XBb0FF2UBMxDDcaKh4q+sSU1oFuJLN5sbDguWEHp9K8HKrfi/ZQvcWAOEyzejXivvd3JJ0DXAFw4
ivBLcmqpCZvN3Gboc5EptpHCoNGTDoO8hn5/vGCbTO6BcDGq7BpTmPW9wwFcIZK6W3nGBNVkS4G/
4wsXnaqvvptT/2cwjMaFPoOZYkLjIKyDjsSlaZ0VW2gG9JkmgD/3gds1WohLqwcp2ZZivjb45I/k
Cu/3GO5Vfy6Gd8cDMtXkVem+qS/FWv3TCAm+aU0zOfZSrNFDja8dfVfrbA6JDn70WGLZheEoL88I
5Kz59H++6wAMA4zaDgKPfHivJaERUZ8nM3whZMM7QU0/LQdnQ/6D/dqVDaFc+KvQ6Kmf1K83XpEa
GMA73ptQcw2xKDYKvq+x5haRfXOTNZg2jX9r/tv685o2lQtdKK6Y1+7WP0boTeVZ7PIDvdJMbf+6
fAPXIF8iMneDd24BcZ0s6HS1htPgmdqFjAFMB+jEJJFx5fe6JQ44nt+Z2mSmf1ytA9lST7joMXY5
50cpyYG6vHDNYrBZFtwynN4C6sSE3atC3ABSbCGCSWnIeq2pZdM9olkGwL9PSjjAJxOoAbWOo8sz
lAsJSs7948tWp9TV6bqthjqYI/43hoPa5MpP6bYPfoMkhAqAgzBp91Hj1pzMsJYE9Df4gV7Vn7L3
jxseOAIG519Jzq92hjy8brAkedfxnYCrnbMychsXbqAzTY5l4SX+ZJagKrVe2sXeQk8LRYDfOCLy
zQ6ipsuO5W5J95/rnNvv3kUTs7L4o+u2gbwRpJQseR+ZkqMGM8CSE26CIZMMyIJaa5fb11M8EvgH
JLykJgBQNusd/FKXw9NqYyWtJlWtwYBz7Q3MM3MQUFHf7r2NkEYZ4B03dayorjKpH+zubmouSt/u
v7WMe/8HbUAeL8/u2ZfnXI2x8uWHQNDn4O6+VrER1g84aGJlAAWdhErtBQjiyXo7Rc0hJ1QqYvBP
Yd3fI+1qiW4K/z0LaF36wBtiBSZjzOGr4drLWkqDQmDkRa3GT7db6TumAvFkq5R25GmOhfR91gOf
0k7Xa2Qka8E5aidVwOSY6KdRwd33HSoXxAoDocq86CtbnnnavLkKNL+X9uUrfjRLTRYbBntkgi6n
myUN5QwrPs+F3WbprOMVVcbrsUSlAA9krPePMJzE8kseV1rculPxx0IMoqo1GOoGS9xveyMz22hx
RM0Hb0D6w9IQtgBXl0m646DlRb1k3xasGLLG94oM9I+0+mIrrFBca9uzG86SnqZxPvI7GkX8cnI0
tU1B1tb4JmnLkTobdhMlG/C7J3j/sKEAeucINmMRnrAg4gJ3FnPf8zSWWjpxaMLWOnkSZSvG9eey
9JGQ09P98CXLdWB64bj7PISor9Dp8v+K5blPH0HdrSzw8F2xct7OAFxR04jgHXtMS08D+6kz/Hng
Cu492b9+sZ5hEEAQ7OZq6xcudyjiIBC5iqh8Vak5y21MJTZGaUmvSr32+H/9HZE5cHW5rJG+n9VH
2laV+ahbD2k3/1XbA0yKmwPKZ7xI6Zi4vZ/r7vUgDIRHzQ6ajChhgrcxg5CJKuhPVphbJPls9A7U
u9Km++SrxF0Fu3BTfsNq6d9ENCRvlmERzWdn9wdR7ckxXDqYag3VZOvWpAc7S4v0Kn3UWSjsMXtA
6nXJLCKGnt4Row+hmebJpmJN/yU+RCxhVpgC3z+ADb5/Ac7Up+cQ9XEA0VtCFbXeskm0KbCF1sV0
xsaAT4bcPeB3mDIw3me5T8qkPKK4ZkW3ayMGHa5Ze+kYmyt5AQ4x7SHjPZLnN43NRFRieSvrGIFo
GC/xP6w6sF+82n1JvFf5t9AQB8hdHCJ5/bSz1vZFcB+nOwZz41fS7vyWpetekvvg+odrGAwrtfgH
EqmAuN4oNjIoWuZIw0efFAOvnW6eiXvEvjdCdz6FEtM3+V4sZJO+f+2MUzuBzp2tJuKuBlA5Qsnn
ANCg3/TSEVUW5d/gRv/9PmaoRo4/MvgYwzWGxUPcpYL4JUUI4CWTg6Fsn3CYHFJK2qNH51bFDoMC
OoIfkeye56N7IVp0cpQkS78gB9WUoL3zuRBHvgWAkOcXLEp55KAzOFYcptHHhKlIh13vYepdngC5
a6zZsrAsd6XtOEwbt5foqwmLqTT/2cBCf5Xi5UBXNfwmC4vLuPR5r2FKlHi1TzQEctLnv0dk5FXh
idugOwutM1QlLxaJJr/ETQV9T95BLi4ra+HQUoQVTyT0H/ajNKn+Z3whCPMqHLOGUtMEqJb/W23v
6Bn7i7qKXPtmlVtM/Hxk3uNkOPonG+s5H0vXYAsbsnmFOdupIICbQP3GLZuScaTgl0t2vmymse03
yn3SkxeDw7pcchVdY174+3Zzta3PWXdxToMKr4emMccx8pcUXtsmwJI5cFmBaXOnLQVtTjxsVB2D
DlEAp/lBBilupAgr0afucoTxTo+4jErJ/dBXjO3xOHqBjC3RNvZDxkaX19gVPHmde6fypMohyYCs
8wJAfBTqOwk1riCS3V+BZpGtfqNYL8JqUY9y7r5YzKhFrVOP/soFhuwUjZS94+zsiowJjrJHPKbI
YCSeFNQmfnBXQR6DG6jCclPCdWUNQmhM2eMgCkT4bBzCswsynSN02HHnpA0VacvG774yzlBZpDZF
hiEVUpWNIUa1L9sQ9PKq7ktW0GSeMDHoI9pXFXfrmanbSdWQ7Qy7AaC+VteolhNQ/gjLpz9DwCJn
Ku4zoCmWtIfvVzeMWblSXjYSFhn4NqsAnWXcE5nqfNu425tP/JcSoBbmpAOM0Etib8wPABgPAWXx
/c1lvWWmxoE/KN+/TUc45orH00mi+awYklsdEz19Jol/Lop6SVCt30QRIQ/TY/LNR6tadhruIq5o
NellwYZoJ4qEoc8nPcNc5zoYcJm9nwnTnIluYluQvb8cx+AqNza6qHRmJI7+24kVs4YUoNTnIqg+
cJep9TyYTscXM1F/s+zjPHRsbbcGz+Rq4FtulK7I8YhysjuFenH8emN/xGXneaVDMh68KLgFCgl0
GM01uL7wbtfWwLKwt7hcolRpLUSM8zGhQFSOUm4CTOGjEhQy3iWgv9RPUWovX7y7KUWM4RWMnXlc
rmuGCuxFN4ZNpyNUVzBQ/ilKcgzwVhVM9xtdZ40yc7AnACL8Y5LHmQeJlDL+Arlr3k4RXpI7Ugjp
2eTlbYahyiG14dU70R7hyh2OYCpa2+XqiXpqQ/QJL0HYbynJkd1YIzZv6BvApk2tOdNaAhdn7EvG
JaG7v1Zw8Lj7xybTaziYPgCMtEvH31rZMsU7TNj6mHekbqSqAEDl5r5oLJK/EDTsJRRiLraMPGp/
qGndBCrlEWOafbnBrboQQ1gW3twqSOyEgZ9tOah8za1B2I/tsFhj5yMRQAFie+TfXtXZyL7U6ALI
olmM7FsvK2dNPqb6JXR6t5sjAO2wtDoEf7a93li68JRt+Ia6DEtqTtH8zm5q0DwUARgbahT8lyeT
JXqIgsr04su6Hgxmr4r9pHGHcdhx9VPxDSLK7kYxDYDj64UifzSNp1REetfpsplKM2JvauLuKMdH
/XsszIGJJiYogbK5W+bGCqoL57sTMCcY5+9TKqxVyKjamznz/jaVZChnN22uKcSWjBY+DAhaFBn1
Qji5U3gfx6IGvS9zhkKMd3YKGGHQCu5nP4/LYF+em0PW64Z7CF6iNyMN+zwlRfJAVcZMMSEVqRLz
yft1hk0lbMZUQkzafXNYmJz/REhey6LAXNl7znq763xq87RZIaajZMD/y3fFvvdPzSMJBvfB8w68
UanYVg9WIMHhIcZLbC3TvMHJ305AoP2rrDtVAfUZbxgYCmf2SfvIooxbjUwUM61xlRRlxJGGcIU/
mPxOUqjvMGK7/MsqBePLdSWn7gJ0pOtkisqvDHL8puXeRKUm/07wVfH2WPCPnzy+YLlzfV03JDP3
6h6/fULmFZkbuFMUzYG0KgNNY6vbyVcil6Ij5aXpcbjOpnbP3QpVZrS3+xS/FZ84TOMxprSI7JON
QQBzrsbsuz9JDNgXoIBMMKoP6i9TpNfeAhbqHe7g1CJanqW3GNvnfxoqWjNDGFgHolRsQ4aLzBrs
BEVD7fxtRekblK/EAzqGvu8JSZHF18KSU0rZwXvqTupoF0MVBjO7QfHe0y4eAxqCEAJces+d6KXA
1mciD2LvBVQZ7UC5dtGzVEg1c5u2fDery0buB3IQwE+lCX35ASFIdK5dUqfq0tVLoa02ICVSOWTx
lMSwj4WIQLy90VpGwJzVymRFggVzhLjlMRekmRpECrL3n97/XK/Obxvn+oFr5n+F+Wb8TaigwCC6
ttxbtMOQh5PO3ob4ND/6avUrk5hzg7q0hkLCzBfn+8Il+ZldfnSnftkUIrhCQX6iCTrXySdDj+qe
Mo4H8Xty5Kx7B8rNHVu1FxEK5eWv3C4yGqnQ1sfrzFH9WuIEWDaSajOuLWuuEYcxL2LAjeaFFaBT
+gInbCCxjN4GzsoOTKDy+E4DpYCFgsAzIQaR+7P6r2+C1L2Z37XEHKswH+WGCp//yaFtbYSV+3Fq
gFMUhw0cb52V0P82B/2cBygmU8fBypZsPXMqq5UVnjrxxzkNTZsXKpmbrjHSa/UDDcIveli83sjH
7BTuXL0bUF9gmNTXz1++XaGYmyZf3sFlBEVl67Bv3P6m5wxJLQRexfzJZWmAMb17xsykxfGwyvql
Vx3SxrsGlHgZX/UH8jVkYRD8gsPosFM7JakSnvKWndM610RH4pHczNL2RRWIzmtJOlMnEWTmjrrv
B0D0KCw4mspFHkIfcaludrCE4Z1qwkUHh+DOeielJ62f8Bm63CoNHj/QhmZQxpapzRqywsNkq+lr
zHGHh4GUfezv4cp6liHbnsFl5afjbYmY3kv5yY+zgyaDj8Oui48wWXtzQoeADk1Ojdv1N85Y2tyB
fO+boFKEwEhyJlOfVQ928fkx2X6yAwT4OlXwIh4+NlJpSPI+6/I0+Xjo7l1iY2R29zLC9dMjqEFR
QAgYK7XWJ84x9qF/D+YqSsBqBaOc02jPW7KG8WwPUwJ8z9b7r8KDm5xQ3anG0PNsdhIIJ8EuULP1
DCzxdACPQIw3qm2IGteX7lj1HljEHhZ3UnDZjzT853HIoEy4PldoYRSdbm2yAWi2zCQ/xWg/CVPW
GtJp7ANZIAj/Q6A/dX5aubbbDF07YMT0xEmojYDQNE5csjQ0BepOKTbHdfMGbT2No3KF6F64AXMB
HbBdwLf2/tgr7q9ZmkY7Jj22tZGQQZG/bgQyrUO3dnzM/mNEBAkuQqSyAkYKNm+ffqVd/+Bu/ne/
FyBDkf/KM3Hm1646W08hCGKQ/qV4f8t0bhKKO/I0Ld4gn4valvRn9aCSE90CGOiMcY65MiFTMb0m
n3RNRYserQeZXIlDpTf5iK/sGeQfOGtUaj9Nz0RruLq3aaVhZiYAtGcpLH0MNSMkDrp9i4tSgmfd
8DIlr7uycKHL8FktLcXnkb0HHh7skzu7Kt2kb4lLwDm9Z4ecix8YXnnUhIA5nOYNCVcs63+MMmXp
S+JvUtHcTJBbVHPvrwvZk4qlFXSqDyq67linmxQXRRow3xKKGbDvs1pOaAI/8/xOhH9/0Y0C1mNm
3GiT2AKF862o+U3bKHVIG5gkB8/CdqtXGQxtOMfvh1yVRaz+J7Bmm5q48EmBXEd7+Co1pWs/2b8u
XuvIEde7oDxRFW3utcvmr3I35lzQnQ49ghe5KPgTXelrMN49fEAZs1Sjlm+Me46/2ocdH4LCqWwb
tGH+N9bZiYcd745epU4g0ZN5sZHMX8iqcm99F22It7FU9yz3CoQBZvLDYZycQ1Pruofc88IfQhEX
WukaAtBIv7RWMB9oM8VGsl3M9L0s90oOvXvI491NP2XI1tbcfIh+u8RASI3uoyZ+0tXYrz+C56SF
ieGa9WT4rw973uVc9kR4Vb1NgFrGrdD2i91Tpm4gQXhOjOn5rhL5+lnzy8gLQ+bPDOu3Fbc/v5/V
fXjN6PSSj/uUd0NIKlui+GKd198A0f+M+prs75begHN3TRGke//7b1mUh8xLGptb0dhJkTJhhA+S
ZGmQQo8sNCbjyOZMsAdCk8L6YlDxjWPXqwUU/ctwlQP9sGOBX6yZmvmAo3Aa053O8yG3uLaeO9vs
4iKBi40xVaQ7Ag9laxZ8MnamfehVnsdjQino0OSmbN2wOF3qmsQ/t88qOwVLQmmPPeu+u31oufPl
xFwt+6rG4rOp3kgdSaDEz6x4bsOb1eqCa/eu/W9SbHCwBZAKznYtjfr006oEUWmSvmQrCqB0TuVX
bt5GbOaZVwpr8kCfQEM10yC77BXcmLCAT8eINZNH3h7ix6WCrvObvUpt9g4Zvo+hb8respwi+Oxg
JAInX1ztWe0Kcu5NTmrLTMuCGvpar/nczZNQaMfVVF+Gq3ra09bKCrUpqSTFsheilEFg+dzfOatU
D7Kn7o9CxzciLPtzFfldpuIDj0cyjHTNGY1JXZcnhbao0m9xA8o4MgylImqf9TvA7mmESVs5/2dC
cv69rgDjCYnVghKQcCK+fwilWV4ybgY7GuQLPIw8zQkJJajoNiin4ZllL1QYQxErV5kBke4OGwiW
1xu747HoJECjVCs902+uBbzDHhLe+HahNpty04fbPQKT+DpiGLFuGk3H9fvDVSoqLrSC8OOitKoy
1oNNJWqkVIXqIH5XDK4gG1WzEzz9uWx7PUv/aaM1EF0TePb1opEg5VgE5ItRelX0t6wWGDQup0RW
OUxhUs7/KqcK1lk4TPBauyUDZB+mscMCMDBx0+vjIvmQhpTuwAibDMtJSchRWKL4+IkhiIfRAqIe
h0rKdJXjIOt66x0VBjodPFImUEfckcX5rG0hgS2LsebPoG6tsIf1Nzc39ib3MsojHU6EhakGkvcT
kduVbd+usiJfv8dqGWCK4Of/hikdUcY8zrwnQAjXZV40f6/5KEGsCJdHI+mn60FEE7CJiNPRbSpn
3F4pzwN+j3l58m67d4wsX11LMhXhWheKSKHYz+zaQmLFA4vpxCVzDgd1azKWgOjzHarneiwRvt5k
8//dnf6qvKUEQN/B8Kh7DyqWTxMx2P6lLFgq6ytak4nGuXugajcGfTWZLM+Rg0hRcaVgRjGUSNjR
xQIvwGgoMjZWhBMi/KP+ZwGtxMQH0F7DeoOeugJp4RmhokCCTk9Cgp0UXpezyBqo1F+1OTcRC4LQ
RoP/y6UrII3k5/KdGjLIRgF147YQRpPdknxD/qcCPiMrUPv3ZIOCqKoD1t9B9qktLe0Zv9wZ+wns
OxRQ+3B8Xi/uzeXhlRBfDd9rkhGfz1Jndvy5nUMxOpQat1llRLUF9Rwlyj9fQLnvO2t8L8HqAGX+
q/O2zkxuZGD+jaQmAF0K4+uRkc0x8qFv9Pf6HupCpEaAEp7IuTYV6lscnMuMnHhSxpkMJlTGB3Hf
Z73FWrDlDYbGk8uaXCNn+HGVw3nwWc99q3yxtS9LcVisU6tdPMj1REuOpnhpTPlB5maEacsSui/3
V0cp35bvbj1/7Uy9iO0gSSIzPVExaSP3SHyf+0GEZQeARY0GpuSxaNq3z5WSwxivAteOxCoQYfVv
DTLorUQBUaBq+p8j9zRyTUdbcFsc1b7+ubRJWx+ziyFdAxhei7HhVg7lUQd0LLIIxJx9i99hVOJf
4XIdcq57ymJ5I4uHZoVIVIOWhB4mAwpd/rk95pUB3eXV0WIRufB8KP2Y/AT+jwC8ai8qgYDOQusk
RLbUAeEgPJwc/tBrqpum22GGnIlZ+Kx/05vt+pEGAMmFufPiL/Wk6asYUK9y0AFbr5fNQnJCPOYT
nVeY4i5zMIfWJ5R26TFVgOJPexnXQNt+GbblgORYsMeVdpLT+Vc7rwgtfkb4lJ9lfj90j9kYax4o
WzsMCiKE328XM6yAZZ5Tz3vddscDXl9cvVI+I5eufL3unMAB8ojMZil+eIrU+WGy+8JcmjwwCoVT
E7//6VaL6N4WtepUxUSLUr+Ek+F9JLQmY078LQjk0b5ZJk+3WwwBVttXEUMCCfGFmqjJSWACnYDX
sdDZ+5MX8GFems3dQJdrO8PPotGxAT9qPiRUylr8tpJZQIaMUAGMSmcmM/F/ZqB7RyDgjQOYOBzM
PJDRwpnejGjQRAIlgKXJSZeU9iBnEtts9EILqpFQIiVnnFMjbz2hQmrV0xBuDQGJxOVPNm4nmGvV
4+KEEOeYe/IE1+yqwCDQq8+qQ2q+xAUlFYBqSFrfNQSp8qnmZ8qTF4vDis//UaU1AD7oFHdVM/9O
TTY0cF/EK3UljwWBA6daYCNZyIkY4IcXxj0WDYO1tZ5i91prUdrQoyghtOFxd8KbSMOqKZtA7PwP
NtaNODgQT/nUsV1Gk9CbOp33VDLRPYMOF3zhbwXkpN5KdG5flLE3d46rAzbNuyM1gLZKAD2XVLJ7
8ajZYZ0hA0kX2LwXBQwlSy6pUHPj/UytXMgwXERH7MlidyMybA2wXYeqoZcViZ2kowufCJpZxYVo
aJ2P+7NzgsYZqKztC30c3JpFIGPcob+ie933DgLOFXQOQrEdCTcvJd4jdBLl1KnmQijZEwguWbhn
P0K7aRZi8tlEqmKyqewkd8pwOnYsMwe2D+5LgFu5T+V9V0CJVY8gw9MPZWHvOL/oscinbL+Rj22N
w/qPn5frNe0CRv3QEZ84jO6XvOQ+BUqc+EMhZVr49qMKdq2xSk0AyGN6KKaCmoWB/C6q46ikicmJ
YAN8n2oL9f9O4B5Dcd6cDjZkg6bLM+l3Gfu8TYlzeH+Sw9TMK0vKvcF+59A53ho7DF8oHd4R5UNI
ASFG00DE5D+pLmmBTTTg+W6vM0NZzikehf/oKukdlhuSlRXNLGuFRs14v9wnSKMeNIOSDyHfPUwl
ZALSZbFFd4pwrPjahRUJ2pyj+Z/LYdNwa9ZEYwmAmhOeWIaoe+6v/d0cdR75H9Y3MeLQZo5eknVZ
WJOxaDDjrBbLybvW9nwEtvMWQRWxyTMEjA8JZgzdJaxobvyscRvoPhb4JEqq3UYkAAFq/2WvHsj6
nvh6S7Q2vHAHHMha3Y70ighkjp+eCYl2CIP9Gr5RPh69iRfsIJNoXXH3Wogyl/mA4rGiIlBzhnPW
dzWgdpgDL7aM/b8k2b4d8mS/67dnU6x5OmS/S7AYFeFLooZfpH5UDlpkNlgeAnyellpygtSVt2Gu
4J/61fU8ffdG/fHUhYFBHOQE1BWLIV9/ueV6owwRrRlEERZ8wYhXjCqDGzaKdozzi5HDujCkSARU
3SjD/ZgN5ksxofVx27IkD902cN8FBeKK+vgo8FrBEQGlv6SxcbFaXn1b8XZJoAqjS2FspAAKMMAF
OnGE5+uCESTjN9keux3YOfuqzSoi87GrkOiPXZrKGiI/uPN9VMtu37Z/t7esm2waOR/Kagml6UC2
I2TyqoPvd5YWnx6bGfzp65/+ncBE3TbPIchXscLYWMxcax0XkdAPPm1flVRjnxqv0cC7FBd1CxEx
6spdK0FuSSYOS4vOUASlE7vzpxwhB2q6GfjlhPcm5NidXc3I4izmzI8Y31cY7T6FDvapV+xhwJbG
y21KTgtOwLT4OZoCCbd0DG4ifTtxICn3Go3E6XoxxBBlYwE8+v1gDlsxk5ixJ8ebVC7EpqJHgGsD
6GlG0khG84OE9NaM1oJnmYrKRXkaSIRh4cfPXXSYau/YKdoileD0I9uLiSe64CBEihtHyZPYsxvq
izG7mr7V3vq6c0wPzckAOBoNpKtkfOnDTS75U+PNEjUN9uD2udFV4bwvRub4dk9N09iYZzp+9eqV
8jW8P4lGoNOYEnyvj5LIvhqFmN893zGVDkibBawuqyue4KMlmS404BLP/Tgld4Z/XKrg/Xtmfe2D
imr2rqIj8aPJOVhkJGp5hFNlH65CYvIEKhn3TK+bbFmzq7Q9wS/pDLkrRb8OIPQbDDJ7RZG+0/6K
kl7/jWnBqi18O6A87JyCPpdsSuXmt1MiitMLNnfAX4vkcfjdr2dy7lb4basr12WIcgXVP19CvQtY
p86CKE/t/s4EoXKFLC9qOXBFrzQgCZzU4quvKAc8MD7JokEIrBwFy2yNpJn3XikLamFwdkv5osZI
NxTo1p88pObjTtp78v2DAgWCiAvcEEoWSxyF7LxNPsM81HwpI54uISLuC1NUh3hM4bCMe2Hiwcmt
KgAH4cegdHTwfRa1O3oC7UA+z8ychSit9f/zt/f43VLxE1eU7CDdM79E6zNcNMKR/jScvIPWypU5
YtFQxGJc5Wdh4qeD8aQ9SiOiI9VCavZNZH+VCfl9Z+1EVn9aeZecVdnNTisOHxx9F3pySpyJHKic
DFtWIBw+0PZwp3tbgPnSjmzubhwdBQtd7VgO/jxnEBeMuCYgiEY8PDsuNSqNlBIpKybL7oTxrEjx
kqGny0Zlyk1tilICFCs/44xyPMXQDIMW4YI/UVSXHIQ0d8zirKYtqJs7Q/T7iXeJs/ocU4/0rci9
VzZfT65+9sCV+rWt6VYz/R4TGib5GCQdD3r41cSGuE2KOH7GbAohP9arnN2vZMYnHMaPWA11qYVq
EstCcuaV299+XOUQWLCxxWQiO5eixxYzYl4rliVUSyenySgs/88Gz6ubXD9FvB4tboR0bERl4Gsh
hdC4+NyALiwUjXrhCzuCrE8fgTyT+iWjE0xnPuKYr1VEhvqIo8C8bmyIG+UWK1HevL+tgAhTHwYv
g455tJosZb+v/PrBlaUxDv4PfolwQnysM+qe0Xncv2W++aL5x8Oigf9Py6SQAJsntgGIhg9ONXHR
itE/rexvqiVGSAtAtmEQFIyLHO/VS7hQ3okOVXUpISsqVQ/BDdxGGMH+BCFaOuldhMtrlyuUKrHN
DToCbWs5FpkcLr1KfLW1lyh9OcLlZA0I7FtM7KVHsbt/ng1yBjL7ndRD/oA32nzKzc9/8T8loUZ1
D1jIpFufG+Nu0+4HgFGGluFdPz+p02OpICfu1rsuBt7BVBO2UP85a+cP/ABnujX0WoRfZhc7DYO4
Ap4g8fc0+OWSPNWpx85ASOfk1ad26Kg7gWC1i7WXr3j9nYr5n/K80iAgwBYeo/i0i7Dx26/x5xs1
B2tfk3Sl2xrRkrH78d9uq+AZNGsKZs5dytKSBxh8Jwy4LOywZZlr/A76rENSxNtjhBfnY8Cwrdn4
tOm7mKywAIG/ZVpQT7nF5OgXYIrmZ0zGpE61HBieHqsZwIjtcr/5pVw3EG6PBoLMflvKKy6IwBGw
KQHt8svzUMbmcZkuX5Kmqsnee7rlm0LAk8UWrF7aA/1DQQ9MJFM+zgygOkn5miZcNGp0Jmt3/en3
ssyUKPWmzFtbK04Y28+7lZB0D18OGS9l7Qghhh4fKLpJH7Qvq11NEwJllqh5ejX+WMVNt3+3gcW9
uf6OYht7cJQi2ZV4iG1vLeF6LYmSbOOPaPiJs+lFErk+o8zWw3utfX42nbRABIr6gIWhDuRoe7NP
0HP8KyC3gMBXrXx09yvoSuEcXyNjDrnWJcAyffvyjyGRR+UNzNrUc/wK4IXaW81L9rBVjiXNY4i1
/pWnx6MIFdk69ON37RosqA+Lc7PZXufL3SVcGnvHkZDg94KWoqaxwHC95T6i8zQLD04pwNcvghpI
d26hZ8KwogeTJPyHTV2FbB72VBLVfJQxADWX25JQA8HeNpBK5SiKLy0XGr/scBpQAFv/ZpY85eS/
vb3dZRfe1Oqdtey4/D+SIWY3TYF3wUDxqvUwmTIZ5sWotMOirewuTQ3sOc244wzrrxCaK28kcK0j
71MC9RmI2HWzllVRt6+EOUXtvjFHT4ZECvGJhAMQJYmcQ1/d7hPORybnZ0zT4jn8LvFD+fQmh3qb
MlTE9Q8KNWX9ztqy9bO8fAHZzdKRyRB8g4SD/0CStmoCQC3sn1mFJGSeMzsXWrIQZTfNYFgGLHfI
D5Pgz6fKogwkZ4rhuZweXK03KUTtlY2WYHDCkHvxq0G3kGtz/HscHiiZBDiEZzOsXa4UzA7oiMvn
UpDiWu+1wMhUqkNcdva3Rw0JXgaQGgMOt186hrgJ/A41m9o3QNX5oTafUVU8h3TZWodnqK/UMYwj
S8lEvBBaDSZg2JmcBKulPc4edyF5/V2eoww5Y5BAIaBGaFmP13VRr2KvjUwcku5IQF7/A1C4cmun
lRoDFi2kS/KBDeW4jdIKiNidI8lSubpJRH+X8944WiqJ3KCgmvvnmp7Gtdu0P9pIiykK0O1xIsMe
9u0l729vna/9FLh872w5y7wSUHviF7u7EAKCrZmoCEvHF4jWLUn39wgepJAwEf7SCNxQE/Rf/b4B
iriN2WeonT1URQ6P+a47780L4Nqysm+dligbCwD2Hr5ejwIn4UDRrsZ46c7OzXr4FDdDDTwxMNrU
taeIyRsomz5p3Bh1K7Dx9ieypYS528qmrZ3ZbQW3XgFZqpEC9wASDf47NA972SewYXbsYl7EqyRS
F9icTG5bKhZZk/1UqylimWH5Ue1pqthPb5UMt+odyfgiNBpuDL7wc2HKVu5RN20Be+g666JHHePx
Kr4/ZivSWQn+oholE8k8VhCJ21lKWxQ0g48jyE6WwiLTXsg651DlyZIeUrzHI0Cstkq9ym7ydf1Y
o2E4cy9wsZC5mdLz/mTZ3nHMw/i2Zy7ju78CDcgzGAQ36ZtII2MCxuamTIyZ4kaBwDq9mrEKJOrm
Poi3rn0mM4M/k4xBxJ/E2OkTzWpmArjHWvSc2Khs7x6j+6dvmdjwJv4ii+BqotS2mXgiB5WsHiw3
ll9PBux/i474YbK/TvN9W7NxZvJU1vjQE15ZCWR4qxijbdM4sDh/J4yMiIivlRc/zEqLXuFGaA04
K+U/40Lqlmp4lfw2P3dxMnzYwk6yVPSS3szd1Hm5Ag8jzFWndk1q85LRmMZx7d8u0N90C+0mrJg+
90DJkcIMzugckgYm0maVWLLZlzkT2EvLq9F56yKXxXzzcD7MhaXJbzFbVKOGR5pVKffK3SwdFX4s
UWFCuXELtOWLsShXVt+wOVP5vslH6nLdBhNiE3d6HHigi0uerG5fcdRf2aLRTxPMzTlTpj6W7T+y
+nOFY51Ealk7PfxnjRwTEd2i0+DCRNB71AGxVYLYUiT/LO5i1pGtnCnc7ELy99hqBpC9C4Nm5TF6
SAU2MboQj93MGuBF3wWWbwe9CWvmKMOtMbx9ctrggeDKEiarNreXAHbFrcRyhKsjw8DQnbDqu0h6
2VykIyZm0CvTctzznQG0X+JA77HTuTcaYplkDgwHPNPZSWeix5u2N+EH1PI0ub+hj1L/45EnlcqG
cnSrIioaNcJXAfIs0LrQ6sVuA0xJWCq0UML4beE53ZjMRtacK1QSO48QR4Su8CRFBrUtXx9tjFnb
7hFhHnf+Ami2hklB6O8lKOtWgqiLTy1C1Uz75Rzq5D2DEiSbhmAqFiUtXcAbq2CCD+JjiHwNxZOf
XIYqGkXZe82lnrZufrtu5gOdryZOkgQnGyFOCMBTyi7WlnAllOf5M2jiSeO3fcGlglMO2GgJ+2OM
hmAEkOmkVe/wSYGLYKNT+kbXzrpXlOPMHbKAdfaw2Uf48HZduVOMY9kFqVI+/wUC4xXaYU7hruMT
imys3vNXdneAS0D/n4oc0p3ZiJ/RH5Bq0tA+5Yo5VKAihWij3micPkv/0TQ5q0vNhPc95xKzt87i
9QyJgppuah1nEhrVNqzW705pD4L6C0Q7t0lMVg148rwksCw6W4Q8L7tM6rpzspiRLWkU8Se10k/F
e65F9SJOFjFq1zqelgnHhYKDir/zAVKMnfq3YVDXEY+Navbb7XRlambvO8lgoavKhNplSyDa3E2A
S8VnjSO8OnZmrZ2018MqkiH9fgxkXH09l+MpvSr2tjJ8kVsiA2raMcYQV5C2mbgR+DwF/cq2R7ln
TC3AIhJ7rQkJzK5kI9fWTUU2f21mvdbarWQvda5fu1bTgiCSyBjb8NWRCIjjBuwHrDH+2RrW78cb
Bftsp81UVyIEAm8bQQejBHTSQPqCR091dEv/SRaOJyrKye7GPijDUk4kKFZ1As8+22g2dOryIHGD
dvBqVwFRWKg8Kkh3xRVNITh2Jh1Mj1F2BNFTGq2r/oVtU8x547JbafFvhGTAdOBrzpj/7a8PyHoR
hVPrf+F1RLgImzY5sNc9w4mRCQX0TsrCVxbfmzxLI0O7ZxktGPM9sHk1ueWIGbfn/Sd7JfVW9eMT
BbHVrDWtIClPGWFbrChxTYedXP62ajPm96tKsnpYS9z6vg3BDaNaOLFeXPZyXpNBQcY8IY6QXtAH
QDaT2PVjl+WQ85k6L24cAb0UlvJTxnn6k804Y4gQrp50sHyaxbGVd+yJKljL+PXFFv9k0jZ3IDQt
55HMsyD14eUgKTtMEMaDSW54n53h2Pltor+YMLMGJqh29NTO0VnFHkPHsihB9QlBy+LcG2IUAej2
8M7ryyAc1xzluG2WnBW8yFEaPSkzZdyZSlm+253BZrupYAmG7Xpr/8d4aFdp7qOtMdZWZwkgx6FB
da5i75NeIZ+Mrmbhk5V/2MKAPAOunrHCgOEILYnx7jSLUlxdBCcRwm2ulENuGBvvVB7dvE6J4Cl2
8NaA/pXiDHTtNFzkFY/BIEZ9IQ7xjAaQXOJWHKITRUGnJsQijrHEDopxEOge6i4eEZf0bWuMosvJ
OeBjYPNtrJMIYYS2otM43u0rxy9Mm0GLbyqPFHZUQSFrIvroJt3OjXgDgld2Ks+dE9r1Igy8hZKV
+eW1LtoGGzuti6v+hRKEIkd4LcI3Ee28lNYr8kZ0fabDzhQNulD2wGuVGuq+RsQVYuwXV/W0Pblq
qJtjQRAc8cbB76m1nq2MpGPz87Zdxa4OUdgGWz5QelRjfmNKZFMUQpW75w6C+cZpV3h0bxLdO3VW
wZ0zTs5D+6UvmIEx0KLDru98APnUQQhPtnC1CzoRENpblA1bkPL9JGf09wYSHcqP3KjtETY4R4ah
9JOxk+XDAivyPjUo7HsLvk2apos1QzhEw3BgT24wkUEPPFttLHwrb2EL6lwUqXacbgauXMW5U8jq
cUSYU9k1g0toOagInZcHd89+RzJ65Ikcru5uZ2teqO7D4L+gBzl+omfRTOGLA6z5rBKEtPds4ROw
66zhGE+c0jKrO0fHsEQTCEIGHgFtntj27SQ8zydl1AkFSB8OVs+ttpLs3V9TA4pk7emDiwVBPBr3
Z6znYH78WNIRYONpxlfpoco47QR6gaIi32drh1O4gE0ObhAXtMWdv4gG6iNjD+ttbog71mbKb5uT
KayUDXgL7a7mgdfi2kSjJLML3IJjN5Y78x0X7jrMT2rQgHVnK4xGtkbyHTTHzBNoViyRj/MAiWF5
kxE/JSGiCmQMpw1EQMEEBs2MPsCvl1vZHMH9CgJSk+w/1nzho9a5f05oO6JkoSw10JDoBwpsmnfR
SzFjZICX8SZNSXN8O/ralK3nLZaihO7jZ3+iXEGiyYyE8nN7RT2ZgBKYAP4jiK1KQvJG4QT77Z7g
sCxZ2xJUskO/mfr69gQQqldp+KRFDtFmk8VjYGEsvohLd1YYNjOIgz1SpeLAm+sQWCVoG0cC6qde
nyy5+BMPdP07hvfL0BaI0qFRi6ridsTC2PtwgjxO4cHIG6YF/FRkA3007xDnT1+imiJGwMa6JUDx
1qWubJ5bTRd4WBEKpVT1QdddAvYVdSh6abXHV/W0oTmC3bcq7XVYzu2VX2w3c9qek0dYPXy7ao0F
cjmIhBRmmxoGvV3TQUrC4OBYPTSwDu9TBPhuT37V8m6g/j8lODcrVPu4apTtfwsYxgOHTzf+hywV
Zy15g8WO9SsAuTG5GIE/bLBqGSoYRS5dIZRtontzVhIuvPqa6ivNUPFwvo9nJP3QeKM6xQeuXWjm
liTW1NuMYt9PjRs49RBNx7EhGDBO9ZATuEzyYSkoJI5v29kDEWgmLqxXoTJNy9mK7CfFTgC5IJJy
bw42VJuz2AckrsGHGl5yPnF281bFJiml1XX8d+Oq0Pry/KFEP1WfhP+Vru1nX0MWUMtKYc8EFvx0
quSIQtcYYqptLm6QZ1yu56d8vv4A5Ti+XWlpSpAX/X/evYLijWdCcCx0nYSrH7cqf9FBn+OCV1k7
qpeHMeqaFNPbmnjwscqJGpq2wevKShPlS2jATpGIwnFrDdWMxUvJM4lCjK4UyVzztLXXvKke6mwt
i8ecaYRvF8+YotBfs197GTvCisrCdY/c+6BXDTsJc9HT5ZepQXMM78ANcPjd7GKaSor2oIH8a+Ve
+A2sVUUgk/OhRd8Snu7OoTaXm0szRa0yk0Y3aqDwMNUY+6EInBIJBROOuCvl9SPDgntZsElgSBHJ
rmwzAbZw7aGlZf+JfCfKWngpanaF8P/Zo9Rihs4D86Y9GRDrZk+8GU0WAfpTql6TFK/skJ9VU0ZU
VyFgdwZ5eO8VcGgaWjE6UPBEBx2ay6IYGHFIToH/0yhUaSPOWG6If0DMuFl41jy3moXXeMkntxJ1
3XV03tiEhK6RP9EyqbYhWN67I1cndwM6q95e8VZF3VHdWUqQUfikoYw5AdXxOiyaJwaPW5R4QTLk
Pkj71g2jUfpX0fv8out7fEqNl3XXZ4KQBK1nRDN90UqijJbDpu+/vv/gqoIJkzKz8bx2Lwl9TB9r
p/Yqo4iOget0LyWvXrjJPjQFd7POtnwm6L9F4FuNy+ojlJoTwltoxWejJM9Zu4OfVKBN8klpRM0U
Jay/wTUWIK2KHaJD1f64zbwwt0XSvYHKLUEdJHs43obDdcEI/KFtRgdAjaVsolxqiXGefv7QKrNR
axo3FZwQba619rdWP4rSlHLxArxNzYYzD+liLmoUP7OWChE7sdV5mW9eJDLUqySb/uZUv7TZbZ1p
BAUiGofY5p1V2Ef0mdWXkKTTvHEkg1AxZtwwMMc52hAjaAiIsmWIRhJkfxY4jP1UBN9mR3itjNVF
VHPip0VuXjwWIK5ufdiKlfmhgyokqooVeUoz6Z+A+t8TIusHSSDrQkk38UgFSMAsRFxMlx7Delip
a3USPwpBBzifG/lYetNw1RDP/iBoYJqT5L2YZtBldxG75hONPJC2lkuD2s//LQpXsiLqotKikLEJ
3mw2Y3Vq9QT2jZqYlRY8uNAqjlm/6RKS4YjEtQchyo1vYUIdbsAip5mtWM9pEvU8qnb2io96k6JA
xH6To9g8B77sjXzhTLPlJIGb2whoNohKCBskT52txzrPdL9zzLaFNijH3b/td01GkSQDZF3EHWVD
b+8hndlQ2D2ichL/+JucBbXBqqTBBwS4WuFJe5fWBbWy5EBezrJaPTzEjoPnk5pt08WjwjAGH9Zd
ew9AFVm+aBcfrTGOD7Uiqq8Tqev5FBoHjZ5IDaQqMIfT1RYmIzy6HG7jmG/LwSRz7DP7raEFUpGG
gIeKBV5vXORl0mIChxdXIp0uFyiu0mykDYIWiJBdtR72kqcYpDHs9WIi+xq6/B1CzaUsq0iqx68B
TWXMcb3ows1J/9iNJ11nyUk0e4EpN51KrQ8cUm/LhbJGomcWf11urmKnlE5+mof1/EIcmEA2KfjH
NFhUPUgP1Kub1HKQ/fyCxQ06w02FvcvFVtGkaCLkQjkGTY8cb4RXvSa1ZS264KHOw5Ofo216nfpW
8Jcc39J/6xyBYqKZDIjNgpJwO3hVb5HJS5uYvqmjaEBa5jQgy5TtvUc0D5TUr53sKLqmWLCSKWC7
v9QwTGowzF4/exJqKUEnhRqPmKhml9dEvQ6qwYJYLw5mTxgRKPj2PQhHnKXv2JVWMtiCGSp3mzua
Tl9P2yZqRGBJFuGJvwc8UAJ5E09fM1WmJ2rCBJNuVtzytuBrwp5acJhO92HK2hDwc0CPBujdVPaU
QZ5BDzAFM4QebX4jebhy02yZae9pT3IgGiwqjW7uqrkEU5hToBejqymNyFoAunb0hVTopNaJSnRv
3I38NfLjiAYA/3RFdzIFeQtT7uuPDhzGJpI6C2UzrgAAAzKa7Gx+YAsIsJvl+kD5K6Mnnm8WUK2S
Z0kG4uUBD+6G2HOAd5pR2WpdNQaE/4+H/eKYCrox18XmsSzKfrtqn3eNwY+PFekZfdyecdegbgdS
lpORkIERC4IXxIjVufZMXXtUpDJid9/sy80l3T5nOHaqz6xVni+VD16d0lgD5uUfXqssYnpGmHN+
5qEvTWgKeXsGclhf9Fu9OB+G9aYB/lVaYaefk89lIuXz3nLT+vT0t/nN8GuAPQ3Ot0oUeweH2PiR
dNW1TCANCrnlR9Z3+5QAlcnPm5PR3GnlQLqu3ZUSQptjGKErh0dZQK63UEdXH4pw6LGH7GHrjjfA
sWRv3MB5J0/NBzglM+Sp1gyS6lZ7G1UHJQKctE/Bia+399a1mkL3FXe4AqB7SnuNLAxWaw/3RXe9
4W1JtAkYQoY4SCXQfAOwOrW1ZSNwnGxf72XkdyMP8sDIJ5t+R/pVwjk1dvHX9Lnq7GHTaCuGiGGk
A1+x1pE7zcBlx9T1NyvmB4eFbrgA1t8cA9ugZ/TzNm+pQTSsL5/BNx8QAYhxBppfeg5Z61KSx3E5
wV52c6EWvnNo8c8V8GwNqxmbBR/XW1Ms+2ENs3mlcGZ9MPGri915N5B6OxnJSFAYjPQFUHgzqpvn
piHs17EnmVTJvM3ZzqSIWAj/WLHclr+/8EcGzXh+LGqgDU3/QlBW0ihZQEvM6mD6wWr6L9gNtLeX
aC3YFeJi6Aj48zYLmhYDIBaZTdfiEUheJLJxVwcDDZkmmxcyDptF+MHB1WxMN6hHGqqcQy2G2eMJ
WHX6U06L17zvdTYoB23OlcO0fGgmbQV6gz4e8OECg+QVuAET24LhiqcP59DbQfIE3BQcgHTD2eBD
9YB2tnaIN9Y6c2Q6LCcltjkwtf7vtsT4NXZqHDz+g+d9gDEBIPNDJmWBCRjlwaK8bImN+3qf71PN
XdvMKqQnL6XTQFZmOLDNF5pz4aM0sFbC9F5vVgVpCTBh03BnZDXvjuSBZNckgGnDUalppyjqJFH+
gHPrriAigfUoonYdabGruUqUX8DIhEostqtAV6JgH7ZlLshQcENtrrUi+JW1eEprR9JSsUieZRw2
ByBtuAmp/g71Z0H6HHq0PAe6yUClURbhREEYLBNLahz0UQafIReW+H5CzL9QuW6BqjCe56798PpZ
LJYjixd9Jhd7u76SzC2P79WW2fNXbDnK52kNGb9na5evz93kE1+v45uCcL/q41NZbZTUVVZC22ll
B0x3ZCMsgC3NwTpLKM4s5uZ5UrpAjIdjpF9IwrmttRc1G0/AHFGduR2fbUkKc68kzkhHuowu2D/0
EkfObmfmhsmA37lP2p+vNK9TIqimWO4Cox1GTjq8fJXiWaehavCAYCWXLlSQYJIlh3XDCVneUzQO
MIm6I+Dd8Ricr9dsi4MucTZOZEqG3KZAnHU+pEjO4bjYAcFt98Z64Ew0hmRCPgse0YsLeLb+ztjd
Qr06iZn3gIChZ7zsvmtYJMTIuL//vDg+uzwbM23uNqhBu+Ao+O7WbknuemIcEGz2gLNCUDNmMB88
JreYVE+XU7ZVj1jPoxfXIFDnfbfXhJ8eRnFGh/H26Kjf/QsUJMSUZRpGy1OERs4Hs4jMqePX0lOW
tUEs+EHZTm8C6/kx6BX5Hl7mB+VzlnvkJikKu+Ko64+V45O63rqZVneq2MxW5Mt8trMWdVX/ZLr5
xUYs5uYP520c9UBYzTzqFf3TlGSqw1DJ61AaMUHCcrhHfGq82mQS6R0UBAikl9q2E+KY3JbDXpSO
3UU9VKvoC7SvoRDuWOfpQxRkqseUhKB9AEo/PN3jSBTBBJpsMqVW1LJKrPqWY0yZ8zTy33IzEiQ9
C7VzukC5YampX5Hj36lj/9ueYOcY75u7M3vC5s+eYr7O1XuVGYqyprK2hP6kLL7xZLAMDAzhoeWb
Z/B10moxElkVTtvxn49RJ6MuP76U2KZjKmL0y35ixNKvDr6QPbEF80lPb2e0RmKgr3MhwrWu99gS
AYeZWtqJrGv0cLU+i5DblXKH794Wz/8JamV0BZcC0hUgNMY5QMNVabqXXO3PJEGgSWVYLdc1ig37
bTEYe56VBy+hRj/8zrsHjjmKuvFpwwdLiqnt05cFbRkd5zLuoSJ/lD3D16JS8EUvb7t8wFUROlrg
K9lP0JEadaFats4o1Uhpa6SAw6dchKHbVNg9KOlh9+3nVL7Nc1WP8bfJGv81bckGAfxFTKRxqXvl
OfpHLW7kNaFhKpKA4v5RGDcfg+mHnfcQLwkNG4fC8EEIn5AlGQ+Vl2+kdpzcjTtMGNic/8XXsmG+
DeTmOYuCSAffFBKz4kTLmM5wmmAXGBvgu9gv08xLrfW1YK4dp+GRdLtd9M0745V5OsVPsTmHW5pQ
PhClgG/YwpEnUrlCvcFDzfxXZnTSXUE1pVzrpA1C69HFK/GReBC+4PwlOxqgHx1nhLfLKUlcvIhL
cOvYi+RvThPB+3ccG5w0Xxhp0KCKQXwhgHDqwbGRe2TduhIAc4lffZwDzO9bgXqf0U0vg+ma92Ou
Dk4+9KQPVtwiMaEC+nyzHr9eN+LuwMGr5NiZpPASXEtbJeRc7nyzXQrXUUp8eLw2Oxf36WaUBnhG
+xUz74sxbFnITP00NpNeZmVoARabBRkpNkPi6ebO76PcmBckRcrmXJ52E5Ym6RJwEhHdr2ahG2TA
D95I5pGWAdLNc0iEnwa4F0GsWyDN7BpAHT0BjCuWXtgH1BBSAAYjMeYs0EyCTRWSz5kM6Ey/6fQD
fLzduBE+bPUTdKiF754P0tDgh2ViIS2lfguGnX0zEYy+lcuhBJTTBX+1v36c5PPz1I9fm3QQTjuu
53fR/Uc90CcZkr365fPd6+1tD1+Jz+6nXVN041b0vxwy8D9+irQmM/rtKreDMSgdO4qDvKgBI9x3
UXj7NSwoWL2SvUfZNPk02qTooe/AC5e2JJoDi7b07SsKsBQ1Km0D/rvOo5FPnzJTaO44xz4Q6/zI
dttaNDwkUZ87STqmVGyoecGOtkIrMcpQZWukuzg83vd7+WX8UlR/goAaA4TNRvit8dDJDVABApot
GKumNLu4agLPES8Ej2CmwruIHMxplneASommhAoe5b2JXcqU2dxHIzfu5E49mBXxM1dWdaBdyX5u
ykUyt1pt1nPn4iMuJTRG/Zw3jdIWNV0CN0x1mCeQ0WDhUbiG3aOlb69gOrU34Vqj9Pye0PFek25p
WqVxIV+etNbg9Mq/nkFDCjjplTXBtsAjExnOFxg0HW9oqiJ0UwemOUwWZ+hSwNwFqOAe24NZI425
CXZumgbP5r7tSHMpczXCPdQm+5yeg//sSbLLoyKH4d4P5pJGt5ePkyGhqcszrSF9gS/9BlNR1TAi
lX0PifsjJCCdsce0FHYpeaIWHNOEKGiBcRBcYX9XpBAtsYqFuzUbVg8tmz+8HEvV+xqP0Na3IH3y
mM4DvcrLC0+KfsEzt7n4TXSl5DZWDBmZeo8vsfYHiBpQ23yWPLPTSuTu1AFa4rygGLQtTcX+IX7g
vBuV8r26yPQPQ4apaLS6KL4ho52wZ/GxlzjHCEQJbj15iRgwtgtNFtpxujXyLxU87ovPghPcgcWl
bdf5KzJuU1a0LrTE6RFaLtu/tmigkXTW8R/nsVz1TEXSA2ZPaBCTLD0oFvAJYpQMgh8TNETUygvT
RYQjGQOryFRdD5VvZKdImQna5PgTkLbSlHJ8xJozZCcT7Fa8zckjCj1OJQUVwryYj/8yKZOeWcpn
WsgO7m/hcqv5NzMAe0h9JACMBoBILoBfbVnsfvrxWYYkU1mGqt2HB/tEeqOP3n2o81ZCZeoRxSro
SXkZJDL242FBtSsxeLTOCeWuFwdn6RxdTekIx6z2so6BGyCg95uUJJw1leFmOFg5WrRxjgFwbHEA
9tOUmUDk53g3AoK0PxrZhkXB+2D57ZvfyzA7AqIj+DrSWOUkW3p1jGznz9+Yscxdci5nYuFSjQ88
HrWDvleRCz2ZIs8HB7MyxB0KaLHmdHCR+IccpxdU8Gk9Sx2qUCWGc91LvL+awN7J55lt426ai8fE
N3pI95DucbK3KNd0s8sAK9NTvaSjJDQdPj/M4bVCOqOw6NnYCMi+lB1QljE2VL7hJqwNY7dGV4p0
KbxZ1rglXXLpm7rSmz0kjDB2lqidhjlF0GGWyjmfy4LW0mKhNmJc0D20/ACpongFLXyr2IyVeRL0
FxNBohaTSoTGPZcFBcgJqrGZit7KpJ3B7A5lyZTmj45Y1ee0FS9UYmVlgUfT2BTzKHn24hVo8Nbe
6JObAy+7QVotdG/L9Uu4b5ehL1/J/0/OR9KEUQKTMNb3EkrTFT6qu9HoTqotZdrChz+jQuEDtZa+
Z+7QsuCKs+SSISDONyrlMSkjtDKWn8/VCzkG0EjB7fVaMGZDFDH0dj81Dq2l4hu2M2MkKM/1ZT9b
r9KxTAYZkXQQX8XEhL4O6qT47meiLARFztF9BFJrlltb6zIhNPT1q2LYcrPHCq71hc2ZoumRry+c
tRnYrS6AAaWCeqocueWEeg93lHlQEj7lFj5lJwbi/A44FB4qkdRKvsX0CpgpqIR7gULAitf4ZE2z
cLY+aLQMj8snYIZTirNGKzrgAGSIlcdVTRZaTH/2Mz9T/AwjYpkli2DJ6IfDYa/9krupkdoC7Xyp
0SsGzs0Pc5q0Keq8AQYG2dm19BP7R5Umcf3HjJSvK9xbEK3oJiEZY9dvmTKJ19PTQdJUWbHrM2In
l9QTOP635f6lBTWXJntsW2dbJb29y2cS8N+uRZ8rjj9XlKxYQj0KQyfBjBO1Ie/hG4Jp2ujTIe9d
2jVvKDiNJoMRzrl4x3vyyMfAqHa53EMsyx5AEY4J/q0M/9zLyyWt6FlsGJlI+/cyLwOzdjdHfCdT
50q3NWLauajhQNtNgf8mDIqYl3meCFGCDiSiDfsKQaS+PMFvysZx6ymClMdlm/nUS0qrUZX332ln
1q+mY0qjQ+kO27Mnlok9P6kQIceYjXTv/U/LGAjMjo/kIdjGT0xhgHyeMskzGS4z0vrvkqlzyYaN
4J1rR0h1Td5QSYheRdQQuQ6e+q9FzZeHmlz49fWD+16ENPweGgPKU1UMUHqFDSLv1rjPpoLTt45I
CkEfLV1eiawNSMuldQHdl8Pi5aEl6ORnkcDcwGszASWtphjjx1HnKjdNSqm06hHGczq5IcfXZyRl
QfD7HGnoPsi3WfD+e/LNKSj8f12SxhL1Pl80TQig2pqsrpSMNZkuI1A22CbuDw1DtcxMfBSnIRx1
DS172+fJJ9ffzj+AzFLzpXbTxiSx0ms73tKzFYAjtd9ZXFbfW6EiVnW4GjHZdYBSBAIQSzmclyqm
jamAdpFlQrvYu+04iGOR2TqrukjyLSMHQbJ0HFmhpPWxqCHWSnKLfxZghE0VCRuErba+2HDHgTHK
y3omMuq0Um/CEgxmQD5QQ8GjvhoB25KA7GdQHok1PFs4bS2LtvBme2jUsolaFcGKjjwsuT9/HE3+
OTV/G1bWxWMzqGacFAmC9dajwpysQM/M7ygNXBO6LnqjC3LseYounbrLc+1I9io91BGJkbWCThn2
MVBEgv1op8RTvXYFpYrhrqUEzSLPah1oPOOvUaTO13ew8IXOi1vJ25lyPiVRsakr02q2Hyz2aQgq
TgzblwlLyR29YE+tSNwti5pzw6IVLh6cQNHVetZgN9ySSxHxVHLdq7Gg5Jil3HxkGizNCtFNUIvs
97m0ht/zhZCpboSiNqNekO/dyEM9FxtF6XB1xyAzD0f29geHK7puoTRBRuglon/cwrRuin8XebAk
TujEOgY8+2mrTxVttjfteUcTPLeIWqIdOEXWmCz7uBkCdVoyh9B3E9tVybXP3qVZHxQPcmfPj1BO
EYBFAh351tH7KFBfHfo4GNNCHzdGkRqUjmztjHfuk1ByhCq8O/mpIvYMM9SbWJZsUPCA39hyX7Es
fB+LU5z3KE8C0hvJtp7NNaXxnLJfFgZYY3pXfEXkzXIF8+kRxkmMiAZ0jVix/pO9BSpz0YHP0aPy
/qjPBW3/uVU20/I+bTwQJGWUYoNQ4muqEY2eFYQ68fEHqWlcqJnBhb9h6ihTUEV5Fmijl3s5uP1L
6r/28b7dgWjoFK7Yp0hpubAiqRi12arAMgkUd2JUZWpcdSjoghXziW/6LsOhFKIjCOT3RvhCG75r
KM9x5HM7ualvy6xdbHArBAtzOOwgPmjPsNYMq/R9mmhuyFxs//N90BKVF5sezoDqrXfxiPyJ70rI
0zeePEX7L4t3e2uRLqOFmLrcuxC+/OOL1xHiYnDIiDuHPs85xlnB59ylZXeW6nXcZbLzjXK0+jtG
V2vwQ0eIKG9BVQxjwNflQJXcaMB8YSzuKRfu0S2omf35pFJrYbpu/SEST+6Q25+Z1BzICaoSBvyQ
dlNpC3MQa2lWKxF7XNWR5qFUdRN5bT79F883Qe3uZ4pXI9TVt2mp6eojFWZWCX1z5RNRJ+4YLkS8
P1U+FORFefT2ieDglEVNwAMrX7OLeik7HRtOaMzZW0o9Dugf3wib2K1b97Nyv/uQBJClwksDbn4F
ljH/0CwxIMiUSbU7dp8kix4vtxi8UGxWSXuyhPu6csVjqxSE7HK+H/drOZivMogmeODod/R7Oa3i
RAIYctwofIgFrLXBtytl31PhyGLdvvZCf7cN7eWgNw35DqPqBZ8I4rtxX3FJQ4QqiVB5TaKTM9Ge
2PZGNQTS7vm9+HVRuZZJV1C7DKakWrbCTnl6y5eO8a8uwnYCLzrBVvUzegRwWlyYC7BULIHt7GUq
OdMcxz72DRq+6x9kwV7RK0IPHFmy5bH4Lfyfk1qzYhDeowvHufR705TXSSaxyXwsGGFpRwvE5PzB
U7tvH2jELQEOWNiX8bUa5hfXBxAEOxkcBdldLJYZnIPOyAoGTfxLC8iWnj5zpDrcG7ddJZiWhmA5
Mo9E1ycDG5r3hzWSzQqzRfhGQWTH6jLet0EKYIocIfgy0gHtMulh+vJCeMtTD/YIaigl91+jI6i/
A8a1rgUUHZd2nLrYCZGTFSOFRQx+He2UbDQt2tL+Bq9dKQstIH7JFmz37W+ptehVM16O8y/MLjUg
vu3f5IPqSPOJMO90owQ6s0FWYptSAyvlyTPr21kcxHt+3dcOSa2aIRFW8Jlm1M7re0sNeAgr1V5t
9bv/UCxTlwJAEG0Wdvgls+PNW+bp1B9i3ORny/ax6A2CbUwGfbxc1xnQREdc3iTr2j0mIoFXGaEb
icGDH80St7uoQRXnpQEeoGGCtsMdGXFR5lUp7B6tX1isA/MEt5hjVYyuJvlsIudiZ8VzN4upIDdA
K+cmb/pc2MZtRA2/TnUCKtJvNEbxJzDvTGY1G6KnIyd3oM2XvW80vbdPv1OYWkj6h22GoqlPZyVx
IJLeJDD3D/oIC3GJp7az0viAXWIlS9HNT5qNe/6AM5LHkztHhUYi6TfhAMjUuuvkxWgSwrnBPB9/
cL9Br5uB9WtaY3dn5TRPrtw+jz/9/KhFid5dFPRwYqvoaxTykXRqSEhi87UbF/wAuGHeqtoY/Bgh
ouwvoZaflQYWLd7xv8AKilDu/PnRjNZL7z3KyI3y0qHN3Tp1OODrFGrsY2DfXlQk53Gj/X/uAXc7
SVFYSb3K1PXHWopOTMo5Ya4zkF8UTTVPu1VjeplHLOpygMfl8Qfo6FXohtehrrWaK+nv/kz71cly
tqPvY6+f+teRnKM+BjdMdVRpVSFPAQE/Q4gC+pJL79FUI6RLeQs4f0f77HuBGzfJmo+Diyw7mUjk
2mTqq9hutvRtxl5t4bmX8fsCyLC65UPcyMyLGMLCPpQJx3ZnkLgjpbxVMEi6tTe6fLzA7vGlQlmM
homnO0FaSyhmRNzh7+fTEJDTpfAl/gaFPlpKaDWE5vWINpQrKEO4bF6UyzFASq9Y9lvKspcie+o2
FkbSBreS3o+t2Yk4goOMCIGkqjyzZLXonsqR93xr9CzfKyd6+pXv+p90/PZNBMazhpibaVhb5Uo8
Whj2JkN+1Mv9Nzhy3x5pbOhzp8MZxJk7QnAfTdUg/okMy7gu0ljugf1QAUfvLoeqamupV6+XUhjI
dOBa49ycTcaPUj3L2HpgVE9iGUmW9gQtjaSAtggh9bemWnvie6m0ST1NTvg2QTnfu+DoSSqGyRxH
tyGl2LPlf+6A5hFkIp+/YU5ZRFX/PLtFJutna6iS1X5RZojnHPn1i+5SSFDa6CtqKj5VIjfLsAbH
UtSCHNmUaGjL1Fkm71JwrvENSP+oAiF1/Y4nRoZZYoVohX2waowUkLVa74C0nK4faAyxr7yuDxau
z1SpTLTK3CESVeD9wzHfnjD6zsptX0mGxiNb0eDlJN5stB+gBO+KRYmoYQQiTrg6nPCqeA8dfuHs
W23p98rRaIaFz1aJjBbwtlMAf/BIMM7xYKE48JQB0WKwvKjLpSGLjkabQBMWnxSBUZkGcNWKvSfO
KeFv9/YY4XFDQ+C9KB7Pimflag3QWw/iqnfm3kxzS4DqFPHAwk+xn1e2LCXn6OT1YeySo41uyF1v
mWJe4lQFyadGznfnjL0/pZGiZ7PPqTY0woSMHjBOP0yVPwYwZbN3eX0FJu/PjkWTRV4X8yZbiWvZ
BYdxzC7PStlcSPeSYdPKqrcdic8/dkCk+LQudj/a1j4xQNOESB4UBl54iJw67k9dzZ7s7FXYtgoe
hqYuTgOMg70SEASXv7S/jB/9SxrlnaEPFynZCZWwo1rejHoj/STzj0xdAooxLHakkNH5gPPSC/Dd
U6Dm2jeKAAK6k/PkCoZccrUczHmXjir38UM9ilV1q2ps/AxrIUqmLvGA/WdvTf/NBK8x+vM1F4wz
MrmnDN2juzYBY8BJHXhAJKaxV1MoHBB2JZeJNn9Dke1fLJVo3fdl9PtZzNU860Yvr0beLjfqpojj
anq76dJoA/mMenOpPh6V2GpHptaPawvzz2XMOAQk9JdnTHnth9Wtfwu/nJupaM3nLCBPl0BRdF0Q
4VAdtySSrM1n39xpcj/YC+m3U7mVjJWCNatO/F60dETjQtn9IKAfZ15N9fVjTs7sopMh2M1AdD+R
/tJshuAz22+WJAmda9P+v6oB3dwBQKQV5M/xV9pP1jk2TZrY8tgLgfLcJwzRyvVEtjMqAt9Xm1zv
Ix9Jc1HkB/VTrBlDXzkUhK8aXnie48rjbEqV9s2t9NKuMmSr8sSaYnTohlqn9+XMEReuqs6a9YjM
G97qpasMYYh8BusRNOSl38g63kYt8mekhTXZdPbdhVbc/DDnagQD879o8Ruixjo+ixM4cqzHUVJX
76+TzdKPTqjGkVM5SDPIifYherJKixrFtfYCJrDxgjzc1RuwbmOAHoR6JLmvgjSDcplq55Jsn0fB
5+Pr+Tf5gGa/kAkYNfjY0TotSb94ixLw9pXwerk727sMA4cNmpviJq9ni9swH5s1j2hLm7fJRk6f
Cqci83UFN0ZwMcfLruV6NAGW9hpXBBZj4RvztyLjW3X37T8GxX4DZE0Tf8pF0ZcJHmeNZECQT/wn
GnSizHtNZHgvsb7pQxvAq19JJ949TvO2twb40+pUDHP/xRl1aKXz3D24Vrqq/RMFIkDW7RsxALpK
7N8s9tBYmoS9D9THN+DBjLoTPzJ8QP1y8XJrC0LhMDgY9DjafIQj29Ky1s4aB2fVIWWIAcLKTSBU
7Q1K17UeFKB+c2n+StzC7dZPkgKxPt3uN5IZhr/9sPxKadRLJ3IZWT+YBrcADmTsxGEqzBec0psF
Wd/HtVsIV1yZc1ORZZrSb23ywbmQRtzOn6ectXctlnt8derHiOuDw5CPvfpWYvryC76er7JfgX1E
GwqLRoGoOWayXL/LD/PcYb1QzTZIL1E7wSThhFePrlippG5h9SyHao7OycI9FfEanDvJ8Zny15aW
WEHUh3U+NDDssCGcQqCw5sGriVhJ4BaI9NxMeoP4+lNFf6IxoyXbGl7Xe+PnVEKVBUdTUYdHfrnL
/mh+wW2LJELIgRunC7q550ihinqaoydYTh27sVFshPvd+/VjWMEwmGE526hOHCY5cl79AJpGC/AK
0W6yfa0rxVlTaA5flfKdno4PkPzkBJVxeBHmGIRzzLMaZTq3IjiCITD0bV6+6PxjMegWjsEop+XX
PAUhSHdNg9kHeZCkTdFwzOYTIWGQ1DZ7TbJyP74Imhlkhc/mJiJ6Rpp0qZ2rCIlQzFVFBIcZO6Ft
HbIEqmcFLIe40XrdcKUbh9uhuwIb2HQU9leJYGmlOJk70Zo2ZsTL8KtDsFw3ImvWDe9b9Wl6FGvL
4rZimJm2XNR4i8SOwbfPNJJltdPUEl0J957WE6MmhT5qRv6b4ceVXYJ6hnoxFW/iFyB8EiaKZ2AU
zeq8TCD7hu7piNUkeqn+t9TdTQB2l9EpmO+g20f7n/yV7H4qQleoB66iWctAP/npZwuKmlv/d+3y
y+emx1nTO4ZrRPyGp52DkzURFYie7ZjRqQgNjpaSwzYkKMx6H5Qgtf7jLY6qgD3xNRDtJp5nX5Jc
0NBPwt5EQcm5VCgzX4+ySZDo/Gkswa18yruYzcmgJKuuekR6hpeV+G4PFKq4bBgOUQrd9jJpgqlW
RwBNLnUGU/Cv1EUZAX/ZHZj95cKC0o/vDw2LSKY9bLrQcQSWIvI8KfGti+c4n1KrR5nHY/nrRPEL
5pbl5o4ww2zndKy4ImE25SZStlDBrdxjbH1sNK7SiMFw4ThYwB/TAMOu2MiL0PePirrJcp6OTnr5
wtCoj8FR8boJqSPnO23Mr5rToCAgiTXL5pG1YM8vxiaZJJtCxQOmdh5NOqXe0motWO90YhYWDEL5
EgZbuhS/hPmjyzRcvK3Lx5sffip/ssSX70o89G3U1LwxY5v/tmlZValvsGsz4gXWQQbw/DVzIWrx
axNH/Y3y+YOC16iLlKbfVfn8nKWy18kuHuOElOL5wGtI0b6MDWNxNMxrshutzUEa211lwIVIL3Om
A0tqHJuv6pzIWEyKUZ2g+r5COCjoW0eEY1bDMxolmEKyNC43vB5XFDsOIXl0IPjHefQYxcD5NQln
KKvNk3kvmVUNH32lRGypuJYmar/ZuiCdIDaZH9gDrGG3FH7cuHs7waeegAJ8M+GJ4kqyGMYZkG0o
XJdQ9mQ876XuS9IcpOuKKww6nK0DKawVhlAKcWK3c4tbCfGlJhLw4HR6tZ5DnkAiIzGqex0eawuE
jhSJcJdLS8v/GRSx3pJ1tNZX4Kmh+vpgYrGyaodhPFpM3WW3LELLkHxWWafbbM8AhK03HJncYKkG
cptQuwFB3yG2GoQXfl1Ort8J/gjKILOVNLcMaeSxmMO33gg+Pzz9B20b2HVx52YpmXgOQk0+BciO
/D9aLuWm09iuGVLAF2RZ7EqV2A52HWvsOCleKqlIGcEA0cj3yvCW3NiGFO/pJS6kyP2s0/fy1A3x
1Q6cKJAu5NzKlt3Fvny7iUBcdSD6IhfJCINlAJzS+hdzqJ53f2X0dTq2rPpk8GiYwmKeI00M8RgG
N8+jrkWAhmPxwgVhQHxh2VkHNc2D1Z/0l0NKq/wZyRjYYkfGmv/pgDihW+FcD2pGkVPtE32bJazJ
OZCzHa2a2Ws7RUGtYSH0AhkzRpsiHyenwlNSgsoUwiotAV7BRli6+WfLOR+e0dJhd0YjrvOuuEJr
0PpGRSyJPZSD//Nmmk9CcdD05NEytkP1qDuXmZKbI0/r6WI9zGNoLeRhhkUvVJz6EA/PL8LSpcoS
VP1dzk/0AkeTZTXlyntCAjptsfOwlaLU7xS28W0lR2izp4qST0Ot3a9Vj6W3kmcK2vMydzyAZUar
VLa99N4lJ7BFYzlnKkvJw2t3yOPajhnSxYtpFa3GXHXZ7RhRCqvcOV2lc7o2ud4Ana1o5CvwVmtj
jgsd49Xk1wtj6dgJ8TsRaaZEKqYEOOFGzjQqZ3BLjeBi+T9jOS9c/Rqsg+h1BjSGu6MvCQ4IZyPd
oYgdxu17K9cNA8TlopM3huCSbb/1mo/4fq9kX9QEglgT6F0MaOsDiVFHHiMPCznfYAm+GxC63eH0
6qxos1txdHDKzzAiJ+i96KRWLhB30E1R31m7Q7tpgZCOcwtN+pvk+8OprRcjwkxWtLR55MRWuXPw
0ycMQtsLs9U2jUixQLnsPYD4le9j3kPw8fE/G/wfSEyqKAn+mXrasrwMGnZkdS4pPa6Mpe/W8b3D
EW8iOVOWJWJnmtnI1doJqTzzFn5rQl7/Mvb2xB2FxXyJ0wcZnVNQThuUwwNwylugAW60iYDBzFJI
pjq7kD6wuQHvRHtlKk1/cuHG2J11lNg4iWRacLw1sRznN1S35piB5IlwiayK8df34Dm4VkGbKMsg
sWW6YkDIgBqNZkdZP7w2jXhOIt1HdYLih4kBptV9oQZnL+K29iPtLvpzXAYwduHQDvGzRL+gyaA9
2/dVVuMQ+TiaUiPnnzsYSiNykevTkQvpeSF/lbzpxBBXnVN/AQ6mPEo8CmLbVX8sws2J7sXyurSg
yi87K0MWCBHvl9agrzyNOBWW/9N5HdUf/4RwVKkK58UeeUWzIVrIpH9byO69pyfhBZmpXtB6viWX
gnv4q24OIVrwXSGniHqbirb/2/VKnVyH26i6GOv+yoPn6+FvwMngR1uQ0dY0TQlYa49/1vfvMFsx
wHM7VXfHpwUAmLyVFPxLIvjAL+uccm5ycobxdyceuz794tAwJOL5JxrDCg350bpPh3JV2kwe6rnq
NILI6PR63icHyjnCIpJdd63DOr0jCTdYZhm0pdqDlFBdJvCUZpLERlGN9VvdUFG/lk+tIk3lYCtH
mi70AAwChIyDRlqQaiJWvo0xtlEkqIXW1TJpifcs4HXacaXd+tD23Vmx9Dno+lOWua6SEaGX9qym
Q7KP3pWme80TsI848l5QO4uHJYld0S+SqvaqXKM1JgaTJ23KaD7l1jrRahXUKamz1Iy0R0xbtZFD
hZqkkGX+ljigfz5IA+spXgqB8Hz7jXDlY+iP4wdG7cOfbdSKwUPSjOXe1hrLQdqx4KFRXqvSXFbC
7X9ttCcaX81WXDqRiVjYXj6hBSKRyeLv/0cnpN8VtQ2jbjAhmUPGCSMgCVr+L/qIXgYhvOiFFki/
roq1slxa7aJEqVEP9HrXXUzKA2vMRO1uo+IQNCN/KDpfBxQETfcn1pzQZogpwdAD1+wm0MaOsLHJ
W7ZIo7wB0BAtwuHekJhSWpRCc6Q3GvMZDlf1fO19HOKwEr4JW5IbM7SKHyhUv4EFyAJI9P1Ujjif
lwWpiB8QD2XH0sRkD83JuEQklF39JQXXst0v6Bj/15autoV1du5KQLzs53CFpRDnQrFaQpeDZ8mU
jEuOnVkhQen4X/RkzANoj5GokwyW0nWSTGH9kOiLTUUJI8ZFRZIyDNYBFztDvQ9XdyAHM3eCU3z5
nh+C8tcpe+5VB+dEzThsXsYcJU1duOwJwib+egUNYltiUK7y4rzwh7o7e9TTVJ5FedjjrVtvqT4H
1E3zlX6l6lAwDajdnPkzShGbw1K/+whh1PtonQnmqyp1gyvHrl/h1odNUyt92RPlTLb2FXsjK6iZ
z28zZyFsnMG53uu58kf3fqL30zWL6N7joufTDR1tGOocCd0AQ3e2MioRoD5YB4lkUis0wVpm2PK6
rG3Wutzk5H+m3dvoseo4dZBSw0NoQz96NYqphi1WM2j5VP5P6kXXawc22vnGVnYwZTq5gNu3vsJE
j3ex8al5VxsFtWKXyZAdQT2bfT34iDE76DOUBmH4urgskBLe0t8AH67FY5OAMcR/+vY8gZzz2vMi
reweMqNpsmu95MB0rfDPQYSadhsGL2oqYI2ZCHOSH5SFlSc0M69TRtURCj67DCOmjpVdSxHgrl6S
d5A3fem4k6xcK8BC8OwvaZczcYz9Cy/qlb4Qvp5wqhTZLVbxqcu+A1BHG7wvVZfP8WqkMZFy0rp8
ehKnQoA6Rm80Jf+ugEJzZIYzdgdn4hFQmlZtlg72CkRzw5wfBc4cF8Ujrg5kTBjqQpYRUPDhj0Rz
m7N0eKPb4Iqer7aRppypxzaAve/mxGiQnZ8O5sDdZBsTbzjgagdZEFgcTHA/HWWRiHv9O64+8tkZ
MKHPm5Exl8nb0psibosWLp7eVRXQ7OM7ZVrX3WF6wQ3VPLA431Ft8raLSlfQObYHpqr+mqqodz7g
do6iRD+AzgIXIE7cACNw+DdxSrCnOsSoaNb4cM5g0/gvUgtT2mIRT0jgIhhFoqi8dVmB6ZilUlq3
l5lhPjAfhPDBdvF2FHYAInDScVFYUVbgP8ABfFLMHfLjFSVJGjf8ejY6d01nnkE0Zqr7wvpOfLvd
ryQhNLFBA64X2Y8QJX8i8nNMHHGNV/Uc8SsTZ+1WSfj8yiZLDGk2pnKo3KrxMrgvAiCPPxGvF3NQ
Pc3ZgNTQnHQw9Fx0D+wEwydOyLq/dTrqBwOZcw4OlksbUdXGUgESCe9iJrIC7sSfykdkjnrnb6oE
GqvLrgdYGF7pFiTjQwd/mklctGS7qVBM9RNRhIuC9eJ4p38CXmqPH4fCtGOhbMYYkV+8SD7NAcp6
r4V5/Xxktp+pMfSMBhHCZL+nE1Z+KgnL+UixSq58IIFjgeofowySes1ErjQQBUwHQA+i1LkPSpW9
fP5jC0KQXBpv1ksxtoSZPANnnkoo2R8ZONQTR0FkK/nhPKmjZS9ciOKL25ct7grHOJqxQiC1SzAG
chq1DmFxxkQ8tc1j79xp+uXXb6i9MaAzdaI8sR0a0IT0QX5SZeyMDd19w8VYij+5tW/xpNG0TTUL
E9DIEgadyrqXsQA8jrZizEmWTTSgbLqMwgQL8OGl89OJGRHLlhUA0n01WGDV9tDhp80A2AxqOeRF
aOuuOIJsB2MxIlc56Fq7CSk2ssNWQ+7Pz9aPmORUy/uFX0MY6Gf1KlModgQDrzjQ+ZGX0lNI80OX
JvW4blWPGMoAvb1NwxefCeSxDjYXEd2LGeMx7B1ItMYjAbpa33T55uZakHiJVKJbbGRLRZDphow7
m+Zx5rWbfDjuPlEDAxhOmRVEU/XtaS3CBiGbSaQsNZncp0TdwN1NPvuqcsxjUeeqZfpJJ44j/qHz
brtX9sgW7IRh5xJSutATkxDwkKDrtuo23JOT5jtaHLi5/bU6IQuIiHvf1LyI8ig5NtZURPW5/60w
JdDkgFuYzIB6O/E3rzdvzilQggMxs53MEEGDgiFA8LfDCLjaNuLtc9iYo3iaXURKuw447K+ygkuv
utCDP3oXWWeNJfhNf5mSKz8qyGPXP7xdZyLqNgE5qWC/yzacwpQThrZsWa1QjZpLfGBmrM0JBvxE
lcRgAV0AwI/KfHTeKbZz6EIjf3bgicleW3JyGhNOMKLZjx2eBlhJEceYcxK2GvSGsd21detMyy4r
9XDAb50GFGcWk7vE3xAuimYG1qLF31l7XgJlgPhuOdAKqnk9fEjVk+3eVWvEap66PthUVLRDyYyP
UsyfH5FumhHnCL17/QRqCbx5U6ks7K6tkO8h2FiD6qEtoyCL/unCUu7re49Ep5E3sF1yWtK3Z/3r
V8hCza5dX0WdPMnRkJiSap967UZWMrte7Ffdw7YZUyFbzjjjXHW8IAh2jByN6F71bOoHzjeKvjFa
xnSsv/+Went3YmvG+TZRnpqDHMvTqihMXKpEyXoJBklV4gfTmjhpNFD10giwS2nc3MDuJQCT5E0r
byEK9Li0+vEbO1PYHV6sxQQ1idpgQ3wvge6n5DBmEJzWYDR4QWJbRpALTUjMdmLGbh1Ab8LHizUQ
4vShlxInl1K++SkBALf4gyDJQqpaqDdXsCckK8Y2lh2eomMO4/3XN7q4E3hgMasMUhaqBwUX7L6o
jamtmaf+eAcCtS2VdVZbItjrPaODflEM3LqgCHHfFt+jWIlu5jqIaSIYJm219vslsl9adMXz21z+
ti9Dpx3m+tIspKVPkUlLtwB5NbHssHsTsfV6pBGSXBxkMY2vzn6+c7P+/j8BunRmqCQIssK6D3aA
SmJhSX+wq1O+Hfy0VWMBRenHMPQfyQ1y+KrxYB4JCf1d0M/AFsVLHemE8CFPpH3A2TmYpVouDYHC
NvVfzSSytCxlFMOz+hamlzX8DN86KoN6RMX2ONWgECU6TsSCWdw66/4l5Rm8hOcPuWUbreTBVMlz
GvOCwihKodXvC8muLrfnrmRT8f+CbWFCsjFsPdMl1DUr+khD6igo6SI63SKj/cQm7WkVMl9qcO6B
OSl9bvCvRFk5wkqUzUopJpWYdxknKqVoaxRyCtiNdixiQ5OZm4fayheRnp83SG/sDrhTF08skdAo
wB6hK+TJQHqVO9bhf1RSGPMwWr1spFMUFZgFLdQZ/8slQM6I8E/hRak9YinsbhwL8wh9PYR5M/hD
q+C6+UfQlp5GQ4JrP67dAvBQc2x1gc5Ov23XfSsRRPBXFdQ8YZwaguZ4eP6a1WnHIvYYMtFojWja
a6bX+cfQFlSOlnwwOSp2SR8rF8vbolkoYxJ2KgGzRewA1dSrnyW0h2rhrOvKVKHD6341ydCuJPtf
dVeiZnSc3MQbuRMIWMY8OB1cXujDJ4rF8e/SsS3rwBMSd27NGiyiRM8t4U1+fsz7cJKubd+lgAsQ
exL+NOK9y3RM5LUUlXE/mjJKP27QB++4R0awuyKjwYvt1dN5uPArUX8fAShW6T9nxZ9EIVdDR4vd
nAEpAjMhQyj2gH4TNZ++4Tk0AqRI9HuOO5qBcGzXcWT1AAlPaGb23ZELEz64hgFUmpdo7y/LReVb
5MA0w5IZhlFZvvK5hvefe8kxJCDyU95wwhd5GgSaqwCsR6gOG297PuCsiv+IMVwt0r6sf539lbLm
tgpHYq0G1XwGIM+D46XNyPAdbKglmAqtgnk8sbd4afBkRIpOJYm4r3qdBn6kTnXlj9m2Dz8xfipL
9Cpf4QWcVBRrraaSqA3Zi3Z+HWCBvkTKg/jCDU8f9RntDNSk9h4cJcimRMbqhuRlitWgWIn/3wui
oTn4WM14gPHrwPkb1dIZvJ6yvRAGiyoK32Rt+F+Elo8DRwtPWjTCo6sjLg3rV6q0ACJqApY0AFLt
kezdqY7LF9caXdSPqt4orK38abz+ooU4Av6QoRuPQBFvX/3o8AHO7Huxkp4yvv3GMWpSyoQEQ5Yg
o9Pr5QGuwkWQziQ/lPgZCzexD3zbagoBTMgDjQ/hqXquV24wQx2BDbE4z4fAlL7E9mO40w7yrGD3
SpRK4zSxjGxdg+AkUgkIZG9ESs7pygLDIpxfZ3kD20hyYFPbKW1Mu9GS9Ym4NTqJYsxTXh4C9Ehu
SCskOgxCsDlJiEIsjq3SQP/tVyLqh8CwOK91kwZtzjxedRD1514Sn4s/hCJ1GAZiKqYVCwyEYnCs
MpIAQuLiZRtnUSwwWDwMNxxUjtLMzNDppsFuyoIorSZV08glZbJ0aqWLYK8UNT5al6QjRtEjsPqs
6HAyQcDNRTEVgL81tQ05FCQatpf2gULAQ/9SQpwF0vWxmgNOFbBdtYSM+LtEYKH/Mj9rI4STlqkz
FePMLVGiFB1Q2m3eIkJJFr1etly8QvJBNE22k3U3gFHpefsSO4x7/LdCdAVdU0eHAVHI8zEsex5Z
hCt0YBAUN7N4awhvDnZKdl5+oqYVwi5rThaF4IwLNeACvm+8U4EZkYKeyxa6OTHeh6KtHBw1Tf1T
45uivlH0YA0JlKR9sRGGp0Z/4bJQQqUJOMsNk3PoQJTF1AQhnPMZ50JqZfUH65S8FEArh3qRAoek
jzC4vu0OX0rkG4nWTvyu8fOXf0thZ1xZPhL2fiJHRcOa1AAomXKj/LaB5rBwJIcXzUl7t2hyO50C
w0eNmbPbjDhr9nIP+YxoEbIyq4onS20WhvOHxSeEQ+aQOmd2CVKaK2DhW0ngcZ2GehT1LTVW/Jqb
wlvVR7PYOo0BgcWtFFRSkTaa+mE60Q/B2i5FRMSga6FxlHe90g2QvPO3yS0GweYzn1CDim4VYYVN
Xbb26ioytWedlWs5UfrSt1oGMYf9LA0Rkb0LHTAlbc6uA0mMfjUseIUDi0zneFJL0IsCWP7G39Wh
RwF5jMKr0nsc91Xw45wIctcmezBADMLQ0crNNfVIEjpJV77f07GZaw8AiOEiIlozoHL1eiQVU40d
7bSsqpsjS6FzeRXele2kRWNXo8zGJWnrwGrjXMEvxCWKwKBM5r/HoDiT6vJa0O04wVbedp3hLbZO
p93vdUGkQZmQy9loBMpcSh4/nHtx5FJiKaVPMQhL6Bjge+urxRdT3lHMpBh0JwKog2MZBwygD/lK
NcHJGTMxTk9EvA6wTfqULyVmOprvy8Uwx/lc6+t7za/18sh9mbSgqT4iAQebY363taFDCzkRoZoR
6Vbz6brC3ZRhVn9Qhe6STvdgwN07CL7zWzo8ulbFMhJQPHP+d7SsCQYRv3uLRJQQotVu8yT0egsi
KGfc8Ld+fROm8+ILVe3Sc1yw025UynELeVx8kvfw/MDw0cagn4SP7I3MDu0ptrPLU87i6q0tmCek
ar+2zN3U6BHFuux6/NCJ8LgtJwJCQMdS9XMKYpYHjLvQmQArx1WyRYC98xBBlfPkf9XfquUCUqMS
PnzjJ53e9NaH7sTGCLRnFDSoh+TNbWB9KZAB7eyxvNHrlsSNaACVOkxFvy1qZLF3W5HO1bn7cJaM
obMtEGej5H4AfYTBp8TQ4fVncin3TWRywNbnHMyfAzJu9ap8gtzw0PIYwJQjyN+r7I3tS/+FZuNi
n3p6GG8d9zbArMf9wUve/5KboGP6ZYqDYYmrzpu/Al0u6DekHf4FkdYW1hXJ3tyjMhmlpLCTi4uU
ZhruKtr5v3nKOidgsVIsbQhOLNBMS85P4FC5Z1LWMP+N/q2mQ8RlfBSt77hxxlLIcDHiaZ9wxLSE
uJT0GSrXZsvKSyAFl0qc4+LOekxqGdthwEF9kHwzWIRs1ZamLguGspVdPgWB6tIV8QtwvuErAguW
0fU/NhpUJjEpukxY4fq7UzShY20hsa0iz6iIp9q3Zi+vwI8/C9KXIJiZERnnPE2ynUaNfn8e167k
rYqosl/oEyd+4IXfu9ofNic/AYmN5Lup9xTN22AUOr8bdnTYoaOYyLku84plcICOtut8Vj9UIACN
iQULM2PFwIIZDlz+qZ257xGAhAYvwvXWqT7ksUv4n+qcskq0Jj6uOIEP1l9BCRyCOElHj3iPacHA
FH0YyagGpgC4BYvjNxNFzhUQ/mIhTSaUfe/uD/0pAO6GXcSY6M+1fIb6oAlxlqI7asYR/auMeM/I
XvWlst5smiFnBk9cvkWp7N/Xx1ORvzQjXdOG6cffdADWDRHHFkgqB088VpnuJpDGOM2FKILDJQ8K
/Eofv6kqP/H/xk7X+bpuxBim6wA5fMRpgeCd96Vmx4/8cHbRxb0Q1SD7ChUTBbcjf+h9IZy9zHNH
IzHfFCMFbbnHfqBwLh/rqCosM2gO+Gg8M0YUnqQTjJRUVBOToCPXfJzcmvG9avaaT8y1o3Y2R9Vc
ZFkfuMxTVR0VSzNbZr/H0gnbgNaYqVYMH0U467vxeyBIA+/7G0zOSXfXWdPDClWm+SzG+2D7+Yxx
nGLkXbvyhPUnxsf8pT42YVmxJmdFFwekiy1Bcs4ZwZoN/j76fPUsOwBKtUVOfmp4u3Ogqwm9yzwQ
Qy5PQoWd6gKhBd/P6zYADmpd9g9nmbCgMD6/XOsuHrxhZHBqc9v/ZAYvCXndA1/7RA/ctv/j1ugl
jmanxL+VkJQDDKJDegDZpP5M/LpuXQoYSsH5OkXV/eVvCITI1Xu59XLTI2xMFAFEQADGUoFbtW/x
MyVgyL3n+3y5Zqr6qicrU8qopcmkyMB+l7lGbJiqbKn3eYwGtOyK7rkT7n7Ra7xFEdBIJmQd8rvz
dubpocCuWt1XG8NQ0sv1YXN4FZb1v4xMjg5wq+PR5uHLoDpo4Uk09iRjBf5ZBLYb4PrQVAXzOrHK
qKT1DzOTi3LITa8ZJUmHvHHJEf1P+b9Ih0A8VIcW3mjDWMuQRuQWSRd1MDpzuXdqEG+M6kpupAkS
BffYYQsau4w5f3LZy65leF0oYffqlRFBQB9QUsvDM5ojWZ3wVjM5Cbiu9n1mMXGishh/MV0Q1JqW
9ECPXsw/wSIDMhWRM+be4/YXM7lQu96+37RzqbSYc5PxlHfH0fSe4edpZMcMLYLQjObUEM3VjWtt
kG80oYZRky58qUaxdUQnBC6pX4jYR2GBe262OTcKmeaR9JqjIvMKEjy7fGygkzQcmCOBpuSXpc03
4TUrMzd0YNOaKJbks0H7L8n8EBC4U+7X5I43g2rQ3kG5GE0T9maX3ZIeiRbLQs7pK5opvm8islQl
+xbTqTvshRxHWtA7pXl2fK/rOXp10MmEX6fVKGra+QzBWSAN7r7iaYxpqInO8n49eFO8tQzDGRCF
NLazRdcqibiz/BFLYJuXddMxJ6X3wZvswmQ4hVXbilFo/Mcj3ul/YVudbMq388tJkGNKeSYUckbc
Vx4y8adeVq7Sp9kwBNYQ+aj4/spOSOl3wzAK0btp9djaGFngWSJGgUREp79PC7z3Eq7rlwM19PR7
mI55/gwTuDJELstiwL/WzwqZJ1ErPiWM/bF00jZBVofNpFn4MZI7NhB20tppXa3mHAS+VGW6cgh4
A45Liai/LhNYfPRqYGZwSbb38AsltR/T9OOycTdJBsWImSJGp0RPwbdAaUWDk9W8MSoUrPfDBWju
B7ajWlK+MRJgG1zjhhJ8NVF5HgsgNu1K9RqAU7Rnv/qZbPmbdux1gfl1ZvLWK1hxQn3UV48yu6QZ
H6sPxF3EL8ZJO/XSCqCNmi1AGIfuUOV6xsp34FH1sUsSqCDoJJVlA5S7vCbTMqb5jiblri8Y2dMv
cMrqmkt3AN5fpz+2fFRtI8YOu4gaAIsNfNO178eK0GFwpF021cf+TDur8LttCgafKPxlom3/0Jkl
QOhmFpxtax8St05FLQJC3ftQq4rPLqN64lDbQp7dBRgyQ8yis2o1xA7uQcRzGJJJxVz0R0zDFQ3r
4J/sPeEX049KL3c501OmYKFKeopFfIyRxjqnJs2uZCML02ZJgLtqhiKGUWxo+Aa6pb9ns71vVi+t
l2BHSVqaxFkPpzlOGS7UTYhQl8tBkl8i9WMcIT8VEiqBLPYOqDACrH/hoFak1OyPD1On7GtKgc2p
yRnKdyoSw0hMPlTi118O0PlZx9dU0R0rqqVu9qvS/SNyIzi2tGXrN7jVdPpOfPVe4Z0aBnTFACzZ
ACAuNizmZYe4EdOtRCEUuaZVSxHR/Wcgn3lRcCb4QvPYWeiZsspCBbEmMegbQsGiBv7BZN9mRHf6
JL/Xr4LLP1vs8J1R0AlKxavrAO8HoFZ8oCO/EvbxgOfF58l/ZLHmGL96q/6BrlwkzdfAQikmXmvj
DYDJnd6/FEtGPgvi6GP9iovZSKPg/9KtrlIZkYr9eFvWgnh8udzgUxqjIp5IJ+N4ygvd/aXrSiwB
puLK0l4S/xwLt+rUp+IQIHxbJn6zb8m2LqYM2hVv4PYmrLLD4w7rWbW5FghNj72iCG/tLOeVN091
+5/P36UI0bfzQ86KY9vtkz7AAULcYqRa8QSQ9FZXek5/VuhRTfcfbxr4Q84Mbo6hKb5rtHwrfiUj
jaAAXMpRLQDopQqhaO2I1LVMrmLqnN01fLiypnFcuBMAu9G+sAfdwEPp1qgiA4f807UCSzi10yy/
XqS3ZniJO0YwEOJZcdJBroKfWhnk0NGSBK/5WVJi7BTxMKK4OuGGqLgngbRLwQ1PEYblfAxEJ2j9
Hsf3i/MyyQJf/nItuY5hx5OCPaFLPckZk/0j0osJ0hIYcheMnltLIG/0zflATaZO30hbde3KfSp6
IMAELgsExROlzhbwVsQ0lw0YYbkTtfBQnwx/MH4AyrovbWo6wEg7ShKHDwk0+FbkfyqCwdObY8Ty
q41QTaJUdNBuGTNC+I6lVWybCnU2Z2Idb9F3AyUC8lkJHPNyhpBTMbMY5wOr9QkyyBFHN2wpusAB
JSAgmYUOKtl7RPoh9MG3EJdwIrpd41Pw6Z4rr8NGnmIPMviylam/QmX999k/MgGTO4kjH16RG7KT
XF5zwwJUhdF6Ts32AU7W4RaJr5Mr7AqhdX5NvUPUntBTajlnJUscDOeyUXkeMOv4Mbw4JZ9W+HKG
N7wW0VsdBPoGPTw5U4vX5lkt+DBJX+ZAD2056dhsOmOZL7vlomJ39/HhiQxYvrIeGByMd+V3hXtl
ZLJjKWBTjJFArPso6JJWNS5Ao/7QSjvDb2TlTIf0ztPLzbhIhpwXhifOUJIbdo4fU42JDCUpG9PG
dobGsOQU3l2ITObFDt6ppmTFGnjCXl032W0pyQGygU4AxaPE7aAcmoj9iVZm2yFZUgi6Q197kgUx
Z6pg3L+tFrCZ73Chw3J72sE976eyGfQL7c8UKk3ji3PwpwVk89UrlCQSWNCZImWDiPizZaD/f2oC
tV/jdStRA0oucTFYldUdWYIyPLlwevVUtM+EQGVXC8LbMhgLo/RY2L3OMHqrRyGf/sycIIAkZPHL
Vod2VPhNFHFKlosueEshKuOXNe8e0QBSYg1mQzPT89RqtaqMvJ3LiQPrlvsWDf1lY255sNAxz9My
HCcl53FMVqpT5QIcWRc+oFqSz3nKVIwuUJ44uOyf5hLbBXpbiaEoO7BGKydiUwAQs+VFOjXBCt8l
IhEWbAwNHTyoudotClMkS4Zzi5LMakP78dWztt2kCuVYYEt7SgYM2n3ErDZYaS5zoGpVtD6HOx4U
0UoOiftKhFZEBz6yGgiCtTyZGL7g2Ppa4ldSEAQVRWCOrpFLtRCjhc93ZZ1IoOxbeth8XihqFSDy
kS9d2ETxxVKlOS5fFEo7f60MJ450DjZDUIveDrTr9kK/AsHUD2i3els8zMMGPo8avth3aeAUr9YC
F54uUL3u8kufmsE4PW+660cfhKBZS3T5afba1hxtyLWX7D7PNVwUUYW7k7n+bZKXEAGIVEUbFCO7
JcFExYjXpJDP9WdAwBzUhz7vqyeKbmEc1ufX7PG2/YfMojae4IumM9NC7d732qP6PIuP9C9C8vxQ
3+VkerF2M3w2oHYaO0eth1v/N+c6AdnnwoiCM8/jaUVCEQ1DS47C8ioSZLWO4fjYm9XVjvLnEN8d
MywgEMqy+1aB5t12mXCzVOm4LxX0xBTPs/37AKFmEdBNOQ+tDDLK6sNQ/C+UvvoN58gT30cBRLB9
VQkEnxkhMh/E5hWw5Wca5/u3alJ1nl2ZZ5v82b7HP/aASovY9p/lnDegYgII9elOcKGu7qqBgUjB
eNDEkE02zxXVp7q36A5foAWEU4zk8fbJJU0lzkxQ5UNJtpeUgX6ZrySrvD8aVndBOOevI4OR6SYs
kywNx6UWIfzRC40TAEeQ8Jk6PAex8w1D5COVjQRK0y62mrEXV3AejEFrKvqajL+I8QwhkRSH62nk
DvmhovtX5c74QXUikDAOe/8ty8+XgXanolypkIhdWCrG+OhtI6Uj6VYkdDa36MwsLnOUevNH5gFc
uyn5WlkPBCsuw3YV06qPb7p6OGD3Cv8Y/+aGMrgSAmARuXagwmJxlLdr2OlcLifdua8PhFpHJ9to
hf13Wzx+vp6dLBqJXbx4AbIhqI6Ib87YoYul4BI3Wgg1n41kfxGOsBBIiPbKfwRqunUgr5jwlYWn
1BKveFTrzbnXE52ansNwqwodykZXV5HQyjCtgcmC0iFYqfBfYWb1bSbZ/hMZTcUokl9wzjyWaNJc
Gy02fJmHGrD+V7NB6aScSoydiU/KCXHSi/J7fkJ0RuC32IpWcj9aWTdMba9NNiNvKZH8/LBUQgNx
VY6nPgkuZUyHqETkPERVqHF+NcgzBn+g1J+xW+wfQSRHg2trc+exfvuSptVMOwMMmguEoX0f3lsq
Po2DtIeHg51H3qoWZlmBu0FPTp/01AE00UGQE/7Jx5mRIDFNvNhMqH0W/zQQmoz6KE3KSCRsQgwe
8HSVNRaLugEe4FPzG4qymHynqH93mp6/qJM5WzqtCXMm+c9JMFCXJsqVmtP9sxTQwHNDC45pP/Nw
TbHKDbAqPVNsYR+0vOS/R0+GrjPn3Jea1vRU9Hq2qvmbNKcqLEY0pB61XjTwMRujXWQHXS+E/QxH
Uhf2NOaIeYQb6GkDnnAkaX9v5ZcvuBSyeBa+9/0gOQQaJZLDmzT2MiuohLjlZanYYUH5GtvKB4B3
vhwUg744gK2B1dJaS9g50pk5RLuqrwNniDioCb4o7O0X1nHNfFiFqF6auZrbrr4tSFI0TPH3h+Ww
VwPx1aNmATqX+7/U/IKylHaTtc8Yl+IPhyzKWNZupPu58t9w695VgjGS4uVwxpyxUQtfxN8KbnjM
sHo4zoxI+tw+hhUbrmGgY98gBCcXNAeN8D4jqrvfaIY+KhJNpzG2bzJbQ3sDD1FpW2dMdA2pby3/
OXXOQm1vZaZqRlDEiVnpV/z9xo2EtOCC5x4IcgTScpKw8+RtSxVbbd9s6oIbYVnqx8EZxmzpJHOj
6E70FZwqoZ5rF2KSC+iN6FiBSvgfVQNw/s4HUK8LHfQc5y2Kb+nU/k+ovhpGUenJVLZywbohExHM
QcI3gSrQvwwE4Xpn7e1v9DLtPxtUNXbda/6KMvJbXhZsMk+y2BHixO6382nErT5cGBiocRpPfBqQ
agOdMeWoAqdnhHsB7FjoLc/Uv/Ia53DcSGVUM0Z6rgr7fcmN/sD5qpIgHLRE3UUv1fYaDjeoIkaG
xtRO54UYLJLIheARk6Hnqxs3xU+8vIwiEh1zPUHdcU78p71Qj90KbROVDjw6nfa9t7lyeapoQ/gf
KAAo2306V/cugIScsk4rGYbc1QThweGOa5ZWVYsykEkOFRJ4ksdVlPLSFcG85SXRiptKG06JEeXR
6agbRS/aHEvG+N/Fe4EGwCHuGLIWhLv9j3h6RQA/tYB/iyOJ0UW+W9fA1u8APYNc7dPOgCSmYwl8
T3VlUWpvBTa7jaIRKcBSxMBbSE0/16NRJQ2wT+NPdI4e+LmisUXBV2RJZCdSe0h5ifJ/ZV+Q1hb8
bSUDJJeXxpRyK/Uuf9JsstA+LoWhsxFw0n/qdVH1w+ZwcKKtOTL6fGSbt0VXWt9OgHEhCCj46HAo
asuymcBNefsuj/L0PFLpRadjVfjA0eVFhIXnv63WRv7hAfJWZQbTOVxyGWcKzF9W0zAOcDjTgJSq
aM5JEjJ1AIK3Wov6e9ngBXEKZ1yWE9YEKfn5VLcgWu4GrnflYHOd6gKeiJ2+uzRwdIcXEqxfdTuk
Q2aPdyjl+6PYx8NBMf/EenUk3niKzGktK7TbiyxYWZpCRPW7gk8Tp30yLVC6SB5itl7iyZHdU2lF
+H7VddHt9LP0ajmeXhsHuvvyj+chWXnpybvYUU97Smmd1lA4Luen5xE5sY7BA5xrt75JdrdFsBFV
LWffUcls08yV1otQOtvOSyNdvBH2Z9n8zY+vlebM9HsCSOCU4FGgSKnntkRRs7zN5GmzlY3QTKOm
1mt5w0RPG1EygvfevY3JGg1c4YlkNnIMlbZCD4h4A7PWS45j5o3800Et29OkA5m6zsdLacb32+VR
CJJ0b+zOWorcxm1EXaaeifgq104tylfG19NZPdOL3zxJRjfITs7bHQnkiFeXvsTmGkd9WNEjR7pC
wsX0yBF0XAv04U+ArdQ3SHKgEpmg2PhZq2HjMa6MopMC3ufd3KX/NjguQ6ckoka6Syy6O71+raAO
O+X771MrYOJdaHMdsmplaS3qLQ0Sovn3i/GwmHRW4GmPdNaPnP7yGvC5Ejxk2SiCIE2QA/HIkNpP
BIoG7AHHGbS6SvioiykbW7TjiWBmIufx0nL3ic8LJr4B4Jp77snta7y1wKclt8vZxdhfirLmYbGc
gXo4HjXxPR8BVAPhJXX0ypiSzfEg9oJTH+55BbYNCRVoKyzShVwJmpT9rZRLKGI/SowiSyHqpba0
YylZhS9j4CNr0XSVtwfZakbJ6uerP7Y9wWHmkIYmB0bbiZmQzSi//7IkBb84mQxaxmjlAsLnNuxA
1vD9sZ6+DnTDTqhSiHBvmCbbqzl93qH4HvjKL/ZBYMGhPJvBJbJMuV+Pd8z9mgcuGTneFjl/GAO7
wUlEsCcGrEOCHZkghjKp+HC54/mgb8GpwIjD+sGYNB93OPON8YG4AJJ+YCJkMpSqYGJbma26HbCE
tIn5+zzIqtniHaNptY+nu7v5/8/Fm4u1n7M/UjnpUu+StUe86gS4UPjFlImmIN4maDeA4nItP3Mp
ImvrY4zkJ71qwIYw8Wj1FwcMeD2l+xdzEEUwWY2mCSgjyy2R7TTUbFmu/LBFhWaUtXou7zl26GGu
NIVdpt8xSZJZHWsgmjNNBF3lMuiOnw/Smdq+0e0MdfuVkLGsN8P3CSNx3ZFWxRaVOVd6FaEjyyiG
uVptETBx8ZvVrr+HAYqkN8APn9akDW+hTuvXMZ1Euv1VQe6UZQ28wklg5LgNwKs3YircyqCOUtCk
wwaMSJfMQULLQdafie22F6pHBFCodNms8x3aCZfaxcuQxdemYqjQ7Z3m1uEqW6ma/t8Cvh70Jnk7
jfNpabBM7OFur3Z7/eWoZSV7wtsBhmN5GZZkOxltojFpbTX9MJcUfD4GFD8DBgXagK2P4PK6oSdQ
Zj/ZAZIRTV5nAsVhdeEKyyTukd2SmwbEGF4Z9uvyU4zUeDTrLaPs8lGG1ve+1u7J1g/OYEr1ZvYc
F3hDr4SzO+r1Q/r5rm2lXntCS3K9BoLiPnfDP115T1hbxrURbFU9NOcyJ5+GkeC5nRR6YMsI8AA1
ieXl8ywinYDr+omwsVr/LEieLccigrcLkABHTieO1wumm6uFC5jVF/PPaF6Dew9wlbHJ3DS8JK6n
Pc+at7nnzYNaBn7Fb1zYtgtiKf3N3I+iq5Xbcg/CHVxQIZHIZsZYT7X6UqaFVHXFxye8VFPrtm1c
NsyoHN9HTb5g3YiVcNWMA6lRORFTBYR5MqyfhSDN+l0fXyXAXMFbwWaZot4UjNU9ivG1SJjzzORW
YUnYjLYPS9ruBCSzBW6DcQDBfURLuxXH+1R/OF2MTFdHat2Sryp3rALog37HYH6+WozQUisr64m0
dGQaGE0dBYvchq5G8M+j5HxNWA9YKMNgDp77tb61Y1QZHy2/bPNw4Tt4UrvajMlywXUgktKYxRZX
y4CXac3P3icMDw1gvO/LMMmQ/5F3sHY2RyvpDaTbavjudpL0e4qvmLp8AykW+dJ2xX3ysPC0czY6
CRlnSoWhCQTEhJvAceTpz0sepwE082LxNQ9DkkFoq+t7mJ/oCnyVmV+64JOnn40rv3jJSMBpInF2
cebnic8PLtK7P2bQIvbXoU4zY6g6+w9yXQ9SeO/E7uu+nwWA91ULi3wcz6+OttQGUIvTIf2gZFct
eCgEcbi5Qs55FcGwMhmUCDaklif77wzwNVWcEFU/eiYMp/MQfuaa5NIfjxIEZfXhQQIoRWocTDSZ
cRogcH/1a+LXGiG4j1MCuPOwObodP/WUcIPq5ZfNBsM75thgQiCASrIj2CII7bHiBXIPD18W90XC
VW9VQqd7yO3Z6JCgymU2Fykq8QVjezXZLWB2N12QLYrGSQ0pK13H1tTarvgR22IvhOvCZxab1bjq
zKXotQeftTgLe+Y1s3dWBWwKxgDPNw2r6j5Fbf32RG3efFnK7wUA0jjsKn8THRqRPleMaiWqzeOe
vxxgAoGhOb4WSIlwRuAnS2OCwFrWNkOuUkTPem4S/XTcTEVwci/HqkLNgS2pTJICHh9LRFvBbU5v
Y9F4MJbPaTSJrUFM5TELAlUMcfqo/QsFVyexYFjEU41AOhyourV57U7pejna7hdkZYa7oAd6OIt/
CJNXAN+wpKqHKm3EngKncvCAsRN9ecNBRbFOyolrIr66G/ras5H8A3krOiOc/g44VcAEEtRi7w/s
DCJc1HNH+GuGe3qi7uTYBhpssXACNfW1/u+V/PjJcb7D92cF+Rcve8L+cmtHNPzcHmEUWx922FkG
lWUf9Xb5mI3cjSnKDhDPLuVtEw3VOabz9Pt+8Jv/u/DEvx+rIUE3fhaEyEvO90hO7aTdKt6lsnKR
7yro+uq/NkDnDtIez8A/pEJzMIurhNPQJJ4Ub6O66az6QSl2wRJ1Ky9QzchkFK2bUlz3YBu+Cnmz
nv2RN+n8fU7MMMMmw5qyu/htwUc/GXSgcttaec0GREdvYypICMcRxnkMritBkn0X3CVhSXOj6x7n
wDWUDHTy07EQfzFT22KZlXvIoV8ZC/uA56dBjeeih3GLhPvHuOBMCcgV3EnzEb6elXZVcIapnYyF
TDlP0rnDwrwuHGa2tbffZwmjxp3gsC8cZQFMyfhmOGh0/ao7pZZUagci1MxZPSZh8ADhPqifk5Z3
AzJ1h8iJWAm7ZMGzgY19/IlnSz1Ok0eqKzRWUAbOUi36cU7Tb8ezNuVeTFIcLzTkPA2sorvcTkMM
QgQjthl+onIOYmXvSX+sQ1pa4nN4K/yW0np9XMlt+m2m7N7Enhx7fLgMmhDkR3fHVrdP4nUGXVHA
Iyb86LcvUlc+qLTOcLAoWAzpO8ZQfiESWsEl0/0F32jSt4nNYwV/UmLRpxdN9FYUnroKpEJNoPfu
vd0CUOVrD4GhFPpn3ulH9Rrw3jYignMmGDAUHU8OND9wrBl8HkLwC83T3y4rW74mu/j/KNlwIY/V
iJGF+q1xU9cL2X8KF/BMtjrOaHSFp8TNkEjLQWkyx6eMEVGALCt7URi1KRPoANonwl038AyeMOnv
cB3iHObbEJ8asmEXb357XxbFBL6RsIU3UiMZfXwuptDEn1CWRvmvzM/vzfg1lPI6Rzf8L80NMjW/
+I/yjHoow6VSCDaeL4t7AVfpIOIkbpDABrAUXEs2FRxWhhPy9g2COd/blQlO2P7TMT+sqvyN+uQU
0IlDlrHMiUyIbdOVT6VlsiXvNYSDLGBs8MDoCR5xCNWte6lfMHe8hSAzSILlnfLrOSKIkWJNo/85
xBSrdR39BQdmbbCt1FOSPvWAcAQ734qDChZC7fiRWNaJTSGbZF4IPK1V2bluvAFR3AyJwhsHmPzX
JuOrhbF6rOfgO9GWCqMjWosnK6EeSGs60FHUGLTLz85TXu33ydaWuMlVvIZ2Li6h/eCP3OUZP86o
HtZOAxRi0IwIoRHO4v8YeExm6B82fJieHaBeT+zZD0dx8Z2hz9nLytNMRX09tlq6jFLHGP7EGzNO
nbtGpkZCi2Buv+CCp+RouO1T8rFgYyGoXBl86Xozku1Anu8IqxU2ZWft347yhoSp6M84FEiQ3Ndw
bHs3X/89iYu3pqtahtKgQNpS7khtve5FI6dRQnulps6eTK7iDJkkPgMd69GxMIz9cJDlljwZiEDR
cdS2BafAoXS0hW0yAgH6wGHh5mf4a3W5miODCRuZ9LRZJctEkgZH59Qb0fitAvo28hjEyyMJZgfE
TDuXYzrdunS3IEsqfxbno5ynfTOe5QRtNZxuI1Jkml5r0q2MhLEz5OMU21TyDLtMo3ZCVUVxcLa0
BoMnF/52wultzlsA70zqXlGjcDUhUvX5fMC/mhOR/aMr5G4aupkDVAFIGimlXccpL7XLM/B4t9l9
yYBtEbadwKIfqIl7hO1kjcL3dHyDS7l/uw8S6eCSb/MAPKboXmyy+GlWW+F2HjJ4zkdTYMiP8qTr
VUjY0itVq8Kp+pp4+tOdvgYZMmFKX33zLnvWPOpHAopX+SYdoFkuyxgiam0ApVlrQfjmLKn6vd4q
8bLE3AbZGk5jQ/6LxpgDNw9uzeb3n8qDVgvvBoHZRNixIHIu0A/Vsx6s2ql5xlgMjdtyPj59ujNM
xmCAfOEyVXDD9e1NdGcBQ5ucV4ItUsv46J8BXcqxsNODh/UccfWzuFeeJFMWn3yiRitNzN4qRS5t
C0ylUi8ioQvg5frcJFL7uItyFuSSgnd1hauPtuKhhBiU4wNyfaZ44asGy+Ml9AQjkVkDBkoCza2i
hYqjpntpWW497wABcmnbK2oTia/pFrdnlpq5IzwrWqlxxf6yPQKZp8/TBVVywqGIwshYFENOLr+K
/opeeFvTzcz4WrqiZq3Rjev/mpeFJbmV/hVr9DyeiXuH0uBOqVxlPR0zs39T1DRqi2Fc4Pvs5XcU
qyqwH3eCyZhdH6pu4h2DE5/YS7jBk/4ODu/x37lrcUONVJvB1/AGMMKwJO3XraCkrFhaeCRUohwb
XliQyOGXxqVMXBIbrUHHapzjQZY5AUsJUNI/CUcU6bav0mhysM7Q4QM9W3kd99t8Q4KNizpQLB6w
Ft/eLNeWfs/4ay1AB26Nvjlkfsahwo39nIcavJSV3JEmHR9mO74EiIT1s7W3znIAvkhEtmXfc7+N
FCPWJ7Gkuz843tgVsaxgACZ4zMIIHyouv7fFjb0Pb7LUSZrqrcvDrxSedyZsBJc/Py13I5G92x4h
vsU1E+33CVO9VtDf6wEFEoAGg5vPkhqyMrI7RVKoeHLxPuweVilxDohgXGwvyucNxrEbW+hldipW
v1AL3HOLVAqp1OkOr6sPNCdwq5L8UTNhhFvXZLTSPB2Z3kIOCcjv5LR0GrEdVg4oASY2D7uybBKy
Csjd5StDybVMYiOsxrZd642LBff96xnA0WrEExFP7nu0A0t3K1PM+2JVMAw81RJ32vhHpB9H9Ep0
cfjPx+BOgRHpmZixzioSdDBADAmDX7Q58KvxmFmMdAoEsgnAue8JBcGTJLM1rI+FzoePx/39F9sH
hMH3hmWn7Bq/kfPOKk0SzE7sBdEQl5GB/Te75X45WqT3dAYWpnBjHTL+a3gQpRxFV3lQv+f60S92
fQr8Vism9fwYPGZnYRBhMX1FWGNTfAkbPmz6W7kSuKTZo2kTwKllDl393G51nzeYr/yy3GvsWuxr
8oqYYtL7fdNCuP3bj8J3pwITSNe7sYdqIkcClbJjHzTMp7cWTB2TGlp8khvXZ8zQDIr19huBDf85
TKUEYvH1D95VfWjY+O2quhXh1LnF8aqBMBW+8GVe6PKyBFZr/Gh7CPE5rZiBc2hK/Ryyk7M1Fo+G
EuQGX/eE4tu9mqf4OChinOMRN/B5W4RnZz3BUT4LX93OimOru/rxiGZE85xpjNLKckdCZ+Js95uA
PCy5x6ZTvYCF+epjKYuazfYp8uoHGEsExrfK1EGFFmV++d28NXUEFGvgwo44D2h+1bKSJD2vmTsL
uV9swQsytwIKBqio5QMy32+f/cu8jHxNJV0GPSFfrAoa2g7QwSwfYkTWUzTvlq4Q7/+cp9JY0bTa
Yje8vqoFPWYxVPhQrApNNNoHKE5oD/Mtf40zGtHWaCVMYBC547VRNfD7LtFtLQPHqCZcm3X1hH5v
laemBv77ou8xkVB5jotebDPIahJdMC2QHg2ZC50fwAhEOb7qMJa8rbOXU1w3K5hLo578Rh7CpHLz
kU58G48Wt5MWiR9xAbDBw2sDQNm83T51xxZyrm9P2tHwciRODtkQDnGNTTaKOS4v+CGab7neW1Z/
WdzbdUiwOm9TZ8WWK5aQJi3laSKm+KwEEsMPvFP4kWj4qCv7JwMQCSR97RbavcdkDuEKpiUAD8J9
GamivBV48Y2Nmeg6YU+D2ZkgKvWYYZ1Up9iNIJri23KIut8h1GKFKT82Sjr9eHj3BIjqhIcLRKD2
BOvn/PjyhHuDAvBx251mZOZ6SaL0f2as73kHco77P4KDvZ0E9ulMLTZN0iVmhq/l3ZfV8mXQwrBt
P1FrgSnmcL8s5zmkzrdn0OEnIHVAOEHSQ5HvafMSv8ia9QO+jkesa6LTyYXmr7n7m85fUQ8lhvy0
QYPpFcwLDVWVj2ZLx3wsAavw4JG2Z4ez0rZgmjrT97af5yc5nWP4LeOM/BCF/maWhnMB8+qkr68O
yROnp4qQL5Jr9C4NHS/66DXNfNDUD+mlkKw/DulFnw60+0r/MHGlu/vZAzl9IOIgdLYk68gYqAOc
96BsNAFHZABxd3qoW1mhq9O3IWWmySy/ZvfQdH8lLqPp264d0pEhONIlXPLrqeM+9zSTYhwBfAQF
hX9CyXd1K4aM5CfIuxT+xc/QsuHientfbY4VjrkMRFhYIT7nDNFPp6xNFEmZbc4vDGFfzPKNwDwa
eMTgAqP6AcWWEJto4Hinosx4ahvzyYlFZfn0HvcMZ3GXxA8L4rI2jeuVGYpSIAXtoJXm5itrIzce
HFyYI3OZrddLPxXBC2Yxg+WvDiHqgEfeG6AOR6sLjhEAYT6+MjAIJ/Ww34Wui+0eAjQqvpHavAOi
ElCitCg+rwBdBMNNTPegk+LG13BDf0Aj3mLoaOpvFHeyoLaYXvT3/tfWAweitVGa9kgZn/7cCY/7
kR3Hu7GByh9kSDEo7256oYFYj6Hh/tCm+A2Y5v7w6dUoZsXtHMdZ79djrH2d23r2GhZreJe5JGhG
kBgB/AVQW6lrhe4AqP+ej6qgS5ct5zwr5pleiOlTQITNIi52YG4rzn5G4H9c3385IGS9KqhFwoXU
25wMCdjiEESLldXqhrs/SAS1tg74l4WRZgOE/jW3OfpyxL0TDXZ3dET1UFO37zS/VTYLEC9VRzyn
gI8D34yzu8pjZW/l9vJv5BXsCNvrhIdcZzq+kEj6rgl4SvgFpcKPSeWMW68d00wYmyta64JyDo7v
JIVmOg26t8ktQu6ALBTX0FgMLsYPNQPVfmuNX+BjdVsd2kOpW5HRkQWltdvtmIzJo61fWzC+35qe
uHM6WVNF1wsd1Dh+boYT7qaj+xILC3hFumUENm4jcPuXzaKSRkMV0F6xscx6E110L9NbzS/U3bMt
mMlXxxAmSg+4aHhU6GxRWfnukhT00Iq7ApgIgAtfGiPp+HBOSoWQ/alrC+JkLbnfwDeunudsyNWk
hud4XRFEeT38ke/qc08JZioPcHB1Cj9j8YcYHcscGeKHIpBNF2F4XOuM4vybnIGChiaI44HICVF5
T8LnxWC360BMeFVE0VwffBrly+gEGqk0F7C+WM/pXaffgBskYzs3SeUZag87h3cnQBDPNPecBdoV
mbxAx4UWGpbB7hAcJJE/IxveRXpXLRnHjJAUtUQzFWllQnaNrHMbrj1+RY6tmpZg6sEVJeKwlJQE
VDh8WjyCMMB5KfzG6DyC0b39Xu2nBPVOypMxxCDhV0EyPiJJKhU7N82Ixyd+fuZCsQC1/twil7IJ
EZZHpQCP4F++vNL/pcyrmWdsd6hLNlhlRsoNFE1hvzzgB+3gIy7z4OSePxMH0C76FMU7SYSKarCo
jkwWmAL86AbRgCZFo/EYSzhtsjmQrESt4U6rQMDr7uQX38snwXdz1vrpd0VOXjDEe5Y2GDkrjVtl
jP/GYLLNJMnvRXYxKquQXcXPfLWZSnVTFh1HPGgbKV6VrFVww5wyZYLGDjkB7bnT4MI5FcJ0NI0v
UyKe0aJEd7FL89ZGb5Sq4Ei0kL1vfOsO6/Hd69uOtyQ5dWSpxMfdz1RPLKjiwY/ed/aqC9CdHxqd
nRJ/5W5f2mRHHLB4hxrkxdvfWJv7XX1yfc4eHI2RwmuuDWG8u/aSW9oXAo9UP/OL7ST46NEBc8cP
90V9URz5BxkJz/LmIl4Nb2w6nN5j7dqby2Lxp92pSugeJ+szIejE29XNcxqeJnv1RMBGT8W9WthQ
r5bVPq19d+82gJ5ggfL1/IHfCsd3IaLesj/cEDvugCPI54epQDyG3Vi6W2eY5adxEwjqa9GLfyJ6
vgO+HbYlUCW6Bz42Me5aFUcXOyESz4T/iUL8fTq3wiPCEuQyd0Fg4wixng2rb9vTeg6ljgrhz4Gq
zfe9K992YuLNPns4YkQgg9EUQrC9iQTXH7lvBefgetdJ3/4p2NxjTS9IymFcYKh+XdIPVFJdzFuw
ASgnhEkoOshqJ5n1yLqEOmhcTQ0TC4YvD2wjebV819Fm9LFOLoefWz6EnZAf1bnHJ6VSA6HlCY94
w+u5DtFlMJD0MFP/NdbSRk8AOet8xVQqmMVCMxNaSoKri01/1a5pjIOI5EspGKn4UdGuyGwnnwr2
j7R2hvDA4U1DtxReSC991mBpt9HOE1x2bErJFHWr/0KqHO7OnyNxAORAhk/OBXpVid6mAWLOyVAh
sV4hFohWNwX//B6hTKC5NZpm/F43lVsPulzMs8/celqbrgfzW4rMMTAGgJhlnXfty5FVAeye+sxY
eRVdxXQaLBbUbOhTpTem9zvmsNAuMNPWwU7wwS0RjDx0eMstnQM6VE2NPHfVnSV2DwqxSFgm9Jm2
aEPhCSBH5pqLtlA0gLAYGbALvyYHL62SNk6ZKLaK6v4E89aEeTCyTTK1I+TMvrTbqsK7X8aWXJCV
1bKMMv7EN43lRa0ngwQIpP1wtDjgITxeaIJv+7IK8Tb+C1c0FU53WdEBAopdse8cfj2JsJ7JeaDu
QEKv2JwNOKJZzV3J2h5mCOBnxbRbKljftGhSfDEvGRaSjdIFXcAufd23GdJ3Gch+mYk+iM8YrKNF
quaX6/TOoJccbNkqtqbmKF+MRbcwZlTkfZTqeZj7D2n1j0rSnvK74Cm53+DjhJWTJHn7jAfnDdtB
rch1z+jQQNjUeaXQfqPfVyZ+goPWEYcd1JWnJpnRHtDT988zSIzC+W5ayhgOPmHZEtgXbXk8P2A6
+FF0RpfVnRZzD0kj3UH3NyTCVJCVP2tkTLRCqmh3GsIV0AfBHTEF02QxKNG24s39VlN3UnadOBs+
WJxFva0/NooN4lB1x/Li7oXuSHyKTSjY3vPzNkkUQ75P9LnWq8HOGxCx9ZeSOZAZU3U2kfuSQ2Df
ICloVX/vgo+bRk0sjNDr47Sx0Fcaei6nqJK/S01I7MTYJRm2ALZG7VyYbvzHTi61SlXT5Bbmh9hI
wa5aZEFzC3lfmtO6gRtMuBALXUQCVe8EAoeU9Ly0t1FStjT1o7Qd1RANskS3sx/NOap0D2676cGl
pHmgVSg59UkjkM2Jw/8gk7RtIahdxZzEblIkjw30rRXJCaTvBMPlk2XiVp/coi75GSbPLSq5Od6j
mjNjhS44fLZs0ZxoS4sNs4p32C4Ng0vIpUq2jMKZ7nVjZ63iJMWJPZB1XZrV8ScHABy6hosbSt+l
Zc6wgNKIlqxUajaho2aTmj8xn35NWwQtxET+WcjfMiflpnzhozZqvBf5CREprrYvrr4dc9G00pjg
Bh6SPyTnWHRWUj0xyQtwXxhCTfrcCPfRJjrd6lt1unHWU1qxMjZWOJ5/8b4Tb2zS73BgayrWL+QG
7VQYvjWeAIWyLuNXJeF1hUfPI09usvToz6ZZ0oUZswyLST6F0BgQv9VB9XulHy0RpSJkVcd/+0In
jK31Yn2lro4qzMiNji4rvdq8emXL8qcNxn1SZC8zk7/dwpLQmFwa38+iP6TbDTlndCmOgIecAz0t
VnLEJ3c1jr/424r0a314mqKF91/2KrBwsXW10lji+19I/RKOpqeXv/Zek8YXxqclCEHO6WsFNeYH
WgE1Ve7muTqDI0gu9jf67Q9VCrXTS/Cb5y36TpSTrNXylhrwhPRAmm509mNWzCpjEE9RtS+80VRf
j6C0uH+E99vdYW9JOqZ01tBBYpqoex8fPZ850JE7nbdH1kxgOF01bAhLZx/7EcrN1Cd0J/qZ31jI
L6YuYLk92zOsQbZ0fJQRl4hkqddMi59JvXFaICV4a1fSrh6NyAOVW0hRtn/kC3QEhIa6ztLgzJRI
vY5N1zLKfk0RAJW3VEIvH8LdaniIyp8baN5Jh7aeRxJv7J4pf+t17aMJ0WYNEG/dDD1qkGZixRxR
8s2PKb8Keo6nRJbDkO+NkFLERFPaPrASo8plx8Pe6TbhAdSkO136IP5mhGTDnYMM4J63G6eobeul
aMYO0xW7Bd2hpX0PIMCzCJP8zO+jBnYFqy7PJMsojxq9wo9fwwtR3RfyNoQaLkYghIEfMcGAoA/Z
rkqH0gPKxwf3OuE68RIqcg4xghfo6r+p0hceFVKixE2JjXOKkexYC+GT+KrIKQR9OW+6wrPkqmK2
A9tGcO/ElvOmkz4NxQm65BljgDWa5gbuz5rnKSDjHNv5AVk00ypW5Lw9nj3Hp4gxq/MNB3cjPsPK
7iBBc3RmuQ6FaFoD+DzkjoiHg3ur3tpv92qm7pgSSYwou0ND+cEWK9GkHrgxGdciBhPBesZgpf91
rRe4BMq7BbyAkkm48GSez7PkKB1sUu2KVTBVt5eoSe9fULU1xbWUy5yEcIAxxO1KyIE3cgS4H4WL
5ptbV4YFgFuwzTKi0L2Kc4K+knJuKKGJUja+DBA9zH4ZSfNOxEyx9p+kt6u12l6nW176ALFonizC
Q8xXc6pRo2fVzeWV8xyHbmVYyGd1dICR59MkqeqE0EAr6rt9l/MeQUky4fvx0Y3B6VdMPf13KJq2
zMDon5Sh1GeYmCfE+krg5eYddOg4H29XoQxMmszFec7SEwzaeVqTub37M2U5ojSBZkmqHE09xTjn
mDgWIxdbNEkKrjzBVfajlMgTdUmMSbVQ+YFBEz8QaLAYChrzUedaVBVQ8zNWDVIeyiAJJSIooBum
AgzA5ve74ouX8RDHFbEiK6Gzk15CZ4vzUnX8UzFJq+2Id3uZ/TIPr5fRaqptwIMRnSMWWX5a+L9r
KWHCxBibrBp/4nV8uJd3gOD2O25JOuFcxZi57ThY9/oIoQ0Mn6htKqOoNrSYvnirUIwEgOpmfgd4
fMmg4Rsf18lYJdl4HLp3DrRdvox7tdgy9AZ4VbC5Fu0YR3OJHsT//zdDWjpet1p4QDrLl6HVqZkz
l3nj4ughBUcY1pY4kBntov0NPUbu19OhOnQZ8yCPd621AL4OjjkCbOOvEPatXP0BDS4tRvOr3F5f
N1QnZ4Q4iTueM83sw9BElfOolExLcN9fxmvj1UDpm9Hx7NMZxE9zZj5W4ktUvMvij1pF1ri+LEfX
eH4W+0EasxsMCjRNWTodBgmKQIdLiSd55DLOFhqhnSZvAj0TJamZKdsBtvBb/vzDO3ii6SE6sNJZ
ljHx88bZaMUQQ6AAPEe5CyI4upmomp7oe549OnroO5SEN1wlVD9vjsfAdI257Fe37Rm3VuIdpSz9
KVICW8ezYdcohIhAspFADaLKB1d9DT6k8jRegBAoxL0UG8LG52O/A/FBLmFlFe3sfPxJRJZTr/VF
mfejmcgmp8jAU77lTT0lz4VpCLvLKNtxc0GhZyN2yzgg8epT6zRZg0kctdtOSx5ghT9pIz+XlW44
WneKbWVUZ2wOtMfN2A4Qo/VmBtrJHMtLpdiEUjJ4buWiYqXNiZURgV7/TPmno9y6/ZScoEdvx4fl
Ia4yQvF9Rv43RQRKDut8LqqoJTJrMf93oOXBSz2P2KdYybb6vI7MM4iQnMRVpv55r+D1WEDa0EJ7
KjW2dHizKoBTOsn4AMG3WEXfV3GAaoK10jBSx04NtFr4rHLqsjcHQ3EbSJtNwrpPYTEx5arFnxAb
lb6PRm0/xXAy5eNHYjrzQO1ThQlL7dGgfYcxzSocCrcya6taZEczuNA/GGaME1dp33ViyPglGQLR
pR7gU/0PtEJThyrbE+NTjCGRXZXVDxKXz203xCDIu8kYLD7x6XZp1s/y+Fhrc845zVHq1/nmcbo3
mYjL6jQPTDTjDMv7nHT8hI9OtUz4iaBUpf334CQZNFp2jpE1D59XjnoaooSgleSulWswjPd3l/OV
OvfHIgfg5EUml/95Djt+buGXuVq+6LelwXHNlmoPjEF6rAs2SSWYX/YAtM+9Rm+GXDpAebbgphyE
NzVbS9cM5Y9X6VJUUzQdfFIqhPQP3HCSSKAY88iyE6fCJLYfMRfSslPZflnIZtRElTcGgqm36+Ky
ZnS5snSeKx8F1P51x9tgFZwwBcdN0j2VovivfJn0OwP+KE4L9no0/PjYZU2cZJUAgAE8W9SuGbbV
ijQfVWhNRh0o3qaL775ikZ4p5A9inkgSQxFm/YqxaZAlDumwPmPB2ESY8lEpvdiuyt23NRGT3uQI
ZHs8LdNs1x6UD45fMlhKH587e1opaTZEIUvyHdu5K/LpeypJh701j3atErqVoCQOB502gdOXsStr
ykI9y0w/OpR8gbkbbS/GmUekKEWgCw0r9DpwLJTZsFiDxMKgIHR3SKorBJihzz9WDGff3cH7NEyc
cOrK5LwhAz+8iJv4pCiIaDFZtv0frkezdHyrUd+Ta0OK+WHC4Ju62BVrvbriyoMS4qS9F54gnb/J
gTV+IN/wMrnRCf5WK0wiX+8n/b+7jTvpxHpBszWSr1qLKZD/iGfL/Dd5FRxi0+grO/yGMUAlsxRP
DHvbApKekaC52svFBuDfoHPzgiXXk9mAc7I7hmAqEw9ZUndqTtOvfvzKgbPMpxt9kRL/EOLqntAP
9vExHaUeqEjW2rM2Av2o03Um9mPH2D2rxQ5cxlSGVZ5kkseQNy5tu7SKq6LbmOOZlTkkoPj+r7aH
KEGIsPlhxrhPXRRFIFh10g9PZjL4pBBadxGUYIH8nKnnzech78xUMfVPy78nxvJKE/cWdTwFQRVW
sNyN+WnO0Ggkql7yDU9Y0bFtTnKm2h/AMLZT/qfktsKZ7Zpbcx5LcdXeevT2IK+9j1whgcD0nKA4
OtEkqLPZYXU5lfqRgneh8CQEGEED0NnbPCH+SMffwDhILyeXS+mrbqtvHY4LtHBUsNbZi4Dw9t+0
EMYGYXu7Z7SnM+bQl0FaF23Z0vWfLwjeyoI9h3HwQvjlQmpuVak0RdZDYyCTYVDjkMJOt7tH1tfb
LhA995cP23QfVZI0Nw/GwmoETn8hjOnE34YFIxBr5y4AJPd1AF/aSOBDyw5qsYO6kI2oYGuexTfi
hkgKvSkvrKdDJUfO6khVjRRXisteIFQ91N0b8q5TXxWOauxcYl6E3sKzD9Y0hj02dHcuyxDkyd8O
odDP/mM0sTJ3sr9ac/dPgWws9JNAvNfNNtb11YHWiuRY0Yi8TuxwfnfzAPJ6yrpKZ8S/5Spbx9AB
gyFC4gDzsaXc871Dtf0IK0gbC6LsX0UsNg0oNHOhCV5sUBh0/SptSrxiuP7hau/VdSXWCCuEbWms
3w2+2k4wU/ecvOlZoXIwnFfqrbHzcmjvjbqSnJ5pMwO9GlKtBVBT49qsUoQcClnSnQhWxajXbaKw
cdy60ey/5dOENiG+sd7Aur7/GOcf+rrf7Q/vTRQcjMVRLTlOr95IDDoCAZ9mEayuNe5egSWQrmPg
D5XpNUytZqwk4r2quImHlmkF9tEaJbwDlSFcmpL2enokGvMzle23UT3nLJaALBq9C7GyIpUTiiVs
cIa5QqvSO+xQcNSlT8KFc67WAOlSJR7nFE5v7+N8ja6bTwQfZRoT9RQPLI7pHyyAjSTz6v4TEDCC
1XNnjZghxAI6j4b9Ab4HkVZ5FXuGBtI7lFWQ7N0lx8KCNDbSo0KV0/1nkdJ6X5dqSRFN3tONuzqV
jRMq037HL+gi3Vt5y4nzKt9zJXUopfBa2siO8l5AAEX0MQ3CWrGSorE+1ol4cfz1uW58tNigbaR8
aRvSiAlzMGYzrCWuAezxAs6V6VGRyTKtFxZj817MB+WaqMxflyjpazIyT2PGSHCFjs4COpjKniy7
5uiko3HKm48BuILAbmgBgxr3wb2mZAUxAppVrWnxB2HE3VXDU8DtNuYIMe4xsuYxPbGvW+/EP91V
pJqIKD4TD9MF/kURKHnvr+8hKNKBgcpXHM8OobKi8/iqaGJrcazYIy8WbHElgAPC0Gz1yn5buJKU
zA4tcerSGBesGIKaM71DDPlU008C6beuMy3IBv32lgV193mxqF+nc2TCqLiUvgJhmgTdDTY3wL5T
VsC+XEh1zemdppskhXq6VUHTDcoPGBEL3mQIO1UuUEKxdgAyzB4EuK/faoosFhRsEdzcWbjSy1eT
mYGD29bUrHIlkDoOm8mh/kjCp16m7Tt6yRNC5DyjbaJUQo1e6v/PCeR1cwIRZh5W0Lh2KNlJbWsg
LFQk4vVpg+NBiQLpnUujhbLZJZPuv6QFtB1ImLDtcj+b//vMskdgt97tRskUrUPkit/2lN7GdHE1
vgoDkUiSNeGclE/dR6dcdxHuMMRuBCpIGI9blgttZsFfjYALfuPUKPuOJOpi1OEnFUBPl2BVTHhR
cNIH2fKayIu/o5QtkBqBEPMFFmislJc0Jigy2wYZhGqoqdKdshYUqvhtl1LAys3OALVRXZ3XSwA/
HWudAyFIe+rwG45X5eeZ+BcUiroOc8NI2kuNx+5fm20viUbcK+X+F/VofmRmgTyOQKH0EzuIk/gy
3wCFBAid8HfiHOdHt3eV/JFGmNDs/lnHm53weuYDJnoPx1dNEcNH2rBzKz9uwSTcTqYEO05KD5JO
99SW1AIymELBdgmHmHQPhNevJzQ4Eu6F/DXGYWStiVzZWncJM7vlHVxWjmpqG9rx02f1YGikXeVo
sv8jRzFQUIu0Nl9psCRGH9kB5nB+G39NQNjVoPUGAl+TK1A46m3KHn+esx3QV7snGFdwAWsYdpka
G6FEDUMmv3K2wm5/sdfmK5TQRYjZjflyb7Yqcax497GocpgwAq1BdYYGWPvIIWD2BebjzV6q5EME
vTyjm6vxOXfHhBqC3nqZuHN/k1iGb2fBV6R3acDbiodo1r4bTNEZwcVvp6QRVWmIeaoNCgdZGqtX
IQHpyv/+IIDrhk00nt0fQ84qLT+D4+lTW9LFeInomiQAlnWhfDBb/pA6XG2D6uu0FRfYfNfImVBx
7DPY5c3HMszeu3sy1Ivhlm8bQZb688gjAxUYwvRxMtnGA/D8TdnN3IRTz7L+JiCJo6gKfNwv/pzl
V2qk4ejzuzRJyRDJ485g0GrN2yJPQL7E1kiNGiLX2n6ZmVWYGEAgdZu38I0hsTlGddmQfaVzmAgh
191brX0D2pbTlp5Hs1I2vLWY1Pmv7JRRuRv3ulCMMyuSSVsXYb3evDI+qQWqI2eSPZ9ooroaa9Nq
x0SFBx4bJNzEdAWZYVmZkk4q4kNICvrIcVSLbmh/P+bFt2BCVN3Dsn1xBhVctwgmwva9rj1JFTq7
qEJBvgjvKIOGlFce+FdglYxMpC4GmQwtRoqClusg41gICYUsCWyJNbRBFuVopHw8gWoOKHKoB1l5
Tf0xXzJ3faw+H7g/9++fOb+9WzOhqwnBsyELM/PSaYX/39vLYNd9wGakJrgIh02F2+vONQ4N5ESM
W1akmac5wyaPwiyUUcVvhqW5/fVBM6ppIzGU+77waB8vVvyz6nY1Z6y0AAK6JrrAsGf21LWWTL2d
PcfmFZQp6MnV4HZ4NUu+e7ZvEOpNB6FCjpPvxSxmXbSqRv/zpCqJ/lJt8B/kGFNEi9onmZci92e/
2g3xHkSrbpjbtLGKyrcqQuHkWVdLnfCgODKpeSByNWT5m1kc8qFnvO/uXQm7hCaN5Xf3BjdLHlsY
Aa3FmvLapU2noJwM1/Trxpj5heTadsDT3M4ssN9p7tuBmD4BmBmTUXtV6pFycM2QB3d77KlXLm+0
ir1toZJNZmIJdUhvDcVYP5t5ZwIGXQ3CetDrEb34uc1Vr61CuCVnMP1ut0sztQOo26sdC69+ObDS
OInMxp7D+AMIIrudTOzD3xfGFmfjWnHnMluW1SbDvTnEVSRuMAc0MC/X/2rIf0NhRsZG/qnza0Wl
CHFebQHLomc58AktQszQCcjS4LtzijzKGq9hElqrtgadeft9FYDxb2F3YaEOJAVQ5gaPxLWEn7NE
q+rTypsl+6s+rIoavSx3Ofw8hnosw4l9EdJN+/pa8/RsQW6NElUfDk6Q+o+5xYClQKVoLo8FlxcJ
kQuXbwzq3sYa0CIQj14whu5C26AHakWz6bOjfQ/LNCSWL/foDDftsRkPWTknZu2pupo6qT/vtnj/
4ECY+BhIsMXED1w8zPbDMzQgoJuz/mHq9dBYyuMCwfBKIFhVCW3R8zYq4lyaZQXDXEJ+PG6xqVVA
/f6z/ME/gbRQqb9SEbv0fkQ9F0hF2wi4BQRDKdoDcu2ODoojMwwa8GhPyO/1TBcP2KQVP19bkqcm
oKBPxvSdZZtvXJ6ejp0bLK2zvevPOetbpLpTbfFpQ8oOBrH6I4Z82G1GMuNxPbzotZajhsctcGqq
synTpsKRYn16DHNYfw3rCuyJeRiSMyGSugoPvqAedLKNpgqqNZuuJkUeIt9FgmgydL9kqzobwZgT
IUoJQ53ythp9aYy5jhRXC7mX5xQFn+pH3Y9muvXJS57k/WRJ+WioIPWbXSFcjeN2dqTBtmVHP8FU
nLDMkDFZAhV+NsNp+4SESjJvYkcRr41mz8ZzC903F3LBTEIOg+GpzKkNLTn5VoNmD8VGyeIRe5za
8neAIaG5uJwiT+bTppR4TliT5VU8apoYjxIIo98Szm2Wp7G0gYVhdrWOjtMhaj67d86qa6x0LE1r
2tQuLkpZ7fU3QCWZb9T5kF+rPueTWcGkIUW8FzVLgMFb8uW/eR1xPb3msYgv+zl5ST3hqTFRvMix
AOTRtOeV6mUUPh3/5N63KnFl/fcfJ1ikV1UuxGJ5b2eKIo1sbjr7d6BwWrVKsHVxGp/qfkGyUqZD
5qNfezX7sQf/07yrqYeQDd2/hOo/zKLY6PZHYkEJ7y502iYz4luYOE0aVQUF3ZJMVBPBDylk9qvC
ouxFuavoBpqtftraCFS4UitbFiZg2LxRe6Sv4D+mO/wxzyAa7qUuNtzYyisrzALVI/VWxaHZ3Vdj
2ijUxo7wEVzT1qPTUa0KB82ZZXLOa3MZdN9onWtSbYYsYyPqep68VaNOu2nbM6UrUIEdl8ThwPGF
2/unFUa+okLyElBWDbJkdjegG8JzsxeUv8pLaPUIoEe4nhNXNqLyfochvWSn1yK1KC7Fj+pZ/Gx+
ZJ9fOssuVGpOAwgjC711djueKj1s0PY8ALDKExfL4LTpgSeLkPUJ5z6d2hQ29GGQm64if42ng0Nd
lr5Wo2IjeD0PjrZT/fuJ3QUkunh19/0CDobLRz4QHux/5rn1jPpWb5mRW6ooK76TZTS/dmzPIKNj
gQENRhs0lOjp2qipyCjThvjNKDQMPgvqfPB3VcbnVx3aV/NJYXSOPtavl+9fDmEWu9gF6lLmvvKk
iG/ofoRdCzWAnNGRIe25omasoE0A0r2KQWI3UhLBCe4gpnjWbOlB67wsVPO9Mh24amL3PubjXOy5
lsbqhihHVz+/RjP92u83A93m5cDHVuGw9+XJqrhfISM2QzaKei6GkDEU80CsuGpQOvmoLcXfa5dx
inrO0olyjrZVDi59OdXcdQH2/jAuTxzdx73kBHTW2nPE0Qqv1TqhFHR/MpRAr3eFuUhkyUhxTSGU
RnX5N5vgPvmUfX4rRZWhJlBMj7Tcb8nQdLPi3ATjiHBAKvxATxteu/YR6IBeNZzMiYnKLuJU0c6i
X7OfX/ckKvpOOAsBry/ciSxAOtp+MDr4gnI2SLA/TYRhweQMua5axgKJ3LK50C/PWrppN9zONvt1
o9GDmIyARTYC3BeTrjDDLLZNY7s0t9PGPK+FdcC+/4JH1FGve+ViAM1STI1po5OV1dVLFOACgODI
6YrDU/xkh8KcWt/tARHZjWqx3d1Ugo6xIgWtop4uNuNSst5S2ikep5/0MC9qAeq3roO22+LHQ8Xc
HQ8k/DWQaSYFNxUzJfgQaJCsSJ4WRJInpc7Lxxj9JzW/edYswomhUWLXzvH3OjvDjd2PEajgjAxm
Skz0KpNWW8Gr7xWBIgKyl38O+HX5jjUEWbIq/WgTYC00Jpa9OieVDuvizGGdBm4PpZ67lMOD0zoU
x3fEJOqI/2wAAH7txKk0HvtQf7vVWDPPrcfhTXF1CsAEALAszE1dXi/I2BsB7OzWXCvlRTb+g2X3
zPG2SomFsvoYCM4pf+3u6OQ9baE/bSlp8lzwkrodM5u9thjzfN7iNZJISB5EMfOtedr7pTR8OHUW
FCdRZ2Pg7ZgZeGWpIFxkuKjMf7yFt/bxj0/VwWlEe7bmE2EpHX96JGYK3TZci6Hq+31OzNY8E+IM
rkGl8R6u4c8EQ/je3XYiCB1KUp2wES7MOtXzY2zBNrf40304TVnx3iFMe/HTn+9FlWzLiDKCaNs3
7Zy5hWiS3AHYbjG4CotbjXMUml23NitcwQYdZY+ZSKua5C6urUf9sDA+9l1bIjrdYElXmbD+HtiJ
3AOhUyRXoV8fMnRCjU+qzPsYEkcloCiBSyk70hJR3YZs2AnmT2F7BmrBC2Wj1Gbvyqc8G3AcW2xb
8jy9Rifhje0eMgVBKn54p3mBa9sFyBVdJYUcfHi3gfCgF1NmQDV8RD09a1aQ80tIenfxTZxl+M+B
v52WesxY774/XLwu9w28o3wEXJ4HI8maGq/UBv3vMSxFq5bgvIghr7O0fW0Y1y7N9e1tiqEpsoHo
67rMs5Bhl/BgodOuafS2FwZ8+aeNAONIa34pgPOiOOSXS7xx7Q9u1HZVy5W2kPRErhzA/3xVpF+r
Aqw60BBR4IeS1Bo8dqmVb+CD8KeUdH/7uk9FCGR8Vfw4E7h+liHCmUm/1+9NtW6lGfyEpVvu+aDi
p0kQFYQDogHOPr6nNV9y8XnwJbor/Nc+QAprM0t4RDYFq8ZMx9jrSL+M/4FnkMZiw1pfHy/A9gtH
89lnr0e9M2EDpouviFt/NPiRQIn3RHrPAp1Fr9fOORRrnWVXUNfb/4pY7JmSuQgCkvb1N7mPe6MG
aKpPIsR2iQTR4zDLZlmamWkpd80wksQhfdKOt68BX6vYB7EN9z9ZB3WH/UMXtpwUj7Hhgsv73Qaw
v87WoINBepstp6LvIdpjiTdZFcxuDLO2BvDOuSqzJUTwKGH33WYWu5Sjw0beXFPNQlciGpcgVRyf
G2paYNM3CWULVYOr6H4cbGGCnfHddr9kmoYhS4J7UMHRVgagDwipBcyFQHdgB2hAhey6eKEfeWaL
ApYjl7y1KHmphUR2oylmrjxvBAcmmYCnnvFCCBY+srfyZpC18dsuS4mopJq+zx+vo84IFQyw9UQ+
d+q6zWtRDXv9ezOPIi11+lStDFDhsuHfhw5zkxC7sm+T1xwiqwLaj8AZ9S6+L1M/i4iovsT1kUyD
eU1z/dkL8DuCBY0x8iFG+8NxLmLUPTP0ZWvcYUNXV7k0X0Do3KslZnoT7dALkl6jM7OmXYotk1Vb
Z81kyrpHgP806XaEB4V4fhtN7R1Lff/BbCp4X+SbUtS70KQJq+f4v4i4n5S7y4XrQcCk604pdiKw
qszfdhHxK4uTM7GWsizR1yHy0uEGPjLuRbXMvM25NrfhA93YammN2sYAGo+DipEMqgX1n5kHz/O3
sOVMUMN/iEL0bRw6SwRo0fblqByqEQZaOe9nZjqB9cgSJ8WvVUm2SUODohWzqq8HgOHQ4KIinF9F
0oBPyqa/MzCJ9thqBg01ag9vaLbr0mfgOoq2gW7Q31gS8Ukipd7VW1JQUj8htNMrPO8hEaYAS2N1
wW0deXOpWpoVcKhNymloVv3Bf4BKx7mlXHzDFjqpwZ2wxhF86iLrFLIyx8s+Zbk6nccz+OYlt4Qq
SH+rstIXU0vtA16HbzVInXvfc0mxF+4e0P/cHZIJJYT4TKj6LwnUcUBmyjoz6GLQvBdHx36kLDrU
j/rIAPnIi+ADAuIkz5DgMI/qd6cDEzfi6FaGiVElCB32oZ/Jb3/lUllULnB2bMl1U4Ih2WFJelo2
mQetnDaHfGkAkhdw2CVPXAkYAC25n1E5+wVh2kO5NE9s2iRxFKg+V9C5auMqxFGXHtMZ0W56gYC/
lWC10vPhwaCWFW29Wmi3oVGygA5nyV8kSgnijr39c9yPL6nzYcB7Qj/TBmW8bc8VNEptT2ouqse9
CjeAbPGuBhgk6WoSc1XlMgPlzruylfAafTMQuuraVYkhZlOWqmwI4ULf3zJ1pVm/SWWo4BdAnoyV
DdDwHUaGAMfJDP9tF5Se8sdgWvKHsw/GGuk8wLsK9KHrpxzzTD5JOHtC/ydmGVO5pN/K9A9EwpUY
7nac9XhpS9FYdOPe9uGHbWh+HPts0UepC8BUpph7c4vBMCPPMPF9wZxOGihrgIFVNENqg/OlVv9T
6dgV6/Hm1gOmlqWhp+ysj8kfa80pulz+QRdszFSCS1qgNho7idfkrs+5PXyBEc3CuJUB5ravAzkq
k8/SuCnx3meCv9VhvIrksydd2DIye/THIOywgCWVQE7hY3eUuxX+z0+uB9i8ubaDzHYepYfWllAM
aw2sLTLVM6C9wRYLXjOby+HgPtfIW2BYkLR1o5CDnmXlnEqG9YnpCHQ2++8yJQPV+M3G2G1KdWuE
Q6Kqfxl7+pozP2qBPTgxSk8p8276fTcB7MOoxdt3boIw1UxHtmgNcJ7lAm/VF/R88AAe6SxS50AQ
cpJL/xt38iElovifKyj/o5B/oer+LFTBA8VQG3Z3P0yr8WuBEqowb8x492nQCbanfTFB6NrFQYPQ
Q045nvObHenG1DH2/4HZMpC10B6fOcuk7qTJFBqQUJJWWi1pMV7yWWUD2c4ARwRYGsoQh0Pr3Fzc
ucSJ1dBloBpVUzvbgTPUyOJ+f+MFri6URF9++QQcs4FJc5c3cXsN8GlFsYycluAPW9H+z472kjIP
p/dPZv37ZsWRoDfBRu5gKsoangFxrGETrk7WHsRKWpGJmQvyz/0pskAUbLSZjUqzTRMXQ587nGzh
M6DOLoWhJLsWtAXqlX1C9mhIDzw38oOLh8bmY8fEj19+GUNGw6qS/GakFDOCE1rGlj+icIwjCbvW
AcfCwno/3sO7RXC/dTYWlhlXhVntZOlx/EHUlB1rOXypwZGCvNrFJNKrYGRaERoUuywJjh4Qbw11
Yze/8OazAq7cwQkiwHgFtxsj3TkWlQyLdJLWpvsHp++Jspl8Lfeo3EUWUavsSYVhXy+L6ENvT1Vq
O/yRawbVej1sztD9Sf5Fk+eaQuV0NfqknUdQhmTdzylrJBESLRkGwWZcn5ScaI0wwIl5lqlp2SFm
h7lBxd+e2xzrz6GvEZ8HsBXDGI5DrhUxo7NsD8bGCXAHYVUMFj9aiYN1XM3qhs7KPUlB1FbSJKhZ
1EfEB8ftvGb/zRvL1yeJvlhn4rxxcPjk6iujR87lfzIiCgfeZpejm7RxkHru3X0LJZTUqdS2BvnW
uW/Ss7C0X4b+zHgyspvrkfMzJTCUOF6u7uNJo41VpRfp6HSZs4bpI8EjFB8dCv8C9/+Ei5RG28ct
P/NEyE6ZtHaU3YofcNqw1vYXr6OEFpy+lJdksxMQW2ZH1b8ZoQAUBhsWk4VsHY0kcVa5nHWljWh6
M1qoJgrh+KjB8Nn9V+CFVRiPZVPYYmrojYzJwBOD5RXyadsh6i9e6W2Dbw1QgdgPOMKSCaGrOF5z
UEYgUZCDIt/MKpOd7RN3Da1dHdmnX5MthFpfMYCow9WSG5pLiYHAcR1+qRt9J4+DhPt7427pM/t5
XvnkoRStTtxy3Rqbszqaycz/EPpf2pvWRQARBOwjECZfJIdlABYh8kWKWrRD+syX9E6QDWGZFJFb
CgyXLfglguw06wZEjB8vypeLJLXXPtaJg5hjznsxCe1kDSPae9AqWNnmtc0zkF3QrbK6qb3YHhEO
w5lGkcVKTaoyjEP90iArUm2VvWL46xsnQQBVym9gW+NmCnbPn4kW44JDdjfobu1kxQLI/22VBAn2
dFHc8/lywZzB/SDaEtQn7Kh2O5SFH8vdEIdYSLjj3NL0Hjp3XDPM8Y4y/qKSsuMD3OgGHrIL5hZi
mGWOtiGYepH2BDYqRK0cTRa+3uaYbPATAPJZ/b5dgeCv01mJqNzSmqfCinQfh3UH3LWjp4/viJY/
BQg13PsGVqAGIlmPXsNLIqsmWjYOLdx3Cn7ibGLPgGLeMHFXNRD/sKWSGGMa+qjqfqpzW6BxOpIR
7UFdC4wlzKFrq5SDhoc9oItf2RIWevav9U1D3ggEnOEttgku6WqfpfblOoVkCREvf065nVjVOBlU
2/dm5BC3beZm8XJOJ/xK1bVW+MLqABT6BslmmJWPqFz+qkjcvBtgHuTxD9fg2PVym05N3ZMAn3lh
33wkauhb3LXiNJyutF39nZ2P+Vr+PgDJz2hYmUcgf70JVtmm8PAL2uXct9/b/ICLJOYNBDlEZcnY
6UeksIjfktUZwSBPKxu3THMYnqccgMwBwoBLKz+tVMfjxZ+xdHQ6v/sTGhBueakMW19PPskOZMLT
NTMiYViPWo12bn6oLKWDnl5nUFfdQX4MGJvyavp/SxVBNxS10smFzlNoJGxVfcmldwES6gPlIHH0
mVVHtkWTdzS90gUReMIaF1nec31KDHOeJ7BXzDDilswl6hea2m2JrDJkXLpfwScLJ8olPhBwxZip
d6xk+S4v9OOcpF2PgVM+3ryP0uNhaEwuZjroaxOP6tXqvJuaMELjUj7G6SgMFL0sMIfm7siCNfTy
J/TVX+IUU2uwVxEq5wXCyUEBAieBrbsFjP9EOCeK+c/990SRhpGarjKvnCJywtkNbe0Zvg95IlHZ
uYGhBCdwYiaO3yooIcstijMpZFrweJyeoe9aim0//+kUiDtZrvwDx9BMPcntZ1n0N+dJIAXsyxz2
FIuMCKyENC+lpmCpdsRF4E+AYAyKlDOI2t+JDIWeWRjyCjYtlUJ8EAFs5td+KNNxJdK8B/U1eDW9
y2ab3+uzo+7S8OGAqED9BIjq8RY2vL5GLJrmoyuKe+4Bb0NYLtVkz4e93Kn5vjJOnXyjpouI4JHz
6czwSkVky1GSHOhY3rVP7NH5JZA8hZ0iXA88eFQL+d6L1rBOdp7L2QEGc73aIQcDn7lqWX3mlGJD
19zR/49n7MRaeKcueQKxVFE2elI+Jt7wjG84x2HydBtwliTKfqjPGX5QFC8SiyIuh6xktIGdKRr/
AzowlqHoPu07DRLkOWJryDS8IMJhqFum6xCjbefqmv8vzTrrtlrDbZhL98AyZmrQW1xvyLODKQgl
HYVG0BWxLwx0ctgjMzSbTg/WvQ4qzlKC4KxhBZyyo4BDpATFrTqxDQQOB3S3c51oaIrl3WY4KuFB
VgHzJBj41x0N17Dom8YpR0UbpTIJlx7kVmsOi4FTv56wNL/OVP8EBULDOZEDbT8v6aH8K4dHgw1D
Lwn5do36334glykM+tzb1BB2/47rEsbdQRxvIfvrw1EaQS9h7YlWwdSuTyWYfPjnPFKoLmpIeK5m
9+sQQwaMJMfIHY1uNuoVauh2uTq4ygwK1AN8GSzIRAKUhcmoGGCbKw7CE1y/Zrll1uEVj/GyZawY
lfjRnx2fOjEvNcPTLx7xtTKSM++SNHfGeeZ+g4HLegXwfcvik2R/JjpMu/gNAFy+MOm40h2OzhLi
xyih9spDnyaDISLKC3msBxOY28uK7HXZbMeR532Br+O77nppaK8DQ5ii2FWlLFaz0a5ai6e26dmS
dW0UkCaUpn79SnMwldN7j20GGnBz/3T6V470+cfRkE1N47tsZrJxS3jBEhEMwG85FfpbqBxwvB6J
Z8vRwLBwy3xWLttD/Ap5CmlQMlxG39dXdiXNzokjrLmq6nEHRqNypgrkkl6R4T9AdkTTcLSFpGQ5
DmmwMLEzm0k5HtKOtAInGtMEtGBfoiykVegnwUVajhU9cvpKFChBxpMdE9mLP/oygYrhsZki6kF+
SuYi4zlL6xSAdlA/ULJXIsZg6mu0141UafQvogi+TUjNXNBSyrAJwasTpn7rgLNU0/P6gEKoFd9O
JHNgXTsgzM0xvapyUd3wveuZCmFR6gZRcimbkdD+M3VJ9mAdeh3yvXaIikEtXcWbLVReMzGut8pL
x4fBqwz247TXRzjJQy8emfSN6/ohiUbcFaaZZSVHun1rrgHyO/NjIE4Bm7yX9wUPes38DKkehN2A
5hx0WqmwmWsgpCJjGPv0x4wyM1oVGUSI4oJbnjbo7wVLDW0zqyA7WfTBtaMopcsVegxzyYDmjPI8
BnrsNXswXKLhJZJ4/Aj7sz3oDztQHf5tJkJZ9VecRL8tc60JveFwXEiKFlvUeh6PKI5zDedFuz86
gKzrOFdTsI/VGbFQbANGwC5uFH5mfzf5hA8PjnsdtmW2Nb2KwQc0tXWH9I9+j4II112mOkNLyDAq
u3+iygx1hWPswV72ASNn6xslkStZGZZPYdWZ6OGPuNQ6DvA01SuTij0OOrYpyXFPtygOxSOIsOpA
O6uxlzQXirj+m6Nqcn2fODITZUgMgLpQ2tp0szAwVtC7EzUrLSiOdH8CXu6Opca5gKsYZQcabvST
7e2FaszIJvmRhWcFuQYtq8fa1kOwmXriLm9QjEmzakg+SOGhxWPz3z3OeAhOTMPSr0qgJo3g5qVx
6j7B6YkKOwsb61y/KcMPkyeuVT6qlxtMbRdG8iYTgIdXam9op8vGH609rimqmVxrqEtbA4/8aFW2
nOn2pwjmrW7t49rcLFTzEEbeStWI4hYe09awOV3tKUkbcbzR0xx5G+Tndypjzt6xy1VS3vubZdaf
2U+LJf8/j25skV6akxvaB+CV15iTbxXrpPwx9rU69F6qvglTSJPuwepH8N63TVoFvbm6uzpHk6gm
Luw5TOwXDhrZoD/9KKrTVmRQMCG+SkFo4DHyC1rnaeUNu8OI/QqNpWC5P4hCDm08ATHZ3/YnphvS
bJk93yQB3zjaBUeIj1gZXYm0tHbkx1ASiQhftDGib1wXnPxFhawySnUIEoQ+m1Wu2sXbvknXQdlq
OhHEJaAFc329+i1GyyxVyCC15YLssAmfmigbozl5oFLai5uWG0iS7EQDrQNUWBCU/FsioONZvyB1
oAbm/8p50pxq0PQgKZXSlgYlEDanavgRsZ6q+grnF3nisUIm9eG2vgxWGUKz1F7HkFqvcW1dzGNg
pbT7J+s3nbpPKfJMrKrVrTr4jKvxCFA3lUdAEUNQ7s/fG4C/kjtCHOgq4tvIOaPDyn1wc1Njeo8Q
WdFMvroLQ2vgTY4cpCHBNb9jppsM1pGImVrI93w0F6reKZfnZfPMjdX1p5SIUoA6QgivPN2zhVaD
huHDCU7FV65O1cwzZiMsmvGoocX7Qr465L0PghUYCCCuEHcPegLKq40NNvK5Mmg5Dlw9xBmuR/nR
QgvyrDyufqUvskO54D76XFUxlJ60h2WZgKm9/nTRDTljDhB9EsTdNw1UFXwGGEFnEpbfIM4pA7UB
qzWWsS0awfuDy4iHsEwBTNcWsHWeLGGImmnmBT4eKN+ACbpk2YKvHg9eHbblvd/Q3u3yCOyo9RU6
LZ9nWVt8SMnvsbRTNbtA9YHczwiMceqvnUBtYUhNZG07kzLhZABurGLCAFNDeR5qFjNvd4J+Hc/E
M0saBxJoeaBu+WDcsqF935Tu4rmArtKyyyx/CfpeLyeJgMFhxfjz8VQwYkqnt9VQtfzcIfzQuSvL
jedCG4UKbg1WdaXZJB64NA3ey17yfTZL0XX83pJLipTrb7NykBD7MQZxDUt5sc+raPrehhFP87ft
hxZx6YurXhHpSP4cEwZthoSJb0GypYr/NBUOAFXT0tgVWTDKIiVpQiR7MOkSxLQrZ1dRVzko9tXS
yoKVzTt/o+3FVh38uNNTbKSpHUbPHEqtggkz3ttHjfy0wCzp3pPXNWrhFOuY7ukf7P1v9pPMSCvt
uGtoHIqmdewmcMV+XGbpcKW1B6dnpGTpUmXfBm+DFKsiqv6AZaxbZTAw4sDX24Rbg4n9Z5zP8tz1
eBmK6DwPKuBUWWugLOdkM5fgPwZ5+q2WZUL7u4nkPJrPlUn/BdwzsNKfXwOSE2i6sBvAad6RscIW
zv4p6ZqjlUMVymDSbcM5mEUQbR+efyOpqtXhvQc0dA4LoXfDLO23xZk6V8t47mfg5lwIz9pksSRq
hhkydUiUwXm4CyADlCGfkwFPNxSLqtMWPSzhuraMVrxitEFLt57CXOo8J/MWkavpGpJGflGRdgIO
klkT97EXOnzzpy8D4w/QU3sXsuB/NQYoUZ7ZCW7qGKhEMJoCo7ev0pKvcWR96qNaLtl3pWLVzLkJ
gqba4zj/aS9sCi+oGI4Yc5WDehebOT6hx+gbyBNqKhOtljhJJU8kz8cCMZYfUgAz3qlgkdQooeGR
1k894HjXSXNDulL/aACRUeaqCqOX0V9cWjJFLrH4eGyYHBxqiJzAcaqznJf92qpUAdc35jV1aHIB
9+EfDVVgntOkXKcI18076OAYdbVZMlAItdOe9K9fZ4N8IwcAZjHRnYXKm/oCDn7FR8qjdZ3upvS1
WjGgXnhk61ax6eVVVHp0kfoivGafH7ozmYNzzoLiiRN5TKFNM2UwGsrAJWaoct1GWu2xBxGT2Asg
JzMSZlONlOYYu58OERS4KFyU5thgKbenX9Nx8OhIUMnkLus3iln2f1eqNKKVUHuglRmHhH7OmLql
2bjiCx5X3/RE1J9NgOZz2/KeU09XCEf+F1rjVA3Dv51uzL/B26kjfntH41PtBGArbE/PO58GNujn
n+Sj4PqFvcCZPhlXbXYNUna5lZlVP/WuOOzgpONi8onXw5w6st3CUZAD8evke8/ajzZ7Px2o8F6/
kPas4fM1kr46paesgLPcsoRVnzjQVU6HzjILKTWm0Bep7kYPd054LtH0o9giSNU5HNvdUhF2GyE7
OcF+ZjO/aeX/al8f5KdJpY+dfAt6JnLSvgz24VcD9TPOh17ApldtECd/7tErrrcUVgLkHjp3N/Sy
O77IAKobQErLj/5A/blrnggGp2qA+4mYZEfGQpNhD20Ly350zV4kVmVrDhb8PhX+D4LUpCtYP6yC
haiLoDKWVO/MngCjcag2lcrW2Rmd8SIwS7ZGGVNWGCBNPtUyiXSX27k57ovbW21AoPBDckPxFnOF
KMrlxCgio20oO5vRjM+Qun9jWKUQltLtSMVztXcQvGMntaDUrAKgAwN4BpFXuo9l870pQwZMd+wJ
16YeG8+grV5FzmQ8xP0MfMSYUVG/ja9AswwweOn/PIODTxSE0kCGGMuTJZTZ0eFIDCDHycHGE6YN
ILpCOWlJO6ZsAN8XXIghNKlthZhtTpOU99Fdd1AOT1uoxRa/1DL4JdqCsL9aug0X2dD0vUBzUeS6
YTwTJHBCfuuRMAYhugoy4qSLF7jX62Q8dvPb5SeTqAbblAlJpXy2SF6ZiFW58IDdXtyII9vdWRsJ
UN1LinKZUraNLsbaqAFWrpNazsOcBTN7oH8E1ghsyPJu0wjUw8Crdjbzjty+yweN0wgSK/Ndz9HV
5LF4plzYVIDPIdDMyCA14wq4nj+No21mGyWvgCXEXlCaInSfFfDnSZVRA54DkySv0fKy7WB+MlUi
donR5xqpmKCNPcl5aNkX5+tvT78YyZEtyjW84p+WjoETmkGv5M1l5PKuoFMO5btH4OkbL0a/bLvh
tChzn2gZQCjB2rorZzDGozwPdrzunQELrw8HJSigie2QeGXAd2W3pEnmA2J9zzO/eTzuKlApX8b/
1CtdNCUoyvV8ZOggtlII3mq5/UOca4nKtVy8tAzCZwR2/5XXYj+FX61HU3JGOHzP7daa3pe4c14O
+LRjPiyAshMNSR161Tp7J/qls3iqTr3ZHwF23p3N5B1/g3Fi3ZB0rTfTaNL6eWkhJeCo+WzeiDu5
WDi2QVhh8gEvYKc3qMBid1pZjL78t+CFvvKQa6huz37tV3CApNkgt/F/KwYTvRAJiAGuPeanFqfS
ENV8FZRdjWcQdJt1bOg9jHJbh54LCv49dEpA93u366EZHjcBGE9x1aWleij/I9lhbBy4Z4wOtxwb
W2GB08RF6sx19Jq9ibvDxce1pUcXAtCe6rCv48KynwQk5P+jkFtSfBTGlRdEw7pyKgu36xKF4z+J
1j+G+cxczgZWrTAyUk7QeIofzS0f5IVpn8iC8iviDyOIY1a0yhEigpA8bz7CX/Y+e0T0J7iWhklA
uk8ZGIFWppn7lJXjzniAVqoMgyAG64U/xh8QYHadul5JJtrcuTkMnCkh6N6u6c3GGvEeEshTjVMH
fgRb6E3dRYtkW96uKgmMfJEo0ffvC6xw9W3ogr3b02o9Uieaojsv3pRjG87Sn9lNHXFnY778bIuv
7BZvidIKSqvM+YhmkWUT8TqKfeP+nG7G+MX3YPJjdKpLhUhlP2gLR0yVxumL1zJbWjE4lhStei/P
xNp4H8VSRUU3iem12OxKlPU12z3tIfKuM+bFiS5Gw0Xw3c64oElR717qNKEHP5a62V40zuY2tl3J
V539leXamRbRMJ8L0jl9XJAlC/z83XdU/m1b0IgcXG9B2ksU5PMR95t/OU/Xr+qT3oR+d2pX40kj
w/Z/f2NFY3gsfkWsNcDgPWYBZUOraaognQtKSAn+o6rr+8Drsr3WMUNtxejGcaehDmZCOfl+qGDT
y53xUYHkIwI0ek3pyJ5gffwIEkUk72ebBij+Cg1R299BWKwdNV0yydNzGAn2AYHR//E7+hjLnxHG
8/GMaUt1NUBRdrGFS2Gn4GS2NqTrk/wiWkpOw/Xs1iPneCs9TSiAQYXjFe9AsDJIc8cH3rroeR2p
yVSQwqXWyLPAqNRrYkpIynKfUw/vv7R122h4c7VoaFriuHK+laCK5VoOLMAis2NOm/WQnqk9+FpI
g3T+gYytp7YtRnSUKHHYjzBZ4YoIy8dy7BqTdj463qDU48JM3c+oYMaCmSoGpQVranDOp/UQLxxP
16ejfWpYrNOqZ4eUu7oCQn8hmiT/DuP3eVEg21qU58OiUd/QG0LXaN+aF1KmQd9pWYPAnr5vy6CS
1ljvan7kb5Y9XdnHPtqKoUgObx71R9UWvvbfX7sdqlxucvfA2AZ7myWYMSz631erCZHTmCWOTVPO
ZSxtNHotQYriGHuKEwV73qfvn65v9RHd/XOGQNS0P9Lxq74EMSclSkAq0LHFmiDYy+E3B/UnJgQy
J8yLCiaa3ONqcxAl1+MmAnHJV4qryrQ0uYwSXOK2XeLLWLOqtxFpJ/H95nuNrfF87GIzRl2SoRZc
BMT9EyAJztG63BSpMelxO7ARrc5hDR6ZC+q3vkgvW1Jz47NEH/kUN+25HzOH+9XbjuOCXuhqNjmX
ME2yMJO2kQLl5qdev4+lhnYrgy1HjXT9bOTT/vCu6YfIu3/U0WFfYgxQAIPm+N5zTzlwyquIjEK1
dOlmD9kgo55MHg+Pp6EqOl1OAEdJ8U/GHKLh8A0hnE3xQ+4OzcpJ+97VVj7tlKSCm3OmSrsLe6Tv
t4w/M6IaDUGXEq2s3i49zLoeDWDT9BDFE5vdkixxZoZPaaa23260YoWuYMlDzH/ayfB6i75MA5LY
KpdLt/V+1Y6KoG4g6EY6h9sklUI3LcL+eKNqppEZVBufYMu7vhYjQYrpl+cpqJIEJTt6QXuxeWW8
AAgTPfdF02vPfwBht6LTFQi9T/eQpjKHR1qPvGm/zcMjA9fU8voIiluDZbveQXtumtEtzmo94owt
HI1mJh5Cf9ASx+tbyslfP5LYfMXClt/WEALxOKiKYBjFqoWP0OyVijqcvNbE6hejqpIqZiNV3SOg
XwwTGF7VOKKqIdz62gdGG8ak8Qk7v7KF7AzAtcHHeGojRZCInyC4wuiieZYdp0YubLyT25VfZOAl
mHRSi3WR56frmhRI55Bk0KRz2HBB8zifiXtraJDV1YxGhFk6Ku3579xio5lda+ymPjTFye19IUsU
0GvBC1x5UfoUpEyeTTR5ZfgJOWmKMJJ0dkXVhnru1NHFa1ufPXUjfu78RKmNwfrRF8b2mrk0m93J
qitKcpyNrgoFJ0IKzNTQY+7hw2YqcB7ovjugMR4fbOXLvYJPVsT6XaW56gcsmCj3ut8oS2ShVS5d
DUbijdz/ZdR2XKJKq/jgg3vT7PZAbCv7zWK9/FJm306excXyWMjxWWJfQYgWiTao+x1QErt4e38u
1Ss9xsDWav92sqZAC3zYV/9yG/paDEG2WvzNNcJfrx67+IMyslSDPYs3YgfQ36Vx870o9GBHbmMz
zAATZMlJJu25Ow9f2XxdKwTvysW+LrhKLdZw4Si86gFJQ9Uwe0DaOHvmX6n0PpT/Jb3IY3l76uTC
8pHUe0c0czvrEIcLUjTS7i9FlN44YSGN12lkXnRbnlDpXfC7e9qUfn2+v/SyI76OjoFHYveM8MKY
peyBQJOeJJxXP47U5hiRECE31v+4IzZ63hIUaNKB23GdtFWA6ufvampwJw7eSnjsOCKOWAvDlrQB
aMxeiBl8uMPfjP6tgcm+JZ/hb0Ts0eftYfxGOrIZi6woeyLrBgP/qHRBzTrV8FSczEsrIxUpVBx5
BFhZQGC1Zxi7c/XpMIm2e+YGIx8zitGZPXXy4DhHAfpvTuRXsXmztO4veAPePtTz6hjuf5n2OQ4S
Tsdu0/Uy2cfLWlaPbbvMhU4JGGBlDdVlCweOzTOrFMB0dAlfru+FCCeO0MoqXrlgYzhXXa/BxMml
BWNEhof6O4scDFuJ0mR2mQDFk0wHgj9EX/wUtzWX2Pbu5zBEW/rs/++ti6kQLLmQqUwmCq7dCrWq
ahCTMlJAZbMJrPL/ktYZ+AXDwTSAghokhEBRo9jCadULQLz3eTuIk9IZTNZPmWpb6QPbMtLyc00p
T1lEDDEqraBfJVvi+PMUmCWpBeFNpcdiO+LlAtjlq3iTWy8sTO5s4nvxwG3PgU3Xy9vSLx/GvlkM
vWaQC/0odtjFlbjHHmyBpHp1nRj1BX49po3cCM/RRwBrR30dpG/hGjkVCaQQyf2N37gFeWa3iZHh
EiBaKwWZXbi4X+/Pqe8rZHBKpX56dn2IYCGhnC0Le+7l2bEV9FZxQgc2aSHriiEZNbPISCMgirJ9
3LGucRMY2hp+8mahVfFaUYRya6+4bZo/X7F0tPO9CL4S7DAfrVCcLPY+xRyTDQv5UmdJIhSnGYJO
7vOAs2+CbbqzVR09LLGyL+nLZCyh9CzLUuqE9pthGpX7Nzs3O9O0oeDM5IiP3bidwO/rwSTIIxr5
isdZ7A0PlT1lGyvykr48DdsGSUyjAFyb3SRMWPqaI0iEVhkfaQWz93NKvY/YH7sfCjtOGqBsDz/C
ZounkmHFKGt8ZHwSPEnBCkKM44nWBmQj5Tpn0uBuFK3v6URc7YUNcRY1g9fD+zB5LpBelGZdtPMn
HaItpWrXnVlwhq9/SN2mX+4C30uYF/PjUtBMbvBDicw5MJIGMClw9oDLkEPjWPjJNLPicf2r6Qf7
GjzBATOXguHJUTBoL8J+FIxeA5QrDVr9Hku3uA0Q/0zKjrREX9gRsH1G0RSaLv/eWylHgonCOznq
GBfB1Mw0z+cxeowzHM3dOteO75dQpDOO5msrByng5XBxokli4faTLebmHEoaW6sU914OUqhQxTvp
H3aUirY1Ns8qzUZ0KGscx8UrWTHmPhtXiwNfHNygVVxhE+9qM6TkjkUyluBLURAeOOvaAe1Ai91U
AP3njoi174pA12GeZGgGDB+82s+VWdwyUYF9o6NcSrLd2lIATm0Ws1/DQG/T+R/Qe2EhvHPQIyni
+z/TyTyMsUTb+NK465TCVkPNR5b/NujnZtQTixGPb61hHgDA2k1WLjLA4ZOXZRHvSlEGPMN53S2r
u1paXtASXLz+1zGrHJvHdAWSCzlwf/Q3UtH67i0ObuyKN25F2hOUgNnzsx+qqqCzDf8I4KZ0AElV
YxiPu6J0Jog0rIim+Y+girZvokENeF8oWvzGxn/7fPjfZLULY/uR7RGWtLDMdwERKK9lpeNlXei1
6aNkVNXxcaxrZA1c34EyxSmzWlNBWeEfhf2P3YvIpIjbERY9zudaSgJ1HwO6i6d6Ag7lxzDejAnn
UBrJnNCi+PyoR2+Eu14v1YE5746wf8Wxb5pmt+/Rs39S1zI+Z9E1p5kHoEoQwhItFVDwJVW26WmR
tHH5DvqspDE1nfoR1feps43caCQzwAXfK0vaOo5E6dfxxycePcwhnrG0QehhVSrzJ4Vc712dLXnv
Rq0GenMjZ2I9e9EfgoUiLhVwFfeL2u+7APOI0PLJO+kMz8WMrD+bDVY4XNzt89HMCq7l/hx65Wfc
Rrbdrc6w1fxNXsOYtAtUuMSKIg7sHSAEXZWH793vm6++V0YE8mnZI6tkQM6qTAETgVdJReGOmIld
0GzbhT046Q2XVCgJMggvocodRQ+y4le2nZhv9FTvZmtr/w6rl9OCsQL+ZDL4ZNTJ6x3C0j0KcRSp
bXRmBI9f4j3Mym2OOfC/k9F0Uuzphw5vzpqaavnWacYO52oK8skw0GM+JeEqcODBCmuFtBdiEdty
WfboDKSJclN7ipqn0d2VS2XsIgythhhtIKqd2SNY1FwfOFHxWKq2rP7ZP0h1k3LOaoQFIFJnyHND
lKKzZ8UJOp6ycTntCMuva6Bi76LNW4WZ8p1+WspKbaO2GbHmPtG0SXV+yioBNDqcXVy0FGqADwG1
VIY3RT/cQUqmkG/PnVVYLih+g+j5CCxUPLKDzQtTA0uXu0fT/H6xvizts9B+Enj8TCfBICd2K+Oh
2OUePHNa8bdg6mHHVX0nrg5cvk0VwsUJuGt7StO/o5XeHu6zP09I1juKXGy8HAvHLCTrrEr3nXT3
W2k3tz7ozC6r3DYMVdsLezhqUb8GJFq3j3gkkHm/Z3gdzSaWgjgq8V9Dqt9V6Gc6nWVjDWz7lgUC
yRYX/LmbL37q1wxP6RrLJzPmf+SRGozRfOTy4BzP1sPuhOikW0csDRy5jkPCksQCma+NGOQR7gQD
WqpMc65HYm0Fp5+0do+TtsZTdVZjT2CFlRKP6q/9FrqRZxahIZGLGefTcpxJDDanxCvk9UcoiC5z
cmQk5hLIfihUOlM2uM1wVi4dxMTTNyzYzbdJvNf9nsEhXIvvOFha8VGXWvMCEe5haNVmSdf9HMaB
Vtfg36U2qvieNOdqf9velJtdemh9qdBiRBWx1rjn2TX37NHX1o2/lpZR/vq7g9C+gM3NgnxinbjN
yoj8iYUJFerHlsEQ7DWS4kEzGw5TyDRXUxiw+voHvi2hoszLvXr9dB8LZxzNk1Gh47KxLplH9pew
IfJM0MSLnwNn6awSRaQeeXOn+E8o2CY08X+CmibFl6hnX2hrRqz17rngj7CsDjJQ7iK6fhhmhfo1
Xqyxkra45FcuKl+Upq7v/josmjw0OzogpUkyI4ND1CcvOcZIb5KGNuxm2CSKiJBbRyXD0WE6vvan
KTcF6OwIzKIznq6VXvkjtiIBdZ+jwEBPEsimBT/XP9JwgmMWLLFse5WIP4XniYIxDOdqXxyW6Tkb
/vVYrKA93D8lgCUgNVAGh6LFGbqVB1IrgQyKQv0XFDJIMJRExO9OSsSaNvGR7v29hK6vooZJYX/t
PAgfSkZlBRDyBQLTgZdYD2l/2RNLzYK1uC93PfiqnW4gOSv4CPBrFqnpvynh108gwmlurHxB/NBe
Fd6MO8uOAkxSeVxnppLr1VipG+SugYHXao6Ud4frRxv9nwzJ+9upaWk0kZqAwRZ1zl2+KkE05NqO
bBj1rozlXL7dKLxLhkx3qRohdMbHVDTRdZ+H+uQEP85q8UUpmJUS3K32WonZbRByH+x7L0wn/7Km
IjMPZbkzRrTlSNU4ruNx7TRpLNoS3B/JAVHFvUBRs3yktzxkFW2WuS1lGFLByFEyS3x1MKT9l+NJ
pTgxnM6Z0k1nyDylsx/ySiIRhWxSP2LCgLztLqipZsW+KRyw9ssqZGD4bQC7TTOfrFgb1++JAffG
Z9ZJLwSk5eXxk84ocuQZL+QAS/lB5a6rf3cQGjzwEFhrqIFPeUCZQpduwIIOpg3lVoPFQG8oio9Z
avyL1TWEWlMipKFZN3RTnkmmEAuIfG53/YF3zUFA4JXiq9e000w8QuvfaSRkbiq0WYaail3t7tyZ
xXj7y9U+zuhtOkQdibNBj7aTlrCvxKZjcNVmTAeSpl5qzVMsQga+WUbTmKFLcNtmJc3OrCPJAQYA
MFBxYzCq1MqsAzS6x3LN4AdfMM97gXsqtF7k+ySJZap1UryZGazTjzamRzeZ1WwCCly/N9co7+VO
eRM2l0IbFBVemk1pCR6zFFHVJo1+OQRQ8VLP4CUktYDGUnDRd22Y31GEeBxBazyagyDlfg9tHPE9
t/0QjjEbxunkelet13/sDQYMrCVOXpXr+j4h8O3QBA/ZhMWNm+OSxDWebAjvPpj0WIQKMOK64yUv
e2nsSWhLz7aTh9PxMw+nO1dh49cQciGlTRviNHHOl8MJkIY4TFZMVtazGUuzCpluDOBOTvyNbmpt
EzLjBxgW/wiVD9CUK0k1NYjRBw0eeD2rXqSv/F+SFIOWcEqfxgrsuv7Yez4Tnu4JVdnY5Jz7dle8
lq1T7g3NyYiXBVwSyklQaz+QxvMOK71AJNkyTTMpixRzeWrHlA8SlsqD/PoQFWCAU/4QTFIX+T3C
9SN8yHxq0tVHaS1J6P+DFh6udfoaBjBX7zHwfKT213AabnXGdi9KFpbNpyShldVvJo4UtBMGo5kr
aThAxk1CsT4ym6U+XBXILK2QimmP1xNJ37DSifTTXfiRwb1AghNEeQJ1okAjAnZfwvTEP+vd6sYZ
+XDe8kbWpAtVO6Jnv1O1sIhhiDeTwnQdFp1u36XM8nWPh+Z6+T1xk7iq6s4EIqb5PHpSg30JkubZ
UMBC+JgLVyF9Pn4ckpg0xqyBH1JFSOwePty30E5b41bm+za/uYmTtu2d0k7K3lL7tGCrv6KHplpj
5/ciKOrx1Zyt4hrJNDITB5vYX3HoYrssXltpl/Z5pSQOU08BHNl2/cMPRpFhC1wKYAR6D/nwLdyr
K+i2fQDYPshd6wO3mOuvTUabm2+CI46YYFlpUSmsMc8aMY4UFZ6HPzn8gYIz3uPAb62xX+lj+B9L
DgyHpc467zHC9EjiXTV2l4WmE9qzulgc5q7214v4Zt2Fn77+TVLifWAcLDcT0o0Zehr8e2GnSi5G
6aWolBbx9HyM4BONduIo6UCtBgHloL3tcI7SY7M3oiN6g4s3hFTuhxzX8po5pecMSzJLzp1Bjr8w
d7FXHqiy0KNxM7q+EGwvCMbMwBTPgZ2SKMrVMeVAZbHHNFUbOuLMB3qO4vRtxeJVsWsLxfbLDiun
lUwgXuGLe71L3o2rxlOi6zLLk8iGdu6Ko8ozkKSfuK1cmzSAYKqdN9VoNU1jV/5l23a1LiygYayO
P8ldmYGj35BBzZl3f5jCR764im7siG9Utf/PgvlEOUFnz1AaQETUQRPUiRMWm3xRbk3qOUMsUMin
hl+fkf4SOiE4wPMNhEEV6wuq7bVelfU9LXv5Vd19v7aZysSOJzcwYaZO3W9wVrm0lgW6OjFSKtug
xVJYFC6Ioun/KBtx60elizELzngxWHwYVaZqQOlYdPe27cRttvGJFmahnJm3ZOCwUQtGe3JTEVQk
fI3oo7ZX9Z2G/IZCwfAZNhG3S8VoZry5lMrUnSzdhyEV5KrjBk23cbaaG47L/koJXxNntYnrhb4q
l4wJLmRtYAnIqg0elug1WB/GpXvnL/LrL9T4W9B3GFDlLs63AENGKtssm3BcRekEkUQsG8FgZvfm
bNh32JyU3x06OTniYAQH/t/3hPoWNh7gkArP7pA9llR32cmEKZxgptrdQ1VbYEUVwWKL0nU7LS6l
cKuGO0WldbLpuAuhCWDFaAje6sJK8jZSafjYT65cp9S89skJbsqmSNNVj/+Qsbb5QgU3hccvXTHj
9CCnz6IIuIX8csoShVQ6Ai3o/s8o4HMuy1OTt77ILSSGaWPctUGJ3mkyVn8vEU0Un1qkI264U4mF
D8C0vywloJvbPkadWwYZc07vLWgab+0OK+nZSqVBtb9ZXQJKsUdybo/HSSfTSp1Ru0kgepnfEsnT
FeUVPzcBmG/rxFqmBGVVmFKJy3khdvgg9pxHXFsgjzmjEFHHhTNjHC3oylIvX0pQelY8GndSfvY/
Xr3dkd+tsl3FeiLs49cg40+AaNSSvjtRlc0LO200xD4l3zR9VuWg8qeT8wWNoMG91aUum072zY+g
D1mkkQK4SZFQKzOJz29necBJFok6RSEn0uD84MDv6YIEO0XmWdm8ULVcIJp5fJxa+c+WKxws5rhC
Z9EUyasnPI3ZdPXr959ELwlfXYryLkEyr52wattA/S+cuRD2kDGwCVPW/KAL19Plk5DTNue/0B7H
m+xskI59+5eqcvabvdy+V3yA4UsTlNpgbAoiHoN8lkVXyjpcTNZZlwGnAOOJ0yZ174Jd0EWI2EFd
s/dKsNNnF0ODvZzuSm2w4AYwA0x5/uT2uTdtayFjUhfZINYFme6CsD4tDruTGnoO0V4lIEopti3J
jgHPfkakMfVu+uTFqECr4qycLlebhHQKdiGHQBKVdklY8w52RncQAWrhsCmRpqYlrvWaM4fnvSQg
yFUlscfLdAIa2SDfZeUO2crKlOjjM0jJoxItbjpLj8/FjgmU2wOOL57zxmr49guTYK8UdmJrLJUz
kDwW+91osYXYMxtjEE5D9VUCaRAiXhKRINN4MF3wWKRBjoh8HwyvHvNdsvMTHwKsca1l4sX6mit3
HYOFu2+H3zVjoYaw8+CNqCEih4/+kybt8N2MVNrnpREDk5Kh7RlYh6I4rHUPpYogtjWakNlDZn6i
RfKqRb2DzmUmWC4vuZERTnZR1+lDIEqumxMUf1DyscnCxbDGHJFAA4DdQkRrm5JvE9IE639FerjP
Y0jU7vMF0Jg8Q2tDgL8m8giZZOQk6lmnaBKBLeTOy7hH85VCwusr5u2CPxTnH/GoZMFRCorwobgK
uP/itUMzDT6HIdP90xwRfUOdQZH9iQB76+7w2+Nh/Iu3Ob7peyUXUOGn7R/PhpeKqV6ui7SeMgkO
47+bplKesH7pceMAUV3DLW2o/zQ0GVHS+bKejLIsp9ogQ1051eRe6V1jI4O2v64qQ7CA8gXtxTJQ
s0Mq27xgU5mTQybgVSrv9pykmjqQEeyumTrRYXLXUT8y6ReLGBFoXHB7U9kPLoOs1ChaMBtdweqN
jZt+QzbkWE5nf20zs4Vp/oJUcRj581rbna2YeVzggEl8l7lDpvymO58vzmO0p8uJEZ3AwZL4stAQ
rJy+OqeI3f1lJIJ+AXoS6AlTCE3yK54tzuVKVtmXKG0a9XUGnSpBvhQ6QhBWauwHFiap4ua9r2Z9
rlMKQYMwECNkmcJ718zFIm5XpiuvlAv8f9UUEo4iVtmP6LPs510rzAceJxXKW4DLyo4fZecGJu2D
n8SoGb87KKQ3uqEvmiltaT5kAHF+5P+sCtAEnu3EsQ8f13lS/wnSA0S1lYjAHNXyI1zNB1d5AOaZ
y2lnoBE/F3e/PlypxVR8JpU9mCKMwjygqaerMmBi7rIlj39XFmryNVahs64I1YeXnuZreyMVYYDG
K0+dcJSeAg8JK05ByG3cUAvGpW9AcjrqBcPOQibNnBZTrgObAcuyP7VOKIRIEaXLwwecj1aAwlPx
W/LqYRMptkUaBvTA17IWxp0JHlzCM0mmCuJ46cvRar28nI3xG1sYiFQv3U7aD0PwVeIDQbMYFGRZ
x7gxHCuQ4T2Mq19UVDWtRJaqpnYhwmFYXAnf9/UZ9t7Dm6VrCbvLu7h5buGQep+jn1+COx1Bq1Ox
ijwZsR9dkE6R0tzijD9oSL7pNIRoV+9/oU72pD4lRSudjrKeFqdyVWkpYL5Xko2HPx/h7Huo0HPi
QMCDhmVLj7lIMcTDnNzZT4N2ANXZjKlI6+RfkEZj/NbZI4emCLwGxY7yyH1/mRSfHTpvTfYB2bEs
28RivtDPag1bUdCbySFpsXSgeInlxm/EuXynkmyNk4Y4N5K9YBGtKGv6uWFYMSyw4WbJj+wfdoOq
JRlzUtxuLwGdeqihxC8dX014QD1cJ8+oMDLbEKDa0+g03LMBjJM8q7i+hp32snyUMdURN6zXK6mj
2hIGYbCd81TCMyYM7/kFqYcUbHVKmPkFl6naq1Gmi8m3sDMQCYSERYRaXrEMRfnKiOedm8+HnU/i
gUOL7b4rcs1+OhI2gbcjKzQ4fstVYInzz+MApWpicdthTGUCZYo8ecW2q9nf86yy1QsGdZt+tlNg
KQaLS1dVYWTRKEmc3SV8kHh3kkF3MoSFwECkgqbMcpLid6UlrQF4efWd4sJCGoDX7YcEL0GeFgGK
Mz4LVlM2sXlSpnAT0A8beS7QJmrysFN8jjkJt3BmSwSyekZEQRmKJHyGZOihifvWnmXFsGxRELGn
Q1gSxZaxsj5gOjZh/GnsT4Rho0uce6wOpYEMlkGHlMEJZqkLlqxioVqR2Sg8lHmKKzj45Ohxm8An
f8NUAKplBfT4uxJWOIYVbz7QRxT+aijtDitcfmFNyicMdUHLlk2Jocveu3Xrb6KJvOPrOm5EF8bI
MMtPCBRAiOL1wydJF1054P466YW67P/wZ55NfsADVyu3v/wbhwjzI2LrsrqlqugBiuZ5dA61iJa3
sWTvHJREJwH6WOK1liXQjKcf/2O3qGjjDZBp09gxRbbhzMWfzp+UO8yXVhtE7CizCXk00mNmDihF
lGKagHnm49EcdLCz0CKwIYhshR3vu6oTKH/YICAWDxxeOV2t0r2gKFEWMW8ao4GdOjOQYOpHGKtc
9EASlGEs1eak+ZdTmqMkSJH50pyKPSNqnVApQxAgkIHR08QyfQbVzDyXCHjVap1zFoT4eIcVlfw0
TWeb6/QYRkdZ73RBUFuO4jffZ0ZqHlVOnzE+GybQ6A9K/vYD6BrTij4okZAUpvLAWRTeg5PPqk4d
AQsq4yOk6iaqD4NvzqDRDvHTYvTfHCNYWvs83cf4cK0Ky/mFd83H0x0WOtZ61YQhIWJkUb2wQtxn
2YMFyuMDfZQptQ4MjVezWdk32gwryz04XhrNLfv8fcdVR5y7xBMyqQ0fbd2znA9d45NyG50d3VFL
dbe5X3TM+aXkYTDw/T9Ssef5uXdjklIT1kEayFwCsPMubOUvpL+cwi6Fp+fzeS3Fibf7imoKACcd
qe7+2RrFxgNr/cmzMgRlNbLg/ZEwELzbmMqGvYBuQ+BcmlIEx/Kt6jx89XVview8FIw13kU1ZZ7M
TSedXbOJ/p9OxEfc1CgQHGkKiW9wNkfFhvTw0VGmtKDxHPyVGxIhSlVOXoNopHhTFPDcEyEO6RaL
vnI1OokDl0KdyT1orDfsxTWH3wI3LBuhxE9565Xcb0RVpY7NA3USTaXdjmnfXxicXhBcFlFcy5QF
jcmaVKk94gvqZU1d4COIzJlYVG0i7I3B3oy3Koycl9pzQhzV0Om08dVOrKnu6oCTV6QibQgPmWrO
WYIZhFfqezKlb6b5IqRTFiWDiogMYf6dLmbeQ2VU36tmDTHJLlfhosBdvitUgyIAZscqChAnXNai
t8teGB2lbhoZnAfz2hPicdesQeAY+jfOU3X+IAwzqBt8T7youxB4AbtSYPTWA6JrjKtwrhFiYEnF
538P+4urMDAeJIdqIjiJuT+lAhfG7+IDTpUH6KBQzCapPcgdJsnPWgDmSft46A72KecdYjjRQnXK
KU6HK2M5kxPtq3I0CGVHnhjcLVaZaMQC27k6it9ddCb8YQhVsrzs/IcOtwp7CNuIKEr6ff7RQR9P
/X/+kJDJ8a8NAWvyY1j0OvtgqLkZJZnsHeyB/oy2PX0kRgNdNeMb1OPm8+2PnFkDCdhk5bEPcfAC
lieIb6Qx0NOGUQOppdUZZfFl5ruIVmSXOzkduilN4tJ0a3PtAWMSy8ZLvTsUKw9sgxYCazgwOJq5
loATAf+1WG/PvYaM8rL9/j5HJlshhXqYubzb+nVv3ncZrVV2Gx956NCiaUOiPc085+pBHiCbul0W
sPDew6hn682Ls8ONrNBegrzKFZuEsiIB/A0vYhAZh2RaD3HmjYQsviwnqIXe1c7+Hfj/TtMathKT
4YDHPoLnL9Tl2pt2DAmwqCCAwWEvfZQxFL7hm0i7x+jHFoJIM9e+v3CsBoIgKuKDbJO7gsFZbzhX
cTJJXhdviqv9Rc2iLLOIxS6GdmtxrEqkrWsoVOW5piJtarZdlZn6Y0kZwFioUezAAxdAe7x/mqQT
yWfNj7em134aH5p4XKeb3iNP92urMAhiyZuYQJHMIghMj+r5Z7xXQXETXq06KLtcopZ3h6p20nDe
cojK9kBY5DXmGrQLFN1UfRddJr7zUk2KJQnCMXhWIRJ+5yIU8FUOfQcMDTR2T/GSi23yyr64uOoW
y/uxgANw+bD5OKclkW/wp8PyGhHoJxJuwt7T9oncuHfqnUWe9HdEdlACTxxpSK416aRsPZA4uAUB
0yOmeuWAlOpfksutSmDAcznW7b0LSVNF2hurGan3g1gvrDsfvQiXArI+QyKaxhoL2auRLCXBt2mo
WAPh9mfuxsra2i8UGfo8zHprjmUsSIzCxPTwFQP72F31zibQEc+htlIGZUevr5k8nFYoMwtqNWdF
YKERyUQArct49cGyL8vyyPw4319FGLSe7VecIC8aVGtWexX//GfNseUgkv+IoEaA8wYJpv4gM3kr
GsUKyZQlCF+TvMl7Q8+WZfoKSbFmWLfYtH6E4VnkeKUvh8PRS7BmrXB9H8OPrlicYwVLPfMjzGvS
PTZeLnZX7ZG6r7tMUBZo6zpXmX6J+qdlEW/JzP/s2zJZftAQD4D4//xbiCXFa4jhbqJm4MEC6xh8
B1pPAlmoG9SAkCVtpG76cJ9kLrSTPHO+QT27EyqLrK7BsECPhS6CzUgcDUQvB4UvwJ3BpMQMx2SE
7v5z0bgLfuSGyKp6oYG4FGFVu2y+uZ5ZaoHqmtYu3sYCJpxlUaPw/fbVhAoxo1LogRgS2YqwNDVq
r3EmjkKdXDmSyaNPCt221ndfKSdlnlASH3fEn1RMPRm0w51OGUYy+0u0/QnIIRkwV93jDF/45hg0
5A2wpQRBUKOTwMRhhLdi7JBUPlWAtCT9Q7fztxZUpT2rzCWb5yFmn1UwWjK+0ObDiJB0LDCEDlRl
8N/LS7Q9H5h3ObyczCpu5wIXO51dQCRFDikKGo4AghZOMFdZylw3oA6Xp4e7wOI0ylq7DigO6kMe
4wycAt9rCMNfMLatQYTmQ3vb3IfrSYFIB2RnoSgimHtwNkvQZxft8IRaMpGP/zt09+yNLRNFZcVF
/KSxGTzjbV2X7UibJVSidId/aKyT7T7CB4AAhdJ85YKSoDVi384fx1TzdbEHIuKdU9c5xIe3ai8E
AVmEywXjb8FQRs12DXD72nB0crSDUVQ/gTjIYbyjYERjXbnBUuJzzg9NymOAPRCrNgTMXKlSK6vf
ua8zudwa3B6R28AdKqPjiS0LEvfzS8R0BZ4xcUoZqVZ4e481w9qZMxJuG+rebSw4K37eJ70NjTZw
D9olrDqotCMLBrgcnePUK6STcwyqYWbok6mE3WFifDsUyKcL4qdeFqW/l44Yif4r30FUQX42Ag3L
PPvbcwC8ZJqwajmhTyBuFsIOGRs/DJRdwaLfZSUIRSs7MM3auQU/pF9xxp6UHAy9+2PprHKUUVAo
05r7IdjkXrh36Q6u+6KLdKQkvvBzBMgovT9NzGinZB7SVT/sRH22NqUkhasTE16xp2hQwnXWIM3f
g4liEWbuiFGJe/g0xyWJOm3vqbvaqK4TBtOLIhuqjisbTWC+SWJlw5tU5ocPxLx5siuBWHwssa75
Rub8kHisd7bWplvFG1GJ9ZnyFLI5Uh4BZ9NF5S0bzISdJNGsEsjnhuFCvPe19I2XEIJeLL80Eeej
i3rxmBrgxKTnAx/DvxSdoQ7b4ZPQgdejK8CAmqsBpnD7d08skt1PeGHFW2wUDQnMqEERcc3JWVY3
L6WXHIJzhun2Df2JrUNKuu8Qo8n7PYm7/yuQlny2sZWtwlzWl2OsK7YWAT/0/q94Z/Di5j0BYiDl
7afmdfNOqi+6iKoFJLQw/678zrDL1D9oVBmVZO0sv4XlxEQ9ZwLj6HJTpGABu+wzJ/C8pprE5EPX
uYu7Hn0OAkQGWCCr7AMIPgCI9/mEBximdQNW8ER2LNVJSX/7x8rCx3Z8ppl2lzL/33QVWNEn/4cQ
qZpS3S9wke9OJN1rVEBvWt5Qhu3kb+SMHCWF1u7Vp0N9w5TRA6B59UEmtiHfV2RzFlKBXNP+xstS
W99Wv3vHQ5ObPsJTwIqbhCDGXm9H2u5YmIGkRKn8wSsb9UCRbuK8/ofMmp7fDjuezskJlKeRgfi2
V7GpTdkJwmFQVrYBmlWy/M0es+cVpDUGHvNK9AZsD5HGhFeAx9+szxf2PAudcrXxe88ifBV1i14M
+N+iCMA/xe6N881pRwB4liMqoNQOMK6MQtHu5kdGcvFIiQms9B1JvqOytrDyOSSVuCqrTKA80unZ
AA+Y9j9o1x00YXhBsJX/pHNRznGVGwupcaupTBUg0xS/Q1M82UmV3RnhdVTpHjtJTgiqTFMDx26b
cJ6KdsS3hy4n0Ff2c97Q/NgZxiKNxZNOPKabxUVML6ogUxsTE3JeZK58R0Bu+cQMGy7+aTaPEgsW
rpu/g1oqjGrVO/pDFVI7xfkUMXSNxOBIBzgaBfmER2iij7kMFJQ6X6q6l8EONRk6waPvUhwjzGvo
zaZepicSHqwXEChnCvDwRfQ4xcYWz+oC7Za9uLb6vEftR6xij1phnTX3NJ/fVkpDDYK8mLwO8tjv
JECtbPrVVekC0Rl92UhE2y/DbZJpxBd448ErDN8647Cgs+6Y4C8HXDiPWNTBsnYImpf8JkAlsqCq
RWsAKDSmaEyaf7ogL+rejCt8MKsmM6MaHe0h94DtDw+JQz2lXc9QorcyeKmy57miLMF4CnrRN2nC
74L9DOTQszSrc4vbfuJAUv5Fjf6lJAbiCwrnOJBmThNcVWXuaI+HOVWpocH8pS+SfiY1yQeeNNJ5
jQorqpIDpqjwio9eENDMMC9eWODHfv9U+gMwwRTXUU6bXOaBeWIjaC1a3V2fFnec7XcDBNAJSmN8
L23kbbK6VpEirwB63dZzjD2oWG8PCK2tg62hieDUdxUENHmJbaxYzsC19wbimTKshJCwzMA7oLFf
2JX5TzzFykFSb1XweZBZ/CSNYTR13c7348Xc9vmKfQhxJOY1HdboNkRF8jZjJ7bPXXRUao4EN8Wr
AliiADVQTGqJFeu3Jp3wykiJfPU+aGYzZeG2PB54WpyypYnNPyTnviGvq4NjReNrIDyovP1lqnBe
qwYC2D7P3yysSxHAp5G5V4stix5ILau71hZnTNUVGEVvLndgpPd1Cw4zAhzs694dhDmZw0BpBDeD
PQnVcB4v8QNNnhoKzHPQvEtA2nJkU0cDtYU5OSaK/axNxopHnuCcNb4rk2GsZsoQtxoeb5yXS4q/
3VNtfKh4tF4VK6v2umsPFkAtGmyLeTXxf+Zc/41iJDs21V5Z7ljkhu8G+waLAsBA33w0OgW2d0IP
PZvNHeZ6G79zBE3kS7Ka8F0/EMuVbXzwUEUwSB4zyonzSmDlf4hnYdeOwVvhWTRzv36CMBHsV35s
CHi0rmdPgSIvRAHLISY1evhESKa/d9d62faM6TWB+nYvmIYyvHzvhwRzk2ICyCcfqKc30l8yZBei
Qzx5H0xeXHcMQXZyAZV9urPobJj/ixo/TsXF10q0KpUaKk4SkJmXnkZ4SaRZmDaMZ9zfNIhsYMJr
ybeOJ8BVc8BqaY7g/57BPTLsUBJwf4YjboZFYmv4EyOhY5wzKmmI5GEmeXiOsHzzKWYAO+OeHric
mwwOmjtlW/4oPsL4HibxOIKtPIpJqIZ9y4cwvjjA7pX2M3ntnN5v1jAaY0gfqWKLS8uM8N3U+zS8
vDfzehq4o3Q8Gx3blkUwLBNruk9QDrwikX6TYWAjN1PrxbG74z3V4R+KP0SqL3CsDlbXDbYaFKyQ
S/Y49nvECycXWh25/09ok1FxJqTJ95/+AJxrADyrS+7OtB9jrN2Earf14Pa0ieUA2p0GQxu2QmgJ
FRICbLyHACb4BGuR+ocpev7uNbaIBS/h+g4NNRJysQ2NQnwO+5scEtju6wN27M4Y9V1nMVQkVqqG
Hnn+2zKzUvp2aOHoFDO53m55RHxTgmuCNJBWNosTj2aorN8l9VicvvJpNu4u+nET/svdlwT7PHsg
TmAil/re1eAn1M2baTBw3YNQLj9TviioHMC2geONXH+eKqfNWCmMaWuwdQ43wtZvAfvvpjU+w3f6
asXbbRITQ0vbDY8PKdCePxwMcLnnGP7Eq/DpmmDKJuny8fuRRS4/LUkF7MCLJ3M+5wJ2x/9ypZdb
1fM5z1Bl6v5k6EEN72YXjayEWyoO73rNR7744uY9hIjvKQyhHxtzskZYM+KOck4ouUfvLb7s1yq/
tIPgl6J2vp/JqaHoh7hnaITnVgz0qT0NZ/U3ENvy6ylnHLjz2Fr4l7RulVl6N5WLiPyv0xJ92yW2
ugO2q4bZpPvTTBeBbNd+Vr/Inm/SsMc19eUAXRPHvXP4VkCMEYdaYqKKJHPGQrxY9iWPxuqIod1Y
ZSv15E1c+TMPT5deC0wmvZWc3mcE5JXTIQsw9dOCnEg5stTQBPmEavfM669FSKObSEQfkMDLeqxk
2F07r+NQ6tN/9JvWB0cRpKVZnwVUnCNiUJN2xsSMw2k4FfER6Fog+1glVYcyWxs7weabmq9gibz4
iVR1MCygOat2/slx1yw03gpYeX/UyIT7aDwK2KQnB2YRyDQvS1ufrZrY++BfnGSriybFJZ3IFUDA
HUq4lW4H005w8tPpLN1+B7u8i68Dfa9B5lPdOwjIjePcblT+Ng2PhQkYpYNfOSQivF+cWxYA7oa4
kf/EOVq1DBFySBPlqTT4C6c3WSFyH/ViNH9d+LQOmpAp0z5Ov3hnchGMIv+juCtdRRHgQYZV31qD
VQt+DCVoVJJhIMOCJ3do+l7JtSjGgyEk4ETZEkF7kXcJR4gUY6EbpteJqjQVv35YYAXEY0G6eBRS
yxT2UsleXEVMqQl5T1qDd0qx2tUq6Nq63pVDa8qrQFW09mSG3j+rVgPzxLM+36HMsN4E0Z55B7b7
pNVAu+8ugkuAqHLC7bexVz32B4izYD4Gx4UwnscTuQ2uyVms+O9egFPC4SZAGQTbsiuDTlOAi8aM
pf2+l7S6M8Q8YH0UA8YD1zLIII9ZfSY3APY8rJtvg+//5udsYseRBgXp8unzTGAuFhOerX58eHo+
dW3o/UCNGeL4xdastl6Cvbuu64pIbP7LOdPWcVD2D1FhIT5KgbzHFFNmjNrDGc6R6e924vWNfeKV
AEvoUoC0XZqwDkVcTZ7VMW4/dSzYIfhJY/9mBh158QVlAd9z8Gf1aPhC5rC+8qp9O9wyyj+0/g+b
S95RWJxxg77UVQfjyFQTe57f21H3hQU3Hmy2ZJJjjzhzkPM0ZTHVd+oj6WMHwRDUmTCwT2VmQnEb
rWLV/517mP/cwmitoLNj/Lm6YJ59U6h2/7XfJvk/ADPS3rwBXeVhkssnOuhy/95Sx+h8GwosRTPb
PIAnsVkoPvROwNECsQjWxBNpEuG0eMDqcro8ngraqynLAjkgWck2HS7EK9SkXDAS5pl6Sc3UoIVD
dKf6CZ0iiaKRYLtCGluV13fkiImF0JoxYoSYGPRVbtaY3avhbhwZIJmW1luqt6Eo9Dj4tiQmpiIb
78ALv5kaIb5WRpV2JkfTUGAKpxPrQxHLIhPe4149+xP00lx295yjLCCtoLX28RoImkqOVf499mQW
qIc4iO6V3x268I9H21Qmh3AHIRZszurYn/ixQdzaiFZAIbJZexzU58Jc9cQQaiO9ASX7Ca/SriwQ
RtmMxsRijaV2zAgKbRYBpQIKpfGleGxs1b8RMEFrxF4q5CkkbSMdJvqdY9+U3knYX37Oj6+cGrMw
Sm2afSYJfb9zt5nugeS9b/8xHs/aTkExB+ziPkffUTkUdVhSEzUd0RWwztLuS6wo9QlIjZ0X1bfO
YY7U01Fqp5rjgA2a/2F0tnIdkyJF5QU8mUhPN/FmgPKelQhEOUPRM4WMMeU6gxji4QR6cDvgcJxA
FrlB/1Wh0hUoDwTsm/gqJHq5rP++rcsAiWiAgnNPgwSoGpSDGSb6HvFBV3coaqoL3IfPWmp+rzHe
m2MVBehr5d3w8lKAloh0Nplu5w615y01lchw1TvCU3cAycMejM+ein60PtSZUcGf6ahUFZRP29aZ
CxuAd+FyMyrlkLWbp7bVUY1YgF+Ja2mYR18ZExQ4mnwplAeziEepDov6h48j1cewPGu1g5jCclJc
qTUIbniiwhZnVahmEmOWYo3kNvbCgU1NyQKTdxRDX24DW8c517d4jTh7FDX+Vsf03dM8R2f8Acpd
6WuUbh5Zv2bZsjYT95tEauAaWPwRxADIsqjBGtnJLP+IlgN6JYVHooj/oT6wuNBlz9CrrThNcdhL
ZUlkmzFoZdfFWr6WE7oO6eJMYZo1fz8gj6THFK910ulFGscYdoFWUgZMObR5Ze6sQjSSUG6OAyGh
z/KGbgEJUGYFYisNR3L2hIcKRd0TG7KInx3nPhGJp3x9Vz1gdZElQdCpaxRRa6R6W5Jnd7LjyoUJ
afqrkKi9PAotrbhXPTt7TUz4A6ZbbVhxM3fELbT5hS7O9c4gLh6zkdaMGuM1u67J1ZI2O/NfPp/S
YifaEJ/Pxqc6jrFjSv2T2tDbYVaYAMHClyA21MlDSjkwm51+tEiSG71OFadko2RPGTvRLmQym+Oq
t8FKEyYSKYbsDqv3BUP4GpMBKNZEeaeCqxY18TWlvU52uNzeaL7zop7wYHsE861F9iJRxIfWhE6F
WqHAaicJCE18yeR+R+ka02PPZiGIyHOA/DUOddIY/RHdGDEXxw7SE96cv13BiQEh/Gt/v7bJTKDa
IXWxmgH//oRYTnP7TpGXU1DicawKuvu4vUQLdIHJTpJ2yZP+TPOccOqvrWgdhDENc52DHG7fZIx6
Cqu83f3naC8yG+2++OMLc1RfxdtrwdtqWuhcDPb4C5lEaU9CrKL9jw2xCXd4goBPhgsc95FSyRfL
J5j+DgN8nynslQII4JPajyoHovu7p+0eLec4TOE+72RbE5Vw8DG6bH0qj3ZGoZ99MkybUEo3Me7R
gkVwFY0bXGzn8gn4MPM0yNYjz3lN1EZi1VOgxDZOjPh0OD0f4G8bU+1xg/XGrnkf5QWs+KYwdkp6
W7w6tDev20sZh2IMo52fvtcoKR8crIf0EaMjonUq0W/NFV6mVb7KQI4LjEx8Yv53AVuVzn0C8K82
ksWg1fFJODPPQSLT56GtYhDkXNiA8Tp9FHo0sn2GzeqJ7hUppTBdVOkW/Usi3Gj6J8Tts/yddDXW
/fkEMTd9epFTWdWaddtN/aijpnptGBnYMWx/mBw4bCZ7eIUMWiPwVqu3NVGrtvFfuwZHlnDZeQMQ
W0Yd7m2B1MSoUybHt6InzU8TonOt2NgUN1wf9MyScNc+5JOyJLlAi/U7T4QJC/AkeMpRKdjhH/Gj
uA+EUyx41Vrr5M2dOaba60Hw6RuSD42A0SZr1ZI+Q8cBPGmTjg1vsh0a1+/Q+FNQY0cn4Jm6xnrO
tmE3koKy5PuPAyP69MhK+hqZNQTcUNuTC/YG8deGVlMZZPj0aPnw+OgDMiw0/D6RW7eRox7tmSLO
dsmYZEWLwNOuQVL1bbNSkE32dz8r6SCHv28g4bYG6A8J7DM0lPvKNHyyhSW1+QF2SPfz8qTbBdEU
l+KOVOj9jPVegegT5Ykt2Nuc+ZKzHpezBybosGWb2AvKZ321t+mUEv/+m5CO0H32/N8n+PKgvlNJ
1Tt0fErn+bWVt9rcXVUdlhTbxBCyRsWOohsVRtNxO7FJNBgWzz5C3i3jDR+vATa45KpngRz1W4jJ
8VW0OAULPIfNqN2tgz+KsjUreeD6AS/yS9Plytoco4HHwRmgI5+wvgGvzkLxS3jXyOQ2CYWcqoH2
wZeXEL54VOWXgqbKXm3tkJYHGH8yLTHcTmOQ+SFko1IxAp2uqsBwwLATDTxBLMVFHm3hLPUGscem
Gs9FR+fBu54r4ye+pP52mqsai5mSzE0mAwhgIKS9jH/qoudIgiGcLKFdwIe7v36PQw2WO1KnZSCJ
QmHMJUtD4GkF3OZLtN+eWuBT+BVnbiyGY/MqGwiGeBDsS9m0qK5NMSkXiqx7LhzSpuYZXWoYvlNL
aoD6B8490tldreYTwrz9Mlh/RuU9R8YbcxfCuyJ4212LP5Dq7wyi4DlKR9/Qll66pZZ7HgxYoKWC
/F6fRnxgtUDNy3A4ptrqL3efRv2rRc04pxy3ByfmGmFkU2rBdQRIj2A6HOQM3jWhi/CYZ888qS4h
ETrEBo9xManxhH13v9BR67e7ozFoEiuh9L7hJAg+Zs5JTPvd8Vehfw5dq+vGktnNnRVCUq6V9qo0
S4DUiRzEkHQiFWZnnp09e25WVQ62tz2U/bWWL0bx0yPmN0xvwZISw7fwSP+Xw0tA/UT8R6a+Ab9V
HyF0XhPiSbTl0PCvi6+xkdi/iKtaQlFe9KBEw70sFfJvmOGhSIA8L3IrneEUHxAaPORE8GNuU6yd
tOQbX0q8aOFn/jHBPqcAs3mu/QcvFxFOhhR8wOWKAIQlFwlOQPe+f/ihBnM73INVBdY+qRvQ9bVs
oq++gY90mGjAt07wN4WqkON2rllUh+LnLpy4hu4z6xJ11JuaTpgrNReZUSBSGOoTFiQ/onpXyowt
1wEzzsYigZlk2GVqAv64YqOkpQwaQTusyVgnhtC/bh1545zG06nEcXlYhzbpGyEOpPMgufK7I8GY
a4kB3HJDOAHZ3hoP5LA7ZK9J/nRqcT01LV/+GKpQ1pOBvJU55jC68aOAUmNLVVtTRbLCzVzmFPKM
rALWCHjjvyNJIPtbEodW7pcRAQZ1iuqB0p0czLL/XH9dl9cj52SJ+fw5O/S7AiXOrr++0ce9/56+
XId5iDE0nCpjNxrzqivwOCAnKuuepORh6g81ckMCPuFc6luwGVb0IBvqL7JD6H7TXaeyxQTay87f
D++AB1zWzfhLm/vwLmIkCjryX3Mk0MBjaFhzKgfkfXYOEZFt6ACTqnlEOUuilROL2gABFQ7mX//r
C9LjuoQ7Z2HN22bLH1R77A97P4z35JHS58UtuA5aa7egaBnYNVErEZJuM39zztlKPX8WfTW1WhEI
ZOvmDLOivcpFkaFnCj8dtRHPg5J2/1DLEnAmGkWsIDi80NBvsYmuT9gAsEkeWf4nZWafggaW8ww8
fbfFNALsnoEZ+GGkiEovf7dcxfnIY5FDTFHzzSMja0xEJmZLMst+Cq7+3PqYMcL9acFyG3Yj0Uhp
NbtG2zasMX5Q9Pe/iIKvwK6HF8FayXNvR9cMjWav/94Ne8bToV6zPUfYkGi5yxuiYJ974LhTM7Eu
7EnIvDFJr++sVud59tgw7CMEJUNPBMdhxfjebE0e/IVk9IWLSNOGGDpaFwQTj/mjVbfthnJZNrHr
TasQh4k7ApT06CPuLgNwFuloUn511TP+rUDCgWHO0e9l9lcEmALwxkWtOQinum3JTyxUbZPG7y3/
YTaF721CZqomrdWA2albXLObdQ5KYo2YitfIE3bGAbhDn0ZK01V1tkBr7LcbtIqBMP1yvNyq1vz5
zTKybPK/H4Ic0SHFs5M1q8eKgXpaxy29oA/y31tO+Vsan+yTp9UkJvJ6rAZ/kID+IWYyKPq5Md7f
I+9LhKbMgpr3OtATabv3rjiG9F1yJBLwpTlOmwRX8TXKFuqBo6NXdL4D1+HVSmgJz/WtS/CFqUjT
7HkQWYHfvkh87TkrXrBCIRdsbtdsIPkXDBToJs2DTzYCS3/xxeHagsHGsabIFFqOihZN3sJAVnzo
I+sO4eaODmO5KsOo0rl21+jMRvsIqYX5Y9npI9q/avc6jf4EwRpL+dHR0Y0VWQXyWhuZjDEnNakM
Sx5CwgBd3S21sS9YdtzOuWUBtLwO6jyhjGqqZw0uIuHJSQYdtlJzAoeDLN3tWoZNwdZHsIg3tAXR
u7XLz+pVQq6x1BBjqZI6ib7KbtpqX9zz4UDJf30H9v6oSy2fTpaxzy7cGzH25y5fpjlzuOlAEWs1
F550+EEIi6uhMgXSSlYomqUY90YtylRjGs02nnhskart6/h93CM27tpXFl7mNSzzxWVKrqH2BvbW
uybTI5HlAfu9CHwuqltg5q/PBlfYQfVUoFRqlFWy6Rf1ztRNEzNTyp6eRXmqQp9KhnawEZnQdZ9W
o4x86ya6i4ElxqBExLjEmXIQ89kBYvroCsG+L+8NrwKf811pLEMLYIR/1QPuSNxCzrJgfChqU3C4
BzIfzt8d7zz3irApMdSrhEjTjCNrZyRApg1yQpr0J/OrnwuAb4rgxrkiLA7+SFUSB6oLqlK5uZq8
U59KeReMVpzsChZH3LApVQGZSF4fcDaDS+8hF6SUYqmgIidh4IsU56c6ip65RMu8iYYUtxxLq10H
7jBNGcXxuotxmEwYqXoXqGf+TYyqHAInivwFmawLWOykgs8ob8UEE8QcORpTds7Lcj0hp6RoW1se
bmGAVGzeK7x1a9613H7PskXiKW2YRbJP8b+c8ejfla7SRjWxs2tGJlg2OymjN0zkAjeqbLle2ZWD
ixnyJN4BKbO8+IBHrJkxIFDJ6xIPQvtHp5fo9YwDQJjY/0TvuOC8L3W4LXu9PVrk5h0Djt2TAGnH
F45wxif7hj4WbW2SK/K/gEIqBiiysH7dCKX+ACYvKb2Xtfh3c4BuPlpMY+ma+t82rJrot5byLI2s
Va2KOVUcAEj6xYkmh5PChzHg+7JDKULNGqiTrE0NA8rYZnq735VLgS7jJMWHwr8Svor622aB/AhV
r7LvEYZ/bqGOhBOy2kVeU8zzBG48PAR8uvEuNDUCx4jGVFf9Ld7pq+Ld0fFn1qTodImqhRpo+Z4v
Jrgeg4Q/b12EyOyJ7Gio/cRleM5JX4Ps3lpDNhk9egiG8B61pwQ2rY+5ES7DOBs2JdKcVO+GgLwz
1klIc2l+uVfNyYBA57/+1uoE9u4cSM/hZekCYFRKKSYCN9sEPWOIYy8zgBbKp58uwPmeK+oE0IIJ
3vOTwy4aQtilG5DG2/LnFSo+8gvIVaYCnnKqJuENOw/DLJDgzVCjngkndmzYRtyxkecvzSZpqnRd
baiP88sP4YxF2WrXFRnAXwO0dKDKgQEHcRbmH0SnVK7JPrHxn31l/jR5pmW2DNkNKLAGF6vHRaA2
GRUx5EXrfKK5mB6UHUdbsUuIFpJsgY+3znOvs9pX12gVfXl4A0DpOgtK7jX64AsJT9EY0TG98edv
P0CjwbjHuK9HyBV4dR1NY8WP/i6q/x7MhJU6B7N/1aPTcALGRgtYgOem8ZV3YmCR7RJe9Ni44X1V
T6R6JJR81IXm1evCtOFCW3n8f0L5wdC0WoqOnZDwM3NkvSWLbumCpNttFC60onKbVY7lYirfxskp
pmX7oIfK4SJr6V1SyGVGgMiK5zoNx7Wt8LqV05ItAuU2M3wypx173dx0TbYjK4v/gkDTwvHBfhAK
5sbzMU0jRt9etWS4eaPAZFlrQv+a3qAfhFyICPYUJ2q5cfncyPxiGl8fproYBy3QozoE4bvC80LN
VvLRpf2L0ClHvQJTdkj03ThkwmEBS9eSZS+LVFFahcO00XCcsRHWmaAvgNn8CvYmeCNYgDMdva5x
hyn76M3kvJVWc2qpy86VAGZaqVcvIAjxiVW/hJvwwkG08e/yozwZCRzShwy/nIncQDflvKucpeGW
eTM/ENe3DvlnhZCfevedFTLYwwQjJENdVwX62nZd1r4EsnEs/oqVcUfmWnbWoYIOX/sVfK92ALQt
8WEjN/NPH5S2QQ3ayV/kp1ET25ZtMqRtVRHpIOR16d6d0Tzl7IPxcYyW6gM0Du/gT+zO0BHdPXht
nXgJlhUvUqKiWT0uF/MnfEEkmb0e4uFvp7gE/rweFP4XpLe2Z4p3zvBYGSFKvAYzqzj2iQ2N2hkN
FyAFsNoUZH3M0xBEhMO/7JXIkAFtL47Si9ReL9mD19dnzjpI/V2gN9VpmTU8tyJj30TOibTZ8MY/
NYlkd0JHNCcc2+jrfkHQzkP7a+Bw2rRWL8kOlI8HRl3QuJjaCGirJTPrFn5czEzgTQK/bYSze0u9
1DuVqS/4zbiL0pNUfblgEjDf4rXwht3RGBMJemHBNroy4cZXwSXka3yquHFf6TddxkFBhlgH5G9C
03eunT/6WoY/DeGOGLXr/DeJIHxozv5XD/P4Me9TNaaLYgnjdIPF1FVgaJlVXVKUOqXmyq95uP9q
j0JLdWcfa0LnJOp0S+bPSB1IULO5JjPwNmIPzuyTSaKOe9dVn2DEvB1Dgv3QbSxlOq9Q1tHdzb+A
OCXXpLMvpMK4HbHdKRfimnSXnITa1J3vJw45NGqWDE9xoOYNGXWqijiJfij7PghKS0jgw0KhpC21
y8/QNj0laNm3ssXy8sjxXP9YXH5oMTTJ43RmtScLKnRStcACxRc/6/WrfreT4beuOPOSLzw1i2jO
LQh2Br9f4EaPnAS110mnU++vLi4J3XAtrl2XDSbDOofLmVbe/MNfgrcf1Ua4Wd3QaSCOUZfJZv4l
dHsLiEKC+xcdMlYQ/cOuo4qPCC440+z6GlVP9iEvvm5Xtvxck29EMUvBJfgubnxX1aatS/94yLW+
lgYfAgsHrKcSdbTOmIa4CLRJBue6a+3NxThv9hl0fGbIBXFGks6RqdRBz7/6wIdCfFoAO0oJZu0D
7+JUnVJUFTklf8/A28OubBnAwK93IqCelVtMXPmxOnh7RAjXsS6fXIr+iW1jB2R7B5lclg9Ub+J7
RpCukd0st7HUl+fY5XCYrZIEClYgX8P0bPqMW0ErxWQ7NLaZ6JQSGXDI+5dh+VpxHNks1pdzX9Hk
jREDZO3HP/TbBL8jnjTAkZHM8ucLngnTFcxGl3R7IH5Dg+k8zYUiKx2MJkwVH5JWqDb9Eykpo0Xe
QM8kPmb+J2BdbvJtPri/7AuDKhaKL/BLKYcqm45z41E7EDHjB+3D/pWZ6Fsz3WT51VLE9Kjq4p61
gZ3yYi12z4Xnk2uVZF9klaQ1hCa0KlajzEqHNehUC4LT/pAl+5orcNPAvckw5B8rUGKMdHpoEZMk
ZHlfy/7+rGRhsvSA95CK9oy4Q/F1o8hpYA4MtirBANaAwHDh2oUUSxYFsP9c8CzIFrq+6+3MMoQ6
ffdJLaf4JNHr+EJwqYp3m7bRGvludUVAdgY/P0QSm452tBNwCZ/S+uUTiJWkQvcJUsM5aAoiPcen
fK2uLzZntVXcZVrw2Ds4TM2COsqygaH8GA7eVCrpeFu5522qcU5/JhzRXZ2nbDQlwxeQy5Pp3Rjs
IVr7MyWHA4aJwIbu1SucDUT+euzFEF4yk4Rn63EU27sZE8SwLXEL8u9vIVXMW+MtfsiYh5AslmUY
erxiQ/4qOv+ms6vjiVOTbVevACZXz5Xr+MNWhr3xNHw8te6aZGneJhG7Bqt9wZjNkXbu2brIB5/d
4nyi+lbURDzk/z6Xzxx0oKo3bKxQfwepBqWYFE8weh2TbGdg5Qzj6jW4Xh1uGoziD7JPnb24+pnV
9HT7NWyP1YMiPP8HR5p34iQsO7grB7lnca6pvzNiIwuBXs3RdYrNQdljqzVzAAF0oK4k3K+Mu4QO
bQO7kzzBA41RnwuBRRlzEQ+sc4jnT5qhPtPhN0SbmaOxEUhZ+9ccluOxDVpBFN0plmKrI1/x0ls2
vt0tkhRymOqdNZfD/AOv3Nxk5spKabTDhUrhhP3fa1HuyuVIAombfXQ50cpsExr+ASoJF6Ov5UDf
1GL37H+hRSZMGWahLBwN9spFkuaVdhYOO0AXPq/DzToE2SDfdsBlKK6CNEKXMap4YRiMV3um/L4K
XsWBIxMoxsYothFPA2E1QivFc7y0zBBG0cCydQyEnjgz8pFFSR4YhUeNzrfcmBW3MD7z7/9wMOYr
8vzPC0JQy86NEzhccAvxSMtQN+IgkeglQU0g9VJNuVeLhYUBE9ZEi7N3fSxUPo5VQwi5CdnSS2g6
WZMmhj5+2uuvHKlgq+0hqBjd7ZBLnKNU+vMv8ujsKiuSY70EDWZ+V6sw7C9n4itbmSrJPuCn+EN4
9q6isAbkFT0gC9HdkzV/9fPm4n7gcRHmmUs+VF2GVWzTYuXMGlkoXQHGoO64m1hPcbBGGbLvKiEA
jkxliJuyH6CNfk1s2Jiit160PdOUkhlRXO5VZDcOe4rfIQwYhqddEPWJZwkDGHROtUoucSVuUJPM
AA+dgR51RLnwxGOpaC3kENzdh5hwLCoZZt5+NkwEnJT+V8DiWZPSR1mp3NynHRxCw9vt4AY2zNSN
VSZC6UjE+UuAKoS+RBu/gwKWk9cpgmacku0PSTG+/UuIOqQyWrG+FyL6sJ1S/DsZuo5oM/CIGYUH
8Sr9v3quBkqN1eRr+Mon8Pjbxv/5I0PJ58tNfQJJn9i9dUFU5XYN7NYh3T4QUCl4+AiN+5x8Kanw
awunnGJ2Qud4u9Mw8YqRzhQvoKUBB935rtcOuN2u0iiXewMoMpYPpkOiYLQwBrYDgURkvhYbzrj/
tVUSfkavcVxrXLfj9Qj7WwT/4LE9ILE7yN3q+9TGmSdxRyFg2zuo52JK5WvHxQU+rKuqrXaH1VqI
CDcQe/OKyLphOnbhL3347A0s8e6SuoX6tFCa8bDuOf5urMNyy+SzzDFAQAc3he6pykGb7jP95QtM
IhnjJbKiKOtICW/r7v3RTgPnoUbO4Fy5LK2saGNIb68XguGs4yt1zGfoiKWoLlsX+skP7v1aeGFP
yMEDQ9EQo5EasDxNTdsk6a7whXFld/Ca3nltBGyKO5Xl22xK5OWOoTwL/1Q+nqpN+nq+xnwUG1O5
k+mYEObKkprj320fL1M71Y77q2WDqKmcK2ukdsrOCreKduBmh5jbtBaTXL9rHa0L+J18wp+qVYwJ
TIrMVL3CceNHA/5jsUBJZrrDfuRBv5/88swOGkHVZ3m7IqS5qC8bRVEZfbqQOMTRk0hDCCdmsg/P
nmupT4W4+W3DaNogN5E3vbm0pFldMWMrQ8E2UcJlpMKXLUHxcVzjx8zZEEBAAVHuB64uGdwc2gwT
fK0nXVAvT/3yGvHw7GuU7vh5I42k8ujmhp6r2g43iNvxS03so5igWBFvH4aRfAOIt4IVYignNfIY
CDJKtQkBDrIXmK1l4t7OBor5Sih07jgUQgEVcHNqkTsLHpVJdSiKhhlOefvxFVRsoDVlzH5S4CQ3
gPVf55ddNBAvUk0eRgNJbLNOg/TAoCzC2mXeulNKMoUU37SA/5FnOU2zRahdrPhrY+JIS4tEKQV5
0PQOL0tqIBy/7/t4IbhCeiR2c13bBmD3Sks+EAN+SR+mwD2YpXfL614wqp4WvJBEPRR2bX4fk4GQ
aiQwsCCXwjbJKVD7g61QYV55Ynl4fxjxzG/e6EeFBcY5x9YP2cl7PIHQsBBQBL9DM4H4L4846xHd
5uNHeCNAqJ6RhCI4j6zUPnA4kzjCAb52SFN/WqCQTGKn62mRt6nMMhZrFs759qkxAS8t8IE5AjDI
cR6JzaLJUFuMjVqedVVOsqergKl9vNTH8zFdV8m7xJSt3is/DvtWQH+lzAL49nDneUHc7CMnKnDt
UJLIXmzGrmqnLnKfIleFkCh9EbQU0Y5zjYNzY5qXqDik7+3ZjjR6LvhuqX6Ycwq5CAYnqW3tvawB
esRgYhWePT8ZGM8g5mUxM4tfe+fhO+WSWl+TAHxAEkCh3W1y/FFerG9xx1WUtLDbyCzAiFt9PE39
Z5EZAjEU1UZaCALV3ih34TL01fbteckrhZ365fXCd9vply712BEhopHKqeW/r0BU/ragbSed7MGW
uNZFEKnAYA9o8lbzedWLnniti8224aPvDM4Jo/ZH7HImi0skGoC8njiKcp89bVPwJkfo0IhIM0du
NXBuqnmsPW9UZUEb4OtAReKxCT+dZtsaUu8x/rkO7devOYG9RCN+TMdQOp5G8BJbPNPt46BoAQ/n
m28r0Nx6WwliOXoXcFJv2xxnoLJ+AyZlgr2cgmtagcmsuvSlB0uDWBwPWEs1OgfIRvFsHamhCSmZ
q1P5h3afVapA5M/iXIjE+WQj0s+V2Us3FjHABtj/QsG8x5yWr64KeM3PjTrLgglr3xb/JAbyIMLH
s0XkfgEZZhF2tbwum/GMv8tCSwAovBgIaV6MPXW6XS41Z590OIbQV3WlLoULGCqjumq4CjgSuUKH
surWbqzyopSRGMv7v9cqPbMmJ2asWOz13J7AM4iDQR61Qrxu3hMcFIQbheFSfqfn/B7sEYh9Sk2M
tjGLHq4MFTgbHUp0+dO0d+MnaMordJcTcPng+u8j4+eLSOqwZGvbEQQ+5lp5wA/k7PSAIxNn1wFu
usTVMUU7m1wTCg2rdoftFZRtLtlC/D4i3p4a8zRfrxiV/4SmPKPgHg4v9vLdOVKvBaBzg8i89vHr
kWHcr0k96rZX1bVE8+3hsPl3hhz5V+k5Qeh+BFpQ7ZJb93igb/8puv7AQemhQmyI2JodDMKQmBTt
WUFclCz1ZBTze+2Xmouve9kgxEwAVYWHkUN09MKdPMWQeM31M447E/4YozGaGFyqVa//Q1F6xbzW
PUK0NzNjJPcR6/9VFRBHo+HuYrZtppvcbxy1RIfn3Mj/Wm6hVT5/FNSTvEtYnEO3a8kwhP8UKy9l
e6eFiUAp9kTRDfBCGejYIi15A8dhtJwn09rLPWuRS6I3UMfBpocqKXkep0os3FJAUBvRnVUNliSh
3FwfXnPb0d8zHiV79z+YhyM54jMFQEzkDY5XibwctgK1erXXpr/JtENnjS0vEhHKk48GxzWR4oAh
ptsqwXh6dCfg1J3/Tj9sTN2kdSyb68wDCETBhR5C0ROmKvJEIpXk3VeVcYN8g4WKJEW+n4m9Obu8
d5BrcZ4iGSKWnSn19jMng+CsWxcjIFupG21kf6jZt73+Z7Xk8dIw6zqd4sNhPf0gc8rT3LHdt4QY
hNUz+7d1vZHKgs9HKr1jhN0uE6j5+knQelsdTc2Eh5ChGF0Y6SUkg+VbB1vrHJTY15EO0BcvDUky
9Tzdt95AVhh1Q053Y8codT15VO7Map4pV2//hmZTohRp0n2nvb3TvyvARRlEMULWzw2Feo2DalC2
hOcqgRavSg42Bt232lTsj6C7Yh1HawmydDNCi2tjTZ4eNsakFobOz4OJdx3TEhH7tyeaoTxngGWw
EDPX2ebefy1mAMi67u1NP1WYV424x9+Kf8g2C43+l4kTueZyzfzqfJTt8+1kgYxjcZMuDiEO9a78
qa+OddrLJw4ERe0g34endcdAlKGurKaOcLT6jeqnzJpYJ3HtbfWuFAQ1ZPFkhswwQGjQjaDIhqR/
FYGyid/LPkdhJsTylEb8tiKmFksvH81zc0qZ7fid/POVy8mKQGwTLe/OJDJlpJ8L1LbfzyeOV1xd
kdTxC7z0qIbMNM+M/8dnbdyUkJLLOuEUH8UoVko9M2mLsBb4cP1oic+oXyjN7mCRKQKJTtaT9GPS
gJc1j3Yi/rTF62roKjFdQPLcIVL5jBiagTmGpHC6GLmbUdC4WfzMsKJloVQB+T1TiNky6ufjpwza
I7guZdd4Sy3cGbM9KxeH0ohkiWzBF7dsNfhWYDdZ1KQrIlOpj1JW68NzlGRddhc+r60ZNV+SAll/
ceXjyPJfqF3q0F6FML8Wiskn6FpnjH1rTfbb5/8umUG3/qWavk7r6VgooU5S4ijbKFCZi6lDaANu
BrgV9YIPAlYkpeQmA8pd7y2EWNOvMLf979BnFPAUBcM7jZPCs8tdkHwkbOr5PHnlqC564Y74I98E
9xjlEtJAVrXqBhwbXN4+0/uoBGfPQkk3gh8u+Tp3g57dpuvW6Cg8B6Ng+ubwehlFkYBVO3OenzNC
LIK6QEfz+cC2k0EefMh1BzpDg+xGX4D+XMkEQmAyQ+1tbzmgetuvWGYssucGbQs6fEKq+7sQjsJX
IALLw0wRENRMkvAISUG2gpsWCMGtH12Kl7y8Fh3eNMjB3r8HoZ8pEuiAzLUBpJ4ejeG2XJkJyNuA
MIOW4RgA4cPSVzxhzWZDP7kjdT2zMMyn7mO+YDR/1LS214EoPJx/pmOPxhAcX05CBstXeW3zCgww
ZXIcIKLq9SDG+IizkUNSGrW7V2X/QJ+dzqSvhPpqZQ8u/d8m43PHBiPW98dS/4le87KeflTEzauG
11k+c36Uh8LCA99p0wsvWfdWiIyVasQ6wu104IRs2fJ526rTzWbqAwnKNTcOzhShLj9aQavs3yJo
Fd+YUv9r5a5GbpwrM+uKxrQ1XOfPc7FivcHxd4mpufvACyolWcOYrFZW4QkXPJeOdJnVmCFfws/3
q8lhexf4kWFD2y3qx5ajjazSQHLZ7fHSyYtGxZA5PEq7LAfsEvINkXtTfoMEDIkR6fgcB1XIlpB2
7q4BUc70e3W5YDn/QeWCZUNgKv3Mf1eI1bvGrE0JfjLGUqm4n0L650xQBtgFzLCi9laHOsvdAhlJ
Ae4Nk1BGSBVAtnZC0Z8yX7lS/f0dSAxWL0WpYfw09H1Gd+rINsNq3hrc276CBDEBFKGk6FWO+DhT
QCqn6pbn7qQ5y+yBHCGJgTpBfbYY7IirMIOyYUuCpl+UQWyOvCtzq1KqRdMk+X0/khEJ74A0EsD6
7+TiCeCZ4F3iq6sr6uY5BBY0K+PBSEo4SMb1wjiBEKM+SR9vAghsP0BEmS2II9l3hDSMksh1nqNv
67WN7NbiR7XYE6vKgFcoQ3e0juuaQPaz1hcLYzKoWFbAWb3/dmN7RrOuWytlNESqma0kV4WWReeg
WjjKzZrR5q3eDUfkju8fvoSj9v6OKoaYthQG9GBIoMfak+6V/ZFr5ehXD3PHFkQr02hKszoa7tSl
i5Z8WTCk/TbJbhwGArDp+p6QuJB7pLewf3PiEThDyAfxJ+U8SfIqgHRWDMs5htEvFgZ2nMWyThlQ
Al8kabwqnGVvvExTR3dvciWw8sru8iKBZp6AhEmiue7jJpH4J4utOGsSnd1/ZGi1Ox5JVRhFDbkS
Mkwvr1hQHFfQtuwNLCS8m8RW/fZL0dz/8Bxahqq01BG4CEhRfgysnQtV/R2I0PAfVtlUFa/EAXFl
Dcm6tcWhyFvyF9FmpvKjYBpMeGYp/ZY8g3dZfm6jcqjX3RTzNtmxpalFL6mUAgI2LmhoE6k2jNJX
ipDBxwLNR8kj2DMrDQR9Y4KLxH8VNcMVACTjcZwCAFHYdVy5WQBnWeLgLMRCv0S1LG76hXqQh4Ae
UxazAa8Z5NiMEiCi6BpMFspZqjO/9X36U5hoDrvSykqboBuioPU1h5Lf0JVceXZZuK49Kqwh1KQc
ykXyM0NtH4jfu6FnQyAdheqskkfDjgktkRdrFqgFvZqqVUpOKNv/Z5EgixgDv08ECRdQjiOQnA1r
4kwkWpqJPNlozWAMKetwu/FFYGYx6pteF3QOT1sZXYCbNeqFifyKKA/M7ByTov2EbxSYEfs7WyFh
zVGh9NV2CAIVD/9HCjX/4BalHdCIM3LR+hkd3sXLKCXXW/8dNyAGRdlVyR9RWdzD2mgu/8ilnMHt
m6GL6cr4s4NYI6HgYii3YJywQFIfXOL7uviQVBRLkmT0vUYaTFwln9Wi++trA/PKg50fem/pux2y
N/5a5NS6knjU9fEe+CYFixN+/nEiByjMXTyibJe3D9O68ziFLKh7FUfz2dReCzH+akJwmdvixRC4
/li/YkOJZxa49ngfebim07d8NLdRHlSjklZMfRr0cou0mYjNZ6J6itOZfGpAmLU+1tStaYeTHUXs
QpcZgZBxNbun4FzRWCuhqmwadZaUADL/aP320A9RWGbyAwI1YYwFkBsAm3yvn0c9hn3vzD10945g
8+0iyTtqPp2UERxsS4oZTGpci4F7nEphOcUWLhwgyVQJN28IvR6+3wf9WmjkjgyUv/PMyHpVfFNT
tVOPmCnsg1uBJR9cBP2T/2yxVNZfsyCel4g0j0+0sdTt8wKXGXQEi8BLbvRcRsK0deshNWCk8XWF
gj0zQstK3xSq9p8or5ILSbkf0jcXKfiMVxkfBsdxm/Je871b1mw5CqPTJ3OLoSuFJzAN0ScV0ij8
WgyqkX1RSoTWPopaty1nen0SOKz985AtI1jk7rf11Q0l1xOryGhKenLX/8RWE2WAXI/Sk8NOnZHC
rIcMkKrDCcJtmsj2MLHQ1Az2sjNdUz8i75HNDbedxAjSKKIKOquQSa0J10MmtL6hS/yeKdYLMt1r
qxW1tGIpSY3dj209fJcOkLmYCuBkYxAJ6tys2rT3YO9w5IrLFl39DV3f+/MgNq3sUtOE/bSAHk3w
VKobCKql30WHOTPk/LlphEigG4a49lAQdJEPgu0yMpckJ731WH+OsZ9yPVB5oNdgZzuW5GKx7s1B
16MGz4g6au0zlxeAkpFdOboh58kr3huykeUzTlWZFnNwyOqxcck0V3WKdx71V3y0Hm0Ht/NZh1+B
lODGvjEhVhyXawZYlDyYkcalhPg4JZkA0PnsEbplYiGAnHcWa7/YWCJUSvBEr+82R7RYNudIzFMJ
XPcv65uuBVgZzEatYLa4E14ipvOO6NTZpSbZ73SpIF2C/M70lSS1oHCOHwYsn4HT7B2VyP2xg2cA
CVvHxpr2eEmlv7q2gXM3ELxtO6c407L9WaMvQwAXsxkUwOFHJuHG0TNMXBWPE2RpMx+MeHJjnCCT
HsvDeCxl/FokRqldQFLs7dppRYwgn0BsOO9iC/0dHE/EQ2ue34+MI2Y+r1A2LY6UuBIToc9xe8dQ
TQqrDs/FBIZiwiGesOvVehi3s0xJimRoAldTv+4++hECZXwkyvMgHe4JQ1YuwWk/1sjmasv160WR
Ym1Ymim3xPSB7cE+Y3w5OQqKLNu0INQCL4gROTaNwATiV6iv0wwriJovLVoh+Fx1i1OcEPhBisso
s/YvkRsEui3F9Le1P6ncZYoZZYus2t6dhi1jt0HGpqmSZd/isuYCxAlrPG5u4I3mG9ff+1RfPydf
sVFbTfoZkmCbKYUyqDO5/0MiU7GIcDY3BqU0TPgwBzNl9Y8DD4gJuXPERLwMYMh4SekkmE+pCMk5
yIrLTXJSbaPeWvlZzu3VoeuRgblsHXyl596QYe6XTT0c1QlddOVycCLPWe5Ia6+IEhPxu2KfbgPJ
ZMrusLL6X/90qHwpXph2ARXCLyqe07GbKESNs0xavbExZn1Fm8E2VLdXtRxLNMwy0IhRBkRN30Dh
BdrT4tBfIOFHLZVg/dIOuTfX/aCb38+Q7o1fXodkcA7CmVVgsRnivtWc9yneWjCOsafSqHaBQ9M0
3oV+QYxEPkqm/NgAgSskw7qTue0+1umX6o/bprT39BhUbd4Myw7KngSr61lhaCZT6e+PRfRVmevH
nPQRIB8CH732HvJDuJnoB44xlbPQtnLeuUNifDFbXGz1aaqCIlKiUkt8Wah2bAj5ydYOrs9dGSYI
jN5KWzYjGGp71jB5PcTR4NfsfDYH5EbZJsQyQ10MUWXPSBMtijbXXMu2NOh0B08tY75jHXVVvR3F
MG+NfitwLux0JM2r//Se71qUgcZjWDS06yX71CDXTzOyE4vb+OJVT09NULaAyQT+MPmc37O10zkW
n2rkWGc4Ofkiemk2toqWesdazcwL3ioZW66NB4v8gmF8CmTtUAiT3MVCjUVJf7oZDkgwaRIrAb7v
AmAwMzZdBaJge05x4LNMvIYHH1jzNOEJ/MCZkE3FhphRKxVer+2niTRmMD55OB9wFzKbzu52ThTu
6Xz6V8/npok+2fIL02E8/xBG1hgucBuNnk4uViJGI/Z3lO7rMbdXL4y0pjfwl205J/79hHW5AbyA
Z/eLMdYw+axaY9vyBfvxco6OaaZQO5Xlx7WCPrWRYbHxSRsPD2Wf/P2b4A3ShWla7Ers3NglmBhE
LMBG9hTa9Nf0HQrc3wmc23T4heL2R8sf1PSgLKt6XBjjmkTwtocwATXSwqfB7xqGpb46dbU0Tv9q
zlc4tmHCbM9twwu/JFHWapGfnqCoWbVrWFVJWx8nyq7FA2DOaDquV0BIy2z1E7MTc8JfLJUU/aZe
UJ7/QEtlZbXIxEutOeSShTttx1VxmbjJxcUz0ahI0o/9dFUtjcua5DRKvry6ERwyruYxrvNVUv69
yC/XhKjIbTcFfKlD3y0fpt/E/dtYk0tkbP7Bip1QW6bPRsHP88uIIbmmHG5eqoQk6XIGvGUzvkOR
e56vmEiI86IaX3S11r1IUHQZnUxrFQS4nMSAtU4tIm27yuHiIUvaSUiSX3a2It0+d+7TbLWC0aP/
5u7O9/X/rd5GP51ut5OTS1ZA3bSuDds3ReThMm+Yj36uTA+8su4H63Q97xctNlqTc7B/ShxvzO9u
sWvQf2rBtJVacqNYdmEFC7lg3LmFMNn5tLwINvIgG7tYRizKiqFsdKKv6FSBZ1zqhapPhPscaSpL
N4MCPlKN7iNMosvhMh4WRoCrZfGtGqyjI1oWo8XYv7S5a6vNyZtQkkSXwIN0AdfDmO0Lb1rCOK+V
sSfCHVoe+3drg21MQQSmz7BCgZKx1TSP8dSzuElcNo5PGW9O8300lDj/ScuSi2PeDyTty0zE18M0
6k8d+wKBrMsSA3Y6GanYDVsvp6flp+Qzeeq+IWAeUshQ6SDsBt72oK8Rwm6nuL6F7JTCpz/Xlv0d
7LuBw7i6QZpKOGndPY87dnDqxV/oe9ob1hpHI/H58K8lwQR4u2XMszUb24fVYpRVZDDTjntGeD6b
Z+OoL9SZh7ppCOsQTbKhq8BmvoQyw6lqO3X9hqLD3xlJiOLsGyZ2i1s+s0WoP8SgXjIZa5GmtIGP
DjGa1PYwZBObyos4MbkMMdEAj3J4uI5corM7SPInIkApk9/sGUD+o9awX2Z1w9YtO1cSttXUkVRo
/QaUJXAmfceM4METRJaL8jUgiePW9JW8Uu1blTVKjpKjEf6joBmwHbs9BQa0fh08I06Ea4ByZBLD
BQPAmLxnLHP8qoC7gBimxxGIEgF2Z3rm6rxBfZkWDlPuOcIcrrMr41SI36E2M+0DZP7r2DqpzceN
oxxFgGwNuLBNdCzpRO+1cilGF9K2FjIOC+8HFGqsaKGnCsh2dpZPJNMPEBTHUIaAePMWCjCy1S/O
uMdiCHJblSq2r+/k36GjgFX9P/0C1Ed2ZmfhOyfbhsmrXjwfgczQdTWFRxDV66XlvkwrQ8Wbug5+
+fWZJuqma4ce71WPrlWAodLPI/qcpFifW7Sz1FF+bZ7ySa2YHqhU1ksQz++kKMkMwkKVMr1mBtfD
387YP52O8encLjdJFblQtyp8ZNOn3m/mMYJen0Xp/LR4nwHAauFcyyRtPI09lxCBSygeCvSObkdy
iCzFkq3lErYfjJhGcQ9pAR1YyPjXoskSD5x9KePUhiO6p5371qzfnCatWIFS9yyFORcXJ5KjkrF2
IrRXvsEwL6ZUZHLg/oHfEAJuSqjF6/kiECrwjK9y0y0DYq40D3npDnVRqRPar+5aFfxiJhpY+yh5
/oKqNQDn5v5sD29af66ZY9cHe82Hj3by1LouF5OBfxQx1gHt2e0g5YG/iqHgNL1lUy/nwur3pB6F
EzbcvRo3pIkuJPYx5rL5NVDLKBTYAEQYB95gtcrSAnFLCTAjlR2ZEAofUblhnOOX0PAFwcxKzoHn
QLBRQzmck9xFUJhLaD4pCeiQt6XHtCaiseLEPzGTB8CAq1M3osWEGnBza7AsEAhI06jdfsz1oiZO
3CO2POWLch+NHcbtTFjRwbXeiOanGFezuG/w02lzl6S5jpX1bIH5YQ4IqUeUyzjwW+4EwFm3Zwlu
3Rf+86UPjkoHtZVXtLeHdaX7R+15TFIi6Af4RUd0dNyxsB6No8yc7mH8WOOzFBf+YBLcwD4g+wiN
xViOwB54g3dzXRy3SWW5vUUNmMkiv+DICOR6UQW1DGtRGSNHSBrCfBXQAH8lpFQ6t9fw7+phLxbZ
9qo3nozI/igvCU1YotZSNUUed/a2mJ4WXyPSWHs2wS+FzCVRXJvUIMKKrCUBQubgBBst0zhDhIIJ
SuwP9GgfTn1LoIM8t8NAjJ/+HO3tDIIWcJLD74wKz/FA4q8rR31CEF47xOHuRogOzOhX6ch68tZu
cDfW6+nPcMc2t1swQk+7GYeYXg6jAqaBNIVfnDTF/vyVhEkK3rH4yYFZQN3+LAeIky/x7cdCS2Pk
2DtNjwVrMkNVYk252KDH7etu6MUBkpKpWgZEPQgXKRkgeEd4/egJFyvawHgpVOLKkmeg7nI7AEGO
A97Li9poDLTFgw6pea/ZGx4im2r9oASuBV+nTU1YfCny7EcS1Dl6++ycfAlpge3cCPXqOUyjjAdu
ukUAZ2CxQyJLaoeFvZ9YJeuuTKKBclFZlwYByxHEoppdD/Ws5v8+L/HIx5185BLWOi5zjcVijGEV
FW/cxKUoK1aY+gtexbdKgQIhI0h8Fl4p/1uWthwX8QH/LS0r7iptzJDZTRF0X2NkSlssGl7nNH2U
nl69vfi4qkZbkfLegKKX5o7W3zW4kBqE+EuCdhN1ns2F7ReRcletDB89XqJYFTUVXbUvY2L5e4us
OB1Cb649dym0i8TKWr7EZTkHlZeusUzZzCGj2wEJ7ZWQMmfk74mhRmM642HTNd9GFGj2qd2aFzgS
YDFDaJN9o+EqfMPreEVaFk78PG+3UqW0+Gmt4Ourqx/yWMJYAW9TsLXOwZEuXqXpFaDjRTKnbz/B
6F4JLX5tUS3fGDjfPYqs0jZ8NDLTGPI/J2AqGgko28EXmJXs5u8O3TDSBqMD7KzvhlDKu6vI+0+D
5teq/XX8RJ5gb0GCscJbCn1DYR63yyXWYzQGfcxXLoP0Dh44+tR03yaLqaxRdeff2RuoGtOcBibR
+A8EScR9bL6Ta4Bfy8o9JVkXvbQ0Xkq1iui3LdkPiyt399E8JG42YYypWBTe9X6mc4gW7lsnn8Ac
+zXc1jGW4T+7yZzFeHbNRa0CYVBly9xOmNmAHypMYi1PPhsaR4+qOUYJRJ0NcnJ2RSTe0RoWPDXU
g/FnbFBd3B16g+tZVULbuUmhnOE2xaC4WRoYrq5Uedz1hBDKbDCFK7kHlG3OvQVmhe+pHse3hLWx
cK7NUu7FVKIPK8sy1SQNnl5mA4FVYIBefhKJb1rrzd2MCmxMlmNWOBSz8KwNITLyR84KYK0HaHIN
DNzR05lmNUdCq7MkhSPZPATuz+HZQwGxRnK+oy+GQgz1Exnf8GIcT5eO1gHHMu1exDr+scM2K9D8
lolUXrYDmCGDW/cvgtGOxDtRWY0Xodkb1HQI3riZmxnDs9NZSTzzZudFnYjA/v3YIFvAJhLhDrgf
ceWubkfTfnDkW75pirEyaOF1vI7SOd5ccMdzGhtGsx7nVtcfmMcM+6kC2L/eReIRJ5NCIULbVnAc
vSYxyL4p6czCK3F2PFeEmJAkNUiJVk2CVXXeO/ea9KnKJxbuy7w3RVceSQSjnHGk75/hbEY9cZVH
Qs16pJ7UvAG6d0jIlwEO/cetFRCbwaoNcJl6+wb+qj1Mb3jvyKSSeMdvi1fC8MMxPy+yOwcRvqB5
6jE2K258cbqC48AVZvSDhgaPkw5jYl3hp9dbyCXDFpDU9tXt6+QGkYk00E6eOwZIyHgv6TnBxngd
MrEhir60w0Mw14C8sB3PgaIpLVyqm6RI4meCU84IVS+qTqrzk3uwN7L7VXwNG+e3GY9IHddi86km
Wacx66jmVSYj2jpk80w/M4gUqsRt3Q9AwzYcJGY78WierHoxwVykMgBl9nXSvv0XBO21nUWNOFpT
w+AaO9XfxKZ2RFOnbOpzw4V0mp9FrPPruS6M6BvqOTctkFYmQaDoTeoHUFakD7TTd8/oBTOlnEFv
yWQjIM+6MZA58xNgBgsenTBPHPBadzK9W7X0qH0OJlK43ZnmwwQK7ePlr8vFSsFvQS3KqjRw5M2G
wNCllVrtlOREdtUwOmfaO4V14tCnbqMG4xXpbFr3GU37ahYGrfqbbE/I2DSQQCb5aeOb/UWNlR7S
IR8L8uYaHB0TCaFxCQj/qhuH767j3u50u0f8ZwUVluG6z8iagm/WlHtugHaUepG8t+HseV5yGcCA
/gWV3jop6Wd8zdeEf7p7MD39qi1qO6rjIi3k9FxkTZicMet08LVZeUcy3KffqDcKq1Mc2YIo02CL
lNSWMusbC8V6TofP1NdxfOes7FxBIcQRkgg/4lsboLycgHpug5aMK9TNajjRpFJxqjl83tdxWnVu
UNwpGgoPPIlSxvZ3jyhxemwSBMSSy/XCY/G3/JKt1jUedGiFqclxkQqFSFxV+cNZMyme6RUs6FkY
bm9YnmxFPy5bGvNT9HlHS4om/qalGhHZqvG/BHSkHIp4VTIyQLA8/VnuOMt+TbB6ipvq3JcKn53H
ToFADAylDAEWwALi5ArZifJ0ZvE7KSx0od4WQb+Oy2YrJ14nkJsXmyP7HynLopBZgVrvBHKvxDBV
v+ScYqKoj4OqJNRdksqD7NqTL55tHzBRRaFnzBlKJiZY3aTq4AhpU9UWVlnBozi4KlvPs/N05Pyv
NB+VkXs2tPjmSkOcMMpJqiGjypw2CMsac5dxOzjOiaAluJ8wOK7gioi7TSOx4+m/anwXVe3vBLT9
RrVKGcAEa7CKRvQL9Kxx7EEui9LIDTm7XSVLl70Us3Mgw9oeyI3H0S/+dPhipR34QOlnOxFV1wKS
yktLcagfBYjX/asttfb/iA74QNjMdyggkoeaBmL/KdUWvU4nmisfNWQtwtLhaahmHZg34R7UBVMT
SRXPtsNVa/NJRZIPA3JM7h6RAnXZEkg5gFhS1GiP/axAWwpIHIVuMPyMCc2yFyNtfnLrtx660hqA
KqTjL+Uq2qYuD+AsQDBQhBI7ZBWLWddOEBWnoSVII/dZSxrRA7Z8i15JtSMbsG7WJItH5QQHG/JQ
nmOP+wwVwgFfaeMmIYR/WsTc9zO/s/JIe6Wr3nV+v5lk/hsb9iVOLmRvQ2A+pouNlovv9UdDydcm
FbjdhTtscaErficUn/8WiubmkwBHG7UKY9zCEr/ssnPxPd/bWLFQI3ndfuveQblBOwiYW9eyGiXY
XC+FGyOW1/siyGt/K2bmyZEZS+OoDSP+mPWwulE37zZVsskP+ftNpNv2R2u4W1qcPFTl3IfToa3N
qMUrS30h8eleCoBL4w6dR9DbVrxcQzeYZ0/YGnwmtyNCGAkwYzb/3EiCIZAIuH6dwhclkhvKAwvd
52sIvmTFLGHRiX7mIAzD3FMi5R6mYa0hVBDnmehlMvqgY0drGfAaLxzttcKEW48g9goU6svHmCeQ
eaJOXWXwnma87fkSzi4YVcNAMZw4lXa9CfUfHyUsJUuaeb0ebXW0bosz+KlHf8JIBy79NnSHpMtQ
WM/DtW+Gn7M6cp/JDvYEwnlEnPmbiTC7quEphYENlpJVTThVK6AmJ/m/oW4Xk0OnMVhPr/IrVX/K
8iBsjfHKjxgS0oUMqPDutlLVOFBYxLtSTzNYBE3ILnriGjng9NYCbHuHUOd5lhZzzSxk3GygCYB5
WCtoc+PXc5Eifh2Vq8YQngPT49s4mWxm2H7EymGv4ioCNEbdnCEhmAlJudgdZU1jc58oNRLRM5Dj
lp2uidmaW4KlFHmGkcg539rMhcfiw9ERml/rMzLzj6gb/imxJub7zf9zr9Vn1CqbO9578P6lOQLR
iqaK7E+tuyZaDKXeJ0WQ6s5x+XhU0Q0FyxAAAzPxmjGMIzejKxVKMf9+hvMvFrgUxgarXeq7P0nq
rWtK2aUAfEngrlh83adrWcYbU2vVzPg2/SYSaUv0j/UKRgiZXjkrAEsQuHJtGMoRs+ddbXxmO0+J
FtvlZ3bRoy/TgkUCPfQiMZCDaPyL2od/C+5m846okl9U5/jk4SR9D2eNPVCQK1nK1/iPlTvJqMdF
Z+eh0vzmJLL6aZEfrI2vEveq7V54SQNZhtDQJ4seDyM5D2WbRkHZPoZ5F8I5POFbosQi7XJXZeGo
ttEmrOQLfXYCG7Y/l2NTHtugV7IGsgy99ysDUJtFMVozNklYza0uLX7noamfWuIQ0uT61LR1+Tlf
8c1yRWKJ++Qsy7ZdhGg6qfl6viTPh37baAihiLga4xBrxFoDHH3TShG6YzoA7BSb3fETW7OYHXAw
/TMvBgjwmCMS0Y6sG4zON4x9FXY0Wi+dHwv9+/ImcPxlwfSlG51iAB/9K2P58Eu9+nt6U9ugQX0g
36tqxxY6062/JGdAF841k9huEGgrO5cORxuZTYO7NDwKwu7wg+akD25LGyc5m3f2OaR5LmKuXamq
R5aOzJLbSbirQya4/yLnJW1XGQFwqsht8WL1K182gOAy6C+a3Lv4NVsN8YU24g4nPwfJI2EaZ3JW
yhnO8uKwIiRT9/R1FkadhRrt3SBCZPM848P820MHilWb3f3w+Th3fQhNqfiI4I2VZsOyin9791kw
n58YUMukoUagTn/zRGPw9jRC/jufUDCyp95WNttE74pAS3cDNbzzB+qb9TVA5zwuSIKYuZMlttyu
Qat6gKByJ0FJGiCpHioBvREXkwvAe4uLAibXxBnIWkA8Mlr504apDkKsbi/kEWMMycOeUdfLa7i2
BQ6vZZtJUnI8AtV4u0KMHpYpce9+gILS7khvrxqUltLZwpzLNLMKLMo5DwJxrNIILpTlcIQjZYw4
zDobhthNifqKfqj+0zi92QHmhorPs31NpVs7KSx2BJL6HBUQ0L9UIalxcP9RJAFo8a0yojPVIHu7
QtjLcGWFS/xXcrZoetgbO51GNdbUpCi68lvLkwZfI3GUNE+ozZMY6qOi+/SUyjf9znZs/welfWsA
PSYLvescTJaxFDds5mimDQ4GsdJvazauYP24vMVhfRtXzQdJ0cEJnNzOfV2/IoODkhIYhr/X9bpK
EEOwQtV23gbU2kH2BUajmoIunfWEp/1wJTJWQR9HQKWR4EohuAVg6pwGJFIofkfpcQA0Fq7j0yzr
845F9sp4w/5k9IeiYv6JKRrhRCr2jzn2Xt3lNRiXyBhXfo2+tPwDODfRsOENjLTADXDe31oHTDDE
bx7xaBcP/w5KHqhQQ6iw1mGjh/vCeqTml45qGQMUQOQ2C/RFpuxpx6/UEMGsh2dokssXxQkNgLKB
PwbjBM28MMPvplx/M1IuRMJRK7ORl1RWBiSqxmTyug258SO1acnGIaMFVsT9EdIxTOvxnlJ6UW04
+ieEpVKlYNTmuV+2ReWySWNAr87eUiaz/0BQRm5ihpmp920DRExorLTz1DGSe+LokPL4fatvmtbB
qyUY8fgto/Jr8Kki/1l0NWU7KFS/rbt4PSfcam0neJkA8c6m9dMEvnztOhF9N30IhcMTn6mOG/Z6
uN7MVYE6s8YcFSuRdZGx4j3PkEbeFM7IK55VajGISfgrvi7pZfqa0L1IQLGbeKXGNZXw3Q5KfwcE
mecH20IcNtkKtSsCYdCDEbiiI1rVYriwuHWQqcPLE2gO9fI0aAMmYSVNo96Jt6Z1NJgFgUAvJpkE
wLqAztlCfrbUvUm00UoV/lAOJ0IcEnNxT9QL1LTvujyF18kH5y/dKoV/jXxm2uYNqIgrgAdew/BI
ojjcgrH2Ic2yJHmv35PN0pySn5IBRGciuKcxznYmyyiqexobtNOrxwEdWFJxq6oDswUOv5RkuaE4
4RbazJT1EGK+z/Ca4qO3Kbkkp85PxxRDIxhDcYERtVfC/SjDTIM+CP+rE/LslcADs/R9FyrL99rp
zPFDTui2R4puDz7VbhRGFjSZIyLxsqh/07bhVso7VqJ3HqpxX2YfW/gAsenT6zcWQMQAGfcKkiBj
oZwqiDtO4e8W4vTwj4ub77B94b8aogQOTdPUQX4cX7iDzLwr0153yD2CDxmYz+F3IyGCRundSXVS
GQ5vIAbAUFY3FwEgYzU2QKJsx7lpmPenbNqZlr68oCvv1eATD4nmJE1aVlY24F9dEErw6zkJJRyy
QEqC+p8IKBx/5NNKWblVEBcdZ8gzAhM1c2uP/Oazfp1lTXf9IkugfMBkqNItkyFT0SYVxA0v4h8Z
b9fSHtdVeEmfafACAMzOhb4FpU5bidizWsJLnfUydSgesEY8AW0QTEiLs0nA9qA9jwplvUAazv3y
mRKZQC71RoJptwWCHOp8D98265IAu68gC5RL6iHGH0Avp5wC+jiMQZON2HdpNayar9qF6S97aa23
FwaPfIFgtCWSJf/XoMo/EDlD5ej+rs0uyESEX6aL71NS1k09DCXXKXS8qZOTmAiipRMdre90BcQT
psQMUXCvWO3tDhAMKkhCjuJRczzb0pbhZ7Cl6CHAvJP9N5OBIjBC/sjxH0sybQ2PMdoPvq1MhM/s
iJj8mkVG/eaoO5kWN0XTznEibkIpDBy0pLbC9yHGq1L+jE8InM0/c8NE2eCXi0Pnt9gfCeraz/Sr
E6Xc8YbSKyCu5rfahjP0hnVlxp55puL/xI2L3oKt2sizw717Lp9ZY85zXCyq4Z60NSU1FwRueMl0
zhcH7Wf9YG6qhkvy0YRsp59HRzqjp7Ygvoq8qDapQaAQa6XazpE0mvoU/HudskxcdVi2Xqd3wO6z
DagosgDMSQesEeioP8R/SVjXRO+hwwa0X2JovIC4aMfAC4ok5QsM/M02jxI+pbLsJkrA6zZZV6XZ
KkzpJLJAnQIZo0FtNYextEJkTp3/Lz3DLN3kEiA5k6JgbuD9kl3hUBPrdWmhzRvLQ7J6ArZZqn4I
q6ilD3s3qGv5UKneAoZOJ35+eQp4PN+mAUAseSVHRVRvzycmG/373gnsEgztWAW4mTDuy+Y/T8yg
cFoUJDtzP+VF3Q3vSvmJuVrKADNtmbhfgYRn+p5SPleKz6mSVVubz2Y7xqng7q3CxW5ts1SiU7LQ
z0RtWVjUPrhEDSZuH8J+tE7zBh3hwMd/bBZN4V0NhJVcqy15p4ZHWOKIfNOaqIkdJ+qhFvEfZb2z
DB2z9u/xHk+4KeYcQd+ZOQlm7Tjw/IQ/aaIkTe9JR1k5LON5dCOmpyDaCV1yvzNKPtWeKLzjLga4
ZBLtSLH2Lr0S06xGwxmv7d3nJidF8xWz+IGhIur6R99oyQ78t70p0FoMuRCUNTm8EMK8CG/Mz7r4
22+2mo80OM+RfhCRPmK9ZKfX81wAVFIaHHzvOBjBxVxu6FxQjkXU0MS+JB5lPCJLojrmsJhyBjlC
11j02XK5CVjTt4FeLo+NZ+Qz6ncHxWpbHttkMAUD9ikkg7NPkd8s24ZJLZDPVRRUMPt8Se/J0bBI
CkxmHviv2E2xn5EUyCpbS5gIJHrRseHj9neDgxh9bRR2E3rYBYy9vEoz8aTE2kCXqtpcYv/xnJmo
n4iFLhbO/svmYYJVpXi+XMHQEWYyLRQejgIlyQjb+Yx360OEWVKeKjyRnwWNZNmZ1rSnsD1WkH1i
EY6zrbkEErElnjga+dggQyJYZwssg/NXQUKXedvlZbA5R2EAfmDHSKrrkGMJzBDTwkRTPWgBALKN
fjSkr+BTZqWdY2vLotLNzaWSTFNR8xdXLxpHUJAYjNikR7saL2CHKAZCQC0ChtdVdelvoOaEdmMJ
4NVmnHO20Eqcvzznjq821s5/RRzRpcjEhfKyJ3H6BY0YTI+W+ne3RFVBIG7UJAUsFSKd3avs891T
gb5zdwEtI80U2egL78cI6hxo6AHw+8lgzfhi13t+2E2A5NsZTUoGnAuP9p9Bwsc19Exy3h8x78bd
JaHKePwZeyCmLHEbsjUE5wMAiUOZDa1hYn8VRmZHESDPjzTDkDuQTkNMlQum23sN3Th6ODaz0zNa
yB2mA+K/PDZhD/5cbZfP2ZUX6cuRfom8qZZP2H9MucDWgX1h6KDHiKdCuAsQi4dADtwjxQDRLDbU
46pidhMpy93Er3TvCVUVEPeo2Y7DoGB81vMrU8K3YbmlbDQ4Im0l0R0ELamB9gMIvuCK7MvEE5i8
M02uhFE/QrT55d1JJ3wCihIV96O0x/MjKT2C8KI6UCPd7lostJZouyNN6iXkpRtQnGIv7Y4pmuMM
mvoUUwAK2zSDqG3BaIZ+cHYDVCPaLpnCfWtxlQ5CXPdDB3sgA/k1E9b9PO7QnxIuIfpFVz9cL6jQ
+fPoGi+5VXPiS8ruUIKyXNR7lx0JXR4FjFGGocGOSjhOvwaPl5a1sj3Lfp+MYRsRqfk92OG4wCaO
yksPDMYuvWkBEG91yoFs7P9AAuomYsUTfVr1SMjWbiGLNsSvpncU2HPctmU9BMKNKO5/6MWS50xB
eNiWNtEAFrNvKpcSojFN3kQBpKMaSFsJrrw43hL7en+yLvyTd5EXGMtnyX7b7SuroeCX6X0R+TBZ
0cihPZYDXsLowC6y54KNZQvYWQaHGxuUBUJk9/2bJhwt266Ci0H7ZfIsxKdDogf7WV670l3QO5rK
XQI5tHnD/a4FQH5hwm/e5UEFVBpyjSMfdEDg4296MLS0SHNeCTmVcn6EsDiz1O2sqJm9VXpQCkts
m/NYJWLpCO3GNO1SCjuRfogcaK0ngcY1zZSxUOgppUt/K9/sWDQ8X6//jYGizwKCXGqw6CBAl7e4
OrbqR+DRkqNF41/XmWAUVeG7VXK2VISDt8jTPk3k9joRKSymoHPZbxRlvwLzotstIzf6eWzyB34O
GU9OUZADHh31yIoQPZEtjGOAC4LrIuu0VsVidEoeTTfWbpijUuBwmrMfgbLDsgB0uNM7WqZGB77h
Vd7iTtrLEizVVkXMT4uigvoIxMtrnLgUM2yOic/n1RdBmGbExbVehQdMrrao2PqxL1RPTnd236Bi
FeiahBSqqvgviICBvjrveH5bAU5FMDCCqK3yGEEEuQopZtSPwJVsCbV8xjPuOCZM/kPANyctcwVt
Rnj1ZSqQ6ErHx1RYFR1t3x0xXVvdwvhdCPUgN+YtH+zgmL/LwTrAObImqwXIpEegnH7+85MEFlC6
K3cjZ1UoZi5Kk91m+yI7+XAdBNpzRhdg4oNaBFzd6rEhnJC/Vm7ATw6NSkorw/XyhHt/diRqMtD6
+GdIJudV/kzL3mjBP4pJBy0GeHMHBOUbkls1vZsdetfAikLgtNEC9aPwulZBWLPFrT45P6nkcamp
wTFQLkEEaNwxcvYC6oZ+Ly12gSXqkQA+QOZNs2M3+aQI6Tza6k0l4F7j4jT1nIzcD+mI76K34RQ3
UKa+QaxKFnc2QPSfhp7LgkP5COh+7Nq7Lzwz/iod45H/spTxTDYzzn6+ur4Qz8T+i0uiOrYs+uyn
RyVeFNVriULHcBRIVXaB3O4Lg0tyrLcw1PhgerPX7cfZgqNcxYLARPTw4a9b5Ye9/24uhfJQvc8D
544MMOSxMSeFnBzNn6I9qj4g2MTzlA3OWbffTaitlYa47tE9UHcAbA5poPT+fFWjfnghkwbkEmqO
PXYNT8rS+HVFOtYtmMdq7a3TMsxyrUrbw1jYzqgxKl9xuGMPF4KEgvpsgDsyAwyN16p/Y3f/rcou
fKYBYGfdSdCL4FJOHkFi2O5aeiTfBq6a48uTyAowKcvGrFU1t+JoNWWmWVamhR25vD9fxqGNG0wg
6TlbQrnimN0o1UJkfDpLaw2tADGLgWRZ3wUjBdVe0Avb3+9hGEKGf2HUcocolkpxSkNJDMbd79EC
NXhdGBqU0rux6SXquIzUmAphwUx7BXRjd0R+Dcp6T68N9AQNGy8ZH2tyCVQFjLZwQQsS4M+1U3CQ
cG47/fC6uzO8kQ5q+fNCgSAVe6wQLmj2sdc6uDJve38JrfXN3tAPgJB3dKZnIQWv2zDSr04JaakU
Pa3Nep9OQu3B2Z7M08aha4kZh5ZQ51QBJUY9R4mPT1v8RFuGGtwR3sE0XGOY3pskOteMOFXm/LmI
UOp82VrS9XoPPG4rCQBuPY3L33CGE4BGsohqG2TPNBiQ9rrC7+WDC3X6vO7Wx4ywAJ7nWV8U4Sjk
6YSUC3B7NFbYWf/6Ms5vpyT1lHj9kHnNDwP9ghYHrijbwH+84KunmI1GURmagWiV7OmnIUNGrqzS
JYv3/LfMxdchFUGC3g5M9VkqUD9KjOC5tzy/PF3RsJJTVjBZP6CvfwrL5BrxdeDxOJrUJIwMcuM9
IzFoF43S2O6CrIlMcBJZgYmRxThSwsDOmuJnKibvl1rE9CvI2QbaUucyVd81NmCbAXAEK2BAiChK
lhAnf5h2f4wlmahjkWWwFSBRZInwkmM7/NhmxzGR1lvam+f9+81TOr/dSEeGHKfIpnyt9IPD5YZ/
RaDjxxo+HGHPn6G85XcDTT8lOaMljwXcwAVohjTUcMDMAreOv5yiBH0JYpSkKBsG6EjGB2YJBUQa
jEnhyaygmSoKkfHtIte/Xscdg/J+p+bZMlCS6w1smwjBTBcfQhQ8BaySM1Gppy7+GJQj7wcVSMrz
yF/V0TiktT8kr92+XYWq/6LigaS1S2G59GedHZ31zSq7nwfEtn8sV3e6E1pIB/2TLnhsonUbcGD2
us6j1FMeCH2eUVeAaZ/OXREIVRvAXttCrxspgMNS2R76PB9mgY3TxQXtu+1DQZKrD/DRBd/DcbN3
UeXjj98e+YLzs+uaeyyrmUYJci+9dWouulwvdzk1Q+thvp0F4VsapXmQlFiouQirQoMJFeAWUDqZ
8udwSTPxhCeqPla+tJqJw/ZOjAy7t9i0OoIf0qCQPucfwabCxHKRIHIacV/xZiLOj0sQbVWJmDOf
5Yl3VhccXAaQI2RBKvtWQ/GokQaKALj4ElpMoHc5fl/7TF/98yvupp47UMi3pfxhMCwgGF/DMJqa
LMc8XKU9WO3LT7vHpWZestN2EyNJCjlsKlfQvFwf8b3ieRtIofEYdCha3N9qogpN+f16qXgP/Xrs
iKXw6fmYMf1ifMGy0oqJeaxZ7JrXt+aF1c9M0xPssA3Ra0AT5NOUNVvHG6V7ESRGHuc2z/t2IKMd
iXbfsO8AtLCUU0BcHz5rkxVFzAlOtqq6GZf15vM9r/NMxBNTdzt/DRcWk/9ftRoeKYayjm8cSiUG
OWsSg6dipS7mQnNzzmLVlClH6Ik/IGt9WMf7csCU+t1eFw2fsF3uo2U/CuoyETJXpMgA+ivt0BSE
l3cYbsCn6lAzdBJpJNPiPlG1RJ9IOuiB7w4UO7MBVYGXmeTfi1aT3I0TRSUpZCe/REUkTDVxckPe
ld9Ii+qHSq/fSYtMxiY8QzPcb/4Z+UmaqxuIjZ/Xkvz9a7EjaTsgQMkl/EobDXVO4AgMM5hGJ3KS
6HbFlKuBU1EB0ngOFxrmNaHHDNrkn+Ms5zxM59IXL/6qcO/lYKDVm7ULW0URP1AezCFTJQ/jSVTV
CKbho9tON0LCLfKBPVPvkAYNNtV0s1m4YllgDfDLRve3VAmuVj+3HfF08A5u4rRMXAScjpUShrBG
BlBC6/BxOhP+QwBksuTE1cc2PloNZVBXPHwSDDWrk772WSoe9GGlVoE5R3BhBKElB7JEM/Y3cDNO
lDndFaGBwXTa7BSEd43b1KzK9+nIoWThEsBqjxadU0UZYgNZtSnOAANpTPtJgNbG9lS7XTa68VGF
pOhX4BGS1P14FkiKi+tRZ97Yth++OQLiL3IZec+0ywkoHySu9zLHPq5Peq9ugPoOWXFVTEBvxVdx
GSAgPznmbH9k+oiCKlUoYgiGR1zgIoHqAEHSy4aHJF33k2u5wvg+aDNrlXRroxqLlL6cASDPvEIr
gdi8XZvjCxuCXTslmuke2MRhTALbq5s6Dv61+rLJRMVVjrNsROw0fiOnnPcD0iDCNU+5faayNFsr
oC4xE/t0bfJ/fzBoalAHp4Vga1pGY24hbcQVMKCzIr2RLdNHGW7d+euYJh9cscdreMYsAZdSsJ/l
9dWSBDthEVwCCoXOK4Oj2hiw3SB0doVyTictEXyfdgfu3x/aG10QaSNEcKbpC5TjVfrwpTHK0rBR
RaY0KrFz4uQRE+phXvGwEl6I6urZBkxbw1TdyIqPm+EqGaP98tq1zE5iA0UialT+/2nhhlzBAnOz
FxOMTdfoFbRNT/R9trvBOXL8hpM/tO+1WVxdXMlRlD04TL9qGm+xDQd0iTAqPaEuCVkI75baY4xE
xie7GN0kMI0QIf311I2KztNsBpWQ7LpglvyIVAt3zNtOSYAFJmO7HBCgQCoKtNq0GVXkF6bRLp8z
QUr6Pd/BB22SILovzAuPbu0Os1hCrNBT0EHxIFeGRPwZlC/yHdM4y+PFfAU25WWY+0c1lx28P5rx
t7USkT+bwErgYJJAQAL85Usf6LTDZQKOXhuJOKRVQJfKT+Se+L+yRy5hNVR+aYbpUnnRhtETK7Qc
+Rxdxi8eSRs7og+hITc6q1I8kKzaLSNZefQUV1tWoGHiKuvIQoC8x0ekD9oAlw6UCZ4fBbm7DSLr
E2s2awNJfTbgzcHdgzPLFAHGrpZdOnbrBdGyTP/cmHF3sjmPDHqq1oSgKlR3aXKk0PDjZHB4LJQh
L9FwQg5rfK4HtLG/dWS5ZXPbhUvtvNEUsyHOXBrf8EVxhBymEPmuy54nIiC9wgF9VnNDI1p1Q+a/
ka46IW3zmnVJrMhXgpNsiuaGOZnAP6FOeCEONcHUHqR7mXP81Y7Hs1yqQwpesHXiw9/74D8gTiAF
S6bY//VOgUpKtdp+G8HTW/FOm4oyREoFsXkRlhqHABg6L+j7OS8dRAGcfemkd85r/SnoHcC+p+KS
iGByX1nAU6o0+iJU6a1MZIQVvHWu0ooyDTgsqq6LXhBkuDVjhv9p0j0V6nkjitMyziIUf69Qutnu
nLE+lBECc0EIQObCHEEcQTBkVMCTs3C1xOxpEB6vipa/iuPmXfpR17z0kLKjz1OzJ1MRdEizelsU
bKqdZSdVO2bSWIqwBHqYbKe1RNfR5yWk0CoTc0jz/VlgA1WRu52pZfqRSX8SKureYA2zIM9iJMBJ
OKMphryJpLW0xrZ8D+vPQswWbGxYWmN5wVtTW6PGrYq7mcbZgqkrG7Si8Ki4/csvqBokNYFugpzM
91lw+EtEDIzFSP2RQ48boqvi5Z7MDoIClI4fz47YbdimuH6m3V1lCEdy8tpF192X5sN0kSaS6AQW
sPqNp4bt+sFpnyLr958BnlJVLmX6CDp6yWOP7TkokBptOFdJdmXgGqlEEW2ztYWurjcQDHS1OQq3
9UZMlIpOEodsaseMKI1b5fyi1SFVMAXNi55evUkOMmdvCOWiRh8Yg2Or04V8FwqHzpuzwnNloLqT
h6SO3TOlHm4cW12yZJ2EUGF5HXt5vIYiUIosqeYp4AfsrZQit0pZvXU+t+kShv1+HNNHSsGRMJ8W
ms2kRVy/ZMT/8CxmKvWjGZ0a1GL7ob1E+21HmvMM3XHsLxiFPrSDNELMzDhCy/pfvxI+gyZQbOsG
oHZXNeucsJhTjZmz8VZtLqwUNCCaQRMXchvLToXhC1lP2FtjuP4GTSVzi4Swc2ygfn7YEFgEuzRD
T2HR6Tkz/8fRjhSKwwzKpEVaMPK5dD9FebCCD56z3X3ZDQd/0ESE2ZLincs3hKZCg1LuwuXI6YsC
AjgiNj6+WzMK70Key4XVeriAEhAEhaTeSTs8FxcNgRGwTaNERwmFLOlTEhm+yKaIUaH2PLV117zo
yUSXkPWHTnWuN6tOxfUhsdy+8hXcbZKr4yehqbcM4Fw3mT880XuoVjEw1ECR2dRPh5ELh1IsIUGe
hefLTf8BRpk4GSBdQ8KcVYGhn7Yn2AKmhlpuSlFzOpoh8QddLNljCqnFHNDBSPc+JbqdaXeyl5Gb
IKrydu9C3J+LgS43f1MxSXGjfZMb51eILPwboztYAt7VqzH48whvJdD2TGiv59sfb+sKF2OtA3ce
pKJ2mTvDYZPFnOE2J9Rdqce4osz+B2ggGyBnN6ux7A8rwjM+ZvUnlCRLiLTqlNWIt8F0/VGw+Rbv
32k8doIk8K/DHVwle2okfpWu1mOOYa8O3G/EmzXLWP4cvjuUjODCftWxonIoH2fpfpQIifiEjJfV
DfedSUw+KewHvdCIVnkc59ca5aLJTHLqby4DafRNYXhuKOsLdd5QPUD3nxsR0LN25SXUeIdW3l8b
nsaCV5o9XrXP2tjcy35LvDu4frT9KIK7/i01vZeGBTwSOtzP5UhH44cTOJ/3RnCYV3YQYc/vI7oE
2l9QVSSPWDm5cWMgHQ34QuO5kRUuaYWYXKGGp1iinFWxZuGTRYyfFS43WcIqSaStTcG+TSzX6Um/
hLMjT92OPWDzuseWEI+ZXzwfdg2HJPV57vK9MSIMtUuS7Wrx2fgYuIxemhR9w+H1XFn/o6txOyOO
FiwPTmI2ScYuDbs4CRsZi+hfsC00G6XEBDkIQ17eP83+biGCFGf+tHqT8YX8x0PMdz6VatY6KjZg
B0nvJd3H8IMJR9JKyk9MvJ8NOAu5tX+F3BwtKsE2tCauIP0YNqhGlxj7uy8SPo9JkNXhaZeP5P/0
RmhFW8XYfRrNvDhwjnOePeA4Zq4jF55JHxk4jhTwJ2y6EEfr96tRfcRqhqu6AZv0OyrT3nXELusE
aS4+C4OB1FL4scOevp6FcCvFFeHL7h/Bk8p34UnosuNQlqM87Si/+IZ3HtJ4prebpDVaAkrXcmkG
m1JE7pud9SiYKv/R/LYwaJ4d5+emXowL733tpmPaZ8/zmA3YNioOGChVEbhs1Vu2ANBnkkaoIWE9
cbH6cbrSJiyVLlEM6USYuy1C3TIkpDATDZOWFsWSu2cAVLGM57uUw4qfTfNECNasHDA6XOwFkgi0
9VdqA1d/65sifn1n6zbxsvWd2mNCsC3XIiOfby60xc+N76KqTzPSePp04AjzrAhPK6VSjackZOp6
X/FYqa+yfSuR8/hukb45tFpf+HUkGqPPgdQ0dn5Y9YGl39ZgrP5FLc5ItjrwVlJ3BJg+THRS5zKy
ohG2rlcEIHJ4uVrvrwrLBpyB9f40j1xXcQSbbNy7naijTShp4bZNIVsmgfjaRp7K1HGU8QVs5A9U
cmJfL9kTrpltEl7Iv02k4eEv+Ik3pzO6hHAxqFKMRSajojWRyE8aFRty/96J99Jh9F6Pd2luBYlb
xZsOjYKcjpKwGHz1w76T5EryGVy3mWkh5gtyPIJUMMyZd123kBUGwwKeGB38x2CjB69xvsvWlPgt
YgoqrTi7X12Y//TH54OTbXI/L61KlvK8KiyYPDSLfn3Av1vrrpd0XMlVTtagXREcnSxA9GK1APA+
+t247aJJs18CgKeGnx2KyuXoE3gSNS6r+6TLIPQbzAoq7CGbqz9bSgN7Vd/4AKuSH/2qXa+VnS8U
4q7z3CFQx7UjOw3SAi2xdSSCfF9KteWVsmBnxlTjTXWqBp71NJ/aLoLbGDXFiHo2vj8JFW6XcZ6E
EjcDBOaJccb4Uua6fekScqwx6JkBCC6PTf6tnijmFWVTIcXpTwCmxATSC0koSxeKS0cVMRCZmsjD
tphJOqyVVGC8e5/jsHBYPTF/iuCIoE6PVGIz9jduWZQ/zM5BMeKF2o0y0C77LT2oOYYCy3Z6dyYN
o1LM4gd5MGIQXUP2Ykw6NfjSFbhltfdQB6zpZ2fvicMMREGnCoYCrJAYiuP3tSpIprSurtVndwlo
/fNNHCb5rq+Rf9+Fbl2KK5zHBjQcmzhcoeR6tzpJ8b0ZkqvNhuDYaP0HsTbhn7BrH2Pn703iRuGh
JXWUgwEra1QXwe+MRC0zROCL4Tg0tZZqk1nKDgQjUSdaTAM2WD9Oj0dhIxzg5EoGaPgx5nufd744
bMr/AbQ37YJCzJ2Ibe7JSsZHdpoTa3/5nlYFIgJTQolNi/Qww1L8T78yj6WIDg4Stv0mT7g3xqgk
Gnae3etU9R5Jofdobrpmdda+RUajZhu5ze5CxFhSe3glLTXNWauqHFg4/nwfIQpHg/FAi49nSJTH
PZ21xyic65gXm5aoAB0io+Kclx6sUejJGgiIm4HF9IberCzcCt8RWnRdgc4ixeYfMFR1ZDpmLSEQ
9Ux3jCinybNRsW3RtABs75iGLxQyLJY7ZCWOgGChkGTmPFAz9YdydaZz5CN/Xi3GihRwfLW6EeBC
UoP+dhMEt0VB/swVj34YlPAr5zK0vrB/YF3D38H3q3snot3fS5dyICi9k5mKwMRJGqAyGAU0Bw0U
67u+ZuY4vNF51hVwOmKq8YhDP2mkt+Lp/oZ/1g/t321vhw884v6l48+/1TiQq7YNNfsBHc7KjydL
te4yR9njWVDqqImgcz2VGdYvyRAv0ebAvR8iJODqTJbH/Ghz7H3dTSjFJRXunuoX47xntG3mtH1B
1E5/thtgKmzIhsFGkzbx5ZrPcrPu2LrXnJ9SdhKXDbpFXDSiHF84vKaqYOk58aU01sD4KxlwTV7q
etL5znDIouxPx0wX0XN9ruZAypjjZiOqkUXGjQmrxYgugtbXMLAmGlMf4ovx6FkyDWZKqNwbTHE1
Ol1aYFZxJi1ZrZ7BE52sL50cXK7CPEYiLbQrAy6CrqxmzcxIM/Cwv+2ITUL89IA00cDpIpJ+uFM9
fdlB6Ie8AQ6e3mk8ceJTSGxi7fF9wwLqL86FlqmkLL6Qr8besK6zNa/tlI8kXohbB5QZeiE/FT6T
be7KsnRRmxGabUHy9/QKi0AA2Wte+yPQ754rezKD2ljvvPVvRydqKx3juniC9OhQh26U/+ZrjZVN
WxTkfbckhlrVT6CJB80VXiYtWmAofq5MOm8VXUL1o/gVpBnbsopiFE4jBX9Q4ps6Vsgc27q4mbP0
unwI1AEg5Y6c5JtNFoJXBsMnpDY9nsPEs6OdTtVuiKRuV8nseeUbJZjXKngQfJTef83EwlfYljUt
Ug+QDgqREm6VGJQ31iFQH2ih8ACjFmgOUafO/ra4CkzLplD8lhfjuA408HVwW7Foyufo08Sur0UF
2TZiCmTRmCuNXqZIspT1pyyV4B3axpH1qjD2ZS5zB7m1K8e9SLmIP44vIFcZarWqZpTwQoYo0P8l
OHhrrOWHCtqrYr8HeVfY5HbK72nl+HE6yGKfPq8YrWKuiaKwVeXgtTB7LDvLmKL1zCc+6knVnBkf
D+nU0tZos7B6eEvgGVUjkNWh0tXIaSXojFPKp80UJIdYmHQlryFY4cmsHZp1DU0G+6sQ1zjMaF+a
CM8iVfJG67c0FERJN6zKmOkhfxsZ/I8cLEmlrW0bafLRhSf7UNtrwu9jCj/TRsx05/4iVzaltxIv
anMPeA5mQ4dcdWoLbFUm7DTZIBn8IbC6UI+TRJ/xK1lmUOjpRVhar7q6GJDmXAqjsb5Ky36KcnYJ
p+/TLbptz3G3L3UOW2ZpCYNMl+4o8tbwjS4zw7xtCxVW9LRE8MQyXXDT4FyTTmEmd9IZpjHJEQo2
rrP4pAMHQkpLirBp54GHS3B6OMZ+BlViY1uvsK4RGHtfFSKvT/dz6271GtQUKxZ2KjS1xYehumlr
dDzckbAFg0VlfPY9vptu7PzoEZcOoJnCpX7YWFxju3ss4yFmTz2Fie7FPhvokFT732KXNzZQu+kC
MSnPVf+grpXiH/6Tw4LKY9EIHb3+OouvZdQ3J4QqQqeBRFcZnyZL0pGztzwPYHpq6CrIszAxQJtn
1PndKKq6u3bpf8fQN1qkuZf1Uc5Zo1rFJJzE43JlEjyHalWgPRVeNk6sdRFou7/suXaHnnn9bWb7
hTXNZfe7w8TlMBjR7bNMFmlMl5SDtYV1EKS6A3WbMxD1uW75Qkh0wHemlK0TS94QeX8bJ1/IwQku
iVeOHbe5jJh67Ubb3KwOLY3OqYycS9rYeMHm/CICWSX8cCVSAYU5I+RvgeII9a7uogoOj7MM+0un
1SIwkeqwRJmZ1HowgA7VRdBKJQh9WNKA9QHGziBo2Mo6KddGuJZUbncVurNAT6JAaupimB8/SXa4
afyudXSKKNa4ALPrmR8qCYf8ngN8b+1F90qMw91uyZE47cpfo4ZqfG46R/bzWsUw5FR3K2P5lhjN
a3AkaafoRp7hcOT1zVbEUKgaa0tyrU00LKy4AOSG6P4uPaqebikTXpwbXpytnJ2dftRSAB5a8OAd
zSPfLhaIoaNK0ifXYvu41DQXzpq8OqeiF5SZbVVW4weTP0PShmrvmc+0TjH4lHvmtO36/SSLvTeN
5aZt/8jiPRRYcvexgxalOII9f7mOB+Ee55pa/SDXaBQUagQ9E8mzdC2I/v11ApO94/d68jqimbuQ
8Z8/Ovs4w+rmU7fAKXY32STHx3lON6DGzZxWAXUht7gNKdrMsckaxIal1vEzDKT+udiBiU9JlT1p
Xb4/lEI7bXR7yWrZD+qHRNxoV4SYyU76efRSdEBvS+Ry133TBXpL5ok0fIFnpIqYy75+JvIGCWVj
8HGk2QFTMsBn7K6xlQxLd9rI1cPM0BEGkPBCS+p1+DmOMwg5GuIm/egWFyQYW0iuZ2xUxRf+YmOH
oVS8vCzraQWVqSl/coac7FHXmLc/YPELsf64pdM22cpF4AOnCEI/UAwFKHJeRrsWaOSgOmu2FzwF
RNifIseLDUQ7zpX8U4JnbJgMJa7Z8Ry/DXJxmZb2Bt1hzhvq5HKn114mD40GGsgG2VTpP76+e6Ji
49YR9sa+PtfEoqazm7lQRluNpiSn8xNlRphKy3L8oAQkqKjgGHud4+/txzTI94VFOh91iAO56HTi
NulO94AgIiFr/k83CCw77r0LQf9mPvQfV/09/fCkpe0fdVCwrjkWBJGti+jm2eFdn4SLsoaeUGzg
ktjyqMNPjsN8cCDVsjW2gnfCJHngCl4trbueVvB1r6Ebj6WPuzFXjITMazH691cCo6eBggUPiSBO
TP8bCR6E1WWHVfjuCMhGYc0VHS9hy9/3YGZFksaefqXcAhz74XDUwMAyyiXNKNOQfbKrNIwdFrzH
AHjRqPJSkxbjBT/DiaECfjEwAn7ejV7AcL0PYP/oXXQ3g6Ggn3KxHvEi91+WO/Sv4NfExePo6r8G
W3HOqlpZd2Ur69z78c7/sq8DQ7XJUk8XbSMxdooFRwoYwdoKebVy1HayJ2KjLqnT6zvJ4bY8++CA
GBPG0tHPDIB2db8sk2Zbu/Ufsof0caNnxehLjdPnFxvvRW3HQ6CW9ntSN1sJGneplaK246jJjmi4
eJ+if8fGIK/bJ+BObDMWyAu3lVDp0huocHbZtxKwyhLMBYDEa0Yi6EYFjNp5Txw9wnbyjYuix7TE
N7PTpgja8bUB+qRIx2EQIeD3dH86MUWaWprbrXLI4Po6s3/PouP0A4faiudim42OMPjixaZcC1Ew
1mgHpa2z99HhFh2bwtMpqojYRwwTFrXxw+dsi3r5ou9xOBz/zbCT7B6ZfpJdMNKoBw9RJu47+pif
QKG6RqiD+ETXDP4tnpvmhnHtCnLh97iCOKq4EyTLqFeaJeKxG4QK5qkA4vhzDWIyDlju1KAfNEnx
Y0BF6DDEx9HXMqy4/mbAfwSCAc7iRjnfgF2+dXUYuqH93Zu3FWpz6T8r2VpR1d+CPE9QbxiYpFoe
IzICi0OMAJwQI2xWauQS5ORChno0quA6Ff90ikIUUAa7lH1wkuT1CZDwn1R3jci+idNnWNXLb69/
1EVm4pYx4eAO8717cwQZQ6QUGvToSZx36Ecv+zpOMA/ykJpuKIi5eQRpSrwtmQmjCywqekyEbEFp
2UWuLH1+XYCTNz9X0vOzm0F123GL6Z9SFLI3mSOxQe0ChYJsUnCw+TyH1dVX3tlZpnfeCOo3pxhY
wuIuAFeaDAOUaj5mfyE9dxM9fNl5JWNV3Szdcc5AfNmtqtNX9O/XgwTuB7WCdEyIsVB4vJu7rZff
/MSXFQZUpcAxHQpjxFSOlCDHKKAFGDe9k+gSocgWXT6+psU750D9PdraDVk74Xee8QGpFjNOkDiC
vd36W+UqLWmJ+T4hScuD2jU4ymt0/sRO2PgTblDR6ewYdcx3RNoJyhqY+S+lBmPTclCa7TzguRl7
7nTpyAM+RjHS/rcOzWFkpZbEYNJhjn10H0R3zif5Hnm9PTZb0Lm2kkayP3jfKMztxSAUsDD5Darw
rj6hn/5YPf8oTVnaQL2VqY4FbGpbLWSWsdoqRFsiw3GJqSC/swsuJcypyImcdEFZesiK4PvxvOed
NGkpOE5Fo7lLCvWVzlQw+8eA+fjcdTHYXwE32iBRabkWxOG2I6mYweKoeAVHmnrIXKEpeU7agbnZ
IHZ6g11Jze0+/GbjTtEUbe3EtX7tpRFqAP93gsY9tg8GrMyb56Zy0mF7IWxC1hEGGYKDHDMAKgSi
AtzjX5X8RmvE4uz2nsYRxGa5BhjqofFfQwWJqvZyQ/erIjlg4gEmmQVZ6FVpXlk9e7w7NL68F29y
bW/3AB4QGIr+Pm0UFJLNEe3N7fy/T5hG59Z+qKvMdG4mrgbFd+mihmY6l1xV+hQ8ulN7KGeG8Lth
yIzkrgIk8e/Yami5E7hHpx+EIt8Y3GmyBkz/4QOpYgvg7lyhepvaJADjgNB9+QenmXqBDoR3yyJx
GXUpnU1SMzGhkUosNG1Umk86hrIZTtnuDYVHi5PIp4dR5FzWXh5Ti+KaBJBZykNWawuPR2np7dP7
p4TOEqkYvSbKVTMUdMoxenDsb/bof6E0eYH8u7W0UxepPo9GHFHnoGuMBrveRfScza+T9gyKaC9b
oKgTbITHvrXIaVF8fkfmSTOdmMbSUsLjqbItUFHxlyLv2G9gj5M7aYo2Sql69QvJDudZ0duTskv8
apCuUZeEIumQ9LoEQu0um0BGbHwjXaVae/W5BGImLaM6IvzKMmIUd1z5z17nv2kS8JDm5Tztugbp
0Y50m6n8Sm/i19/Hf+MuEl7Di46hRtNoWym2BGMII+0odZp9UlLDZOPd5sZ29HSWu6wKIu/cxnj5
HUa45VCxpP2Vjqa/23ZroiGvhpnAjZCAsCKMPXDLt+DkLiAsmXOJAb21Yowh2btsDFbcDB47ASCP
5T+pHyWXqcHhPEYv6NnwPZ45FgUQnAsrfhkA9rpwnZ2StNL55TJwTnnw+vOAEptD455G+hMv5U9t
7llK7qDM1VPygLhoBXjHOUG+Gn9qL0ewjIMrHMMTZG1kPsXZ/IQZU6OHKDsISSO5K5V8NzyYZjz3
fNbpvurhPf9IhLTh/Q3Q5hn0ae+W7mQZDxPtWa0O6EhbPlkveev+V19r7u+f/eEhomAUsSUxKVY1
gpdJ92NU8Spj2ryBPF3tnsBJmK6rEgFPcgP0YzRBMiR+8tq0mXR10SDtSKknqG7y8cJoO91Kn+nE
+qjW1njDB+KBe8YUZU+IrscmcnM9CFbr28HzewZ3BAp5C/6JEYcu9lGMYzoR6pahXozuVNbDBS7c
wLXGTMR4AnFQRTvlzFnJBGyHTW9+TD/6OIG/bfoLKA8S7svV/o1l5VQDwy2hm3EnrkQmS6of81r5
xH3DeBNbZ6TU2E3shcuZkUgG6DwGa6SvbXQvN+XSY6HH+4MiyNIaaVHqOxn35uku/AY+GrztMGz8
JbuCTKPOMYhqjRwklkLl75W0SPFHh/Q8RtK/Ms4NZiNgrVLlqZ4uzfrR6WvHT9PP/OyBdOLW9mVM
y6jk5guPKI/XcQxmvPfr/sSpPew8M2zqlxUfy2xJLMCTEtBWWIqqhC59whu24NY+vGAyM+Afepf5
GkOW/5Kqwpu5M9J2BFhS5IQ4Z4dMDf944RK072M17RGkQ+VGavrkySd7lY9CfW5wh244JyFD8Yaj
lWTRn+EJcf/09L9VH2T5nV1x6DF3bLb+9bH3+zlIBnUB/5BMKz1kQ+KbbYjqdyMWp4shAz2gRAV4
pAiZh560IDExul1YDRTccoe6697FvaUn3eRUeqfxWLybDvMxHcBRoafkpngn1ZvyweDxhhcrJMu6
EUE5YNhfKxZLQ2ouYnMcjQv8qTYgYI3NctxvTFxvHgd8+RYdTZtneMw/gnUoYv293tYjNr56Hmi2
ur5j2HT5VMyF6EShRWBOy+bjMArMnwyQ4T8iSVthajoSh8k3Xq8cuoU2SmrKgB6Zzl9tkqOBJsp4
B5jRJN1OrIjS1IcgFoRyGFGzKtZjvuxbtIqCnepG7tilYxAp6/svOLxgMgTsMokekLqRFz9tfHXs
Bwse8XefdKl/zdJlQFlhiicoenvhwjpOYae9ip5ZSMcV8kGlSf5PqD2972TqrIsbH1pOTkDvsRwB
oWnmujibwRSfTpQ0MmfU6QblCPJ2rnbYuuNk1r0fl76w8dixoGRfQ3/z3EQKWzwgKHjQ6eVr8iS4
3OTGpBodnugWMJjHyiILPlsojKyazfSbNlJvkK05PBaCz6PlU41wnzi9UGkRzP+dG233Lb1WklMz
GQK4aaHQwe6yH9LfVbQOYkIr74T287Mb5P6grLk8E6pyITcrs5vbIwtribU12a0qBtu02cgz0Kr+
i5/y3B5O+IcXdXABiUJ1pg2VLOm0tpS9/NZKnPFGzseng0G4hoxuSW8fYf0Iq+qpcLl75BoANHcc
fN0e5kqFFahBfVjz8OmBQQahBcBraB6FqvL48hQfcgRzsJA8Y8QJu4D594lHZS6o5pyjDu2HLUuk
19Yq59h7knvh33iDuKVoONkvY3YvrxWPlfzSeLFBu0jwfJY4CZHYz6/hBBhcom3Pp6L7d6pcHcOE
Re9kn9fGGI7t2hXrvWDX6d6slL/0jtaWRIES7yLywUjTKMOHkDOzdjcndUjYg0gRXlF7x+y2kYHV
AJVWo3WBy9AkFW9sdrUslx1GNjRBLOrg5ULVIG/71mx3xeITXACDwVJBEa0rlToLkNPL6yFIZH8l
DXSWKcgud5N3eozN9xd0ZUSq8II45FLYjdTqm7QpDjkgXPu+PV44ZUz2pFAx8zwHDQyeTw4R+ajY
nK+aLoYjN4a8BdNuaTb3mU33DrOxnw2uGsAa+KdLVQuhT1THMYMgZ6lQMyuEy2eTUBiMuztfanTT
thfFMQ/wdUCCs+kHhDYkwChL8gw787eNAyHyCncpWKKD1ykjaYpnHl0xLzxdp2RFDlE8Cmw535My
5tuxSXvNknpaLv/Ww1f//LEtpTYAf8XWcw3S//4PhbqOqTCSJlbJUr/ptLrdtxhRxf6osNPGWxbE
KakXx/Coxd/ry+/a7LG2wlLokH1wgqyj5Jry6G32UZ8GSPBt7lKoinHIAHunBN/XbHIzVLasdduE
I/ncW+1HMXlFSOIxK1KYNq5oVs9hPxW12uT1EGMC/jUedBRNnnXC5eZQW1J2ZVPUEn6GZ1CDWDsa
fRYpAkfaBtrS3FLG+5JRGtBlvhZ6taF39bswcW0PA6huVxMYUDqcsum7gCAhgSv0eDKpL1rbon8D
EsDkjvApq1zsPYMI+NWwWSmRCHfpu5HmXOSAat0e6Ab62A0ifXqkVnQ3wgoGK1/311xJBeeYU58q
C8pl7WZprxhLNI3o3GpMt4Uxalc32GrldKnGIBdffXOkdVuXukruZ01VqnFu5RcMmrMOHQjFJ8d+
LdxMuou5O9H870JLiyUV61KfiEaI9GkNLuiAqIMzfaQpvM/B3QeoPm4NAACOlYFAXPMUFfibi44u
Y6qUhlzo+HwRpqQdOvj2I+q6RJunaHNmqT/tDWUkeBcIPZHydsFBIE+4QwsvsF8JsYR3DyTvOJeH
/WyOd+1A8zV+05lG//oF6Jw9E5uJCnE8BegyAcCbnuIT3c0EmOVxEukB2yGh71NXiit4XVi7GPDI
A+Kc/KQoDphVLhHKeDMcUuHf2y3oY1AvR9g2mLVFOAPhG2aLP7KhCfaS4FenGaAMmGGyvbf2EIXY
5WL2WfHywxrs9lQFG3nR9R6jI4IHP4c9Nzfx7S0OEpWKjk3aHaMqAFEAYUUiX0R1yrRbLCKsaIi8
m8/+rpC/B2PbYuCo579gKy0nn1o1EpGh+fOkh4OPRj5nTdu6p6YPVoFfKQPeCHZAotV08X7no2F7
rOP3WiWCNSdiLNTsUf8/59uuKwfWZCopETrJD4HW6r5tmaRc3+SaqqakS4fH33P0WHgVJMib9ya4
rdhzpshR55h1l3E6Lr8nPDFR5zqzzOD/ceAi+XXQXVjOu/waKRveVU/Qm0JCDmA8EQGWL5MMSSWD
zt4T0g4F3B64Nlff5j1/PC1A1HyjuPSBQbHzGBLNO2TAQk36koNhho0yirnulUOp7PUIyVlVfjDx
04E+UUTNaUiP673dulWz/+rZQI/Wmj3fMvnZtBGedqXsX8/gMyVztYgmLNrKoX6ltVuWmWGzyMP0
0Uge1qlFXKorLHXmC+PRAeJVWqUfimWaSpwFGqBayhFXGwnXlVtgVnbuBnytJ7Jdw2juJViVfQMP
ZG0wYduntbOEC29Cgd1T4jfmRggqqd1QN2S4u7PIisblvK6txyCAv/oQSnCG13YDlSIR90xttvYK
uNJSwYPqsOXxo2xCXIIXBbXO6Li2JXz85SDr1GqEa8HmF6x78ogm6ggR6EBYwDIo4a/WlzCaU0nW
RnTuMRSXFSsNR4Qj7HRtIKUFvvpalzcDAluGSn6YANlkFAb2PEYs+uR6zXoCdJjXeIR/HSTkOO4E
uj9sErIqzcLVuozYLVzggXojO1qu5Ws535+AjEEMwRNRbf0PmbA5sNwBEzfsvhNMxpLkAiLmaNzK
s3x/+QHm4tgsD0EBxWK4wl3lSOeQcfNpCF5N8evSqjY4Xd5bnjHx7SqG3DW2ioHX4JSsSxO+xbt1
h7et1yfx1m6fL+i2fjqIFJWnLyzutD/oclF6lFZF2xwD3c6aa+H+vIKOmUOgMjYe90HHsK+H1shu
zEOjAfGkQ5LJOd5PNfRFBKuwFHY8h916y5FvcLm94iS5C7cSunnruT6oWxOttFvr4koA2ce95ETi
PaZePJ0me3b/b3UIxB1CSlJ9UUV75eC6b+A/RQs08cKp7JHhbpl4WV8l0INXoPeSpZg3eCSKnpfA
pbApBModzJsSBpMnU0UVq3UAUQ0vcXNhJSJROC2Cal7wZOsvkvNCRWnHd3GIT4TpSs0EhKT/FHXO
wM8CvuRKhvAPD2qc5wcJZKDGnGL6M+XSGcLhIxFsf/Ua3D5F8sqmQOcgFXrSvAZnuzFO/0RJZ1qj
Qv9+nxMHGG1JZQMXTFZCG2rpip0JWRpuO6jDcLQvOqWVPV34ZsFlvUqhsuh0Dy+HpAAopTt7iNra
Cotm5X3jnq83JnNCbQW2EeLcskPJS0rEbXXziOM0tceVFlnhBwwh+/LIsQ0cqsLppq8+QyzCbE6L
yKWkqL4qUQqyIhAJDEwpJULU4y2UFv26r9s0TdySkNYGxqd/An53hfEJW6DSVEjTtYmEYjlwt7r4
XyJhXjhB/KYDRwQb2IJERRkPOnn2R2eyyl4QBL8LJLGzq8AcqOIROlyDAmu6Df5ozQ1s7NZH92fk
4/jVwZqpZdVFuyRX/aZy2f6DPMBbQzIMh4vA3950la4MRpJh4IJjtj7AVhlb/oT3ljBXFOT1iFKw
SKYzUY+wPYsxgXwZWxAk9dHi5A/k8gU1Hj/iA66RMaJ7uiKYlpKX2TVbYOAduubLNedfMyyHjbbl
P2Nusg5nAZrLLNMI7Us+kz+XGYsNoQ3z7R56l4w+6MTBi4s/pcAjjAnlhzH1E9P6nylLydcQJCPm
6cP6spfnFDgiQXEj2rkQEQjcyX1YoQQGyQ+eEsR6A0LcqsTjXposmUgW0hWa5UgX58F/kcdXT8Lm
cTb/sPkR1ovU0Eu50ZpZSbWFeReHT3bcctHFSpRjrTHRlDp2AULYm2+4uZ8wqFzvcMj4EUmogTYq
lkSC/B3vkOVzKVHOXr8er/jSmpJDSNGRsLgQ6jg6sgo3kKYv8m+VHucewJf60NWKj54I5J/Ob0sx
+O+CuLaz4vX/9D41B98I2i0bnDPgTFqB/jh73Gecs6LDeqHPwkuzd85XAsRnzoZYOqo+8fnxXtWr
QEl+QfeKaszHMZ35REAyl9ADoiWa3fGRDYtMHfoTvok2nQoz9O2J2BZ3X2pHD/JEEXNFuZn3RsRa
vFSw1pv5IHYCkk+G5u2Y1sztlGqcNf1UCfMEwPVcZvuGHNa1LO0lgTH36J80PxuCI3KGal5rk9Vl
JE3T9QJDrNrq0dhN3ZDwDN1l6pBiCJSJUHku2tLsONeTlHotwtESmVFixvtLo8Wlq/20XSFfDtza
Rgq00cH0CpXA02GLErVEfQBzo3MzR1KkgtfgVyvmVJCv/TGqyR3YkoKTetrE5BroZlM63uZzWgQB
oc/5UkZS762HRnq/O4Tq3va+IMcu4gwT+FbKa8Ff8KWE2gjMATnSCwCRakvOMndpR6FvQr8B/JiE
EkAQmBcd3SAultyUdnW65HwYv3tS8JTmLhlPhf1LydTcIk3aJhG3RufbaGJtTX+B3mxi2hMgStmp
cn2SkmWwGLndFUerWCPZ7EE7ZkSeWDHJosSGhTPpwUeZYSH7pBX0H5gYJKfwIoY/DpIZx9aliA6M
S+LmKhHDV49/tbdPUA8LKINy6jzWnTF6vG962OUoaE4hm9BFOjS7Vzd8d0Xe2FPMUsoju2kKxo3w
t/Oa75tgrkcAM1iTgVLdwSzNNoFA4L5Oe4DmjudVrWNVgYLHfQPrFWPPihN45QCREIfw2of6WF85
yVjf22tcFra4Pn0EIInqPeCNXapBIQV80uVXa2vAQN+5QbfUrbyIuhdIqHb1sVyuS3B3futNn8ED
yjqXT8ZlNYLdEdI2lBmmXQhj4WnSIm6CwvEEToqocwSrqWveRScBqR88U4PFxqZxQC2Ci0lbxcC/
lZHeHdcRkhnQMm/R4E1wh9E8xP8A7RHnsc/Ll7AfJYm3KcrMHh53bx4I130EvLKiLX/H9FZ7akHr
Oig1dOf7FIOAuOYdN+/DDeC0Qa4xk2BYF1PFnlqBPG7QVRfbziAnJhtCIQ2cZ0ug6HjRa+uBIzHu
UHqOxCTEmipqN0FR5f5H/3tbVEfR1OHWpvMFxobBOLeSMXDB9r6TkzjE+bHfutR33OMY/l53STmS
4CYO7xczDSRjEf6MmXe/yhorxqc1tgutVVwTa0fHh2xvmJvqM/QOJOih1Zprnd56cN+DYaKkhdOD
Sh2rD0hbGJgT7q4Bhv1KTAbiBjxk5rDwV+WkQC0GYWL/lzjYg9zBS55ADYfO7woWsEPoNiZNyO6d
YswIKkbkkniib4AW2pAKgxxYFp0wKzMRKxMBGDhRnult6mPB2AjihNicinHa7RKbAs/0ejfnH3YH
QNsczZxtNLLxIRqbctehDdurwauKcCOxEmQ38Khv0XsEQNEgY1rsHlanvZuo9rXyfUIzxNFYlwl2
cqw2Js4QEU5DQElPRQBBnWm+WzvtO3Xh+cThRJvbfNIqaAebWhCtoVQ+aLqhO+rpqKSP1RnrIFJN
KQ8s2rFwblS+t6dyfNL+VDloByUG4ADpZdLgph9it1OUdc1Bt3IwNA6LAJY3X0B6iVkiMIp9c0Vk
XJD1VtfFy/yfT7fMn4dGVmX0XiDsxhhCn2bZ4GatKBgo+dooP6pe+rGlplcZ41pHhRW/pewo2YOP
3iH7B1fXeSnoEwB/uZkN3MqIQuaDS/lbOH7DuPGnXL9fEF3bkVTbod9SzotHipufzI9AqdfyTwxO
zkcwsYpRwSe8JuDLx8IHovxspu1ezVoU5bWY7+ScjY4g72biXdI9am5pbBSYnhavmg9ZCNf7cFNQ
hpRCJck9e6x7GkcSt/l7LmLIreC+0yJEz+KXtxUn05OIeDr/z1dkoFWxnVTthDshJwAcz1FkraU4
PvUrrOPtYYd1HrzQ2SozH08TWW1ockvCtBs6hQ73dhVMbbgDQalB2Pw8NJBIvrGRQnrN5vpL7cRx
8mpjFkUU+h4ZFkO0tbyXpfCMsksQGm8Q+NlfuPx1LozMHXX5EQFx9wJ00QR4eUiVWZz0CAyXiHph
eqX0pJjqfHCNSQWi/wwRLB18JLYf0hD6jbEM4OmUoC0IkxlNAkPpiThByoFw8JruMW8Jy0OFwP8Y
8MQHhnP62NMt1MBhE0UZniH0M63yvCx5pcajPfqezAGuReAoAUzA8VHM4mRMV7WRaE5clUP293Tb
J/70mMUNXOfDxYhzjRVewGSTZWbVwzOWIQUqMSUTHICtMnenaBqGQrvpK+NtrxEwTpO440WxK8Xe
jmkDlCTKXGRj4TAeSqGIvzdieVhiZwf5+WjZmrOFIZ8k2yQwGW1D+/IT5lwVt7AmnAR/MJ8QWUcB
9Z36BlMsWDvLERHhIFo/g1tzmnUFv+QKkgIAWgEjYyAj4hyj/eeKhLIZ8bKLe3g7/JSjYaJW1am9
w4ZTZU8lPf4zB7dmrF7UUqy01pEwCcCHZ5mZESMOUo9FeXVLitAjjGFd9eeWCApB1eHVIjhApKNx
I71CUFaMxaNZe+yB9hLvWF8L8TrkHfzftZxxS1/JRltBzSvb2PsI7q0mz1gkfQUGZBK+K1MUZael
LffHTAtJdVAL4hg10fob8f7BSbFu8kVUWbTaf7bsV7BsNit7L47JoQSkTMkLVH0MWhTB+9R7CCAd
rrL+9DQctXdNjixPYO8HNUmhy1mmkujSTxUBXAwkSlo5TrH/WFutkbEgMlXq8qeV2hjVVm9wCg0+
BMHwmTwC+LxxW7PYxPyRhXcXOPHov9Fg3Oswx0sWq7RTK9vl83S+55Sq1GwIwFnxH/lRhIgjzi9V
CSvb/INTJnPTMoWQShYK+jp51hSRE/R7+ECw2fjNtc1ykfR5t+ODcmF+zEA9dHSxaQXEciIAti0v
bgz3dDHc1mky8j3tGcqgQlyCeSnH0158/MDg8XD8gYvIqsuE5Vu5o/YrhLAkffUdNAh/jPhgNNpZ
FapzUFT9v/Ki6FBYxoSQ1jQxF8zb1zSy8/tLysJBxN1gMnK+cnGUr65O4VOhSBC2/3dO1GvptbUt
fowTXuz/BkRoDg9l4DvbQ8DbU0SldqGmWRbE8t/IVasO1WSCp1a17/BJYwjzhPCPjJT+HuWyEspv
ksVVlIkDkXvdiGzdoQQA3g4eb1MkxS3Xl8ytfqDBpelIgHajja+0PN1MGbqbk761obUBgR/lrM+p
wITi0vKg/G+/eIW0NPE1T+92Ys2duX8il8YVAAEXivb7cgAHlqqL0tlZ1w0QMo2yQsENPJrlt4Jg
KtwuNG1kRpmm05WjqxnOb1LEHk86RIAf3VKQw68gIOj4nM415WX4rRkK1SwOBGOH9Am2XVVAVI5/
4527rP9XArTlGf6sSsfbGEAG9KUFRdFXxKjtYaXkptFHkc1J4cEIig7XLkFWBOgcvpBhQ30a6ArT
6YRLTTAAPvygt51ibcDQGcI7IYteVC3kM/xrBCCU/n1rNogMFfU3wPeZrZLVm8aY+T6qsZtXh65a
6/pnGPPdsCUTULPHRfwwHBN7/he/VBphU82NG50+Ycg14FP3x5CrBm8Iunfj8TvkCR/KRt0qVc46
51Kqa7G2cY/x/1k9LqbqXWIorDinBxl9D7xUFN5UERd+dTfOJai3PASBn00Xhv2z1umCNvpRjcdp
RALolMSU2MR+G5+uUBH2VOUHZuqtHA8jJLDiwK1JiPOrbUnHzlmTRe3EEsVqLPCGKbu0/Uu287cT
KfmezLZvHxzq9bQE7L3p8OlyBg/3K27qwODfNRa/1TK5yESPlGfCp5oMDuKnyPWGxvqLwsIdgl9s
ve5flySjRaciP+uzQR98v2+ORj9xcOcqc5XNeAuRnXtkGKxVYcf/R1BczjJbaLspbR34H7+knpV9
WiYyL+IXEd4z4XDOPBrQiIrggg/bFRUAzecovlCqF1ckNgrEkWXLwV1jmu40FKT9/vScu/OWPw8e
7b4450VExS/sp1M3b9PHHkEDo0gIK0smrBtPkWcguwRvdIRAGas7xStRUeNQjTRUOi5Tb1w8jMQ0
L5kU36t6h69hGZvsdTfuTVrAJwd+VfhHHzlB660DEEwcQbslXDGjJohidiVaYYvg5Aiu9T43DtaZ
/RYb0fE77Kx4cXL1PpXJfPTZqFNPSG9SH0fF78rzRjujo9wM36florKffLoJlkzsZEQP0Ier98fZ
r4MJi8w5Kyn49HIO4QLSZXoI5foxSs5cOp1PHtBmCh9dSnKvyXa6rkHN4OpcNrbGS0fUYcNmXyay
HsKcy98mhrpC0JJ6AVHmoK/+pIqcvHDBfgkDg6lBP2EQb7zPo7RCULft3+38dnc4VojoYkZHx3CP
hF+x/bun5JTWpoRH3rSnzVx32BZ9H8ZWoujpcFvuEKpNVgVZ2u8itAd4kfCJ8/xuiGTi+VeUj2Ao
DjZFTkeq89le+3b+sibnFoa+Q2ZvtKMUZuQqaFiKP/Viz7DrpLYco5lexryc5n2Ojk7PnVONI6QS
OP9L9uWgi2tmd9d2JtMsG/E40Ut/6Mw5XtwbOo70D6co2vOUS3aKcnRnwEuo2kdH0zVEODbBfszR
3SXALzurMk7ytbBZ4wrvUVrWyVUfCPJQ/0ulJKEpT5syVXiKZg/RMsBj9gsBYdXTY8paFfxKW4Iv
U/sbYWdnfXXwAtdkhJ9UChjl7cKRYYm1oM1JWIyPNfA+eNfqbIQAHacVL1jKVy/t+0sA4lgXZYW5
98kokNVcw7kmVZRSnSLi3fP1X68Tsp+SfepaGcfPQ3/OSB3Uz30+CL42B3YDLOrokudEq2IenBUI
oq/yPQ8SI7OSIJX8C+MoK8iWczT4vAxzrYCP3E3kUdo+fdp6skjcPYRFh+JUvAqlCA17n9/Ousvd
ljj1TzldNQMgXShmarsopO4QzAwlSDLr7se77p5QDJQ5E2updoQ36J07n9C3NnpKxsI9HauFwHv0
Fy11muLYURcxyEJBwQtY94EhXRjGFmnVizZmugG8qlW8pOy1gqg6nKQY2s689dPEFWtHja5Ailfz
VdpA1T35wtK0PH3MboZGgYNRjabChIyv694NWfHeX9XlYI78Tyif++p92ZDyD05MqoVjNu1+GbDO
ARi5LZS9UzRR4cULbWD6mj0yqVHx8BAoAmhLegZChb4idorDt5xj9gK354D+5kLb1cviEettjRWQ
OeBO/204n5whnUDVtJB//0WfoFGQJhFaSzr/sEpkrdKBWs0ws8RNOhWVAJTuHLmt5aQsSaOjb61i
YcRtrvDvijWXzb2rxnvHuy4oYkz4Dl1e254mCtGniJHFo/w6iCAYvuuETeAcrkcJ3nOzKDJFtEo3
FqZCU5WXqyphsuVy5a6D7ePQB686wjSQw/xRPGgJwPsq9C1c90gWjIHypPzzWu1FMpas5Y5qJrlx
ozfbNxXr3ylgbBbvJ1N8krmxoAhKJ2ORehrfUWTA0PnU0/c5UrGAjxs7K0xsx7Zu5oydRkQgu2YB
Y5d6xmNGuL4F9Gpls3pepQ/0jhKJwAQAgo1QxhL/JjEsslBuPb25o6JC+M/lCR0xhYzxbUheX+8p
RlTZx6xPL57KoM6N53VsbuvybS9582c2JFE+iVdtwj0HIaaa3rECBXlvzd1eMsgbxo9Qg0zQxcoZ
6xH85xXk5DB0UCBHmHjZCN/qcKmnXai3b4bb7cFcSYdyHa6ROEY/ynlNosp/qgrS6W+Pe4to8uM3
RxJ+uPP06mZHk9PxbPX8iQL52JZDawzujaU7vSo+lEQnn8Kq1pSZ775Y1xyn5ESYWUfbGPlLMQJi
1oFxFxTC9CV+MtJD/NWO+E/0Hdzwd2ZBa8izdzkL21I1J3rmijHSEAwuPGUvJr0aX3sERlOFg6Cz
E/OZPW/H6nkHeXYxLwr4a6hlJj8YUB3YzRgkVt++mhuiHpkzUPgWyct8w2IaIG32GM4EtdWf//qV
0eF0bC2aXNWO2yQvejJ6hzEJfBaSz2DWqtFlElzsRpLnIXGS7CGn3ZML8mHqsK29LUV/MP7G2tLB
ciskB0fiJNfmJd7ezFIT+x1el/Zhr2+fILk37vxAumtd9ZcPHpkdhYiWkYCN2j5udTwfEVdQ3XnW
PNVNbE4iJMZjSI1ndJUHaDOUTNbD+e2s14eoAY97OOI6juJNHpkDmqirQxzTtN43Mfmfa4isPzsm
i5JPC9kRCP/t0vI/kUAcuZ6zL2vaLMbuApJeAp+d/pgeqiCKetWIcK3siL0F7fi1F0yxxUv7WcKL
Sk0qjIQJDhOvCNMjHnSzCJL35hc0UIA/MH2rPq8H1Z/Nq9gawDlbHG5nxmDr3rBZmYmMKwuZ3uQS
dANHUkGCVoR3/g/urCoxdAgNyy932baHDJWpmi/iG0/iCDgySM+ZurrrLfPWiAs1fBxQjXlA0txv
dY1aRG2WEkbQRPwsIdwQPXaf1UaLTAe6GadCvqmXET3GznUScHB6Pzx5aXl/BORt2tpxqyI9kV9x
aX9TsQBGMz7aBmVtHcQA/Pnad5/OoCiBOj9Hot4GYgxpO+lGDb8YsHOfXpeduddrmse2DM94s2CQ
1fq/oZC2IJzl12MEnhSJNstq5nn5iI3yvrMGq2WzhD3o55PkhvJixG8DDhtc/PY3Q/91YVyr1dyZ
gFBfFkLsNbIiXlpO/DUvX4rZ/CstOwWfIJc5yeSy4uz1m75a8wwG/L2E/73ji5lmhUGsrtYA76ro
G2gGi1B1dx31hFgoLSFwjA0yeKuhnCVXOzuDs1VM7vGFM2USlViZC/1hC7TP5HzlW/Dk5KeiuUzW
W+QRFnyKh+x3d24ajFL2uVVuqFKvjfz0sKLeUmfwdNRDmyWnwElMtZFQ+xj1lY/vB2AyrQx/nC81
6ZDB1jC6ZLDH1/izS+1veIoxkSkkoua4lKktOCumOn2s/Wnm4bM/Lp3UXNXGclHOxTEZ/f36XznG
U3LGUITkVtUCYPhm38pQAxaVlIpVswLEt72VbNBdnzLimuWN361OxQTFNt6KHCe847to/Kbc35bQ
Cub/IUy0tNQFjoJietgX4EGwezwKrtQMsX3LuArhLRHx/oxUJZIhGytT532wFe0hKSaEPqUTQmpU
V1o3jAh5OLCYzsDZuQOctFkJSJvpn4zPXEhQCsZNJ/vKXQrhQfrNpm++0Pnq79L+vxWV1yY/JCuV
ZuiXWXNCEjNaK0KJpdJ9ieIv3NAn0XjSGlm3l+4a3lAvfI7+HBPW/gpjfBT5cWGafNR1zpycz0ED
/q+LD5Itynt1pSy+dk0613MAw3EH9Wq5kJkHoA7HH48TdFXk+JkHRUwtR0FL6gUuLyxiQotDIDJp
VN/RRi7zcMWPhF8qPOyLl6NNQcMACX6LgHfzsT3yJpv5tT24gUKl8yB7l5hIdJoex/7X4aDLMeE6
jLBhrMK/PZ5UflVjCpEJmDbM+W5gEBLZn57hcbP3ruKJTNB9tsFTb8xZVrHmcwtyy7gRVRTg0bzn
xqIeQqqJwWWY1eZQZ7vJfyWb98igi6CqsUOXzXhccejshWNaTRGRG4oJiiDwEVJ1cUVPwB80q50M
fm84xRmIvBPXCS+FkXmJBytajRp/1/1kZx9lhC0aOIjJmtaK7i+RrAvV1WsM2aXMresRdfSgBElb
Wl6tAaitst/xr6kjCFrSUlMflDpN4RDWCnQHjpyHVkWUMFr4mYVKrs/IQzyE8v5yhoG4mLncHE3M
GGqj2f2jXopsh/2zLlE5zwde49272q20pbRK/iNPi34ZscC/+v/VpT2z29e76g6wyBLWFQWW+0VY
Y0CDwPJ62s18yeUQrWYA4qQzNsiLJ3eyaNmqn/5IMQccdVlVFytoB3upKRuhLs1DliG9etX2zTok
LVdmPcS9wB8tAOBBEpCzP1ALr709n29Xas8BpE7XKV25kW7YdoX2f1aQH5fIPpbCdWJC/KQycDdo
gY8VmFhlLqW1fgcEU447RO6FhygRlLjoP3M1wEeoyUttGy2CqAHMz9DKnIbXIzFeDQt7zS0Hdbuy
vfto4wZ4ZMF6hKHh7X49nPA9cUAriy56/+6DUNNerMS98ekZU072prgYxoasof9/mqjQlIq6Oo/k
3rnI7JOLjYwPlaVTI1zeP8wlgWPZiH0CiLLJfGibjkc7YSNO0LtFEDfl5B16CvJg4kxzg5Zl6KVc
9XU2t08pIoJbg7fK3MFlYnCFSYKt4ZwoQLEEN95nGj9r1+iMBGr1xIvsZaBqnOPOuLowJyhTB1+G
2KRvbjMILcQQYrsyZyTyzW2NduhU5EegL4jJ/rwPbcSWfbHLldMVvUp40kwCgzkQZnnkqsbPtNyo
ESHAd++g8heu0E0KAAjkgUncWkqpo6CRF6IZBPErO0UBzXlGfqnuQOiapXwyFetP/5jP331XtFML
oioL+QMWqr7rW/uLOaOsZJtoo/BoCoaODayROwKtrLeA98ze6HIfhq/EXd7SqE9jZGiUMNQXTeLf
p1ZYVPtHWzxGK3sus4No2FgBx6yGg/TbSGNGBfyZNHhOfMzuLKiG94PvUsldbVhAm9/hBtmr5AD9
gt0A6NvYnaQEde4gStlZUTX6ImZRMyQzu0w+riCRlx7X0EfLY7oEkE2ysfBOEAF/jI8l05R4yW43
OdLDfnjQSeEGdCfXW2UExu17gevFoUwAFvBNZKL90rONEpQ04V/yIJKrWMgLPtujp9kuL0qttBmt
MnNYv6egvuIAXQo974En0DBPqN4LHQoUo8zO4946RzKhERgyzCRcy3JG0KxjX0MxsUB0hW+VmjDd
AxZ4t3A63G8n4eyhT9YlT8jmtnqFlvM0lTyUc2We+NkknH/vgduW/7g6wk0GvHPhS3WIQdfNjr97
3gmjaX21FiEaRK68NDdwcleEjENil0utHfMqKgzV1xlWm8C/ohZzZYU0I4s/EVQ8tGoHijE23cgC
MDSC2IgtPvmH/K2liln8gaPrpJbmsmscYKRDMaH2gmKLp1n95shSKfBRAnLJWn3gDD/5weSolQoe
vk7hdAuSdo+r7GTTIGomyP3Y4x6dILoT1lT1gP7DCH6NqjlLZW2C9AJN+PZfFnJpzaFELv9hLRvV
c4wGsYAVUH5aMBSMUPclwubZuIRLc/eRcRkdd7Tg/BgmQhbmD4RO8ZFLzN903uL1zHIHe0F9mgXv
XR6MUDLB/rv2s9jZfYJyO/QpPfh0Fy9aYVuD/V21yuv379lUYxGJm+BKlwZ5Lyki3sTgaXYBxTRC
qXf9d0GKRtO1SqvAYjB1ga/jbm+8pTiIs5Gr8WbVcf6Mtznxonm0VLXwpua1SjxPjBTNiVER9gqf
h6J3PVpD0O2Scx097lrXhbt4bkNw0DL4ZwGTWOznNtJLl/AbC3Qi/HeVnL5C9Fzoag1lN8xhPQaA
KGH5Evv4i/UEVLu1GQVkepvGfft7NOl1+9EG6HgD6te5U2s2j7nK14r1ybzTCjrf5vzTsoqHv4F8
tmoTGtxmsTsYN7qq2GWYfNWCrJMP/4yxShvC6BuJ0f8FQ6OTTsLphSgtZ2XUcy7m/l+3uyhKY+ML
x0i5g/aDWsdDIyslV1xKp9sqo+7u1cFpplsknOl7CrkfQXMINM+t+LslW8+27efkzRPle5ertn9H
531AiKcnHH6Pu6dEL+KVfy/lsoneqiyEmYSkHr09NTeHpSU1qUCqL6hKwgU50HoDl+AGOfgCFIV2
2CRB8ckJqCZPeFgpwJjxlsaNgOfMadV5hRnYE0/XTzRLJWN96xuutOLtPOgrFtTQ1gWuN2Yal+iI
XZWw5ELDUxwkO/jP9cRWe8Qaje4W6sHqp7PMTfh3FDodfC7fv3bumOFY4MLepUiVz++UAc4C6+Er
lJiVJD9fKOaYdJQ+DmAgE5vgCzVX+VCgf3ks5bZShAH4b+teMry43zo2qQJTyVDR75kU9PDAIOf3
Vnpo+MXN6zYhsTEqSwCdiP5iodRnc1nJcWQVNxpsh0S/pgHJ140Fth5C1VQvq+MpnWaIVEQFrtCE
7yjbIXg5rrQVdFNw2dVodKMlzST4/UKlaL8yIhcVTDuxtRKAQpIig6a4JM8sxFzo06xT44qElbNA
JTeVWpy/ZeMn4NxdMQcDU4BEVYKWRo+UKvetVoe7ByJ/l2CBvsLsgWKsC08mq/VXM6iwNv0CevbP
1IY02PI1Qiu7wALO7JlM/EemOti1HN8zgiCRsIQ7CAU0rQ47n174u4qkx4mTMvr8QwP5iytRihj2
2ADwERDc+qN2xkugZIZALiUH/fjr9JPCWhL9LbWwyX8SLLpcsJOBSLTIYeGS25l8dc06Zhq4BlSd
D/w0WgdajCKPNMdY/6hRG8gZ3JksgtS+F+eXruX2GjELi8OFbNv8rTVnEOH1nlf0iuYmoCijcJnz
wzmVdFJNnfLP/3NJgbRAhicY88FVfAn0keHOhpFuF03Ip3v/2BpXNwC0tJWGtN5BH/WJvW6l5RLL
QVShX5TEJNzn45yMaxhHO7it1pppL5psPC6d3ZIzZKgRH3lKE2me+z0Wn1WOazS/gsUQeZkdFmld
Jir3OsRfFmTNgyA7vYq7ZqHxo4Z4pnNtU6QZLXPWo/lY2Azoz19JYORhenCsPJq5lEatLKKWmfYf
W0/r915M1e8Qd6H749Jy/7xibpUSl07WrP5XlmsoL4LWH0bp5YpR4rhrqEob5LDGmnwbZA4MRJmX
I7fsJU/lQhw9e5MWhPiWMP3iG5eOak7A2mRE/S5x0UsTx5fI06XJc47fQZNkfxrHB//tOarST4n2
MA2WgXU96P8T/SvTsLccIpUft6ZM9accMxlLUKGrFxw/4qYTXHY7Cr+8yuaCxmVjky80twyDRD4i
WyacPeWH28qrE0Im8HwvdDiQGC4UoqCP1AKteVT95si5kjV2LvZJ6o24ERPbVYdzbTy68RwuvXKS
0COZeKH+q61icx4OcANLMmp6Q4U5Y36XPyJ3QIg+iIzsQeITSsWkBmu5Z6T8wOF7bE2qPiaqU4xv
VpYaM94Y0THeZ3Q7eHeT0/ok3350c/5hqQyLHsPWsojZMfC89dhu6+IZWxJNADtE5xwRg9XLNTuT
jK1tDjfK4u18fspuly5jDWBRdErydOBdp3L7Mmc5WR5iyGXzaOzO1QJhvYug4o+YHoNMO+wFPPea
GM8Uxdk9YV3tpKfD1e6rNU0eJOS7n7zyg/W/llNTAfCyLt4KzbaVfZgvpjeAPsyByZ10lkMGnS9u
KXFfR8YLPxnrzSVEL6UrRaXZTAusJ5bh9HJUCZRdjvNqCrbrTY0p8Wviya3zG87OIlNZlxLXISk5
9BUg9a/lDKmoMYyB3jSmHiZLmgSU7BmLAoZCU/6v7msKQMcNlCjxBJdy5C7kS3RQFXdQf7BRRzn7
xxbN+smxrtNiAIrj3cRbR0WmPHnNiD/NBYQCemo2EGY42HoJcYhTAuPWlIz3ofrUckDl51r5ULhW
GwbMuPFCY8vOLIHTL7aukCotDmrIEpYgLwSPN4JvIt1iC5p0M0+KBpcyUuMqKg3tIEZxMHUhJE9G
vJ59DdfT6ROwjb05hh0HiRnXVXUAubLtnQlsNJ+soBXnxMPKmHCNjBWrC2yBLMhPcllQYz7KuFrN
8XgWYk5tiZuBnnIcNwBWbXGXtmOpe8kx4J0WLDmbP6oEurp0T94WWG2QtXTJkFHQsI9Owt3gd2dE
GFhUXSRF/7zPzN1yBLy5g6aBFycWpvNY/azLX4EGuxqINbDXj8HhEFZ5U6a69AzjXPIlqV6VtZNh
6h15+DAKj1ecZqMAKKFxUp48cBzoYA69vdK+Z3PDBCLqJgx6wT5Cij/XkjcoUp7vvyhUcpo13Tv9
PmbkMhNfwOBEW9d1WHPfjnhfO+w5S3dd22gNlR4yGEMFO0x3NR66hSAf3T5ZvI38E5H6vxUJEywc
zqQ3foquJXv1UW1nRE5VIV+yzc4aee3uRygJ4yDrI+2D2EHATkhPd2RcUeYt++yS5ueAWdpDpHX+
07wm4rDfycshkX4PbkyEM4vEpw/nuHlLGDc4yxNNSTPABRhzHTGNm44dwlSEGN+j4f8bWpRtDU0P
iA49x1XUPBUT+qgURt1gLMIST5V7gTW9nfGSeJNZve+C2AQN0JwtFvMOyiOyndmmbchHg2QCAG1y
6qbZiaV/nTOvEwnVFobeP+z/hc5KMhOWDS6OKF0AIKL9eZIg1WzZvb42WFE2NDRPx+UuDd3UAlms
ebPEBSjhpH4PZY4FrEqY+HYLpPxwp4f5QUgSCzq3/jTAKYucNV75bhpwPGy3ocn2wuhM5+0e6fpK
YaYczQyUdoMqV3bCRIpEI5tUXpYFo/0/6Vr8ufvk99enW9XPmCBfPIJSmoJWwERwmSJA6IoKiMkc
JrfjBqBjxgd3/gx/KTQH2MbjmlqYDarCHylwL1xuqGGA3AKbBcNGVJZJ2DPcPKzak/oZZ5gDmMx/
yWIzaiVpCxUxBlASqJua4WiKD/Hkn26q5Tdr2ANfhW13m7P5s0gs4mR8dFI85UFTqt0qta1OcFyj
sokYKdqX8fJWySGrHtyhn4chuQom5OSy+4f/h/nsXtXbLoRWl/x9g7s1B/enJ7YHw/RWvfFacqTP
jpakP/Wxtsj+MT/JxCUopezDFERBrVmSmoQ+jUyJe/NhwGubTjPsVAgQkLnHR5m4ZqCS1BJr6L/+
BAzXLfYWNou7fRcUmWzn29wfQNMb/S5GnvEY+xwGgmuZ1pfneGF4fa8Pepq6teXNg4VJ4Nc58qeW
LvriSEzoTctg0eh8DCKtUIkzzkVpySkJjdmYSgX9CJ/x79mm77JtULqdCJP6KCx9CGatxTIPWqDv
JBHqigUzn05dIrir2T8m+8OkJGSKpI6+q7wJ+DoRCiXxG8odKkRc27jmm8q0WrVQPewlEgJuXlrj
ChkBPpLW6duhViC2VXWmldN53fb1mh+CiwdcCnRSnVouaAuTb9/V35aQuhBU9Yp9Jx1l0mfOOVmr
eWTspGXDCWzuC9shU225gwEDGvYoL9nL0VaB9T3x5tWFj86Ficx9ZFtNIuulDXAE3uSeGJrkNmQX
WjIQoKbLgsuAMzoxCtdCig9VDmqXbdnSWgTSqB1OHIw9BYIlRrIjCIIKauxp8/HyhvhUsVzOknJ6
UX+fQVd1unDOwES0KVbuWrW7uSK1PmzSGmDhbjKTskSvCgJAC7feozUD2vgyYDO6Fke/AIboVZwk
lhHObbjX2Xdg6+6oNLp5PIEP1ycm0hz21zfdRymqZaDV7kMndFrzDod46ZJlaic6T3iKkZ9NeH2g
smdAmiFgPH6/pyW75aWphqW1/vxMwKm0sRDcVYCpqfOssXxvQh6bdmX+tEMIKaMLUsHBLMR1VzWl
gbjk9tWI1sJjwaZIsl4F5ATi0kYmt63I1H6w9gNeEij9P9QGYd6yfxLPFs58AU/0Sxu/a+lT/3zm
a3xZyPioB/ZTSETLcxnU3WX6ZJ9/KX29zm6/3bQIRzEeWsYCVhU6guy9hWUFgRL4fGKFpk6+pC/Q
qh31rRkhsayj/FZzBhRgWjNqXQC8Sq9nK0gMms9oNVUJwHMiCapkZ68fKLBn6a7r32Vm08TZVyd1
eKXnh5Jo/UQ6Ga62LPmnJ2bTC7FBKBzjOyUFSZOcaJC16Ab86a6SeaDvDnj9/7dT9Up5BISU1+Hv
2YQKO8+bTOD8kbLBaUYYxb8AuHrmGTE/vuv8i34rn6snExJ8Ut5/i85d2Dqueo4fa8LQcRJW/Xjc
0HnwQH4cdGs/J4NJfddRT1Xf9e85Hxs8q8o2EsM3118Sk6G60MYQfPZByxdgrWr2w9k1Xg/ZxZU8
e3YB+YVbHB6KHcWY05CDeL4MMTT6dudXGN5hiZF/jf1i5EA8cgxv/iOpkbiVmwUfPnBnjnlhgaWE
oOmsIm0h6IVP1QLgRkIwLdeXRolpdaGmZ6v62s2wu3IOB9mtvkeEylKVBVYJd+Mj9HOJkop5PXyT
lSVA7u+mmX6mkAXEWYLrxzPd/A/jIyyHdSHN4po68oyN7WOUALDMTcZ4aA4SeuPDCyU0EuFwEILF
aqhS6rEUDAsV1aG9TonnJveDc2FedQBm83j7p+JuusUILpIQyua4+FSShEX+gPJN1B7lGhxBY5Rd
b2Pm2ZpU+rX8qwCQwp300yn19um76AtGSCm7Ju+m7Y7N8maUomkHJIaOQiHNW1QUfljNRIBmBt/2
KFYNR6w8qexzYudN6ruqwQm6HliL2P2tDAmk0KqGHwsX413QcKxgw+yenR7fKfz4VL4rOK16Skpw
Y9M9dXC/Vb95h/j71CqXA950Dvbc89aJAmkZCNmGOTmZ6DFjIUGrjgl1+K8m58DuSUn0XiqCQPZt
a/vFg0cQLxqqv5rvNe7LBikkMcgld4Sg6dT9aXFhU1rOXSZMp57mvl9nUJNK6xmG//xHC9rM87hT
y5SGH47X0puMFhtW0CsJMIrkyIRUDSm+jYxKoEHGrCjjQofxOkavVpzNjuxk4ypJwwX3sERWxdQq
UnqhOlvnwN9eOBXk9IT6+jKiYbpxg5zYc1L4Cf93qe3NVAG0OQ6ybJN5yb/ykrH3ccDniMwdkxUF
yVoeqruxFWpc2bjxcFaSFw/nFhmbRrnfEUzRVD9n/IAgCqqx/xhJsEAPHQAvx1yGFw0QNa0oDtL5
Rdr2h1ueiVQ37/XzN030X+Z3Xuymw/O6wfF4DxLAJCXiHGPrGOykHMM7rzBEiZ3FI/G4SoO83jUR
b74qZ1lqKcm65D1YnJoGE459/pGoQJQJ4aV5kuKvTqRz0bm9Jy+ZgWWa9hoa6w4Xj01gwv6d9Oo+
NIT1MOyl+8BM+LEcq37yDJhJNadAFgPfk4ZFLcVIvz/6lsFPKDFPSpfEiTS10E1UG6+i3yDgOFe+
yvsdi6Lv1RZb5b+ITBTghlVf94eFm7pLCKnvMB9IIZqNhCMOcXcHzimcGDUsd6sAu43Zv+oo7Ele
0yv/o4vEGKEVjHOW6QMItHWQUpU4y5eamHaIl2DVl9dVibfqRjVFTV8f6fQFo61XzzRCDDikhJPi
5eiPjdaT+OOz8f+GYfPjGBHqu9uMEMAXo6q/0I+aVMNIMcOC+9j4bzQ1ec1/lb0k0ixqfaP52ei9
xjBRnia5gj0w4EGfj7fKSWvA89/ddbzTOoIVPd0d74aWZp4wgPRpZlWoYInsj7/FyCc5KQ2gWZ5+
BLD4x8/tp4xMMLT/fufYeuev/NmSB3c5XLxEeX40JvZY+EMZ7K/QpNYxNhieD67sPIcP+Noj8h8/
9KVk5qyWZZYzT81L8uLfLjfEDfMJjZcPgWrCpweg2uKUgczA3iw7hikk/9l8tPHMff5FmM4Jl/q/
GYT8qw1nxYBl+9wol6pJrOx01jDh/zs3zIzLuGVgboBNy+9+Nj5AbYnV8c+QM/ECECsoousSR7ZH
6nvWd6W+Mrz+WjR+HXaTz8kXAZ6dpv11hEOO0qBlC2XiUnOh63VzMDkGmA8LsVsDYYMWeVXydXMp
vPxU0yh/MzhTtRbK9POl+npM8UFUNfcnyQ9WARwK0pZNB+72w2c45rrFuQqyY43X6SaQQzmguaRX
dwH6Swi+VBQkzanxQm8YhVVUr2muoufiw/aYgYzYTRt6/gyZAzqPfYwWblN/HDZYETYWNwwSyJQj
oWHa5ma6GeCW1NX6V02/nJxjc9r46ZRNOUCww83MSjMXg09p8LVsYwHarEfAjJ54+dRVe+pTw15+
Cn1Ju0ROtz+lT/CYb9B+npSGUbfAKi7IE7hZh93VN3FJ/0R54Aje1b+cke/B0jrUDMXaTA4eE/uf
lEW77fs9Iepg/eswRf3bdT64t3J2iSyZaK7zLdB5zGJmUlsQocYVXlR+tWutMDBfAFMEUIFy+4I4
J22ABK2bqnPnuzAz9QhhG2V8+u2P4Sxga/4RoFv7E/wWtt6qkUhWJAFpX2EYSs1RH2HAKhtb/uIX
m2gfj+4bqb61RJ3JflkGp2urETyIoVDO8kRs38jGEBE6dUgpMNTZBg2DC2OM5L0CZYBIhxVlenZ5
y98upRdoYl+525n/gIXMI1/tFlf+TAWsUTsMIjYYnxUyklPAiEKwfrmQKu1AtnPvMmE6ybxCqICa
Q6Wk5VDZqVooGp3Ky7Drij0T8ozwZur2cGDeU6bNG4BXZmhTOxPSHpzWQPxDeL+QttWWsevOGLRY
SCzbxU76qHzcNnq1RDqFikxccnrfGw+PRmt/Yy8PJjFbvkgW3yIiuZ6JFFyEL2AbZ3D2TyfjSpiW
+X6rHvp3Zlgur4p82VEfdQE+maMGHdhFfvGPkXn7vZ65Znkshll0vBoDtGBMn18bRxyFCRmfUStq
rO8Goi0NofnvevngfGGYoofdcPF959MOsDxIL1m13Srb4cOEIBbnuNlRTfaZl2S+c/KNirSrLZSE
I2MSg9jAKdluPj92LCCW3LsVwLRTakutysh0jCMqEtBCCeoN/Hhp2ToX9cEKyUb57ckIvQWEQIdI
H+uY340I59zm2tR4rrSWZWkZMViSSSi7nDqS3FxJfu1XWcPSg0wlxWuceL9HvXwqXXAerghN1bXa
+2f+szZiSS9p0AB6Wgl3CQdTAJTMW0tggyT5yXkGMsva1Y9ikiOMk+qcNuohNMJQ1vqyKQBIagYM
oUBuTt6OPCwkuiacM4WytMGoIvAD6hqvSeVySoSk3seDsoddMxvvtMhOOkCI562PXnrLxmZRxaPJ
pfZswJHnzAIcVHoE5nb2t1kvw7i566KIHUj5GXgNgRPmJGsKZ4QFPLL/stgzwH8Fusv+x6Q4HXTy
xz14nODn7uYaGk7HMbIRfnLS7mSeUkuOn+GQbS9Rd3At+mIhIr7iN1GUjNs5PnBfo1oTfh6TLy/M
S1FbP0yu2ZnAfTkxe9M34D+JESqblkZ7byPW5e+Tf6cTvF85kVw3AVYp/9q221nSXoemMhEKK4wP
6PD5viUuhnEZj2PYUseNkV7FkxYCqObYGa0DTiVuPgnfPHBQ7Vr86L+uAEJuAKD8MQzthq4D5IDP
Xa3TiMoNu0dOnKEk02fONcu7JRnxglvvBevlOmKkWU8MfJ3j79LQKz2EiGLCcy/v82Ah/TqZt1Rm
LsUvjOcdFfMFEdirYReb2EUAYDXedyqrBsnXAb3UzIN9HkoGepzP03m9BtNiT1Ve28N10xmDoEc8
9cjrkqwHAwnmI9zgbb0pwIFVwte2jEHrSolmOEzPEtQV6Q2r1yj4fpA3Tp7r5PsCsKqYnBXCsJwY
XGy5sYmyHI+cnmvsSpoTbbbfrjUFWgo/qQvG9RVhXYVEgizPMlyh1QlOPm3lCwiVLHwrTjZJKqm2
smu6rFvWrKsgxSTPHei7+8FqJ4NAZVKELOFJQFUEz6qzEdhvSmho+GMdxA8qUy6jVA2ZLnLaTDcB
N39mhuOjmEkJJVEFJWtNjyyQ7II/nc9w7IR7qmhMVNxTdPxWiVqqdecL7Vi2NvXftpp71o9y6CC6
U92quVI3rSQYRIphvO5cRKXO6k7+H6t/V9MDFGYdn3NpV2xd5X24N5t3G6UugHJWst86jjeoJ8ju
wwSWiplxkO/p4DBh58gS0cs1bKGQyTibV85tflLteiAO81+BhSGMBlMpYRDyz2sjDnBzYCDZGrV4
lNDPpWRjgU8xaPFm/TL6NOceFG7eAOReLxXR4ZEdPRgGyra0BBe1siA3O2HFgG37VVyjvYLu5Xm2
VCaL6wxoSgD1Tefb3ADAnWnJ9QUIzGDajcVKUVsJ7u1oasEqgJjYd0ff3PXvtcKFW6AaGa7Udbtu
O8m+iQSwxUOb/pkZGSTioIbldVnHydQoGk2sr6tBh+6eKAvGrGJHJT6tMChCoGeQO9hlhJvMd6+q
tQldCZfAq4z3shyHzQRz9RwU1N6TLr97NJQX0m94CryI+CY+xISf51t1sCHyucTd0wVzcLtEvvlc
rGPy8TBYJ0o86pzESMLp3kj3H75RFGiMnrG/unqoWcVJvgqs12PyQadLt0fYw3g7hhyE36GAfMN2
xDFmRr3WtKzASkhpb4XbKrtr+xKrrXRBhE5nXunnd7TtAezBbnGx0tKCWtxA7BSYVUyO/L+p2V3B
2NQO4urz0TPzByVaVwKrkumJ/O9WzSFRJTG+xtXR7+GYkAAEa+qmEdO1qPp+bmPYXBY6v6Envkmn
h8Z4BphbQa231uO3oIjNOi1sDjgPQL8nw+9itxo6aOlmNsuLdquaDn2ZXWdSZJX/wj6Fgg/vefZ9
P14CV/AoyW96JgHsY1vglRlUSDpnUpkmsmy1L/61HpyvgO6iquXpf7khc3OHiNpjuGA2T/Nd3YQU
C0xMZwmEXS2skKuWjSWQzvwN2TcvvkdwnRU46na9Vr3vYTkFcE/lDJlAsDrdSgKjhCqZsALN7qun
sqUsjSL0syVPnYmxMwy19PStNGztngtXRbXoTC655HxT/2QdMWz96BuOWuY9LXjMSKLkAlUuFo+9
er7PrcOsmxRz/5Nk7z13WEcKFC3IAzc5DWn+K2hoAUYUD76QZpGrNBHrBbnYGSP1I2GcVcwRCXZQ
nObIuf3Irw+Rt5/+oVVdUis9d6Di08f8lgqxwZstwRCvRwTXLBo6NAQFFbFkBQedBewsRngWxAqE
DhAu9m9j8SXG7+Lw1NLXsTHD4Cyj7gG/rKi8zoBrL8HoeNGdys5G5otE3gz4chmKLLUAzcccgBJq
CWrQXYW2Z0k+O+X/nuS9Ncsm2qKN/7rUECsGHCsMoCmiNQklWbJ2UNE1MF1Zr+16r0o+auXSzQj7
+CRjVwQCBREuygQzLHhcMRRSdTy6QtbF42ulcRQDhp5mKPU1MCOEE0su65xWtReMoaOygXs9mit9
ao/62gOIDSfIRFa1vpWr7nW8pAu+as1MY/C3aPtYOE2rj3AAcuEyRPZJQ5BKIncjQlTpFJvleCJ3
oFPwYfMQe45LiXt0+luHk76cYdZL/hImmR1Akn5ZRS+v59+DTY1tEXIgBHKqe7vnd3JXhH+yk7eN
VpSZJw0UB2x2dCORXR+4OBAB8pZ1Mp1Rf/k2Pqs97xXDkZjJpdS9q2KAAR0QEaa6iP4gcYauRbNj
PKk+fZOiqBTfH6Fm+SKVlLmuFWm4VK0UawUvNCBDtTdMZh8eS+jCLXagGeAY39KT1Uj6Oqy4TDhu
JdSxiQZL3/uLrozZWaiwgnGNDGsq4jhpncHslhAPk/zJgG4gaFGQYmyvrXHlINWgx1kayrWbSP3w
0ZDQxEgKmbQ22yPZypZzaxx9KKQAzb9W+gF1li58o9Cmddm19IXVFVfE0DSdaGQTnBy0yZAR9SwI
xMRmQPwzsPEy5/8P9LUAAHJNLXr0RrWJa6+u2PinPNE/gPq0t8DnUUdcQAJop6Mwz+hrXRnydtQo
CpV+thnWpu5g/Z+5YZCa8ngrAjAak+H/XcaKoNK3FoFA18zRRtsyDRgAX6Udq8U4E/mcT58S/0Gt
ObaPomDAeuSU9ReGwPTfF3tJy0MP0Txf7hTnAfm5wORLGnCbInW/p3eMoE2HPXuCiiOrES+AjQYh
V4l+5XfY9XAHYcBNnLNWjfBzZfeitv8hdDZW36FXsZ78efTbtsdMzWlZTn/BbKzIBFxOvjfjW7X3
oHt66rpz95j+Q3hhlDOpxrM3OKQx3Bf7uN4Ca4J3R7Kjqj23fHcv4nqW5sUtIbvRvXsASkZjy7a0
WmoOus5MR5PhMoNX+dbde9A10svogk5kXwoB89iadrs7oCcIhEN9HiDuiPnBItPK6zMebvfv48iW
r4i4EUToPUcRmSxMprq45U+VfepoQHQlFfZwCzuN/LxIQ0J2P4irQAfXLwEWB046R87cE4L9eL2/
ou5/KH/J5yvbcwa6b531zHaBcUHFXH9gvvUdkqrnEBV52xQDg5ZDG2mO1ST8M9z/+bIfD9wcwn+E
ep6MOmLuVKcIH6jZ/4hSsOsYNp7HcmXrY0SW4w0Mim2+PzxMYxyEpg6jEu+15Nip2fhdLDlwpMpv
T6YckOWwChvzAyubFGKrx2pm+ocDVoaQmT+qLgSyOZ5jnNnRKTebT23diej5HVsiCyEZq1fFBLD/
tG89YE2dMEUjmfUXvY2DRaUYCDYHdX1ZouwulNbJ9mJWmFs+863ElZcjcY7IXkI9KwIL0LZ5ZLmK
DgkzEoOOaWs+z6uAob0JirVKlcZAmIQuPdY/pEQMoBBWA3gAqawW30s1MIzGt3h3ZQzep3c4+Zv6
X06Ly9fc2g/IGhYn2abe7Dskcf3H/Lh6B86uUVNkIv6niB37jlte2o1e7ig49kN8X1xWeRsPgyuu
GaNuuS6RM/tdj8ap5qc6X9M2kskMbqOeayMmcgxSXTCQsCLckbbmyw2ltcdXCba/ArEeK3SXAtKq
Ugj6uC0z90zh9QCiUh4xxT96LdM/hNMjWpYaqfkM3yHQK/O+jH0s8HNafesvFRSEICt3LB5PqeHP
kHmA00gvPBdVj6n6vHuLZg3UYC5ApOK6PS6vgupsXN/EckG+g6ZkfgfUTPqiPdnvgqf5hGcyFqsl
ItYLT/Ejpaahmf7R//SN8TratzLgcZzO9+KAFu1g4IidGmRhm1Fd46W8WshugJq/GvZPIz86Te4A
Cs1TQ/+vGNE5SOqwbA2vTcXrpycIMU1V3xlvQOq7oqdUkiJxFCnskPI3Kq3wefFjVZA9tSnB+wCH
k0Q6h8FQVB0PRoMEv4K+rwbY32WlswrlFcaUQlEDn80skoNmrgsPeL/ij2zU1Q5pNELOfFWozviS
UkjQq5vn+EW4pprXJM7EHCGNid8iHS/QW5tDoyeS1RD6SUE3RaYyANy499vdZ0ly9ZLJTo4ihhJW
if9jvZ0/U40StRZkc8ZhDNfzfvuS100sQ5QqSi8+mpZmtUH9Lh/BepYFRuFt226c/sy7ndzAQivO
QIbe7G2CVRqYTMKKOLiC6fBRPz6BoIYRu9UQFnRup7ip0wNFgiZetdF42fRx8ZdKnk0HT5NEWk2w
gq9N+BrU1wZM+jtZNlPJ7ihYGD0FxjO+PxMDYxxC2MomMvzGqNtnh6BmWzV3nLnLDyWAxpQATQ5L
Wte4nuQoy0LLjMVaW2BXWW653S8pmAJOwVcdYj8vBL7WHyzqdD4U5Fg3o1sORSutu1cRb3Mmpxu3
7kQvo8P2lU/ZY+5kGdr9MU+CpfAbRH4HwtNrrdmcKhZCuZLuZ56pITMO/taKSeOi6oWy55D9D1lz
ToNwAV9cYDWEKEESF2KkUoa9g/o7AMNdGHngBeHQ0e5rMs1ZculCd3D7ZYwagnG8erg8/HOmjQX8
7rL4MVPrdZo0likkl9hTCyZVdLFjMgRYj+4+D7pFA05tvdI9JnzhEK7UmFURm7DVTMnhOF/BRPlV
O8DomDz5R9F2ZNslTVzCDuTOpLKPAR0q+MPIpUz25C0W+/Ab6bbqJPDCOCEpysIoUn9ZLJZl55sm
mBe3665PFikZsytNkGMMMrcUQdsXtioRDjGTuROp+eG7quvRYvvGPFkrPgRZd6QGR99wwqObocV/
f+ORQUUVL8+idTidFJE+uK5/IERvzoTweEDHxyD8vwsNZs5oYcJl2H8EM1jjmmWnqRzohr974lOa
A8UxBwVS8fG3FWH4BKDDTF1r6ExpN3QgFEVsZpT/bPU+oHgeIYw371C+p1bNQWU//fhI0R/UaBc5
mI2nEm4YLV0jKpPH3QiPnyY2GAFbm36gMw9ktO+jjpBuA0ptpPX1e3fxsT6AOlHADaguTg/Pl6Ye
Fzd+kPznsqLteK/jkpin2gVwAZmpondmMD1fGHX4jlGBt14gnS1ryBin8ZVzbkKz7H5A6FZ+x2UR
lwkrsZvuYETUKQmeZvzWMFnglpGOqdHMcl6pVwQiY+yzznowGsnAYpHJnbVdQlMhHVVv8ACCAZPl
u9JdMCnIq4//L0teKssGZKoLceBahuxKzF0eswrtviKM7ycbT82adKC/87hlPqfu20mBXgxFRARB
63Z6/eWxuQWIJmQsjN/mdTVKzp8lfcD3XLuFC2fufacLt/KaUQLQOU+FI4oeybqqQP8UVbMO2aGk
Fc+mVa36iZoMOMWc65Vz4MSf4LxyseykpP1uKVTv9oVSHxtKYhCvan5iFCqu/JYtcJaqtrQ/iWQ/
fftdlH0roaQ3QNHACWcDwCljmPIP5PLxt5zuiUOCs4Mc5A7WwOw1hFuyr8BQB1TwqgMOzVUCaldU
aZBnJLQrcbpTlPQ+xvrCWLIsx3pX9hOksB9LvQBLcf1ZvfNe2QWGYXtRZ/WGMQf137PEhlTOvjHh
Q30xXTKMoVmOMlKSlwQ4zDGTgNBFPSmWoF4WVUI5mBJVDNMRyaPgss1JEnP4aDvKRS+CRiWgN7ES
KUulYoHCVTfW0hn2lMdokGg8kuaqSVGd4AyAKRiNRbaJTHjXy4cwz09smBfKJB8LJS1UwuysyXa4
ueu+i7wuuVoi2N3ZN/3UAqGmDBw8V31U8cU2JphBUGRrAMJb/TCBILNlcW3LgTKuzmdTICXKgzUy
tsWHBRjw2Vd1XdMjEgqME7anXUPpDQo3uERIY61RL0Qz9XPH/4FHcHl1xsIdGOUznOphHbN4WcM3
T0bAOmk7OpP/QI30JbSgq8fqKaHW1KOHhWlX4FTaUPQeRWhq8L5HxTrWHdXiDWzOFfKqt+M2nZ41
9zDMH+ssmuue27d4voaUfJ25j+11gaW5VzJV6qwB+1ALdH7Bwp/ade+Dp2llLrhHstjp9zoYu4Ik
YuLH85Q6D9byYh6b4L0pHP7pZDKtoVQcyJt7nM8BpGSepQrxTmVv32kemQNA/4RYcivt9NAkcb7g
8RXk4vOdo2Fsi1hejffwoRzoYAzWPd/QHk+AIoUyRKdKxiNbJVExr5ZMRkQMtNbk3eYOgWV9uuxO
+aFD4Er/aRel9WCx3bTcTsvDAzGsRF5lnCkJXM5UWSGvn5Z3JDQuA5oSFkvPjkA0Zd+s1l9LMAgu
awQmsmxow95hF6rUQLeGdkjLEP3LUSDYWNml8edQzriZJreNk6HNj+Hnk7M0/f70/O0KlDBz/AGC
W0uC3xAmRfyr1A9Pf/PKa+jpOIGOcYvZw3F8YOkk9QZwKcp9ORuinHRl55D7ovDQTPpD8U1qOFKW
vk+7ocq4yUpZJQgjhLHvIKciDCT6P48/IvGzFklVu5DU0e77lvr4ALKsNrPe7rFjJOWuznqPy9DS
9Kh/tsHzyXeanqpTJK8kMnIB5+BqacxRh5Mfl6aiiFy8itaMHG+Ud0e+sNieSrbvzWpF+sG7kLFg
I+Z8DJ7SMyItXaQObOj+BErQO1KiXadGwPhACFBAO71MAG4QHJf0IEIiqp4utYIh+R1qXv4YCjj9
eJ2LlWEW8uN1TXXy/9W0XPDHhwdLGYDQh3Oz7hFLNTUcH5rd4f5fdttzFfcz+ZGCeGJlKWcliFSh
QM/od6a4wkv0G8VkCvoYD1Pmrh8CzbppIxlsNBqM5nn9ffUfOe7hl5EU+uqc0d7H78O6gP9nUISE
RJJ9xCUcWdxA9qCVn/n+GAnORQoab7X2fZ/6nQvanZofUXFgHXTafy8HGPw1/AwsT89LO5G+lqdu
dQhT2tX1ejjdYt3+clsWrSjGHqgdaGYZA+YMZZ7wbAdELDq+/Y06p8qnOPwCfQjjyHp7ckl+6uLl
9l5enkqLK+ahkAZGOVEzN6jQzeJ8WjEStD+oBl4mXyer/E3N9za93c3YhqhN58mxQ91jptIC5Ovp
2Y4vekbFEvMDhFcHizwARrUlwGOpg5x13SRvUYFP8/6rZtV7kPTkms2BhEF0qSG567a+LQ5GOMk9
XOymbCBu4/KCv/EJK6FroNlDNezuTZTY52bEiwGmruBZo873EI5OTFLhgjalF9c6p82fcJUG3ITR
irhGPElh81Gb96oSBBguEnE75dOVFuOpRrmRS4SqowqUcGy7bbXOZtWlCM3EheT1kli6iWzWoAw3
mM6gNBBqbfptGYaOgNG12HPe4vYHP5hjgi6Odn75wVCpdU9MUHLwniCyhXriUtq6usvvPyFbv11d
QxFFQJj/5oLZ4NIBLM4e73oD/M/ddn1OxHAbti/j+I6Fmh071Jx4W0LyD8p7Oz4/7UpyhV4vNPFi
ahLKRy1BdYjODb/4MmFuuYYGUT/6plH+bIVsoBokedrgezIeAgIEi2BgB5vpvY4KUCZrltYjM3bF
Gwl3Z8vETz4A1CyZVO3sRpspSYNTwIFZTjlwfkHtYwW6BVYC5XapCkexTSz9fWLtccSRGhsEkk5f
uWPI62A5UtRUe2QC2mMv/q2J0Qf/WCFlnnQJF4gL/zg8qoLlyOqPnvMgO0fTf7pgkgiWXtX+NI4b
DHNf82R8tWTc0kAgiXtbOulDXiZZLR2evb33jE5I+jCpGxZ1R+Ib5soVKvqdiH23SqpDonTjkT75
ZUXJE3zECv7fPoqy4bM3Esgko18PUAgwhqynJBUIZoTC5pgDSxIvidQPCcupwiBd3FIrBjGn/uW1
cxF8JqDdq4q4r54OUmG432/zqAOitJlOhU/uAdsfZII6w2urRrkYj9QU2WTSx6fBAwXa8oYfn+wt
d9Yq4myUK0srotMpAKy2e+1qzrTJ3rgxd5fqLbitgw0TAINpEigzKnFilZcBK0XZISG0x8oZosuG
h0QVCfHFkhhlPvYX700QDxYDe0xXj6LRSS2Tk7hDov3autrYHwTBrUoJGfYkyISjirjWk8zUw1Zy
QP3HEcaH/EWiAvrPO2bBxMfpyf7Na+Ak6pEewvt/HzAldIKQSThCAJj56iMROGIERALi81O2Ao7t
trKaND4HeenRPS6P7q6V3biAf4Iw8BIuezWAuAr6sTDKGvzyk38789NBlNoYAy/hB5ZcgIby6f9v
i38pLkClTNf9emAc5E3Fd4leAXrSxC4iXOcMAsiNDW/Vv2qy6uRtbnr9sapdWt2UAx1QDiYgrJrd
U5103JwkMw81y3QBFz0SDFShDDaJeE837qJXcWw+9nUHe07pmr4bq4kzBrLv/VHF9UHEJz4XR/Gp
r2ou/1XBUS+xJZrLTBZhsZuaSdsyRiRuH3rth333vse2jpFIF+6D8035VSfvE6jNaTXX3VSmv8zm
h8D0jgtP76r3knmdDaG9hL2kXiz1ro8wBzQUNUUZ+6Bu8aX9dy755GDJG5Pcx2FlAwl5Ze834RSn
Z/FMM+rSlDrDJpl91m1bmeVl15lloJcfBZPUhjn479aObeAIWk8a1Yn03K+WSI26NKAvO446IroI
0hqd6oLCSArh0FGmZhkRYPPd1Q36hgM6ww/ApZoHAuxjFa9JEqu6KZl28W6HvpE+loSkfaQ62hhW
mbYKfs3YLFUmgdpE1VkPvgFOGXoJpGv+W0FQWzWP0nUotb+IkLCsWeF/5nX2yOisYbVVfR0KsoXC
BvQU/aYnGu4U663IpQD/pgjGaRKU4akwT64b2CA9R92y+40jsRzM/hJwBw/38T0u8uBrqn6/D5nF
vvANM1FUGexB1emjX3FD3y4Rlj1wQWkC8niqwrIT5pZmg8eb7CQGoraFhejaTqW3uopaMNvQSsEC
P9tUeJR5wZ1NvzzKRHiZ9DVJ0ysUy39Da7ksxi724dgK11+/aYdunCTNqBmifr3HGn6kKpQ75fWj
oR6hvtnoxTXrpJoAxjeN9IjFQMy/fzinh4RnaQukxdaHt2ZZGgFCpsNdxWhlG8OH0TZB+wy3a8J5
VbdT+93dJZSHFEfIq5Td2vRh1kM0iw0FEnc8I6qix8vTlNOjvRuIEBb5kLGJ+Et/sWL8NhYASWbg
QAMsDoUTx9OFvOyhK3CO8EfImhEq7ogS5U8/HRsu3qkwJjgMxs1f6TFHErCEy17V7/bwR9LZHqr7
td53XrMruS3MAdEtxU78EH/IzeHAD8WjdVCwYHWXPvS0Pqqy7ftd1UxwAMgSmmBDEwVntLEHIRZx
S4f6fMVYnh5uQoF0LKJ8yQUodnLziwEc/I3Sa1Amnf3+1cWiQIXpqK3AgaCl/oxTPE87KMx9hHz7
qbJuakprbFM/ETb6yzNljN8GryLInB39I9n+GtSHQZguC2dMAzhf4nKsYYuo3Fweq0G6CBNx3vNZ
gM7EE9lPVlSqffUYvVzOCFc3v9hwENnx8brKcoVb1HlYUJRi7TECKml5f0WPU2ekgPJE9sTYsFyl
SL0Fydtyp7h2EgnFpvi33SXFPVIElrirTBdvo1OyfYhUFK0ASHfv0G2m/LXiNtN/Zs2nkhA/kjIH
KSsGfA69ea5yBdrQXshjZF2KT/luecH5oRsr+d4iaImq6rdYDx+MLy+ajOfe1TC2QKgMwzKdP5M5
KsBU5rYS+tLnsWV5nmU6F/AloX9keUezv2roLxtGkeiYlhabSC3394mFbxFVWpuMpVxRbLFr8Hxk
GMN4M80w91YQWCcE9Vb9YvcHayS6OkbWU4CJGkUfxPsWAmR3INrZ07Im5eemrwmcdbtR9pPoLmzf
p5W8yunIWxqXCyysI4jv0fscZzCxPajV3LuFh3ChjoqrcMtQRuE7LOKERYVfEs1M3FCBv85Vh6aQ
SuJA/2p793dE1NkXlH9lofb0CIlxn6qelOpuKt0c/dUYlcXrWbBwIQ+psOVLDeLAzjIavtAQyXj9
t4G9GGHRK6F7bV76Nq1N6T+jwvnD9FG1f0ir4eGbwmSW5SdczzqZuTnC2UBhK6ELkqmX+sVBmx5X
5TPiTwnPrcuMVr627lLFdPzcCPa4vPtFrJsowWbz/8DmbhpHcdycW9Q+6M44ih1jezPuaNq5WiMR
CxzUbd2D4Se77z9SRKu8Sy5OpIa1gHTnrdOHEXxJGdzQNp7rwyYM9hUVLbb01GCrdMF/Cul0ARfk
/VrZBdddlc7hyHF0DxMU7INSiG3S804ztLoh2ZIrlu8Y/oqkXvvpYGHvm+CcQj3t8dbeN476Ztjv
xXJh1Ow1evrvfDl2onwsiup7qhSRij3DvqtN4GfkLTCjD+AXLWn+lmNrgeXU0UQ/EBemywmE2I9u
p/AzaKQ7xT+HvaEPDzpJ66lNExSqAu7hqcMGhg/WfELMOC8qk1OyJAhZVC9fDrgzEgkdHG9EOLxj
Eq088kwIQ9tWLeq7ogf5d9X2NtNnBO6owZM82KsLpPEZ5TOXnLpCrJYbMfb9lU9zmhGKLT+YkSV9
hcysvb0xMZbLPJrll9or1BBbfHIWKcQYmMlVSZf9ZXgGb8qy9ejiz9MeuzP5zey9mOxObixJfK3R
VIltfhRCaT4vKIp3ERRIPF1Y+WVZrYHmjSpuMU0QR2vU5icHTcnYQc+kXvOXcFha3T+gRc2Sd0zU
anj85W7KxDXbEcV33BMyYzEWVbQ+RwkOgkGsRsqv/PQXOkb0KUCu1imz81L6vHQzIy6b6xnqSks5
64MCjk9D5NsE1JgSpbKXvaM/frfY+0b6VDGG0GOGIw4L0Yib/AcN+9RTnuyUsFfa6tB2pnqVD2IT
4iNEgccHhbNXVUE0E24EBIPuYZ7nS9yQ/sFQu1QkosSXjd/gZGnPDtsyV44dEG8bdRqyZXOcHdpK
CfywpZt8L3/VSY5NIYhXyatBBWCzUMlBIZwykng0i89Z2waS9a/iIrbJzmAkcVej6kewqSnoU0N/
xu2RZsedqkB3XqownDOKQNaPDHeXm43P4vCk4S50xPoF2Fe9pW+LTbNiwoMTwfA+72ZKREt0Tgt/
JAz+zZWLdcqXYOG5RWsJ7s5/owuNGzJiEWoVxoKDnwV2DrZHDCH0Yxz5DN9vfp6W8OD2bmUe7VKP
ls5zG6lx8USy93UsZvQPgT+TWzo+7u1WswOfkKnHemWCpa23GsPvvp5tM1Xpk7l2z07izvAdNqRQ
AR7JiDG4yf8sj1NIB434Vb8tCr7OPMikb0IS7WCOtoupuAOjgcXwxeGnPufjAyEoQXFwMuXaj5X8
JQJekxEnEqWHPd4jMKrIiiO1gZ/7ayRGCopEzz7g5dr+t++qEaVBYjBlNPXhuAa2rZew7/HpDSOr
DKoAWqcqa2INxbAbURZ1/CGLHx62blLLlWVHe5Vsf369dgnxWVcvA8tdg0O1mX813jfYJ6yMitn4
fPUIwwaDcKCQyPfp4XM7wBm9GKyVHi9kQOjj64AU5l8SMTJM7B/LWWxVrlARyj8/BrGLOpFIj5Y6
kH4R9LbpYA10pfp7Zw6f9VlaW68fT6pb29/jNm8hy67uTnrKwWo5TNxAT05+fk5MZuFNHR6Q20Db
PtHzUz99oOxSeObqD0Dw5x60sFoJoNctwd6pFfhYrygq1108mCWMVXg7GoL9sRUMj2yneYwc9IOP
zN9O6zI+LbPPdQtNXhgHSIoabUczHelT8n8bJLiO1tkb0aMIKZRk/52K5j+rbiVdIgxuPlVF3I6F
T6AFkW6yHp6W/la8mIefTzW4w8AO+lYkWCDDzECp7YUjPiIcGp5GxG8O1VdywUaT9clVSpGzGHfk
+3854DOtqyJt4KUlsHzdK6wWbl72eh9U+klMYa/dJ4czLlbVMmQtZ53JpLFxTqi+GS8tibTfALDS
JeRS2ghoxWbPVjqO4F0Lj7/4WG7NknuYKiQJII4Zs6Ln8hof+6lLvYgeTUJTJZ2qMxuH2O7pL9I7
R9GMNbU9Lo5jTPEKDp80hpqLI0SUsy87KOTGBr7bjSDflRqSGC6z+brdNCyPEEC6XTJNx7q6KjQT
y+bTiJWlPUjC3fChZueF18++Y1qcBj5bZ46A1C2NS3QY4EwXd0WR1g25C81XfUaET0QCC6TVxAuk
J39aRLqUYAujRW3qL0PqCGqEbXwah8vnN04AdsrthOEr1f9078RSMEob2guxESXEs1IGqVXC7Y1R
ZjHZotb8cNQXcCwaFwdegWzJsesQtNIWqwe8nqgeIhckmYQrHLXY/qaRZIh8CyFVnrDbGj+6lRRq
An5p2OJ+961E/qyaj8290XA4MCmGhCztoMJb8edGJpo8yQubenucjOLOLJ3micmg64RkJ3m0H/7l
TLYWiRzSALQCPydImuJP5kfZuAO7oQ2l1FEjjKke9IFoPN2973A4baAQfyU4oRjDgDymLxY4AIA+
8z8y0FA/jpKnVmHyCkmiMuyvHarV3hdG8qWF0gD/tAJ2IdjjDKNKdcuS6X25rGPuw2iELurxY3qM
6bv0nj/BC5uvJFeBmT5ZVkqblV76zSOZNQy5ZVg2hUpHx7MjqZmPqjR/xQJaHzgMthBiQbXAQuB4
VUYsWjZH/r6pTAWHWMhNPuF63QdnhRzZTeau6rovQAnhtsYTrRUjE9CJqelvY1ITAA8WLgoqDeqE
XON0NHgjjT4xfZ0GA3f08bhgSQAY7RRvrWrYBANoXNStQto6NruvwFMlT5Tom2/L/KCgQVO5Za3o
YxFQRq3ihMBvbKsZCrqdC2STmTvH3ijZpe8Ab5lMTlVipa68C0fSL1MiWwzQw2llbUBGPZSIlneQ
gM16L95Bzu71ydr027hlxgwr87ai2QKb/QFSl6LmiOjGSlA8HgCh1bhKR5RtjqrdqQC1VJGpYzn9
sfXoAPBP2/m/nkU+N4G1MgjUGWZIKNzTjzDRD68JN0hOogJtWAeFOmOtB8B4Lpr+cpR7+uwW7Okg
YkKI9DKIbr+c22Yhh5fuSIqRwph4+jnsUtZUelMtRyHM6EwEgspgGBYKB6yayHIJ0MTSABmouyA5
kingLOt2GMfXWaafhQDRlRfZ1ISMGr0IbSGgfQdBuxstElJriqGMWlkr9kq65LK20bZlcWCV+0bh
NQl8NOLx8CJhUCrhnNP1m7RDvyXmdNukWfeizdt1O2Sz+U14brO9ULlG7L1I3oabsHacLiSA+ZzY
64+xfkmfz8eVGm65GTPXBAcDc8O2r20KKrzyOt6tTXzW4qYRuZeCiB6DXeRc+P53rZmdoPD32I/v
ITvq23UWC+IxFIhkvecY2nA1Lt29gsjTIiXnpq/YqhnwjKRdUsqU720EV7jWxC7Djc9pJXC8FPbD
OL/zOOJ6WYiGNm07gLPNKF8tNmRVSHO2I2J4c9zItxMUE54ZK3h+RKKL7nstyl9pvWlBuKkmiqAJ
Fo72loBuEt0RQX+2t7av3USi9ALEI21lots74SPqsDxwtun1iqJ3Cb8jKcLQFvh1bJXaQjUIItcH
/7hvHwsX4IYm3oT1Xt3dQJ0yC5Jz3MJzpjt6CwUiQQ1BRznnCMKJyj+bj7srP+IhW0wK8reb4SWy
rkti2iwcvAbWmrGp/bmCg6R1FkstvKRyVeuq
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width is
  signal ENB_dly : STD_LOGIC;
  signal \^enb_dly_d\ : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  ENB_dly_D <= \^enb_dly_d\;
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => \^enb_dly_d\,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(4),
      I1 => RSTB_SHFT_REG(0),
      O => p_1_out
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_1_out,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => \^enb_dly_d\,
      POR_B => POR_B,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \gstage1.q_dly_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[0]\(0) => \gstage1.q_dly_reg[0]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \gfwd_mode.storage_data1_reg[13]\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      ENA_I_0 => ENA_I_0,
      ENB_I_1 => ENB_I_1,
      Q(14 downto 0) => Q(14 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[13]\(12 downto 0) => \gfwd_mode.storage_data1_reg[13]\(12 downto 0),
      \gstage1.q_dly_reg[1]\(1 downto 0) => \gstage1.q_dly_reg[1]\(1 downto 0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10\
     port map (
      ENA_I_8 => ENA_I_8,
      ENB_I_9 => ENB_I_9,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11\
     port map (
      ENA_I_10 => ENA_I_10,
      ENB_I_11 => ENB_I_11,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\ : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC;
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      Q => ENB_dly,
      S => \wr_rst_reg_reg[15]\(0)
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\,
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12\
     port map (
      ENA_I_12 => ENA_I_12,
      ENB_I_13 => ENB_I_13,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13\
     port map (
      ENA_I_14 => ENA_I_14,
      ENB_I_15 => ENB_I_15,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14\
     port map (
      ENA_I_16 => ENA_I_16,
      ENB_I_17 => ENB_I_17,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15\
     port map (
      ENA_I_18 => ENA_I_18,
      ENB_I_19 => ENB_I_19,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16\ is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \gfwd_mode.storage_data1_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16\
     port map (
      ENA_I_20 => ENA_I_20,
      ENB_I_21 => ENB_I_21,
      Q(19 downto 0) => Q(19 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[11]\(10 downto 0) => \gfwd_mode.storage_data1_reg[11]\(10 downto 0),
      p_2_out(8 downto 0) => p_2_out(8 downto 0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17\ is
  port (
    \gstage1.q_dly_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[0]\(0) => \gstage1.q_dly_reg[0]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18\ is
  port (
    \gstage1.q_dly_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18\
     port map (
      ENA_I_0 => ENA_I_0,
      ENB_I_1 => ENB_I_1,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[3]\(3 downto 0) => \gstage1.q_dly_reg[3]\(3 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19\ is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[1]\(0) => \gstage1.q_dly_reg[1]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[1]\(0) => \gstage1.q_dly_reg[1]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20\ is
  port (
    \gstage1.q_dly_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[2]\(0) => \gstage1.q_dly_reg[2]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21\ is
  port (
    \gstage1.q_dly_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[3]\(0) => \gstage1.q_dly_reg[3]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.POR_A_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg_0\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22\ is
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.POR_A_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_reg\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22\
     port map (
      ENA_I_2 => ENA_I_2,
      ENB_I_3 => ENB_I_3,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg_0\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23\
     port map (
      ENA_I_4 => ENA_I_4,
      ENB_I_5 => ENB_I_5,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24\
     port map (
      ENA_I_6 => ENA_I_6,
      ENB_I_7 => ENB_I_7,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25\
     port map (
      ENA_I_8 => ENA_I_8,
      ENB_I_9 => ENB_I_9,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\ : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC;
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      Q => ENB_dly,
      S => \wr_rst_reg_reg[15]\(0)
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\,
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26\
     port map (
      ENA_I_10 => ENA_I_10,
      ENB_I_11 => ENB_I_11,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27\
     port map (
      ENA_I_12 => ENA_I_12,
      ENB_I_13 => ENB_I_13,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28\
     port map (
      ENA_I_14 => ENA_I_14,
      ENB_I_15 => ENB_I_15,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29\
     port map (
      ENA_I_16 => ENA_I_16,
      ENB_I_17 => ENB_I_17,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \gstage1.q_dly_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[2]\(0) => \gstage1.q_dly_reg[2]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \gfwd_mode.storage_data1_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30\
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPBDOP(0) => DOPBDOP(0),
      ENA_I_18 => ENA_I_18,
      ENB_I_19 => ENB_I_19,
      Q(19 downto 0) => Q(19 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[11]\(10 downto 0) => \gfwd_mode.storage_data1_reg[11]\(10 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31\ is
  signal ENB_dly : STD_LOGIC;
  signal \^enb_dly_d\ : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  ENB_dly_D <= \^enb_dly_d\;
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => \^enb_dly_d\,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(4),
      I1 => RSTB_SHFT_REG(0),
      O => p_1_out
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_1_out,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31\
     port map (
      D(13 downto 0) => D(13 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      ENB_I => ENB_I,
      ENB_dly_D => \^enb_dly_d\,
      POR_B => POR_B,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \gstage1.q_dly_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      ENA_I_2 => ENA_I_2,
      ENB_I_3 => ENB_I_3,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[5]\(3 downto 0) => \gstage1.q_dly_reg[5]\(3 downto 0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \gstage1.q_dly_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[3]\(0) => \gstage1.q_dly_reg[3]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \gstage1.q_dly_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[4]\(0) => \gstage1.q_dly_reg[4]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \gstage1.q_dly_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[5]\(0) => \gstage1.q_dly_reg[5]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.POR_A_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg_0\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8\ is
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.POR_A_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_reg\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8\
     port map (
      ENA_I_4 => ENA_I_4,
      ENB_I_5 => ENB_I_5,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg_0\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9\
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPBDOP(0) => DOPBDOP(0),
      ENA_I_6 => ENA_I_6,
      ENB_I_7 => ENB_I_7,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_memory is
  port (
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_memory;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_memory is
  signal dout_i : STD_LOGIC_VECTOR ( 40 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.design_1_axi_vfifo_ctrl_0_0_dmem
     port map (
      D(40 downto 0) => dout_i(40 downto 0),
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(0),
      Q => \m_axi_awid[0]\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(10),
      Q => \m_axi_awid[0]\(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(11),
      Q => \m_axi_awid[0]\(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(12),
      Q => \m_axi_awid[0]\(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(13),
      Q => \m_axi_awid[0]\(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(14),
      Q => \m_axi_awid[0]\(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(15),
      Q => \m_axi_awid[0]\(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(16),
      Q => \m_axi_awid[0]\(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(17),
      Q => \m_axi_awid[0]\(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(18),
      Q => \m_axi_awid[0]\(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(19),
      Q => \m_axi_awid[0]\(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(1),
      Q => \m_axi_awid[0]\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(20),
      Q => \m_axi_awid[0]\(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(21),
      Q => \m_axi_awid[0]\(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(22),
      Q => \m_axi_awid[0]\(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(23),
      Q => \m_axi_awid[0]\(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(24),
      Q => \m_axi_awid[0]\(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(25),
      Q => \m_axi_awid[0]\(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(26),
      Q => \m_axi_awid[0]\(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(27),
      Q => \m_axi_awid[0]\(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(28),
      Q => \m_axi_awid[0]\(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(29),
      Q => \m_axi_awid[0]\(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(2),
      Q => \m_axi_awid[0]\(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(30),
      Q => \m_axi_awid[0]\(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(31),
      Q => \m_axi_awid[0]\(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(32),
      Q => \m_axi_awid[0]\(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(33),
      Q => \m_axi_awid[0]\(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(34),
      Q => \m_axi_awid[0]\(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(35),
      Q => \m_axi_awid[0]\(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(36),
      Q => \m_axi_awid[0]\(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(37),
      Q => \m_axi_awid[0]\(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(38),
      Q => \m_axi_awid[0]\(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(39),
      Q => \m_axi_awid[0]\(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(3),
      Q => \m_axi_awid[0]\(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(40),
      Q => \m_axi_awid[0]\(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(4),
      Q => \m_axi_awid[0]\(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(5),
      Q => \m_axi_awid[0]\(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(6),
      Q => \m_axi_awid[0]\(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(7),
      Q => \m_axi_awid[0]\(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(8),
      Q => \m_axi_awid[0]\(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(9),
      Q => \m_axi_awid[0]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_memory_185 is
  port (
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_memory_185 : entity is "memory";
end design_1_axi_vfifo_ctrl_0_0_memory_185;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_memory_185 is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_37\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_38\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_39\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_40\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.design_1_axi_vfifo_ctrl_0_0_dmem_186
     port map (
      D(40) => \gdm.dm_gen.dm_n_0\,
      D(39) => \gdm.dm_gen.dm_n_1\,
      D(38) => \gdm.dm_gen.dm_n_2\,
      D(37) => \gdm.dm_gen.dm_n_3\,
      D(36) => \gdm.dm_gen.dm_n_4\,
      D(35) => \gdm.dm_gen.dm_n_5\,
      D(34) => \gdm.dm_gen.dm_n_6\,
      D(33) => \gdm.dm_gen.dm_n_7\,
      D(32) => \gdm.dm_gen.dm_n_8\,
      D(31) => \gdm.dm_gen.dm_n_9\,
      D(30) => \gdm.dm_gen.dm_n_10\,
      D(29) => \gdm.dm_gen.dm_n_11\,
      D(28) => \gdm.dm_gen.dm_n_12\,
      D(27) => \gdm.dm_gen.dm_n_13\,
      D(26) => \gdm.dm_gen.dm_n_14\,
      D(25) => \gdm.dm_gen.dm_n_15\,
      D(24) => \gdm.dm_gen.dm_n_16\,
      D(23) => \gdm.dm_gen.dm_n_17\,
      D(22) => \gdm.dm_gen.dm_n_18\,
      D(21) => \gdm.dm_gen.dm_n_19\,
      D(20) => \gdm.dm_gen.dm_n_20\,
      D(19) => \gdm.dm_gen.dm_n_21\,
      D(18) => \gdm.dm_gen.dm_n_22\,
      D(17) => \gdm.dm_gen.dm_n_23\,
      D(16) => \gdm.dm_gen.dm_n_24\,
      D(15) => \gdm.dm_gen.dm_n_25\,
      D(14) => \gdm.dm_gen.dm_n_26\,
      D(13) => \gdm.dm_gen.dm_n_27\,
      D(12) => \gdm.dm_gen.dm_n_28\,
      D(11) => \gdm.dm_gen.dm_n_29\,
      D(10) => \gdm.dm_gen.dm_n_30\,
      D(9) => \gdm.dm_gen.dm_n_31\,
      D(8) => \gdm.dm_gen.dm_n_32\,
      D(7) => \gdm.dm_gen.dm_n_33\,
      D(6) => \gdm.dm_gen.dm_n_34\,
      D(5) => \gdm.dm_gen.dm_n_35\,
      D(4) => \gdm.dm_gen.dm_n_36\,
      D(3) => \gdm.dm_gen.dm_n_37\,
      D(2) => \gdm.dm_gen.dm_n_38\,
      D(1) => \gdm.dm_gen.dm_n_39\,
      D(0) => \gdm.dm_gen.dm_n_40\,
      E(0) => E(0),
      I147(40 downto 0) => I147(40 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_40\,
      Q => \m_axi_arid[0]\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => \m_axi_arid[0]\(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => \m_axi_arid[0]\(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => \m_axi_arid[0]\(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => \m_axi_arid[0]\(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => \m_axi_arid[0]\(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => \m_axi_arid[0]\(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => \m_axi_arid[0]\(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => \m_axi_arid[0]\(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => \m_axi_arid[0]\(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => \m_axi_arid[0]\(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_39\,
      Q => \m_axi_arid[0]\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => \m_axi_arid[0]\(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => \m_axi_arid[0]\(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => \m_axi_arid[0]\(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => \m_axi_arid[0]\(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => \m_axi_arid[0]\(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => \m_axi_arid[0]\(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => \m_axi_arid[0]\(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => \m_axi_arid[0]\(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => \m_axi_arid[0]\(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => \m_axi_arid[0]\(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_38\,
      Q => \m_axi_arid[0]\(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => \m_axi_arid[0]\(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => \m_axi_arid[0]\(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => \m_axi_arid[0]\(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => \m_axi_arid[0]\(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => \m_axi_arid[0]\(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => \m_axi_arid[0]\(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => \m_axi_arid[0]\(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => \m_axi_arid[0]\(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => \m_axi_arid[0]\(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => \m_axi_arid[0]\(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_37\,
      Q => \m_axi_arid[0]\(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => \m_axi_arid[0]\(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_36\,
      Q => \m_axi_arid[0]\(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_35\,
      Q => \m_axi_arid[0]\(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => \m_axi_arid[0]\(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => \m_axi_arid[0]\(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => \m_axi_arid[0]\(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => \m_axi_arid[0]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_memory__parameterized1\ is
  port (
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \goreg_dm.dout_i_reg[6]_0\ : out STD_LOGIC;
    ar_fifo_dout_zero : out STD_LOGIC;
    curr_state_reg : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    curr_state : in STD_LOGIC;
    \pkt_cnt_reg_reg[1]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[2]\ : in STD_LOGIC;
    pkt_cntr_one : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized1\ : entity is "memory";
end \design_1_axi_vfifo_ctrl_0_0_memory__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized1\ is
  signal \^ar_fifo_dout_zero\ : STD_LOGIC;
  signal ar_fifo_payload : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal argen_to_mcpf_payload : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dout_i : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
  ar_fifo_dout_zero <= \^ar_fifo_dout_zero\;
curr_state_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ar_fifo_payload(3),
      I1 => ar_fifo_payload(4),
      I2 => ar_fifo_payload(1),
      I3 => ar_fifo_payload(2),
      I4 => ar_fifo_payload(6),
      I5 => ar_fifo_payload(5),
      O => \^ar_fifo_dout_zero\
    );
\gdm.dm_gen.dm\: entity work.\design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0\
     port map (
      D(6 downto 0) => dout_i(6 downto 0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      aclk => aclk,
      count_d10_in(3 downto 0) => count_d10_in(3 downto 0),
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      p_19_out => p_19_out
    );
\gfwd_mode.storage_data1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => argen_to_mcpf_payload(0),
      I1 => curr_state_reg,
      I2 => areset_d1,
      I3 => sdp_rd_addr_in_i,
      O => \gfwd_mode.storage_data1_reg[0]\
    );
\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088B8"
    )
        port map (
      I0 => pkt_cntr_one,
      I1 => curr_state,
      I2 => \^ar_fifo_dout_zero\,
      I3 => empty_fwft_i_reg,
      I4 => prog_full_i,
      O => \goreg_dm.dout_i_reg[6]_0\
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(0),
      Q => argen_to_mcpf_payload(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(1),
      Q => ar_fifo_payload(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(2),
      Q => ar_fifo_payload(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(3),
      Q => ar_fifo_payload(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(4),
      Q => ar_fifo_payload(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(5),
      Q => ar_fifo_payload(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(6),
      Q => ar_fifo_payload(6),
      R => '0'
    );
\pkt_cnt_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3ACA"
    )
        port map (
      I0 => ar_fifo_payload(1),
      I1 => curr_state_reg,
      I2 => curr_state,
      I3 => \pkt_cnt_reg_reg[5]\(0),
      O => D(0)
    );
\pkt_cnt_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFAA30AA"
    )
        port map (
      I0 => ar_fifo_payload(2),
      I1 => \pkt_cnt_reg_reg[5]\(0),
      I2 => curr_state_reg,
      I3 => curr_state,
      I4 => \pkt_cnt_reg_reg[5]\(1),
      O => D(1)
    );
\pkt_cnt_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3AAAA000CAAAA"
    )
        port map (
      I0 => ar_fifo_payload(3),
      I1 => curr_state_reg,
      I2 => \pkt_cnt_reg_reg[5]\(0),
      I3 => \pkt_cnt_reg_reg[5]\(1),
      I4 => curr_state,
      I5 => \pkt_cnt_reg_reg[5]\(2),
      O => D(2)
    );
\pkt_cnt_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA3A"
    )
        port map (
      I0 => ar_fifo_payload(4),
      I1 => \pkt_cnt_reg_reg[1]\,
      I2 => curr_state,
      I3 => \pkt_cnt_reg_reg[5]\(3),
      O => D(3)
    );
\pkt_cnt_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA3A"
    )
        port map (
      I0 => ar_fifo_payload(5),
      I1 => \pkt_cnt_reg_reg[2]\,
      I2 => curr_state,
      I3 => \pkt_cnt_reg_reg[5]\(4),
      O => D(4)
    );
\pkt_cnt_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAA03AA"
    )
        port map (
      I0 => ar_fifo_payload(6),
      I1 => \pkt_cnt_reg_reg[2]\,
      I2 => \pkt_cnt_reg_reg[5]\(4),
      I3 => curr_state,
      I4 => \pkt_cnt_reg_reg[5]\(5),
      O => D(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_memory__parameterized3\ is
  port (
    Q_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_0\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized3\ : entity is "memory";
end \design_1_axi_vfifo_ctrl_0_0_memory__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized3\ is
  signal dout_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \goreg_dm.dout_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[0]_0\ : STD_LOGIC;
begin
  \goreg_dm.dout_i_reg[0]_0\ <= \^goreg_dm.dout_i_reg[0]_0\;
\Q_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3FAA2A"
    )
        port map (
      I0 => mux4_out(0),
      I1 => \^goreg_dm.dout_i_reg[0]_0\,
      I2 => m_axi_bvalid,
      I3 => empty_fwft_i_reg,
      I4 => Q_reg_0,
      O => Q_reg
    );
\gdm.dm_gen.dm\: entity work.\design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      aclk => aclk,
      dout_i(0) => dout_i(0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gcc0.gc0.count_d1_reg[5]\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\
    );
\goreg_dm.dout_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFBF80800080"
    )
        port map (
      I0 => dout_i(0),
      I1 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => m_axi_bvalid,
      I5 => \^goreg_dm.dout_i_reg[0]_0\,
      O => \goreg_dm.dout_i[0]_i_1_n_0\
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \goreg_dm.dout_i[0]_i_1_n_0\,
      Q => \^goreg_dm.dout_i_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_logic is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    pkt_cntr_one : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    dm_rd_en : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pkt_cnt_reg_reg[4]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    \pkt_cnt_reg_reg[3]\ : out STD_LOGIC;
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    ar_fifo_dout_zero : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \gc0.count_reg[2]\ : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_rd_logic;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_logic is
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gr1.gr1_int.rfwft_n_10\ : STD_LOGIC;
  signal \grss.rsts_n_2\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
begin
  \gpr1.dout_i_reg[1]\(3 downto 0) <= \^gpr1.dout_i_reg[1]\(3 downto 0);
  p_8_out <= \^p_8_out\;
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_fwft_174
     port map (
      D(0) => D(0),
      E(0) => \^p_8_out\,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      ar_fifo_dout_zero => ar_fifo_dout_zero,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => curr_state_reg_0,
      \gc0.count_d1_reg[0]\(0) => \^gpr1.dout_i_reg[1]\(0),
      \gcc0.gc0.count_reg[0]\(0) => \gcc0.gc0.count_reg[2]\(0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\ => \gr1.gr1_int.rfwft_n_10\,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_0\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\(1 downto 0) => \out\(1 downto 0),
      \pkt_cnt_reg_reg[3]\ => \pkt_cnt_reg_reg[3]\,
      \pkt_cnt_reg_reg[4]\ => \pkt_cnt_reg_reg[4]\,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      pkt_cntr_one => pkt_cntr_one,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
\grss.rsts\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss
     port map (
      E(0) => \^p_8_out\,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      comp0 => comp0,
      curr_state_reg => curr_state_reg_0,
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[0]\(0) => \^gpr1.dout_i_reg[1]\(0),
      \gc0.count_reg[2]\ => \gc0.count_reg[2]\,
      \gcc0.gc0.count_reg[0]\(0) => \gcc0.gc0.count_reg[2]\(0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\ => \grss.rsts_n_2\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gr1.gr1_int.rfwft_n_10\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => p_2_out,
      p_19_out => p_19_out
    );
rpntr: entity work.design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr
     port map (
      D(2 downto 0) => D(3 downto 1),
      E(0) => \^p_8_out\,
      Q(3 downto 0) => \^gpr1.dout_i_reg[1]\(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gcc0.gc0.count_reg[2]\(2 downto 0) => \gcc0.gc0.count_reg[2]\(2 downto 0),
      \gcc0.gc0.count_reg[3]\ => \gcc0.gc0.count_reg[3]\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      p_19_out => p_19_out,
      ram_empty_fb_i_reg => \grss.rsts_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_logic_175 is
  port (
    \out\ : out STD_LOGIC;
    empty_fwft_fb_o_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dm_rd_en : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_8_out : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_logic_175 : entity is "rd_logic";
end design_1_axi_vfifo_ctrl_0_0_rd_logic_175;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_logic_175 is
  signal \gr1.gr1_int.rfwft_n_3\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
begin
  \out\ <= \^out\;
  p_8_out <= \^p_8_out\;
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_fwft_180
     port map (
      E(0) => \^p_8_out\,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\(1 downto 0) => empty_fwft_fb_o_i_reg(1 downto 0),
      ram_empty_fb_i_reg => \^out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => \gr1.gr1_int.rfwft_n_3\
    );
\grss.rsts\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181
     port map (
      aclk => aclk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg
    );
rpntr: entity work.design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => \^p_8_out\,
      Q(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gcc0.gc0.count_reg[3]\(3 downto 0) => \gcc0.gc0.count_reg[3]\(3 downto 0),
      \gfwd_mode.m_valid_i_reg\(0) => E(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      ram_empty_fb_i_reg => \gr1.gr1_int.rfwft_n_3\,
      ram_full_i_reg => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_logic_183 is
  port (
    \out\ : out STD_LOGIC;
    empty_fwft_fb_o_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dm_rd_en : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_8_out : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \^m_axi_arvalid\ : out STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_logic_183 : entity is "rd_logic";
end design_1_axi_vfifo_ctrl_0_0_rd_logic_183;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_logic_183 is
  signal \gr1.gr1_int.rfwft_n_3\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
begin
  \out\ <= \^out\;
  p_8_out <= \^p_8_out\;
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_fwft_190
     port map (
      E(0) => \^p_8_out\,
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => \^m_axi_arvalid\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\(1 downto 0) => empty_fwft_fb_o_i_reg(1 downto 0),
      ram_empty_fb_i_reg => \^out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => \gr1.gr1_int.rfwft_n_3\
    );
\grss.rsts\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191
     port map (
      aclk => aclk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg
    );
rpntr: entity work.design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => \^p_8_out\,
      Q(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gcc0.gc0.count_reg[3]\(3 downto 0) => \gcc0.gc0.count_reg[3]\(3 downto 0),
      \gnstage1.q_dly_reg[1][0]\(0) => E(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      ram_empty_fb_i_reg => \gr1.gr1_int.rfwft_n_3\,
      ram_full_i_reg => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_bcnt : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_reg[1]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\ : entity is "rd_logic";
end \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_fwft_4
     port map (
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => mem_init_done,
      mux4_out(0) => mux4_out(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\(1 downto 0) => \out\(1 downto 0),
      ram_empty_fb_i_reg => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg_0,
      we_bcnt => we_bcnt
    );
\grss.rsts\: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\
     port map (
      aclk => aclk,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => rpntr_n_0,
      \out\ => p_2_out
    );
rpntr: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\
     port map (
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      aclk => aclk,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[1]_0\ => \gc0.count_reg[1]\,
      \gcc0.gc0.count_d1_reg[5]\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      \gcc0.gc0.count_reg[5]\(2 downto 0) => \gcc0.gc0.count_reg[5]\(2 downto 0),
      \gpr1.dout_i_reg[0]\(5 downto 0) => \gpr1.dout_i_reg[0]_0\(5 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => p_2_out,
      ram_empty_fb_i_reg => rpntr_n_0,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1\
     port map (
      E(0) => E(0),
      comp1 => comp1,
      \gc0.count_d1_reg[0]\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[2]\ => \gc0.count_d1_reg[2]\,
      \gc0.count_d1_reg[4]\ => \gc0.count_d1_reg[4]\,
      \gc0.count_d1_reg[6]\ => \gc0.count_d1_reg[6]\,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c1_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
c2: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2\
     port map (
      comp1 => comp1,
      \gcc0.gc0.count_d1_reg[6]\(2 downto 0) => \gcc0.gc0.count_d1_reg[6]\(2 downto 0),
      v1_reg(1 downto 0) => v1_reg(1 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\ is
  port (
    \out\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[8]\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_tvalid : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\ : entity is "rd_status_flags_ss";
end \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13\
     port map (
      E(0) => E(0),
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c1_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
c2: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14\
     port map (
      comp1 => comp1,
      \gc0.count_reg[8]\ => \gc0.count_reg[8]\,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[5]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo is
  signal dest_rst : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count_d1[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[0]_i_2\ : label is "soft_lutpair70";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0);
  \out\ <= rst_d3;
\gc0.count_d1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      O => \gcc0.gc0.count_d1_reg[5]\
    );
\goreg_dm.dout_i[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      O => \goreg_dm.dout_i_reg[0]\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
\wr_rst_busy_i_inferred_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => sckt_wr_rst_cc(3),
      I3 => sckt_wr_rst_cc(2),
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_bm.dout_i_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\ is
  signal dest_rst : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[32]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__2\ : label is "soft_lutpair77";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0);
  \out\ <= rst_d3;
\goreg_bm.dout_i[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \gpregsm1.curr_fwft_state_reg[1]\(1),
      I3 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I4 => m_axi_wready,
      O => \goreg_bm.dout_i_reg[32]\(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      O => SR(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I2 => rst_d2,
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
\wr_rst_busy_i_inferred_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      I3 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ENB_I : out STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    p_8_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dest_rst : STD_LOGIC;
  signal \^grstd1.grst_full.grst_f.rst_d3_reg_0\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_rst_busy_i : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= \^grstd1.grst_full.grst_f.rst_d3_reg_0\;
  \out\ <= rst_d3;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => ram_empty_fb_i_reg,
      I4 => p_8_out,
      O => ENB_I
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \^grstd1.grst_full.grst_f.rst_d3_reg_0\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d2,
      Q => rst_d3,
      S => \^grstd1.grst_full.grst_f.rst_d3_reg_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^q\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^q\(0),
      Q => \^q\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^q\(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => \wr_rst_reg_reg[15]\(0)
    );
\wr_rst_busy_i_inferred_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => sckt_wr_rst_cc(2),
      I3 => sckt_wr_rst_cc(3),
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\ is
  signal dest_rst : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[3]\ : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count_d1[3]_i_1__1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[40]_i_1__0\ : label is "soft_lutpair3";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \gcc0.gc0.count_d1_reg[3]\ <= \^gcc0.gc0.count_d1_reg[3]\;
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0);
  \out\ <= rst_d3;
\gc0.count_d1[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      O => \^gcc0.gc0.count_d1_reg[3]\
    );
\goreg_dm.dout_i[40]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \gpregsm1.curr_fwft_state_reg[1]\(1),
      I3 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I4 => m_axi_arready,
      O => \goreg_dm.dout_i_reg[40]\(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I2 => rst_d2,
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
\ram_full_fb_i_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABAAABA"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]\,
      I1 => rst_d3,
      I2 => ram_full_fb_i_reg,
      I3 => p_8_out,
      I4 => \gc0.count_d1_reg[2]\,
      I5 => \gc0.count_d1_reg[3]\,
      O => ram_full_i_reg
    );
\wr_rst_busy_i_inferred_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      I3 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\ is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\ : entity is "reset_blk_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\ is
  signal dest_rst : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[3]\ : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count_d1[3]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[40]_i_1\ : label is "soft_lutpair7";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \gcc0.gc0.count_d1_reg[3]\ <= \^gcc0.gc0.count_d1_reg[3]\;
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0);
  \out\ <= rst_d3;
\gc0.count_d1[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      O => \^gcc0.gc0.count_d1_reg[3]\
    );
\goreg_dm.dout_i[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \gpregsm1.curr_fwft_state_reg[1]\(1),
      I3 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I4 => m_axi_awready,
      O => \goreg_dm.dout_i_reg[40]\(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I2 => rst_d2,
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
\ram_full_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABAAABA"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]\,
      I1 => rst_d3,
      I2 => ram_full_fb_i_reg,
      I3 => p_8_out,
      I4 => \gc0.count_d1_reg[2]\,
      I5 => \gc0.count_d1_reg[3]\,
      O => ram_full_i_reg
    );
\wr_rst_busy_i_inferred_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => sckt_wr_rst_cc(2),
      I3 => sckt_wr_rst_cc(3),
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\ is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    curr_state_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\ : entity is "reset_blk_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\ is
  signal dest_rst : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count_d1[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[6]_i_1\ : label is "soft_lutpair12";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0);
  \out\ <= rst_d3;
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      O => \gcc0.gc0.count_d1_reg[3]\
    );
\goreg_dm.dout_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \gpregsm1.curr_fwft_state_reg[1]\(1),
      I3 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I4 => curr_state_reg,
      O => E(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
wr_rst_busy_i_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sckt_wr_rst_cc(2),
      I1 => sckt_wr_rst_cc(3),
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I3 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_sdpram_top is
  port (
    ram_init_done_i_reg_0 : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[31]\ : out STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[65]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[66]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[66]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_0 : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[66]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[66]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_1 : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[66]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[66]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_1 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_2 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_sdpram_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_sdpram_top is
  signal WR_DATA : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal \^gin_reg.wr_pntr_pf_dly_reg[13]\ : STD_LOGIC;
  signal \^gstage1.q_dly_reg[31]\ : STD_LOGIC;
  signal ram_init_done_i_i_1_n_0 : STD_LOGIC;
  signal \^ram_init_done_i_reg_0\ : STD_LOGIC;
  signal ram_init_done_i_rep_i_1_n_0 : STD_LOGIC;
  signal roll_over_int : STD_LOGIC;
  signal rom_rd_addr_int_2 : STD_LOGIC;
  signal sdpram_inst1_n_40 : STD_LOGIC;
  signal sdpram_inst1_n_41 : STD_LOGIC;
  signal sdpram_inst1_n_42 : STD_LOGIC;
  signal sdpram_inst1_n_43 : STD_LOGIC;
  signal sdpram_inst1_n_44 : STD_LOGIC;
  signal sdpram_inst1_n_45 : STD_LOGIC;
  signal sdpram_inst1_n_47 : STD_LOGIC;
  signal sdpram_inst1_n_48 : STD_LOGIC;
  signal sdpram_inst1_n_49 : STD_LOGIC;
  signal sdpram_inst1_n_50 : STD_LOGIC;
  signal sdpram_inst1_n_51 : STD_LOGIC;
  signal sdpram_inst1_n_52 : STD_LOGIC;
  signal sdpram_inst1_n_53 : STD_LOGIC;
  signal sdpram_inst1_n_54 : STD_LOGIC;
  signal sdpram_inst1_n_55 : STD_LOGIC;
  signal sdpram_inst1_n_56 : STD_LOGIC;
  signal sdpram_inst1_n_57 : STD_LOGIC;
  signal sdpram_inst1_n_58 : STD_LOGIC;
  signal sdpram_inst1_n_59 : STD_LOGIC;
  signal sdpram_inst1_n_60 : STD_LOGIC;
  signal sdpram_inst1_n_61 : STD_LOGIC;
  signal sdpram_inst1_n_62 : STD_LOGIC;
  signal sdpram_inst1_n_63 : STD_LOGIC;
  signal sdpram_inst1_n_64 : STD_LOGIC;
  signal sdpram_inst1_n_65 : STD_LOGIC;
  signal sdpram_inst1_n_66 : STD_LOGIC;
  signal sdpram_inst1_n_67 : STD_LOGIC;
  signal sdpram_inst1_n_68 : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of ram_init_done_i_reg : label is "ram_init_done_i_reg";
  attribute ORIG_CELL_NAME of ram_init_done_i_reg_rep : label is "ram_init_done_i_reg";
begin
  \gin_reg.wr_pntr_pf_dly_reg[13]\ <= \^gin_reg.wr_pntr_pf_dly_reg[13]\;
  \gstage1.q_dly_reg[31]\ <= \^gstage1.q_dly_reg[31]\;
  ram_init_done_i_reg_0 <= \^ram_init_done_i_reg_0\;
\init_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \^ram_init_done_i_reg_0\,
      R => Q(0)
    );
\mcf_inst/mcf_dfl_wr_inst/wr_data_int_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => ADDRA(0),
      I1 => \^gin_reg.wr_pntr_pf_dly_reg[13]\,
      I2 => \^ram_init_done_i_reg_0\,
      I3 => sdpo_int(0),
      I4 => \gfwd_mode.storage_data1_reg[45]\(0),
      O => \gin_reg.wr_pntr_pf_dly_reg[15]\(0)
    );
ram_init_done_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ram_init_done_i_reg_0\,
      I1 => Q(0),
      O => ram_init_done_i_i_1_n_0
    );
ram_init_done_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_init_done_i_i_1_n_0,
      Q => \^gin_reg.wr_pntr_pf_dly_reg[13]\,
      R => '0'
    );
ram_init_done_i_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_init_done_i_rep_i_1_n_0,
      Q => \^gstage1.q_dly_reg[31]\,
      R => '0'
    );
ram_init_done_i_rep_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ram_init_done_i_reg_0\,
      I1 => Q(0),
      O => ram_init_done_i_rep_i_1_n_0
    );
\ram_reg_0_1_0_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ADDRA(0),
      I1 => \^gin_reg.wr_pntr_pf_dly_reg[13]\,
      I2 => \^ram_init_done_i_reg_0\,
      O => ADDRD(0)
    );
\ram_reg_0_1_0_0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdp_rd_addr_in_i_1,
      I1 => \^gin_reg.wr_pntr_pf_dly_reg[13]\,
      I2 => \^ram_init_done_i_reg_0\,
      O => rom_rd_addr_int
    );
\ram_reg_0_1_0_0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_5\(0),
      I1 => \^gin_reg.wr_pntr_pf_dly_reg[13]\,
      I2 => \^ram_init_done_i_reg_0\,
      O => \gin_reg.wr_pntr_pf_dly_reg[13]_0\(0)
    );
\ram_reg_0_1_0_0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdp_rd_addr_in_i_2,
      I1 => \^gin_reg.wr_pntr_pf_dly_reg[13]\,
      I2 => \^ram_init_done_i_reg_0\,
      O => rom_rd_addr_int_0
    );
sdp_rover_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109\
     port map (
      ADDRD(0) => rom_rd_addr_int_2,
      CO(0) => CO(0),
      D(0) => D(0),
      aclk => aclk,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i_reg_rep => \^gstage1.q_dly_reg[31]\,
      roll_over_int => roll_over_int,
      we_int => we_int
    );
sdp_rover_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110\
     port map (
      ADDRD(0) => rom_rd_addr_int_2,
      aclk => aclk,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      roll_over_int => roll_over_int,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0\
     port map (
      ADDRD(0) => rom_rd_addr_int_2,
      CO(0) => CO(0),
      D(0) => D(0),
      DI(1 downto 0) => DI(1 downto 0),
      D_0(0) => D_0(0),
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(29) => WR_DATA(31),
      WR_DATA(28) => sdpram_inst1_n_40,
      WR_DATA(27) => sdpram_inst1_n_41,
      WR_DATA(26) => sdpram_inst1_n_42,
      WR_DATA(25) => sdpram_inst1_n_43,
      WR_DATA(24) => sdpram_inst1_n_44,
      WR_DATA(23) => sdpram_inst1_n_45,
      WR_DATA(22) => WR_DATA(24),
      WR_DATA(21) => sdpram_inst1_n_47,
      WR_DATA(20) => sdpram_inst1_n_48,
      WR_DATA(19) => sdpram_inst1_n_49,
      WR_DATA(18) => sdpram_inst1_n_50,
      WR_DATA(17) => sdpram_inst1_n_51,
      WR_DATA(16) => sdpram_inst1_n_52,
      WR_DATA(15) => sdpram_inst1_n_53,
      WR_DATA(14) => sdpram_inst1_n_54,
      WR_DATA(13) => sdpram_inst1_n_55,
      WR_DATA(12) => sdpram_inst1_n_56,
      WR_DATA(11) => sdpram_inst1_n_57,
      WR_DATA(10) => sdpram_inst1_n_58,
      WR_DATA(9) => sdpram_inst1_n_59,
      WR_DATA(8) => sdpram_inst1_n_60,
      WR_DATA(7) => sdpram_inst1_n_61,
      WR_DATA(6) => sdpram_inst1_n_62,
      WR_DATA(5) => sdpram_inst1_n_63,
      WR_DATA(4) => sdpram_inst1_n_64,
      WR_DATA(3) => sdpram_inst1_n_65,
      WR_DATA(2) => sdpram_inst1_n_66,
      WR_DATA(1) => sdpram_inst1_n_67,
      WR_DATA(0) => sdpram_inst1_n_68,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_0\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_0\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_1\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_1\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_2\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_2\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_3\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_3\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_4\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_4\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_5\(0) => \gfwd_mode.storage_data1_reg[0]_6\(0),
      \gfwd_mode.storage_data1_reg[65]\(0) => \gfwd_mode.storage_data1_reg[65]\(32),
      \gfwd_mode.storage_data1_reg[66]\(2 downto 0) => \gfwd_mode.storage_data1_reg[66]\(2 downto 0),
      \gfwd_mode.storage_data1_reg[66]_0\(3 downto 0) => \gfwd_mode.storage_data1_reg[66]_0\(3 downto 0),
      \gfwd_mode.storage_data1_reg[66]_1\(3 downto 0) => \gfwd_mode.storage_data1_reg[66]_1\(3 downto 0),
      \gfwd_mode.storage_data1_reg[66]_2\(3 downto 0) => \gfwd_mode.storage_data1_reg[66]_2\(3 downto 0),
      \gfwd_mode.storage_data1_reg[66]_3\(0) => \gfwd_mode.storage_data1_reg[66]_3\(0),
      \gfwd_mode.storage_data1_reg[66]_4\(2 downto 0) => \gfwd_mode.storage_data1_reg[66]_4\(2 downto 0),
      \init_addr_reg[0]\ => \^ram_init_done_i_reg_0\,
      ram_init_done_i_reg_rep => \^gstage1.q_dly_reg[31]\,
      rom_rd_addr_int_1 => rom_rd_addr_int_1,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(31 downto 0) => \gfwd_mode.storage_data1_reg[65]\(31 downto 0),
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111\
     port map (
      ADDRD(0) => rom_rd_addr_int_2,
      D(0) => D(0),
      WR_DATA(29) => WR_DATA(31),
      WR_DATA(28) => sdpram_inst1_n_40,
      WR_DATA(27) => sdpram_inst1_n_41,
      WR_DATA(26) => sdpram_inst1_n_42,
      WR_DATA(25) => sdpram_inst1_n_43,
      WR_DATA(24) => sdpram_inst1_n_44,
      WR_DATA(23) => sdpram_inst1_n_45,
      WR_DATA(22) => WR_DATA(24),
      WR_DATA(21) => sdpram_inst1_n_47,
      WR_DATA(20) => sdpram_inst1_n_48,
      WR_DATA(19) => sdpram_inst1_n_49,
      WR_DATA(18) => sdpram_inst1_n_50,
      WR_DATA(17) => sdpram_inst1_n_51,
      WR_DATA(16) => sdpram_inst1_n_52,
      WR_DATA(15) => sdpram_inst1_n_53,
      WR_DATA(14) => sdpram_inst1_n_54,
      WR_DATA(13) => sdpram_inst1_n_55,
      WR_DATA(12) => sdpram_inst1_n_56,
      WR_DATA(11) => sdpram_inst1_n_57,
      WR_DATA(10) => sdpram_inst1_n_58,
      WR_DATA(9) => sdpram_inst1_n_59,
      WR_DATA(8) => sdpram_inst1_n_60,
      WR_DATA(7) => sdpram_inst1_n_61,
      WR_DATA(6) => sdpram_inst1_n_62,
      WR_DATA(5) => sdpram_inst1_n_63,
      WR_DATA(4) => sdpram_inst1_n_64,
      WR_DATA(3) => sdpram_inst1_n_65,
      WR_DATA(2) => sdpram_inst1_n_66,
      WR_DATA(1) => sdpram_inst1_n_67,
      WR_DATA(0) => sdpram_inst1_n_68,
      aclk => aclk,
      \gstage1.q_dly_reg[31]\(31 downto 0) => \gstage1.q_dly_reg[31]_0\(31 downto 0),
      \init_addr_reg[0]\ => \^ram_init_done_i_reg_0\,
      ram_init_done_i_reg_rep => \^gstage1.q_dly_reg[31]\,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_sdpram_top_131 is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 29 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gstage1.q_dly_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gstage1.q_dly_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[7]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gstage1.q_dly_reg[7]_5\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg_rep : in STD_LOGIC;
    \init_addr_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_DATA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_sdpram_top_131 : entity is "sdpram_top";
end design_1_axi_vfifo_ctrl_0_0_sdpram_top_131;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_sdpram_top_131 is
  signal roll_over_int : STD_LOGIC;
  signal sdpram_inst1_n_36 : STD_LOGIC;
  signal sdpram_inst1_n_37 : STD_LOGIC;
  signal sdpram_inst1_n_38 : STD_LOGIC;
  signal sdpram_inst1_n_39 : STD_LOGIC;
  signal sdpram_inst1_n_40 : STD_LOGIC;
  signal sdpram_inst1_n_41 : STD_LOGIC;
  signal sdpram_inst1_n_42 : STD_LOGIC;
  signal sdpram_inst1_n_43 : STD_LOGIC;
  signal sdpram_inst1_n_44 : STD_LOGIC;
  signal sdpram_inst1_n_45 : STD_LOGIC;
  signal sdpram_inst1_n_46 : STD_LOGIC;
  signal sdpram_inst1_n_47 : STD_LOGIC;
  signal sdpram_inst1_n_48 : STD_LOGIC;
  signal sdpram_inst1_n_49 : STD_LOGIC;
  signal sdpram_inst1_n_50 : STD_LOGIC;
  signal sdpram_inst1_n_51 : STD_LOGIC;
  signal sdpram_inst1_n_52 : STD_LOGIC;
begin
sdp_rover_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132\
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      aclk => aclk,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i_reg_rep => ram_init_done_i_reg_rep,
      roll_over_int => roll_over_int,
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
sdp_rover_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133\
     port map (
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      roll_over_int => roll_over_int,
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
sdpram_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134\
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(16) => sdpram_inst1_n_36,
      WR_DATA(15) => sdpram_inst1_n_37,
      WR_DATA(14) => sdpram_inst1_n_38,
      WR_DATA(13) => sdpram_inst1_n_39,
      WR_DATA(12) => sdpram_inst1_n_40,
      WR_DATA(11) => sdpram_inst1_n_41,
      WR_DATA(10) => sdpram_inst1_n_42,
      WR_DATA(9) => sdpram_inst1_n_43,
      WR_DATA(8) => sdpram_inst1_n_44,
      WR_DATA(7) => sdpram_inst1_n_45,
      WR_DATA(6) => sdpram_inst1_n_46,
      WR_DATA(5) => sdpram_inst1_n_47,
      WR_DATA(4) => sdpram_inst1_n_48,
      WR_DATA(3) => sdpram_inst1_n_49,
      WR_DATA(2) => sdpram_inst1_n_50,
      WR_DATA(1) => sdpram_inst1_n_51,
      WR_DATA(0) => sdpram_inst1_n_52,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(1 downto 0) => WR_DATA(1 downto 0),
      \gfwd_mode.storage_data1_reg[0]\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_0\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_0\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_1\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_1\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_2\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_2\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_3\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_3\(2 downto 0) => \gfwd_mode.storage_data1_reg[0]_4\(2 downto 0),
      \gfwd_mode.storage_data1_reg[0]_4\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_5\(3 downto 0),
      \gstage1.q_dly_reg[7]\(2 downto 0) => \gstage1.q_dly_reg[7]\(2 downto 0),
      \gstage1.q_dly_reg[7]_0\(3 downto 0) => \gstage1.q_dly_reg[7]_0\(3 downto 0),
      \gstage1.q_dly_reg[7]_1\(3 downto 0) => \gstage1.q_dly_reg[7]_1\(3 downto 0),
      \gstage1.q_dly_reg[7]_2\(3 downto 0) => \gstage1.q_dly_reg[7]_2\(3 downto 0),
      \gstage1.q_dly_reg[7]_3\(0) => \gstage1.q_dly_reg[7]_3\(0),
      \gstage1.q_dly_reg[7]_4\(2 downto 0) => \gstage1.q_dly_reg[7]_4\(2 downto 0),
      \gstage1.q_dly_reg[7]_5\(4 downto 0) => \gstage1.q_dly_reg[7]_5\(4 downto 0),
      \init_addr_reg[0]\ => \init_addr_reg[0]\,
      ram_init_done_i_reg_rep => ram_init_done_i_reg_rep,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(29 downto 0) => sdpo_int(29 downto 0),
      we_int => we_int
    );
sdpram_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135\
     port map (
      WR_DATA(17) => sdpram_inst1_n_36,
      WR_DATA(16) => sdpram_inst1_n_37,
      WR_DATA(15) => sdpram_inst1_n_38,
      WR_DATA(14) => sdpram_inst1_n_39,
      WR_DATA(13) => sdpram_inst1_n_40,
      WR_DATA(12) => WR_DATA(0),
      WR_DATA(11) => sdpram_inst1_n_41,
      WR_DATA(10) => sdpram_inst1_n_42,
      WR_DATA(9) => sdpram_inst1_n_43,
      WR_DATA(8) => sdpram_inst1_n_44,
      WR_DATA(7) => sdpram_inst1_n_45,
      WR_DATA(6) => sdpram_inst1_n_46,
      WR_DATA(5) => sdpram_inst1_n_47,
      WR_DATA(4) => sdpram_inst1_n_48,
      WR_DATA(3) => sdpram_inst1_n_49,
      WR_DATA(2) => sdpram_inst1_n_50,
      WR_DATA(1) => sdpram_inst1_n_51,
      WR_DATA(0) => sdpram_inst1_n_52,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0),
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in1_in : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\ : entity is "sdpram_top";
end \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\ is
  signal WR_DATA_0 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^p_0_in1_in\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal pntr_roll_over_reg : STD_LOGIC;
  signal roll_over_int : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sdpram_inst1_n_0 : STD_LOGIC;
  signal sdpram_inst1_n_1 : STD_LOGIC;
  signal sdpram_inst1_n_10 : STD_LOGIC;
  signal sdpram_inst1_n_11 : STD_LOGIC;
  signal sdpram_inst1_n_12 : STD_LOGIC;
  signal sdpram_inst1_n_13 : STD_LOGIC;
  signal sdpram_inst1_n_14 : STD_LOGIC;
  signal sdpram_inst1_n_2 : STD_LOGIC;
  signal sdpram_inst1_n_3 : STD_LOGIC;
  signal sdpram_inst1_n_4 : STD_LOGIC;
  signal sdpram_inst1_n_5 : STD_LOGIC;
  signal sdpram_inst1_n_6 : STD_LOGIC;
  signal sdpram_inst1_n_7 : STD_LOGIC;
  signal sdpram_inst1_n_8 : STD_LOGIC;
  signal sdpram_inst1_n_9 : STD_LOGIC;
begin
  p_0_in1_in(14 downto 0) <= \^p_0_in1_in\(14 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
sdp_rover_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1\
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      aclk => aclk,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      roll_over_int => roll_over_int,
      we_int => we_int
    );
sdp_rover_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\
     port map (
      ADDRD(0) => ADDRD(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      roll_over_int => roll_over_int,
      we_int => we_int
    );
sdpram_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2\
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(0) => WR_DATA_0(15),
      \gfwd_mode.storage_data1_reg[45]\ => \gfwd_mode.storage_data1_reg[45]\,
      \gfwd_mode.storage_data1_reg[45]_0\(0) => \gfwd_mode.storage_data1_reg[45]_0\(0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0),
      p_0_in1_in(14 downto 0) => \^p_0_in1_in\(14 downto 0),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15 downto 0) => \^sdpo_int\(15 downto 0),
      we_int => we_int
    );
sdpram_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\
     port map (
      ADDRD(0) => ADDRD(0),
      WR_DATA(15) => WR_DATA_0(15),
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      we_int => we_int
    );
wr_data_int: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE3202FFFF0000"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \^p_0_in1_in\(14),
      I4 => ADDRD(0),
      I5 => ram_init_done_i,
      O => WR_DATA_0(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\ : entity is "sdpram_top";
end \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\ is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pntr_roll_over_reg : STD_LOGIC;
  signal roll_over_int : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sdpram_inst1_n_0 : STD_LOGIC;
  signal sdpram_inst1_n_1 : STD_LOGIC;
  signal sdpram_inst1_n_10 : STD_LOGIC;
  signal sdpram_inst1_n_11 : STD_LOGIC;
  signal sdpram_inst1_n_12 : STD_LOGIC;
  signal sdpram_inst1_n_13 : STD_LOGIC;
  signal sdpram_inst1_n_14 : STD_LOGIC;
  signal sdpram_inst1_n_2 : STD_LOGIC;
  signal sdpram_inst1_n_3 : STD_LOGIC;
  signal sdpram_inst1_n_4 : STD_LOGIC;
  signal sdpram_inst1_n_5 : STD_LOGIC;
  signal sdpram_inst1_n_6 : STD_LOGIC;
  signal sdpram_inst1_n_7 : STD_LOGIC;
  signal sdpram_inst1_n_8 : STD_LOGIC;
  signal sdpram_inst1_n_9 : STD_LOGIC;
  signal wr_data_int_n_0 : STD_LOGIC;
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
sdp_rover_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\
     port map (
      CO(0) => CO(0),
      aclk => aclk,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      roll_over_int => roll_over_int,
      rom_rd_addr_int => rom_rd_addr_int,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdp_rover_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\
     port map (
      ADDRA(0) => ADDRA(0),
      aclk => aclk,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      roll_over_int => roll_over_int,
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
sdpram_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\
     port map (
      CO(0) => CO(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(2 downto 0) => \^o\(2 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(0) => wr_data_int_n_0,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      \gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15 downto 0) => \^sdpo_int\(15 downto 0),
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\
     port map (
      ADDRA(0) => ADDRA(0),
      WR_DATA(15) => wr_data_int_n_0,
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
wr_data_int: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE3202FFFF0000"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \^o\(2),
      I4 => rom_rd_addr_int,
      I5 => ram_init_done_i,
      O => wr_data_int_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in1_in : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58\ : entity is "sdpram_top";
end \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58\ is
  signal WR_DATA : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^p_0_in1_in\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal pntr_roll_over_reg : STD_LOGIC;
  signal roll_over_int : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sdpram_inst1_n_0 : STD_LOGIC;
  signal sdpram_inst1_n_1 : STD_LOGIC;
  signal sdpram_inst1_n_10 : STD_LOGIC;
  signal sdpram_inst1_n_11 : STD_LOGIC;
  signal sdpram_inst1_n_12 : STD_LOGIC;
  signal sdpram_inst1_n_13 : STD_LOGIC;
  signal sdpram_inst1_n_14 : STD_LOGIC;
  signal sdpram_inst1_n_2 : STD_LOGIC;
  signal sdpram_inst1_n_3 : STD_LOGIC;
  signal sdpram_inst1_n_4 : STD_LOGIC;
  signal sdpram_inst1_n_5 : STD_LOGIC;
  signal sdpram_inst1_n_6 : STD_LOGIC;
  signal sdpram_inst1_n_7 : STD_LOGIC;
  signal sdpram_inst1_n_8 : STD_LOGIC;
  signal sdpram_inst1_n_9 : STD_LOGIC;
begin
  p_0_in1_in(14 downto 0) <= \^p_0_in1_in\(14 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
sdp_rover_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\
     port map (
      CO(0) => CO(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      roll_over_int => roll_over_int,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdp_rover_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60\
     port map (
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      roll_over_int => roll_over_int,
      we_int => we_int
    );
sdpram_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\
     port map (
      CO(0) => CO(0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(0) => WR_DATA(15),
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_1\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \gfwd_mode.storage_data1_reg[0]_2\(0),
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0),
      p_0_in1_in(14 downto 0) => \^p_0_in1_in\(14 downto 0),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15 downto 0) => \^sdpo_int\(15 downto 0),
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62\
     port map (
      WR_DATA(15) => WR_DATA(15),
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      we_int => we_int
    );
\wr_data_int_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE3202FFFF0000"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \^p_0_in1_in\(14),
      I4 => \gfwd_mode.storage_data1_reg[0]\(0),
      I5 => ram_init_done_i,
      O => WR_DATA(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86\ : entity is "sdpram_top";
end \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86\ is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pntr_roll_over_reg : STD_LOGIC;
  signal roll_over_int : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sdpram_inst1_n_0 : STD_LOGIC;
  signal sdpram_inst1_n_1 : STD_LOGIC;
  signal sdpram_inst1_n_10 : STD_LOGIC;
  signal sdpram_inst1_n_11 : STD_LOGIC;
  signal sdpram_inst1_n_12 : STD_LOGIC;
  signal sdpram_inst1_n_13 : STD_LOGIC;
  signal sdpram_inst1_n_14 : STD_LOGIC;
  signal sdpram_inst1_n_2 : STD_LOGIC;
  signal sdpram_inst1_n_3 : STD_LOGIC;
  signal sdpram_inst1_n_4 : STD_LOGIC;
  signal sdpram_inst1_n_5 : STD_LOGIC;
  signal sdpram_inst1_n_6 : STD_LOGIC;
  signal sdpram_inst1_n_7 : STD_LOGIC;
  signal sdpram_inst1_n_8 : STD_LOGIC;
  signal sdpram_inst1_n_9 : STD_LOGIC;
  signal \wr_data_int_inferred__0/i__n_0\ : STD_LOGIC;
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
sdp_rover_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87\
     port map (
      CO(0) => CO(0),
      aclk => aclk,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      roll_over_int => roll_over_int,
      rom_rd_addr_int => rom_rd_addr_int,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdp_rover_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88\
     port map (
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      roll_over_int => roll_over_int,
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
sdpram_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89\
     port map (
      CO(0) => CO(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(2 downto 0) => \^o\(2 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(0) => \wr_data_int_inferred__0/i__n_0\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \gfwd_mode.storage_data1_reg[0]_1\(0),
      \gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15 downto 0) => \^sdpo_int\(15 downto 0),
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90\
     port map (
      WR_DATA(15) => \wr_data_int_inferred__0/i__n_0\,
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
\wr_data_int_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE3202FFFF0000"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \^o\(2),
      I4 => rom_rd_addr_int,
      I5 => ram_init_done_i,
      O => \wr_data_int_inferred__0/i__n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top is
  port (
    ch_mask_mm2s : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ch_arb_cntr_reg_reg[3]\ : out STD_LOGIC;
    \ch_arb_cntr_reg_reg[2]\ : out STD_LOGIC;
    next_state : out STD_LOGIC;
    next_channel14_out : out STD_LOGIC;
    reg_slice_payload_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ch_mask_reg[1]\ : out STD_LOGIC;
    \ch_mask_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state : in STD_LOGIC;
    s_axis_tready_arb_rs_in : in STD_LOGIC;
    \vfifo_mm2s_channel_full_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    \ch_mask_reg[0]_0\ : in STD_LOGIC;
    p_2_in : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top is
  signal \^ch_mask_mm2s\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gch_flag_gen[1].set_clr_ff_inst_n_4\ : STD_LOGIC;
  signal \^reg_slice_payload_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  ch_mask_mm2s(1 downto 0) <= \^ch_mask_mm2s\(1 downto 0);
  reg_slice_payload_in(0) <= \^reg_slice_payload_in\(0);
\gch_flag_gen[1].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_0,
      aclk => aclk,
      \ch_arb_cntr_reg_reg[2]\ => \ch_arb_cntr_reg_reg[2]\,
      ch_mask_mm2s(0) => \^ch_mask_mm2s\(0),
      \ch_mask_reg[0]\ => \ch_mask_reg[0]_0\,
      \ch_mask_reg[1]\ => \gch_flag_gen[1].set_clr_ff_inst_n_4\,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[36]\ => \gfwd_mode.storage_data1_reg[36]\,
      reg_slice_payload_in(0) => \^reg_slice_payload_in\(0),
      s_axis_tready_arb_rs_in => s_axis_tready_arb_rs_in,
      \vfifo_mm2s_channel_full_reg_reg[1]\(1 downto 0) => \vfifo_mm2s_channel_full_reg_reg[1]\(1 downto 0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157
     port map (
      D(0) => D(2),
      Q(3 downto 0) => Q(3 downto 0),
      Q_reg_0 => Q_reg_0,
      Q_reg_1(0) => \^ch_mask_mm2s\(0),
      Q_reg_2 => Q_reg,
      aclk => aclk,
      \ch_arb_cntr_reg_reg[3]\ => \ch_arb_cntr_reg_reg[3]\,
      ch_mask_mm2s(0) => \^ch_mask_mm2s\(1),
      \ch_mask_reg[0]\ => \ch_mask_reg[0]\,
      \ch_mask_reg[0]_0\ => \ch_mask_reg[0]_0\,
      \ch_mask_reg[1]\ => \ch_mask_reg[1]\,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[36]\ => \gfwd_mode.storage_data1_reg[36]_0\,
      next_channel14_out => next_channel14_out,
      next_state => next_state,
      p_2_in => p_2_in,
      reg_slice_payload_in(0) => \^reg_slice_payload_in\(0),
      s_axis_tready_arb_rs_in => s_axis_tready_arb_rs_in,
      \vfifo_mm2s_channel_full_reg_reg[1]\(1 downto 0) => \vfifo_mm2s_channel_full_reg_reg[1]\(1 downto 0),
      \vfifo_mm2s_channel_full_reg_reg[1]_0\ => \gch_flag_gen[1].set_clr_ff_inst_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\ is
  port (
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[1][0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\ : entity is "set_clr_ff_top";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \active_ch_dly_reg[1][0]\ => \active_ch_dly_reg[1][0]\,
      vfifo_idle(0) => vfifo_idle(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\,
      vfifo_idle(0) => vfifo_idle(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167\ is
  port (
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    we_arcnt : out STD_LOGIC;
    argen_to_mctf_tvalid : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    s_axis_tid_arb_i : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_init_done_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167\ : entity is "set_clr_ff_top";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167\ is
  signal \^vfifo_mm2s_channel_empty[0]\ : STD_LOGIC;
  signal \^vfifo_mm2s_channel_empty[1]\ : STD_LOGIC;
begin
  \vfifo_mm2s_channel_empty[0]\ <= \^vfifo_mm2s_channel_empty[0]\;
  \vfifo_mm2s_channel_empty[1]\ <= \^vfifo_mm2s_channel_empty[1]\;
\gch_flag_gen[1].set_clr_ff_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172\
     port map (
      Q(0) => Q(0),
      Q_reg_0 => Q_reg,
      Q_reg_1 => \^vfifo_mm2s_channel_empty[1]\,
      aclk => aclk,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfwd_rev.state_reg[0]\(0) => \gfwd_rev.state_reg[0]\(0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      \vfifo_mm2s_channel_empty[0]\ => \^vfifo_mm2s_channel_empty[0]\
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173\
     port map (
      Q(0) => Q(0),
      Q_reg_0 => \^vfifo_mm2s_channel_empty[0]\,
      aclk => aclk,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      \gfwd_rev.state_reg[0]\(0) => \gfwd_rev.state_reg[0]\(0),
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      mem_init_done_reg => mem_init_done_reg,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      \vfifo_mm2s_channel_empty[1]\ => \^vfifo_mm2s_channel_empty[1]\,
      we_arcnt => we_arcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\ is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\ : entity is "set_clr_ff_top";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164
     port map (
      Q_reg_0 => Q_reg,
      aclk => aclk,
      mcdf_full(0) => mcdf_full(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165
     port map (
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      mcdf_full(0) => mcdf_full(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158\ is
  port (
    mcpf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158\ : entity is "set_clr_ff_top";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162
     port map (
      Q_reg_0 => Q_reg,
      aclk => aclk,
      mcpf_full(0) => mcpf_full(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163
     port map (
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      mcpf_full(0) => mcpf_full(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159\ is
  port (
    mctf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159\ : entity is "set_clr_ff_top";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160
     port map (
      Q_reg_0 => Q_reg,
      aclk => aclk,
      mctf_full(0) => mctf_full(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161
     port map (
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      mctf_full(0) => mctf_full(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_awgen is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awvalid_i : out STD_LOGIC;
    m_axi_wvalid_i : out STD_LOGIC;
    awgen_to_mctf_tvalid : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mcpf_tvalid : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcdf_to_awgen_tvalid : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[66]\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[5]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_vfifo_awgen;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_awgen is
  signal \^d\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal R : STD_LOGIC;
  signal R1_in : STD_LOGIC;
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 44 downto 13 );
  signal addr_ready : STD_LOGIC;
  signal addr_ready_i_1_n_0 : STD_LOGIC;
  signal \aw_addr_r[31]_i_2_n_0\ : STD_LOGIC;
  signal aw_id_r : STD_LOGIC;
  signal \aw_len_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \aw_len_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \aw_len_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \aw_len_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \^awgen_to_mcpf_tvalid\ : STD_LOGIC;
  signal awgen_to_mctf_payload : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal \^awgen_to_mctf_tvalid\ : STD_LOGIC;
  signal \burst_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \burst_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \burst_count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal first_txn_byte : STD_LOGIC;
  signal first_txn_byte_reg_n_0 : STD_LOGIC;
  signal first_txn_i_1_n_0 : STD_LOGIC;
  signal first_txn_reg_n_0 : STD_LOGIC;
  signal \gfwd_mode.storage_data1[6]_i_2_n_0\ : STD_LOGIC;
  signal \no_of_bytes[2]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[3]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[4]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[5]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[5]_i_2_n_0\ : STD_LOGIC;
  signal \no_of_bytes[6]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[6]_i_2_n_0\ : STD_LOGIC;
  signal \no_of_bytes[7]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[8]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[8]_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \packet_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \packet_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \packet_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tstart_i_1_n_0 : STD_LOGIC;
  signal \tstrb_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \tstrb_r_reg_n_0_[2]\ : STD_LOGIC;
  signal valid_pkt_chk_i_1_n_0 : STD_LOGIC;
  signal valid_pkt_chk_reg_n_0 : STD_LOGIC;
  signal valid_pkt_r_i_1_n_0 : STD_LOGIC;
  signal wdata_rslice1_n_0 : STD_LOGIC;
  signal wdata_rslice1_n_1 : STD_LOGIC;
  signal wdata_rslice1_n_10 : STD_LOGIC;
  signal wdata_rslice1_n_11 : STD_LOGIC;
  signal wdata_rslice1_n_12 : STD_LOGIC;
  signal wdata_rslice1_n_13 : STD_LOGIC;
  signal wdata_rslice1_n_14 : STD_LOGIC;
  signal wdata_rslice1_n_15 : STD_LOGIC;
  signal wdata_rslice1_n_16 : STD_LOGIC;
  signal wdata_rslice1_n_17 : STD_LOGIC;
  signal wdata_rslice1_n_18 : STD_LOGIC;
  signal wdata_rslice1_n_19 : STD_LOGIC;
  signal wdata_rslice1_n_2 : STD_LOGIC;
  signal wdata_rslice1_n_20 : STD_LOGIC;
  signal wdata_rslice1_n_21 : STD_LOGIC;
  signal wdata_rslice1_n_22 : STD_LOGIC;
  signal wdata_rslice1_n_23 : STD_LOGIC;
  signal wdata_rslice1_n_24 : STD_LOGIC;
  signal wdata_rslice1_n_25 : STD_LOGIC;
  signal wdata_rslice1_n_26 : STD_LOGIC;
  signal wdata_rslice1_n_27 : STD_LOGIC;
  signal wdata_rslice1_n_28 : STD_LOGIC;
  signal wdata_rslice1_n_29 : STD_LOGIC;
  signal wdata_rslice1_n_3 : STD_LOGIC;
  signal wdata_rslice1_n_30 : STD_LOGIC;
  signal wdata_rslice1_n_31 : STD_LOGIC;
  signal wdata_rslice1_n_4 : STD_LOGIC;
  signal wdata_rslice1_n_5 : STD_LOGIC;
  signal wdata_rslice1_n_6 : STD_LOGIC;
  signal wdata_rslice1_n_7 : STD_LOGIC;
  signal wdata_rslice1_n_8 : STD_LOGIC;
  signal wdata_rslice1_n_9 : STD_LOGIC;
  signal wdata_rslice2_n_3 : STD_LOGIC;
  signal wdata_rslice2_n_4 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aw_len_i[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \aw_len_i[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \aw_len_i[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \aw_len_i[4]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \aw_len_i[5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \aw_len_i[5]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \aw_len_i[6]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \aw_len_i[7]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \aw_len_i[7]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \burst_count[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \burst_count[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \burst_count[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \burst_count[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of first_txn_byte_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of first_txn_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[13]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[4]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[5]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[6]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \no_of_bytes[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \no_of_bytes[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \no_of_bytes[6]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \no_of_bytes[8]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \packet_cnt[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \packet_cnt[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \packet_cnt[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \packet_cnt[3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \packet_cnt[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of valid_pkt_chk_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of valid_pkt_r_i_1 : label is "soft_lutpair24";
begin
  D(13 downto 0) <= \^d\(13 downto 0);
  awgen_to_mcpf_tvalid <= \^awgen_to_mcpf_tvalid\;
  awgen_to_mctf_tvalid <= \^awgen_to_mctf_tvalid\;
addr_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFA"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => \aw_addr_r[31]_i_2_n_0\,
      I2 => addr_ready,
      I3 => first_txn_byte,
      O => addr_ready_i_1_n_0
    );
addr_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => addr_ready_i_1_n_0,
      Q => addr_ready,
      R => Q(0)
    );
addr_rollover_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \gfwd_mode.storage_data1_reg[66]\(65),
      Q => \gfwd_mode.storage_data1_reg[15]\(6),
      R => Q(0)
    );
\aw_addr_r[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => \aw_addr_r[31]_i_2_n_0\,
      I2 => addr_ready,
      O => aw_id_r
    );
\aw_addr_r[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF7F"
    )
        port map (
      I0 => \burst_count_reg__0\(6),
      I1 => \burst_count_reg__0\(5),
      I2 => \burst_count_reg__0\(4),
      I3 => wdata_rslice2_n_4,
      I4 => wdata_rslice2_n_3,
      I5 => \gfwd_mode.m_valid_i_reg_0\,
      O => \aw_addr_r[31]_i_2_n_0\
    );
\aw_addr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(33),
      Q => S_PAYLOAD_DATA(13),
      R => Q(0)
    );
\aw_addr_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(43),
      Q => S_PAYLOAD_DATA(23),
      R => Q(0)
    );
\aw_addr_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(44),
      Q => S_PAYLOAD_DATA(24),
      R => Q(0)
    );
\aw_addr_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(45),
      Q => S_PAYLOAD_DATA(25),
      R => Q(0)
    );
\aw_addr_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(46),
      Q => S_PAYLOAD_DATA(26),
      R => Q(0)
    );
\aw_addr_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(47),
      Q => S_PAYLOAD_DATA(27),
      R => Q(0)
    );
\aw_addr_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(48),
      Q => S_PAYLOAD_DATA(28),
      R => Q(0)
    );
\aw_addr_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(49),
      Q => S_PAYLOAD_DATA(29),
      R => Q(0)
    );
\aw_addr_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(50),
      Q => S_PAYLOAD_DATA(30),
      R => Q(0)
    );
\aw_addr_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(51),
      Q => S_PAYLOAD_DATA(31),
      R => Q(0)
    );
\aw_addr_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(52),
      Q => S_PAYLOAD_DATA(32),
      R => Q(0)
    );
\aw_addr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(34),
      Q => S_PAYLOAD_DATA(14),
      R => Q(0)
    );
\aw_addr_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(53),
      Q => S_PAYLOAD_DATA(33),
      R => Q(0)
    );
\aw_addr_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(54),
      Q => S_PAYLOAD_DATA(34),
      R => Q(0)
    );
\aw_addr_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(55),
      Q => S_PAYLOAD_DATA(35),
      R => Q(0)
    );
\aw_addr_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(56),
      Q => S_PAYLOAD_DATA(36),
      R => Q(0)
    );
\aw_addr_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(57),
      Q => S_PAYLOAD_DATA(37),
      R => Q(0)
    );
\aw_addr_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(58),
      Q => S_PAYLOAD_DATA(38),
      R => Q(0)
    );
\aw_addr_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(59),
      Q => S_PAYLOAD_DATA(39),
      R => Q(0)
    );
\aw_addr_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(60),
      Q => S_PAYLOAD_DATA(40),
      R => Q(0)
    );
\aw_addr_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(61),
      Q => S_PAYLOAD_DATA(41),
      R => Q(0)
    );
\aw_addr_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(62),
      Q => S_PAYLOAD_DATA(42),
      R => Q(0)
    );
\aw_addr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(35),
      Q => S_PAYLOAD_DATA(15),
      R => Q(0)
    );
\aw_addr_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(63),
      Q => S_PAYLOAD_DATA(43),
      R => Q(0)
    );
\aw_addr_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(64),
      Q => S_PAYLOAD_DATA(44),
      R => Q(0)
    );
\aw_addr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(36),
      Q => S_PAYLOAD_DATA(16),
      R => Q(0)
    );
\aw_addr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(37),
      Q => S_PAYLOAD_DATA(17),
      R => Q(0)
    );
\aw_addr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(38),
      Q => S_PAYLOAD_DATA(18),
      R => Q(0)
    );
\aw_addr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(39),
      Q => S_PAYLOAD_DATA(19),
      R => Q(0)
    );
\aw_addr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(40),
      Q => S_PAYLOAD_DATA(20),
      R => Q(0)
    );
\aw_addr_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(41),
      Q => S_PAYLOAD_DATA(21),
      R => Q(0)
    );
\aw_addr_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(42),
      Q => S_PAYLOAD_DATA(22),
      R => Q(0)
    );
\aw_id_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(0),
      Q => \^d\(0),
      R => Q(0)
    );
\aw_len_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \aw_len_i[7]_i_3_n_0\,
      I2 => awgen_to_mctf_payload(7),
      O => p_0_in(0)
    );
\aw_len_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBA"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \aw_len_i[7]_i_3_n_0\,
      I2 => awgen_to_mctf_payload(7),
      I3 => awgen_to_mctf_payload(8),
      O => p_0_in(1)
    );
\aw_len_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABEEE"
    )
        port map (
      I0 => first_txn_byte,
      I1 => awgen_to_mctf_payload(9),
      I2 => awgen_to_mctf_payload(8),
      I3 => awgen_to_mctf_payload(7),
      I4 => \aw_len_i[7]_i_3_n_0\,
      O => p_0_in(2)
    );
\aw_len_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEEEEE"
    )
        port map (
      I0 => first_txn_byte,
      I1 => awgen_to_mctf_payload(10),
      I2 => awgen_to_mctf_payload(9),
      I3 => awgen_to_mctf_payload(7),
      I4 => awgen_to_mctf_payload(8),
      I5 => \aw_len_i[7]_i_3_n_0\,
      O => p_0_in(3)
    );
\aw_len_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => first_txn_byte,
      I1 => awgen_to_mctf_payload(11),
      I2 => \aw_len_i[4]_i_2_n_0\,
      I3 => \aw_len_i[7]_i_3_n_0\,
      O => p_0_in(4)
    );
\aw_len_i[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => awgen_to_mctf_payload(9),
      I1 => awgen_to_mctf_payload(7),
      I2 => awgen_to_mctf_payload(8),
      I3 => awgen_to_mctf_payload(10),
      O => \aw_len_i[4]_i_2_n_0\
    );
\aw_len_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => first_txn_byte,
      I1 => awgen_to_mctf_payload(12),
      I2 => \aw_len_i[5]_i_2_n_0\,
      I3 => \aw_len_i[7]_i_3_n_0\,
      O => p_0_in(5)
    );
\aw_len_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => awgen_to_mctf_payload(10),
      I1 => awgen_to_mctf_payload(8),
      I2 => awgen_to_mctf_payload(7),
      I3 => awgen_to_mctf_payload(9),
      I4 => awgen_to_mctf_payload(11),
      O => \aw_len_i[5]_i_2_n_0\
    );
\aw_len_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBA"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \aw_len_i[7]_i_3_n_0\,
      I2 => awgen_to_mctf_payload(13),
      I3 => \aw_len_i[7]_i_4_n_0\,
      O => p_0_in(6)
    );
\aw_len_i[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBABABA"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \aw_len_i[7]_i_3_n_0\,
      I2 => awgen_to_mctf_payload(14),
      I3 => awgen_to_mctf_payload(13),
      I4 => \aw_len_i[7]_i_4_n_0\,
      O => p_0_in(7)
    );
\aw_len_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => mcdf_to_awgen_tvalid,
      O => \aw_len_i[7]_i_3_n_0\
    );
\aw_len_i[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => awgen_to_mctf_payload(12),
      I1 => awgen_to_mctf_payload(11),
      I2 => awgen_to_mctf_payload(9),
      I3 => awgen_to_mctf_payload(7),
      I4 => awgen_to_mctf_payload(8),
      I5 => awgen_to_mctf_payload(10),
      O => \aw_len_i[7]_i_4_n_0\
    );
\aw_len_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(0),
      Q => awgen_to_mctf_payload(7),
      S => Q(0)
    );
\aw_len_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(1),
      Q => awgen_to_mctf_payload(8),
      S => Q(0)
    );
\aw_len_i_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(2),
      Q => awgen_to_mctf_payload(9),
      S => Q(0)
    );
\aw_len_i_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(3),
      Q => awgen_to_mctf_payload(10),
      S => Q(0)
    );
\aw_len_i_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(4),
      Q => awgen_to_mctf_payload(11),
      S => Q(0)
    );
\aw_len_i_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(5),
      Q => awgen_to_mctf_payload(12),
      S => Q(0)
    );
\aw_len_i_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(6),
      Q => awgen_to_mctf_payload(13),
      S => Q(0)
    );
\aw_len_i_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(7),
      Q => awgen_to_mctf_payload(14),
      S => Q(0)
    );
aw_rslice1: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\
     port map (
      ADDRA(0) => ADDRA(0),
      D(0) => \^d\(0),
      DI(39 downto 0) => DI(39 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => awgen_to_mctf_payload(14 downto 7),
      aclk => aclk,
      addr_ready_reg(0) => \^awgen_to_mctf_tvalid\,
      areset_d1 => areset_d1,
      \aw_addr_r_reg[31]\(31 downto 0) => S_PAYLOAD_DATA(44 downto 13),
      \gcc0.gc0.count_d1_reg[3]\(0) => \gcc0.gc0.count_d1_reg[3]\(0),
      \greg_out.QSPO_reg[15]\ => \greg_out.QSPO_reg[15]\,
      m_axi_awsize(0) => m_axi_awsize(0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\
    );
\burst_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \burst_count_reg__0\(0),
      O => \plusOp__0\(0)
    );
\burst_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \burst_count_reg__0\(0),
      I1 => \burst_count_reg__0\(1),
      O => \plusOp__0\(1)
    );
\burst_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \burst_count_reg__0\(2),
      I1 => \burst_count_reg__0\(0),
      I2 => \burst_count_reg__0\(1),
      O => \plusOp__0\(2)
    );
\burst_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \burst_count_reg__0\(3),
      I1 => \burst_count_reg__0\(1),
      I2 => \burst_count_reg__0\(0),
      I3 => \burst_count_reg__0\(2),
      O => \plusOp__0\(3)
    );
\burst_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \burst_count_reg__0\(4),
      I1 => \burst_count_reg__0\(3),
      I2 => \burst_count_reg__0\(1),
      I3 => \burst_count_reg__0\(0),
      I4 => \burst_count_reg__0\(2),
      O => \burst_count[4]_i_1_n_0\
    );
\burst_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \burst_count_reg__0\(5),
      I1 => \burst_count_reg__0\(2),
      I2 => \burst_count_reg__0\(0),
      I3 => \burst_count_reg__0\(1),
      I4 => \burst_count_reg__0\(3),
      I5 => \burst_count_reg__0\(4),
      O => \plusOp__0\(5)
    );
\burst_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => Q(0),
      I2 => first_txn_byte_reg_n_0,
      I3 => mcdf_to_awgen_tvalid,
      O => \burst_count[6]_i_1_n_0\
    );
\burst_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \burst_count_reg__0\(6),
      I1 => \burst_count_reg__0\(4),
      I2 => wdata_rslice2_n_4,
      I3 => \burst_count_reg__0\(5),
      O => \plusOp__0\(6)
    );
\burst_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__0\(0),
      Q => \burst_count_reg__0\(0),
      R => \burst_count[6]_i_1_n_0\
    );
\burst_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__0\(1),
      Q => \burst_count_reg__0\(1),
      R => \burst_count[6]_i_1_n_0\
    );
\burst_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__0\(2),
      Q => \burst_count_reg__0\(2),
      R => \burst_count[6]_i_1_n_0\
    );
\burst_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__0\(3),
      Q => \burst_count_reg__0\(3),
      R => \burst_count[6]_i_1_n_0\
    );
\burst_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \burst_count[4]_i_1_n_0\,
      Q => \burst_count_reg__0\(4),
      R => \burst_count[6]_i_1_n_0\
    );
\burst_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__0\(5),
      Q => \burst_count_reg__0\(5),
      R => \burst_count[6]_i_1_n_0\
    );
\burst_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__0\(6),
      Q => \burst_count_reg__0\(6),
      R => \burst_count[6]_i_1_n_0\
    );
first_txn_byte_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => mcdf_to_awgen_tvalid,
      O => first_txn_byte
    );
first_txn_byte_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => first_txn_byte,
      Q => first_txn_byte_reg_n_0,
      S => Q(0)
    );
first_txn_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F2A"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => \gfwd_mode.storage_data1_reg[7]\(4),
      I2 => mcdf_to_awgen_tvalid,
      I3 => first_txn_reg_n_0,
      O => first_txn_i_1_n_0
    );
first_txn_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => first_txn_i_1_n_0,
      Q => first_txn_reg_n_0,
      S => Q(0)
    );
\gcc0.gc0.count_d1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => ram_full_fb_i_reg_0,
      O => \gcc0.gc0.count_d1_reg[5]\(0)
    );
\gfwd_mode.m_valid_i_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => valid_pkt_chk_reg_n_0,
      I1 => \^awgen_to_mctf_tvalid\,
      I2 => \^d\(3),
      O => \^awgen_to_mcpf_tvalid\
    );
\gfwd_mode.storage_data1[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^awgen_to_mcpf_tvalid\,
      I1 => areset_d1,
      O => \gfwd_mode.storage_data1_reg[13]\(0)
    );
\gfwd_mode.storage_data1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => \packet_cnt_reg__0\(0),
      I1 => \^awgen_to_mcpf_tvalid\,
      I2 => first_txn_reg_n_0,
      I3 => \^d\(3),
      O => \gfwd_mode.storage_data1_reg[15]\(0)
    );
\gfwd_mode.storage_data1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(1),
      I1 => \^d\(3),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => \packet_cnt_reg__0\(0),
      O => \gfwd_mode.storage_data1_reg[15]\(1)
    );
\gfwd_mode.storage_data1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(2),
      I1 => \^d\(3),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => \packet_cnt_reg__0\(0),
      I5 => \packet_cnt_reg__0\(1),
      O => \gfwd_mode.storage_data1_reg[15]\(2)
    );
\gfwd_mode.storage_data1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(3),
      I1 => \^d\(3),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => wdata_rslice2_n_3,
      O => \gfwd_mode.storage_data1_reg[15]\(3)
    );
\gfwd_mode.storage_data1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB3B"
    )
        port map (
      I0 => R,
      I1 => \tstrb_r_reg_n_0_[0]\,
      I2 => \tstrb_r_reg_n_0_[2]\,
      I3 => R1_in,
      O => \^d\(4)
    );
\gfwd_mode.storage_data1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(4),
      I1 => \^d\(3),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => \packet_cnt_reg__0\(3),
      I5 => wdata_rslice2_n_3,
      O => \gfwd_mode.storage_data1_reg[15]\(4)
    );
\gfwd_mode.storage_data1[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B3"
    )
        port map (
      I0 => \tstrb_r_reg_n_0_[2]\,
      I1 => \tstrb_r_reg_n_0_[0]\,
      I2 => R,
      O => \^d\(5)
    );
\gfwd_mode.storage_data1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(5),
      I1 => \^d\(3),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => \packet_cnt_reg__0\(4),
      I5 => \gfwd_mode.storage_data1[6]_i_2_n_0\,
      O => \gfwd_mode.storage_data1_reg[15]\(5)
    );
\gfwd_mode.storage_data1[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \packet_cnt_reg__0\(3),
      I1 => \packet_cnt_reg__0\(0),
      I2 => \packet_cnt_reg__0\(1),
      I3 => \packet_cnt_reg__0\(2),
      O => \gfwd_mode.storage_data1[6]_i_2_n_0\
    );
\no_of_bytes[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \gfwd_mode.storage_data1_reg[7]\(5),
      I2 => \aw_len_i[7]_i_3_n_0\,
      I3 => \^d\(6),
      O => \no_of_bytes[2]_i_1_n_0\
    );
\no_of_bytes[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABE"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \^d\(6),
      I2 => \^d\(7),
      I3 => \aw_len_i[7]_i_3_n_0\,
      I4 => \gfwd_mode.storage_data1_reg[7]\(5),
      O => \no_of_bytes[3]_i_1_n_0\
    );
\no_of_bytes[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABEEE"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \^d\(8),
      I2 => \^d\(7),
      I3 => \^d\(6),
      I4 => \aw_len_i[7]_i_3_n_0\,
      I5 => \gfwd_mode.storage_data1_reg[7]\(5),
      O => \no_of_bytes[4]_i_1_n_0\
    );
\no_of_bytes[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEB"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \^d\(9),
      I2 => \no_of_bytes[5]_i_2_n_0\,
      I3 => \aw_len_i[7]_i_3_n_0\,
      I4 => \gfwd_mode.storage_data1_reg[7]\(5),
      O => \no_of_bytes[5]_i_1_n_0\
    );
\no_of_bytes[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^d\(7),
      I1 => \^d\(6),
      I2 => \^d\(8),
      O => \no_of_bytes[5]_i_2_n_0\
    );
\no_of_bytes[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEB"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \^d\(10),
      I2 => \no_of_bytes[6]_i_2_n_0\,
      I3 => \aw_len_i[7]_i_3_n_0\,
      I4 => \gfwd_mode.storage_data1_reg[7]\(5),
      O => \no_of_bytes[6]_i_1_n_0\
    );
\no_of_bytes[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^d\(8),
      I1 => \^d\(6),
      I2 => \^d\(7),
      I3 => \^d\(9),
      O => \no_of_bytes[6]_i_2_n_0\
    );
\no_of_bytes[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABE"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \^d\(11),
      I2 => \no_of_bytes[8]_i_2_n_0\,
      I3 => \aw_len_i[7]_i_3_n_0\,
      I4 => \gfwd_mode.storage_data1_reg[7]\(5),
      O => \no_of_bytes[7]_i_1_n_0\
    );
\no_of_bytes[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABAAABAAABAA"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \gfwd_mode.storage_data1_reg[7]\(5),
      I2 => \aw_len_i[7]_i_3_n_0\,
      I3 => \^d\(12),
      I4 => \^d\(11),
      I5 => \no_of_bytes[8]_i_2_n_0\,
      O => \no_of_bytes[8]_i_1_n_0\
    );
\no_of_bytes[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^d\(10),
      I1 => \^d\(9),
      I2 => \^d\(7),
      I3 => \^d\(6),
      I4 => \^d\(8),
      O => \no_of_bytes[8]_i_2_n_0\
    );
\no_of_bytes_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[2]_i_1_n_0\,
      Q => \^d\(6),
      S => Q(0)
    );
\no_of_bytes_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[3]_i_1_n_0\,
      Q => \^d\(7),
      S => Q(0)
    );
\no_of_bytes_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[4]_i_1_n_0\,
      Q => \^d\(8),
      S => Q(0)
    );
\no_of_bytes_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[5]_i_1_n_0\,
      Q => \^d\(9),
      S => Q(0)
    );
\no_of_bytes_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[6]_i_1_n_0\,
      Q => \^d\(10),
      S => Q(0)
    );
\no_of_bytes_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[7]_i_1_n_0\,
      Q => \^d\(11),
      S => Q(0)
    );
\no_of_bytes_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[8]_i_1_n_0\,
      Q => \^d\(12),
      S => Q(0)
    );
\packet_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \packet_cnt_reg__0\(0),
      O => plusOp(0)
    );
\packet_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \packet_cnt_reg__0\(0),
      I1 => \packet_cnt_reg__0\(1),
      O => plusOp(1)
    );
\packet_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \packet_cnt_reg__0\(2),
      I1 => \packet_cnt_reg__0\(1),
      I2 => \packet_cnt_reg__0\(0),
      O => \packet_cnt[2]_i_1_n_0\
    );
\packet_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(3),
      I1 => \packet_cnt_reg__0\(0),
      I2 => \packet_cnt_reg__0\(1),
      I3 => \packet_cnt_reg__0\(2),
      O => plusOp(3)
    );
\packet_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(4),
      I1 => \packet_cnt_reg__0\(2),
      I2 => \packet_cnt_reg__0\(1),
      I3 => \packet_cnt_reg__0\(0),
      I4 => \packet_cnt_reg__0\(3),
      O => plusOp(4)
    );
\packet_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => \gfwd_mode.storage_data1_reg[7]\(4),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mctf_tvalid\,
      I4 => Q(0),
      O => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(5),
      I1 => \packet_cnt_reg__0\(3),
      I2 => \packet_cnt_reg__0\(0),
      I3 => \packet_cnt_reg__0\(1),
      I4 => \packet_cnt_reg__0\(2),
      I5 => \packet_cnt_reg__0\(4),
      O => plusOp(5)
    );
\packet_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_2\(0),
      D => plusOp(0),
      Q => \packet_cnt_reg__0\(0),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_2\(0),
      D => plusOp(1),
      Q => \packet_cnt_reg__0\(1),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_2\(0),
      D => \packet_cnt[2]_i_1_n_0\,
      Q => \packet_cnt_reg__0\(2),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_2\(0),
      D => plusOp(3),
      Q => \packet_cnt_reg__0\(3),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_2\(0),
      D => plusOp(4),
      Q => \packet_cnt_reg__0\(4),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_2\(0),
      D => plusOp(5),
      Q => \packet_cnt_reg__0\(5),
      R => \packet_cnt[5]_i_1_n_0\
    );
\tdest_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => \^d\(2),
      R => Q(0)
    );
tstart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88F8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[7]\(5),
      I1 => mcdf_to_awgen_tvalid,
      I2 => \^d\(13),
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => Q(0),
      O => tstart_i_1_n_0
    );
tstart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tstart_i_1_n_0,
      Q => \^d\(13),
      R => '0'
    );
\tstrb_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \gfwd_mode.storage_data1_reg[7]\(0),
      Q => \tstrb_r_reg_n_0_[0]\,
      R => Q(0)
    );
\tstrb_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \gfwd_mode.storage_data1_reg[7]\(1),
      Q => R,
      R => Q(0)
    );
\tstrb_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \gfwd_mode.storage_data1_reg[7]\(2),
      Q => \tstrb_r_reg_n_0_[2]\,
      R => Q(0)
    );
\tstrb_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \gfwd_mode.storage_data1_reg[7]\(3),
      Q => R1_in,
      R => Q(0)
    );
\tuser_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[5]\,
      Q => \^d\(1),
      R => Q(0)
    );
valid_pkt_chk_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => \^awgen_to_mcpf_tvalid\,
      I2 => valid_pkt_chk_reg_n_0,
      O => valid_pkt_chk_i_1_n_0
    );
valid_pkt_chk_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => valid_pkt_chk_i_1_n_0,
      Q => valid_pkt_chk_reg_n_0,
      S => Q(0)
    );
valid_pkt_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B88"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[7]\(4),
      I1 => mcdf_to_awgen_tvalid,
      I2 => \^awgen_to_mcpf_tvalid\,
      I3 => \^d\(3),
      O => valid_pkt_r_i_1_n_0
    );
valid_pkt_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => valid_pkt_r_i_1_n_0,
      Q => \^d\(3),
      R => Q(0)
    );
wdata_rslice1: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166\
     port map (
      Q(31) => wdata_rslice1_n_0,
      Q(30) => wdata_rslice1_n_1,
      Q(29) => wdata_rslice1_n_2,
      Q(28) => wdata_rslice1_n_3,
      Q(27) => wdata_rslice1_n_4,
      Q(26) => wdata_rslice1_n_5,
      Q(25) => wdata_rslice1_n_6,
      Q(24) => wdata_rslice1_n_7,
      Q(23) => wdata_rslice1_n_8,
      Q(22) => wdata_rslice1_n_9,
      Q(21) => wdata_rslice1_n_10,
      Q(20) => wdata_rslice1_n_11,
      Q(19) => wdata_rslice1_n_12,
      Q(18) => wdata_rslice1_n_13,
      Q(17) => wdata_rslice1_n_14,
      Q(16) => wdata_rslice1_n_15,
      Q(15) => wdata_rslice1_n_16,
      Q(14) => wdata_rslice1_n_17,
      Q(13) => wdata_rslice1_n_18,
      Q(12) => wdata_rslice1_n_19,
      Q(11) => wdata_rslice1_n_20,
      Q(10) => wdata_rslice1_n_21,
      Q(9) => wdata_rslice1_n_22,
      Q(8) => wdata_rslice1_n_23,
      Q(7) => wdata_rslice1_n_24,
      Q(6) => wdata_rslice1_n_25,
      Q(5) => wdata_rslice1_n_26,
      Q(4) => wdata_rslice1_n_27,
      Q(3) => wdata_rslice1_n_28,
      Q(2) => wdata_rslice1_n_29,
      Q(1) => wdata_rslice1_n_30,
      Q(0) => wdata_rslice1_n_31,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(0) => \gfwd_mode.m_valid_i_reg_1\(0),
      \gfwd_mode.storage_data1_reg[32]_0\(31 downto 0) => \gfwd_mode.storage_data1_reg[66]\(32 downto 1)
    );
wdata_rslice2: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\
     port map (
      D(0) => \^awgen_to_mctf_tvalid\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0),
      Q(6 downto 0) => \burst_count_reg__0\(6 downto 0),
      aclk => aclk,
      addr_ready => addr_ready,
      areset_d1 => areset_d1,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_0\,
      \gfwd_mode.storage_data1_reg[32]_0\(31) => wdata_rslice1_n_0,
      \gfwd_mode.storage_data1_reg[32]_0\(30) => wdata_rslice1_n_1,
      \gfwd_mode.storage_data1_reg[32]_0\(29) => wdata_rslice1_n_2,
      \gfwd_mode.storage_data1_reg[32]_0\(28) => wdata_rslice1_n_3,
      \gfwd_mode.storage_data1_reg[32]_0\(27) => wdata_rslice1_n_4,
      \gfwd_mode.storage_data1_reg[32]_0\(26) => wdata_rslice1_n_5,
      \gfwd_mode.storage_data1_reg[32]_0\(25) => wdata_rslice1_n_6,
      \gfwd_mode.storage_data1_reg[32]_0\(24) => wdata_rslice1_n_7,
      \gfwd_mode.storage_data1_reg[32]_0\(23) => wdata_rslice1_n_8,
      \gfwd_mode.storage_data1_reg[32]_0\(22) => wdata_rslice1_n_9,
      \gfwd_mode.storage_data1_reg[32]_0\(21) => wdata_rslice1_n_10,
      \gfwd_mode.storage_data1_reg[32]_0\(20) => wdata_rslice1_n_11,
      \gfwd_mode.storage_data1_reg[32]_0\(19) => wdata_rslice1_n_12,
      \gfwd_mode.storage_data1_reg[32]_0\(18) => wdata_rslice1_n_13,
      \gfwd_mode.storage_data1_reg[32]_0\(17) => wdata_rslice1_n_14,
      \gfwd_mode.storage_data1_reg[32]_0\(16) => wdata_rslice1_n_15,
      \gfwd_mode.storage_data1_reg[32]_0\(15) => wdata_rslice1_n_16,
      \gfwd_mode.storage_data1_reg[32]_0\(14) => wdata_rslice1_n_17,
      \gfwd_mode.storage_data1_reg[32]_0\(13) => wdata_rslice1_n_18,
      \gfwd_mode.storage_data1_reg[32]_0\(12) => wdata_rslice1_n_19,
      \gfwd_mode.storage_data1_reg[32]_0\(11) => wdata_rslice1_n_20,
      \gfwd_mode.storage_data1_reg[32]_0\(10) => wdata_rslice1_n_21,
      \gfwd_mode.storage_data1_reg[32]_0\(9) => wdata_rslice1_n_22,
      \gfwd_mode.storage_data1_reg[32]_0\(8) => wdata_rslice1_n_23,
      \gfwd_mode.storage_data1_reg[32]_0\(7) => wdata_rslice1_n_24,
      \gfwd_mode.storage_data1_reg[32]_0\(6) => wdata_rslice1_n_25,
      \gfwd_mode.storage_data1_reg[32]_0\(5) => wdata_rslice1_n_26,
      \gfwd_mode.storage_data1_reg[32]_0\(4) => wdata_rslice1_n_27,
      \gfwd_mode.storage_data1_reg[32]_0\(3) => wdata_rslice1_n_28,
      \gfwd_mode.storage_data1_reg[32]_0\(2) => wdata_rslice1_n_29,
      \gfwd_mode.storage_data1_reg[32]_0\(1) => wdata_rslice1_n_30,
      \gfwd_mode.storage_data1_reg[32]_0\(0) => wdata_rslice1_n_31,
      \gfwd_mode.storage_data1_reg[33]_0\ => wdata_rslice2_n_3,
      \gfwd_mode.storage_data1_reg[33]_1\ => wdata_rslice2_n_4,
      m_axi_wvalid_i => m_axi_wvalid_i,
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      \packet_cnt_reg[2]\(2 downto 0) => \packet_cnt_reg__0\(2 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s is
  port (
    curr_state : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    we_mm2s_valid : out STD_LOGIC;
    Q_reg : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \gfwd_mode.storage_data1_reg[34]\ : out STD_LOGIC;
    curr_state_reg_0 : out STD_LOGIC;
    mm2s_to_tdf_tvalid : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \goreg_bm.dout_i_reg[12]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \goreg_bm.dout_i_reg[9]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[6]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[7]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s is
  signal accept_data : STD_LOGIC;
  signal \^curr_state\ : STD_LOGIC;
  signal \curr_state_i_3__0_n_0\ : STD_LOGIC;
  signal m_axis_payload_wr_in_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal m_axis_tvalid_wr_in_i : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal tlen_cntr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tlen_cntr_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tlen_cntr_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \tlen_cntr_reg[5]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \curr_state_i_3__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[5]_i_3\ : label is "soft_lutpair54";
begin
  curr_state <= \^curr_state\;
  m_axis_tvalid <= \^m_axis_tvalid\;
\curr_state_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tlen_cntr_reg(5),
      I1 => tlen_cntr_reg(3),
      I2 => tlen_cntr_reg(2),
      I3 => tlen_cntr_reg(4),
      I4 => tlen_cntr_reg(6),
      O => \curr_state_i_3__0_n_0\
    );
curr_state_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => next_state,
      Q => \^curr_state\,
      R => Q(0)
    );
mm2s_in_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\
     port map (
      E(0) => accept_data,
      Q(31 downto 0) => m_axis_payload_wr_in_i(31 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      empty_fwft_i_reg(0) => p_0_out,
      \gfwd_mode.m_valid_i_reg_0\ => \^m_axis_tvalid\,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid_wr_in_i => m_axis_tvalid_wr_in_i,
      \out\ => \out\
    );
mm2s_out_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\
     port map (
      D(6 downto 0) => tlen_cntr(6 downto 0),
      E(0) => accept_data,
      Q(6 downto 0) => tlen_cntr_reg(6 downto 0),
      Q_reg(40 downto 0) => Q_reg(40 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state_reg => curr_state_reg_0,
      curr_state_reg_0 => \^curr_state\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[31]_0\(0) => p_0_out,
      \gfwd_mode.storage_data1_reg[34]_0\ => \gfwd_mode.storage_data1_reg[34]\,
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[12]\(8 downto 0) => \goreg_bm.dout_i_reg[12]\(8 downto 0),
      \goreg_bm.dout_i_reg[12]_0\ => \goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[14]\(38 downto 32) => D(6 downto 0),
      \goreg_bm.dout_i_reg[14]\(31 downto 0) => m_axis_payload_wr_in_i(31 downto 0),
      \goreg_bm.dout_i_reg[6]\ => \goreg_bm.dout_i_reg[6]\,
      \goreg_bm.dout_i_reg[7]\ => \goreg_bm.dout_i_reg[7]\,
      \goreg_bm.dout_i_reg[8]\ => \goreg_bm.dout_i_reg[8]\,
      \goreg_bm.dout_i_reg[9]\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_0\ => \goreg_bm.dout_i_reg[9]_0\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \gpregsm1.curr_fwft_state_reg[1]_0\,
      m_axi_rvalid => m_axi_rvalid,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => \^m_axis_tvalid\,
      m_axis_tvalid_wr_in_i => m_axis_tvalid_wr_in_i,
      mem_init_done => mem_init_done,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      next_state => next_state,
      \out\ => \out\,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i,
      \tlen_cntr_reg_reg[2]\ => \tlen_cntr_reg[4]_i_3_n_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg[5]_i_3_n_0\,
      \tlen_cntr_reg_reg[5]\ => \curr_state_i_3__0_n_0\,
      we_mm2s_valid => we_mm2s_valid
    );
\tlen_cntr_reg[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tlen_cntr_reg(2),
      I1 => tlen_cntr_reg(3),
      O => \tlen_cntr_reg[4]_i_3_n_0\
    );
\tlen_cntr_reg[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tlen_cntr_reg(3),
      I1 => tlen_cntr_reg(2),
      I2 => tlen_cntr_reg(4),
      O => \tlen_cntr_reg[5]_i_3_n_0\
    );
\tlen_cntr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(0),
      Q => tlen_cntr_reg(0),
      R => Q(0)
    );
\tlen_cntr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(1),
      Q => tlen_cntr_reg(1),
      R => Q(0)
    );
\tlen_cntr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(2),
      Q => tlen_cntr_reg(2),
      R => Q(0)
    );
\tlen_cntr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(3),
      Q => tlen_cntr_reg(3),
      R => Q(0)
    );
\tlen_cntr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(4),
      Q => tlen_cntr_reg(4),
      R => Q(0)
    );
\tlen_cntr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(5),
      Q => tlen_cntr_reg(5),
      R => Q(0)
    );
\tlen_cntr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(6),
      Q => tlen_cntr_reg(6),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm is
  port (
    areset_d1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : out STD_LOGIC;
    PAYLOAD_S2MM : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \tdest_r_reg[0]\ : out STD_LOGIC;
    \tuser_r_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    TPAYLOAD_S2MM : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axis_tready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[65]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcdf_to_awgen_tvalid : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_axis_tid[0]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    TREADY_S2MM : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm is
  signal arb_granularity0 : STD_LOGIC;
  signal \arb_granularity[0]_i_1_n_0\ : STD_LOGIC;
  signal \arb_granularity_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^areset_d1\ : STD_LOGIC;
  signal end_of_txn1 : STD_LOGIC;
  signal \end_of_txn[1]_i_2_n_0\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_3\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_4\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_44\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_45\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_5\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_50\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_51\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_52\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_53\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_6\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_7\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_8\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_9\ : STD_LOGIC;
  signal mux4_out0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  signal payload_s2mm_awg1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal s2mm_awgen_rslice1_n_1 : STD_LOGIC;
  signal s_axis_tready_i : STD_LOGIC;
  signal start_of_pkt : STD_LOGIC;
  signal start_of_txn : STD_LOGIC;
  signal storage_data1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tid_r : STD_LOGIC;
  signal tstart_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \arb_granularity[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \arb_granularity[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \arb_granularity[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \arb_granularity[4]_i_1\ : label is "soft_lutpair40";
begin
  areset_d1 <= \^areset_d1\;
\arb_granularity[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arb_granularity_reg__0\(0),
      O => \arb_granularity[0]_i_1_n_0\
    );
\arb_granularity[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arb_granularity_reg__0\(0),
      I1 => \arb_granularity_reg__0\(1),
      O => plusOp(1)
    );
\arb_granularity[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \arb_granularity_reg__0\(0),
      I1 => \arb_granularity_reg__0\(1),
      I2 => \arb_granularity_reg__0\(2),
      O => plusOp(2)
    );
\arb_granularity[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \arb_granularity_reg__0\(1),
      I1 => \arb_granularity_reg__0\(0),
      I2 => \arb_granularity_reg__0\(2),
      I3 => \arb_granularity_reg__0\(3),
      O => plusOp(3)
    );
\arb_granularity[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \arb_granularity_reg__0\(2),
      I1 => \arb_granularity_reg__0\(0),
      I2 => \arb_granularity_reg__0\(1),
      I3 => \arb_granularity_reg__0\(3),
      I4 => \arb_granularity_reg__0\(4),
      O => plusOp(4)
    );
\arb_granularity[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \arb_granularity_reg__0\(3),
      I1 => \arb_granularity_reg__0\(1),
      I2 => \arb_granularity_reg__0\(0),
      I3 => \arb_granularity_reg__0\(2),
      I4 => \arb_granularity_reg__0\(4),
      I5 => \arb_granularity_reg__0\(5),
      O => plusOp(5)
    );
\arb_granularity[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \arb_granularity_reg__0\(4),
      I1 => \arb_granularity_reg__0\(2),
      I2 => \arb_granularity_reg__0\(0),
      I3 => \arb_granularity_reg__0\(1),
      I4 => \arb_granularity_reg__0\(3),
      I5 => \arb_granularity_reg__0\(5),
      O => plusOp(6)
    );
\arb_granularity_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => \arb_granularity[0]_i_1_n_0\,
      Q => \arb_granularity_reg__0\(0),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\arb_granularity_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(1),
      Q => \arb_granularity_reg__0\(1),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\arb_granularity_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(2),
      Q => \arb_granularity_reg__0\(2),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\arb_granularity_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(3),
      Q => \arb_granularity_reg__0\(3),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\arb_granularity_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(4),
      Q => \arb_granularity_reg__0\(4),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\arb_granularity_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(5),
      Q => \arb_granularity_reg__0\(5),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\arb_granularity_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(6),
      Q => \arb_granularity_reg__0\(6),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\end_of_txn[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \end_of_txn[1]_i_2_n_0\,
      I1 => \arb_granularity_reg__0\(6),
      I2 => p_0_in,
      O => end_of_txn1
    );
\end_of_txn[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \arb_granularity_reg__0\(0),
      I1 => \arb_granularity_reg__0\(1),
      I2 => \arb_granularity_reg__0\(2),
      I3 => \arb_granularity_reg__0\(3),
      I4 => \arb_granularity_reg__0\(4),
      I5 => \arb_granularity_reg__0\(5),
      O => \end_of_txn[1]_i_2_n_0\
    );
\end_of_txn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_51\,
      Q => payload_s2mm_awg1(8),
      R => '0'
    );
\end_of_txn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_50\,
      Q => p_0_in,
      R => Q(0)
    );
\gno_bkp_on_tready.s2mm_input_rslice\: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\
     port map (
      D(1) => start_of_txn,
      D(0) => start_of_pkt,
      E(0) => E(0),
      Q(39) => \gno_bkp_on_tready.s2mm_input_rslice_n_4\,
      Q(38) => \gno_bkp_on_tready.s2mm_input_rslice_n_5\,
      Q(37) => \gno_bkp_on_tready.s2mm_input_rslice_n_6\,
      Q(36) => \gno_bkp_on_tready.s2mm_input_rslice_n_7\,
      Q(35) => \gno_bkp_on_tready.s2mm_input_rslice_n_8\,
      Q(34) => \gno_bkp_on_tready.s2mm_input_rslice_n_9\,
      Q(33) => mux4_out0,
      Q(32 downto 0) => TPAYLOAD_S2MM(32 downto 0),
      SR(0) => \gno_bkp_on_tready.s2mm_input_rslice_n_45\,
      aclk => aclk,
      \arb_granularity_reg[0]\(0) => arb_granularity0,
      \arb_granularity_reg[0]_0\ => \end_of_txn[1]_i_2_n_0\,
      \arb_granularity_reg[6]\(0) => \arb_granularity_reg__0\(6),
      end_of_txn1 => end_of_txn1,
      \end_of_txn_reg[0]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_51\,
      \end_of_txn_reg[1]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_50\,
      \gfwd_mode.areset_d1_reg\ => \^areset_d1\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.m_valid_i_reg_1\ => \gno_bkp_on_tready.s2mm_input_rslice_n_53\,
      \gfwd_mode.storage_data1_reg[9]_0\(0) => p_0_out_0,
      p_0_in => p_0_in,
      p_0_out => p_0_out,
      payload_s2mm_awg1(0) => payload_s2mm_awg1(8),
      \s_axis_tid[0]\(39 downto 0) => \s_axis_tid[0]\(39 downto 0),
      s_axis_tready_i => s_axis_tready_i,
      s_axis_tvalid => s_axis_tvalid,
      tid_r => tid_r,
      \tid_r_reg[0]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_52\,
      tstart_reg(1 downto 0) => tstart_reg(1 downto 0),
      \tstart_reg_reg[0]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_44\,
      \tstart_reg_reg[1]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_3\,
      \wr_rst_reg_reg[15]\(0) => Q(0)
    );
\gno_bkp_on_tready.s_axis_tready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => TREADY_S2MM,
      Q => s_axis_tready_i,
      R => Q(0)
    );
s2mm_awgen_rslice1: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\
     port map (
      D(9) => start_of_txn,
      D(8) => payload_s2mm_awg1(8),
      D(7) => start_of_pkt,
      D(6) => mux4_out0,
      D(5) => \gno_bkp_on_tready.s2mm_input_rslice_n_9\,
      D(4) => \gno_bkp_on_tready.s2mm_input_rslice_n_5\,
      D(3) => \gno_bkp_on_tready.s2mm_input_rslice_n_6\,
      D(2) => \gno_bkp_on_tready.s2mm_input_rslice_n_7\,
      D(1) => \gno_bkp_on_tready.s2mm_input_rslice_n_8\,
      D(0) => \gno_bkp_on_tready.s2mm_input_rslice_n_4\,
      E(0) => s2mm_awgen_rslice1_n_1,
      Q(0) => Q(0),
      aclk => aclk,
      \end_of_txn_reg[0]\(0) => p_0_out_0,
      \gfwd_mode.m_valid_i_reg_0\ => \^areset_d1\,
      \gfwd_mode.storage_data1_reg[9]_0\(9 downto 0) => storage_data1(9 downto 0),
      \gno_bkp_on_tready.s_axis_tready_i_reg\ => \gno_bkp_on_tready.s2mm_input_rslice_n_53\,
      p_0_out => p_0_out,
      s_axis_tready => s_axis_tready,
      s_axis_tready_i => s_axis_tready_i
    );
s2mm_awgen_rslice2: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => s2mm_awgen_rslice1_n_1,
      PAYLOAD_S2MM(5 downto 0) => PAYLOAD_S2MM(5 downto 0),
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.storage_data1_reg[33]\ => \gfwd_mode.storage_data1_reg[33]\,
      \gfwd_mode.storage_data1_reg[65]\(0) => \gfwd_mode.storage_data1_reg[65]\(0),
      \gfwd_mode.storage_data1_reg[9]_0\(9 downto 0) => storage_data1(9 downto 0),
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      \tdest_r_reg[0]\ => \tdest_r_reg[0]\,
      \tuser_r_reg[0]\ => \tuser_r_reg[0]\
    );
\tid_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_52\,
      Q => tid_r,
      R => Q(0)
    );
\tstart_reg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_44\,
      Q => tstart_reg(0),
      S => Q(0)
    );
\tstart_reg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_3\,
      Q => tstart_reg(1),
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_logic is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    comp0 : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_wr_logic;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_logic is
  signal \^out\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
begin
  \out\ <= \^out\;
\gwss.gpf.wrpf\: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss
     port map (
      D(3 downto 0) => D(3 downto 0),
      aclk => aclk,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      p_19_out => p_19_out,
      p_8_out => p_8_out
    );
\gwss.wsts\: entity work.design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss
     port map (
      aclk => aclk,
      \out\ => \^out\,
      ram_full_fb_i_reg_0 => wpntr_n_0
    );
wpntr: entity work.design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      comp0 => comp0,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \gcc0.gc0.count_d1_reg[2]_0\(2 downto 0) => \gcc0.gc0.count_d1_reg[2]\(2 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \^out\,
      p_19_out => p_19_out,
      p_8_out => p_8_out,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_fb_i_reg => wpntr_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_logic_176 is
  port (
    \out\ : out STD_LOGIC;
    TREADY_S2MM : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_logic_176 : entity is "wr_logic";
end design_1_axi_vfifo_ctrl_0_0_wr_logic_176;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_logic_176 is
  signal \^gcc0.gc0.count_d1_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  \gcc0.gc0.count_d1_reg[3]\(3 downto 0) <= \^gcc0.gc0.count_d1_reg[3]\(3 downto 0);
  \out\ <= \^out\;
\gwss.gpf.wrpf\: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177
     port map (
      D(3) => D(1),
      D(2) => plusOp(3),
      D(1) => D(0),
      D(0) => plusOp(1),
      E(0) => E(0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg_0\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      p_8_out => p_8_out,
      prog_full_i => prog_full_i
    );
\gwss.wsts\: entity work.design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178
     port map (
      D(0) => plusOp(1),
      Q(0) => \^gcc0.gc0.count_d1_reg[3]\(0),
      aclk => aclk,
      \gc0.count_d1_reg[0]\(0) => \gc0.count_d1_reg[3]\(0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \^out\,
      p_8_out => p_8_out
    );
wpntr: entity work.design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179
     port map (
      D(0) => plusOp(3),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]_0\(3 downto 0) => \^gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \^out\,
      p_8_out => p_8_out,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_logic_184 is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_logic_184 : entity is "wr_logic";
end design_1_axi_vfifo_ctrl_0_0_wr_logic_184;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_logic_184 is
  signal \^gcc0.gc0.count_d1_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts_n_1\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal wpntr_n_6 : STD_LOGIC;
begin
  \gcc0.gc0.count_d1_reg[3]\(3 downto 0) <= \^gcc0.gc0.count_d1_reg[3]\(3 downto 0);
  \out\ <= \^out\;
\gwss.gpf.wrpf\: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187
     port map (
      D(3) => D(1),
      D(2) => wpntr_n_6,
      D(1) => D(0),
      D(0) => \gwss.wsts_n_1\,
      E(0) => E(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg_0\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      p_8_out => p_8_out,
      prog_full_i => prog_full_i
    );
\gwss.wsts\: entity work.design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188
     port map (
      D(0) => \gwss.wsts_n_1\,
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(0) => \^gcc0.gc0.count_d1_reg[3]\(0),
      aclk => aclk,
      \gc0.count_d1_reg[0]\(0) => \gc0.count_d1_reg[3]\(0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \out\ => \^out\,
      p_8_out => p_8_out
    );
wpntr: entity work.design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189
     port map (
      D(0) => wpntr_n_6,
      E(0) => E(0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]_0\(3 downto 0) => \^gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \^out\,
      p_8_out => p_8_out,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    prog_full_i_1 : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\ : entity is "wr_logic";
end \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_10 : STD_LOGIC;
  signal wpntr_n_11 : STD_LOGIC;
  signal wpntr_n_7 : STD_LOGIC;
  signal wpntr_n_8 : STD_LOGIC;
  signal wpntr_n_9 : STD_LOGIC;
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \out\ <= \^out\;
\gwss.gpf.wrpf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2\
     port map (
      E(0) => E(0),
      Q(4) => \^q\(1),
      Q(3 downto 2) => p_13_out(3 downto 2),
      Q(1) => \^q\(0),
      Q(0) => p_13_out(0),
      S(3) => wpntr_n_7,
      S(2) => wpntr_n_8,
      S(1) => wpntr_n_9,
      S(0) => wpntr_n_10,
      aclk => aclk,
      \gc0.count_d1_reg[5]\(1) => S(0),
      \gc0.count_d1_reg[5]\(0) => wpntr_n_0,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      prog_full_i_1 => prog_full_i_1,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0
    );
\gwss.wsts\: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\
     port map (
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \out\ => \^out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_full_fb_i_reg_0 => wpntr_n_11
    );
wpntr: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\
     port map (
      E(0) => E(0),
      Q(5 downto 4) => \^q\(2 downto 1),
      Q(3 downto 2) => p_13_out(3 downto 2),
      Q(1) => \^q\(0),
      Q(0) => p_13_out(0),
      S(3) => wpntr_n_7,
      S(2) => wpntr_n_8,
      S(1) => wpntr_n_9,
      S(0) => wpntr_n_10,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gc0.count_d1_reg[2]\ => \gc0.count_d1_reg[2]\,
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => \gc0.count_d1_reg[4]_0\,
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(0) => wpntr_n_0,
      \gpr1.dout_i_reg[0]\(5 downto 0) => \gpr1.dout_i_reg[0]\(5 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \^out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg_0,
      ram_full_fb_i_reg => wpntr_n_11,
      ram_full_fb_i_reg_0(0) => ram_full_fb_i_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
c0: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0\
     port map (
      comp0 => comp0,
      v1_reg(4 downto 0) => v1_reg(4 downto 0)
    );
c1: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0\
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      comp0 => comp0,
      \gc0.count_d1_reg[8]\(3 downto 0) => \gc0.count_d1_reg[8]\(3 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => ram_full_fb_i,
      ram_full_i_reg => c1_n_0,
      v1_reg_0(0) => v1_reg_0(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
\ram_empty_fb_i_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => m_axi_wvalid_i,
      O => ram_empty_i_reg
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\ is
  port (
    \out\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\ : entity is "wr_status_flags_ss";
end \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\ is
  signal comp1 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal \ram_full_comb__6\ : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
c0: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8\
     port map (
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => ram_full_fb_i,
      p_8_out => p_8_out,
      \ram_full_comb__6\ => \ram_full_comb__6\,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9\
     port map (
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]_0\,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
\plusOp_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => mcpf_to_argen_tvalid,
      I2 => p_8_out,
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\
    );
ram_full_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ram_full_comb__6\,
      Q => ram_full_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
ram_full_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ram_full_comb__6\,
      Q => ram_full_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
KW+uM6VF1w2J59GnW9nCNlQJsGixF8tx0hAZ/rW41/3D1CeVZImR6WnUvaQpDzqyukd+6NkQKbGN
gExWu5ZqQg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
xMDBrDpWBXBP7OHGwvc2M0BkXvMWB7ITv1UnT2qOe4Js2r2cnW7oeoh2VyCQnRlcD5/5v4x0ilk7
SYnxIKWha86OQxyXekUUk/FfC8gHjHq1onEx72iLRF1IJyP2uvfzkkf2QBdHOBx47ZQtZznsiMU0
L5XsqhqXEYz4PbWY2Hk=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VMbRO25j8i3mCoADFHnJzVSgm77ZT/5C2IIvlXnwpW4mrt7S7wmSCmqhiM5DFJ5Ws9THQGN70uuD
KB05OqsAw7C06UKw3jqk1YuJneFlrHoYK2eUVMMqZNujHBgqiSTTD711I2UkKNn73Uez/bVBPpd9
PRjWwinR5K0A5AmhD6Lz8wwwwyOskaapqXMew9NRR7uq0S9dPu4SLvcVr0bLibLH+N89ZXa/jbp+
3RJFf4um1ETeDD0WiPpKrrM6rZFF4qVHwl9ud4x+sUm8djP0zyMiPTHUKtPtArcITp4mnF1+NkrT
wDYneD2LHP0FAOPxvmbjqTtXFF4PGTOJ1oXxcw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d1GSv9oPpaKSilyeux7u2Woz/0x9kjq4sTDzalfL5yaZvCk6EoZCUPWJpU7oZmRv/Ax8OH3z7k1z
METCJ+8BVuY2CDJClX3XgMiI5Py8maKwTNjYV/dHYTYzLkK3mXJGbg5csvPwrCOeU+M4xHazRoE7
wb9weTpiTDmjjtkQxwzkDhueZstExobu+o1+4M1IlkozLe6feFl0cjI2cqPbUwbJTGrZZF/k9SHw
3wyjv2T7mQEH62Rg86xozQxnvcfMaL69tqn22/3E6/vl89HetxqVzvvqRP8tLywmT5TFFIT5j0sm
3c+IS968fbpBOZYIrEydYNeKg72LmSE9iPpPdw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dQr35UX/fMxQ0mWuO1AobCiYrdyLPWPk0TWHWdk3vLBJgl1LfE+6RDUnWJRXUC5hPVOWFqSZYqsK
AJZf/+ZnqAGLivhYyIF/5NZfCfoohZ1m9YuLSsEh621l020TqGOoUQpQShaWgqMoYKhxj96b2z7+
YdqoO9I6ELgg19yegcw+dT0uyWnqMVz+ht86aoxRRcTfrsbsjbLWpGQ0zFrjec18nsVisJ2mDHYi
vyhn2bTpQM1hzAHgNobep29SCzR4ti6jMCHejbBYVwUfAbTgkeEolUz3ITQN8T4EyIlw0lNjyE0B
QAFwREf6JPt7qAJK2BEECVwApmjimifT9w8+gQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qG9+1e9HWsJbBpwAEVNnIW8T31cZpOW2uXs45hNxf47rvFTiBbFVMhyd3zCjPtIaPRmEoBb93+cu
0EmC9pGWL/bVJG/EU9c4aPAamJKgILiFaKDFwef8LhWgpBn4Pg0usZUhKWtYKS4kecURd43d6fNV
O7c1lUHnr6MhTqMm/DM=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
AdgnITHk/9qVO+h+BJMfl1a8jrneXRtseQcUYD2qbxt1U5m/vJIyMxzOcspnr7kzQAy4iExLkHYB
i6IvH6c2vlU1/DTjG6yF1rSHS0JWSqSp5MOc7FFGeKXAmrBbCl1GijRvlhH5yGY15xGlRfMQ2hX9
6dhQBGdpLmE7cGcjhrBhvlOlDglLxPii3XLx7QLF952WaQBkHb/t5ErWcnZaSJtyb/nMeA6N9XSX
7G5mgb7LS4zWeIT0uQUaOCyjrWCSTFpzGCi+rh30sIf3XVyLgJLu7z8TGE38ljKW8e/zuDJtowPf
8ed+mM+eBRp6Zg2PBp1eLpGzbnhBOjtBIUf7pw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7wI5NPHVcs+k0fclq7uLwtwyEMpi/R8JKIOdGRWWyyNkxXkg1iVPSPvI1ftSnjS+IVaQn1zVj7S
p2ZmCJRvF0s9fsE3AJJuxbr2HIhXeTChqsS76BBZARPP4gLsyT+gWBRaflbl6PWbjIpo9Zl3YTTH
Uxq6MphBzHFX40n0kb4DdMeQtKhXK3lCT1/MYLHkLPQec+2ySf5hTZce1bIjrSE01v6DoDgNHNiW
2rT0CR2oZrImjP3V1nBJmaE+u6/JrIVTudd2WdKkwMKEtyPLXpU6uwNDli0Rcvp1i8gR+k2V21TK
f3Zj/ASxv/vi2dZoyUOMTVWmF2IfLknlD11IpQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Lxyu3ykElTzV72MM3jeF8uYBDIJXmEHEmB9i1DFa+iLAwWdNte4na2fJdtDIflLFXHC3s1JunJf6
LzXpJt8OlEtR4jXHCDnOxkNGGWZymfHx0FqKJD+Yb0U7qOi9tCouTjLkbEQY3pGS+ojVgtPy4Wxv
FTPMFpuLdweP5Y9oL5rETNR6HZbeFhurMZd3A4BpYMGw70/NFktQDHoZkhpoZR4HSAAXuoZ6lS8A
K6AMIWxX4oTXd8qx0hR52CJynP5AbuWa2IaIBUdfEc//K8sJ7Hz+BaHWb7kzep+0SaaJrUk006lL
/8eqzBmq2QzPR1485QpHBONpdev+mUD1ku8arw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 18128)
`protect data_block
P5DPJIP1vH/esugomIOtHVNJbFmBT9tIoXvWOMQ2e028i0T8+5B8Pobc6efsVNUOQcs1qhc2YQkC
Kr05LvjyirM4z3lpfDLKJwFY2csGJ0JLFVL+pYpAb/GGaU1mwocXtXLz661rhD67T4CNqD1GcEnQ
aVxhpGgCccpNpg+rA6YKSzlQuKbhHcGoRRDWstuf+vl4FDVoAk4lV5D0GOehuIcX1RCzil//NwtW
OXQ88D7onGd2eU04lCCh1oCpI3bVB3y9iuFVp/U1wSsGBNmQ79PiivVIDMY610v+5LjAinOzw4aq
t/kWI72/XPQ4I76PK+ScZO87qe+AOddjPu5b4yc5KWhIzZan4J0RNMcJhtUOXNxuEvmCFG+ioKHW
AUKCgi+gKggcuHuH5zXXnSolUpxHXGvX2yMZfsCsmbTm9cQ+W/4wmJaEKFszmjt0cZ+HkR5Mo/3z
NJFx/UttEfwLpgOOJvp7LDCA5lWhXaaUonSw/+9LdfeWYeanmYmr/RMvgwRSeU/jCte+609lyC9G
9j+1Wwcfurhk8Ix8FjHXGJUHevAaVJOEcQl4JjXpc+pez0k2pkOeKMMMG60QLtYFzAhT3Tm1DPVv
nCz8+7hYVUyJV2hGzjrn8H9e3y4+vm4vthUe/ofL2PvCBgZAO+eLZVGraas238UoBiSChKHTOhEw
8nJ3sTv3OIqzYzxTxJGS9dXWFntpGBGSVlHgfQRKoISAOFR+jw+sjnL+ZJkkrymPOY78xqNQwM73
DZmLht73sXrLUzzHeiI3rF1dSKf6M/2/U+ufjnPBUl19/FGHMTX71/vuQ2znnukKa4WkjNkIL1QG
HZT5NGohsVFehMC9CPwq24tM1LXhl7iOQGit7A61uaGbALfvyeLV45IyS3314ENhJjpmXZ4uBp1a
2OTgi6kNW5sjhJU4aUAWXMiXM3fp+ZM9L6CMex/8yZnly2xPD3QDm1tZYrmsr02hBWWYCktb17+8
w6usJ1RymwQs4PBR5Z/K0QdD1BozPQ1aMHhR83AJ+1EpOt0LTRfjgwfkFNnknPy3mOL64imnxMqF
cWRyPFYzjqwePRHx5K+vgrAEMkK4Z45ei38Il57TVaSNZKZ+owPnUwlaTSSz7TfViAI4Fz/q+5aK
utoLIViIByR2PRoChhc5BvhmiKnuNLHCWnIWefQ/1fUa+MeLBO4zRMvh4Jx/qewjw+c+S+MK6DSo
dreVAhRRVvA4juPMNUj8Pry/r0bmsxowOiU6W/QTw7na4eEL8q+M2NMsP9vj7rwN4pFEpv63ELrC
PiEi/ZMesvqLF+10NpFRr8SJQ9y7zY+99F38dok3uGI9I4f7vuGLgIKzWMH1PwKZnqGMvR9o4MRu
qoVjV9eY1WK0qzjAtOc0uiA/t0T2P8CNIPdB1AlWRSLUzq2Wn/SwFrvPh6HRd1KS8+ehNL9UeE9C
KHImzW9B+oxRwb9Z7zME4Lf7PfngTXXsMhuzCyel7qbnKR0iKWbgKocUVXpiRQLmLdEAQvQyD1RR
G756VNsDzlECIRQUYtymTRl9bDytjLEywx6MaZxn5Tr+pssvXU/4gvRUVwcdPJbrMtiNyVZpjWHS
KNGli5MamDGwYS2eGWXsen6Ds02X9K394rJTd6gOCKC8wChSRAuyg7dqvQyNJkkRhj8E+XV1Kw47
we70kvo2ZEBl0Pby7XA/RAvKeJNfrGHWXSt0+W2X0okkCb8aPRIp9sHiol/SGqg8yEF/XZm+HcTu
+PZnGPlAvVuy2LONx4FkLovpm/++L+fY2qPQ/780mf10XDwKsLSUL8IkB00B0lGwuwCV8YxyHoNm
wWvi3Wf/e+qlO08P7hf2DafCLlu02YzaA/3Ls1fbaN8m/iYkIY3J9T3BYG2aXFyRaSMJY9WvWr1N
If4oZ4meliYSZpBQ7r6Croqq5hBPdLUZpUa6T1fdG/DUeLUqA8x1r+6PhC6MUmkjlxvD1MApgLMA
LJlJChCO6oCrt7WK7gd+DjVPhEG7abujJAHgZG1k8587DlZSsNZ3f0NQnQwq07I5gwfOGal2zoas
H0jhClNDxouiqNoKDeTUKvqNV7hhu3XPBDpeEfO7DF+YFo42/ZGGh8prEb3JYPnAndlhH1+zueMy
2Hexv8jjwGpAOWqLA+91ZBuXbNGXPML9THu/ZllIsm9PG7p7Yy3TyOv7mW97M46+GikwhVbJm3z4
5b9wQTTRe8Wep39u6SP7sKt2fBZ/87vvL0ouO7XxVgLHJLNpXfckXyb4S07SkyN8TbVBogD5qn7X
EtNtR3qMM9o3bBrDRVxw4k4kjlN3n0ldP2WmSKdTyVoQsBf5KLrjcq6a6sN61/OmDX/XWohZ1PkU
65kx497TDqUe5M/gp1ZFtCoiImtMgsy0/Wc8mJEn0ZlFN8jDvttCPdJIqja5UXpprT/juBQ9N+uD
i64SM/WhpIahHdp9LDlJhv5d4fFskJQIZdGkfVL7UkJSiBJFEDiQ0U4/Zk8Pxt7gjpeaXupm3/0S
6YzD3PpgcYLyEA7jcyhGcOcUtxk/5xb1H303eUIDUmIZLrnMw87qPkMcyHPryY5VXgP+UjJpcBx9
ralTIdlKMK0kyzFdGwRzWLM7ntZ9mv9vQ8TEUQkA9PvIgP83xipvBjhBWcShskNz45IJ51gJMn/v
RSdqLGHpbVT7DGGpppfuRTGiHMdGHuG2jE894n/olgw0kS2I2bOgOqrFqiFYLsGo9RNaZ3JUf4td
xQTkkDJ8rU04XpO2vmuZnRuiR71A8YyU2aepL4su8jUW7sgKAxwVyxqOe1SNueohYlPV0iZ18wSl
k/VRr6gVK0DmD71LKVJJsi7VSAe8G9C2+4Frn4zUJD1EYrSwdOUoMllwj9lySu/uks/4HD3GiXtA
mphowtDznaL6qOV/F+bG8G+d0iMKVYc2a9hvYlJlL8xk+vArl63AUjI5AMvholp1m1ohd05QPAkw
MUVA32FMktIc//ywHWZKXjQE2Mnlm6IfZkZIc+nnabcMgxxWbzm4sAEBXpHjzjaPG6ar5PBfWyCv
AuiQz1nkgqnkoeiXweg2MFgVvMPJyFs7Lu7Mqu0rATzAo+pLvANVk0nLnCag6AcHnyMG6hAbATCC
326sbjQX5WoxF5C6oQicamBsKPXmIw/qiKMpsgCV/8kRmcfuqQm66tbwREFFz1Nt67AbfqjZdGDw
FLPi/71bnDcAZv8P2Fh4UYcBIftGG3PVp4cZQ0gMXQJclA++tNocGVBnuUhMEFjpiBIl4LnBjoRc
+fZytQ3l9O2C3DxAAuieYY0g9D2OVybb2c+9gFXp2nH4TGkIUL8f1QxQ1NdDWEwTOIdCg4ShJgdy
z1sGVVHuQeGeCNnZ0btYvbNLsXydyCB/TlXj1m+P5roQkJdHQJZO3nPpEasue1vxtOFx2Cc8sC1c
3HDS3MBnmUH4jtD/lp1VL3ZiCphWaiERoXTNPAh7s8HWq2FHerzJ8PR2C/6NZA4PLtYhtXVHpKnM
muibe6OTSRl2XzGNfxHXo55+G6MSGlFUkUN8+/U5xMvd2bxYvnx7LmCnD36a1J6ip6XDzdhfTOlk
YzmRp1pPRL5dMOcDnlKc1My+Iif4vWrH7u1qFYWJBJCJSY2R8g1Ilw+sTXYE5BqWbOOASovMw3IT
1Oaz/Emj/3uhe6AE9jy/Rum7wymLzWyAKoYDy0chrNZwA10Mpdwrz4tdqT72hV1Vg1XU2Mn2IoT9
aH3Wt/jHoIx8lhEAr4vgDi79t+AWPdHLi+ixnDnQbUgPwu2jvDhKYpKrlDzzF50q6fe6NrBJPtlB
xhq6gs+9MChF0VgwTU1OOD3Ao4HXYY14n/oGXJK/Rs7rw8z0vnKDscfOlOFseD2gC+rywiCn3Jjb
Lug0IhPOjj9v3PjXv0H31gMV17m3T+huRuk+OkegGSLnUCv+q63kXKCtEub9Q9Wywry+A6syX6ya
0pYiR4Ky7ZGREkeQHG8w5CqyMj0h/3j2Wq2T+lGvywplxgQPPJbMntiRQf2Lcvr36Mf36k+WB2Up
P2VGlPIfOo3xdlrsK9zvDkZlZCzOcO2onrHJKZx7JkdHo18Pikf8Tetl0K4BXmxWmsdGkmfsT2R0
L2liE35GTYNcARDIaMoglPf20bwihiIuCF6tdqvrGHQ4cCiB+DFOBrfURKAIzGF9SlWxxyUoNoxf
/h+WulGKb2r5qmwGq5E+Y+VNW4bTAnw5Rqx0f7wPCab/hjMZdyy70sNHZ8B3TXwSwdAwOmJjfT3Y
ENKOmAYwZiH8xncjbrbzLSuUxEBNuuJYHuKM2QHCH0GQeJ1qj8grMpWYSjwrs+ZXR4qxQj8fUiPX
pa3xmoL9tfe/y9zZrb4EahjdvP8VsyoXKJdHi+9pC4t1KY0fMU9h1ReVbGOHJpf/QrN+7hCcygoO
b7FkhXD4gcra05f2nLwYXtvSAspHanWbo+6onpTBWJ31wSj70nJmsf/cZw0wgn7vsIRNrppuSAJY
fsJ1C3g2RhPIrL3nRRukxnDsgVhbly0GltTIgnBbOAVcqICsBAC8RDe35Sqeqsb3J0CmDqszWyBa
JLTLJcsWyQVsFnMgmrOkImA7yX6qNboKOdOk9Ob+EJ6/w/dUIWmLbFQKKannkHf6nvtBL3L/1Vkf
2AnoXZoPptEkQ7n5/qIEH5Sqd7ed4ujPySjuPbU/rgH2Jr1RD+wM+KAR8PO5O1CDUNepVckErxf1
qRdQi8rvDynnO/JpZR1Ug3kUSTa2lUeZIZFLkkmXRVxGhSJ0tyf0wXv+MZSLJcrrre8yNlnYAyOP
+TW6waC2SUfC8dh8nEWbVRppNwQSmaVkUTWeZx4LCtS6940Ot6LnvCxzbCkVU2mImSBflyUBwPpb
0SiQsj0sFM2H18zPoiABUjRCL+f3/TFhsxx+UNggeQCMNEg7n6N99UmVT3K/md3ERZ3B0z7Q0r7C
c3emhxl7Sc6N9qqmOxKPb6OW0tvRRABeVsnTGdQ27Ff/Oet2qamQXJUC3Dojb3Rfr1Tj4SgFplKr
A1wgdpClw8wLH6VOOjh00lWGz3CGLC4Vu75tR+LLn7oe6lezmwqiyDvPqfnBRxHb6pLUSBpzRj3k
whQiprtiPLO7edYMKKdg3yBVmMs9nD3b18NEP55YwvQHfDycw0MSjhP8ZHAqkIAxS3DeJpgu8WDA
lXZ+6XI19NPWuzcGjsMqOFJQ8CvHhopC29uPG9sjVtff5tbPRwaNNQawLxoQL8D8LDNG2LH1yuBV
f1QkIeq6yxc0kDdqeb3Hcpz9TC6z++fND3eWSzFFkeKJkdI+GgBPjc3UqKDYvsGfHYVKmzrV18O8
69BkvjlVJehGv5oqyuP4jcwoWjQCBmpmc9C80giZZgBF1kSIw7P3laQoabjkfNW07MJrwYuQ+T0+
7ZHx5ul+HQ9fkN+fUvLUzbXDUDqGPJpI/eJH4LxmBJnuXbqlGl5wspbnk1480lYVlOGanIZqpl94
9hQPef56SkLX441j+QByp104xWBq6NC59CY0l3eQm3LX0UCnksyoza1apFK2h5Jek5UV3VZi4Vm8
9hDmKxVNoQPDQrvu/eCS29+Pvc0Y5nPlMFpshUzrD7K/OTWsJKqX0ae8vSFrA/M3Nvf/qu1z+ixs
60v3VSmmxnYmGzxS/VDDDgdGmnYiELhOKj5Tv+5RQkV01umgzZ08NIEnXsZL1a2jnnM4Y9YIjkMu
4E4Khqt4wywEZhpj8g0ACQLVZio0IVj2vG8jt80dXLmm6zHwuzWUB6BJOnQ3KaP+zmeqpNGuLY/Q
ccHyd9N6Bdh37Sy1Sxc2VedZiqjfLZNC21UgTW5oiB1yogTt0TanYACzfgJGSnFaTxelxd/s3ULN
5aDor1uYWrf7SUeINcBjQWjYs4knKKQYXP8AYt31LvbyrppXOCK+LjBv1XaZZq3226ydaMLOX9g9
1KaoRkyXZUiMZM5J8XgynPW5Slm57H+QpjmlYTObhXFvUCHWRYBe/lxbBeTYNbMuVesRtl+opJdD
nweFKaDHHtqVNnCD+P9ZBGtpAI6e8KDHmf5nXArpu8wIIWa686JdJZkwbAt7ShGmUs6pmwvWVmb4
Rdz8kta5ImOr0zP+0Z0jinpyq9AaZkpUVwbLsJ+oBAfUKjBF1Qd91iDDykg2mi25cPvptSuMyhsL
TIy/Ntmwh6bH0yB9yiuyBdtMSdDTEhdf1qj8b0U+LBl1FsWU1ETktm+OD5p6NlvW5JPfxmQWSGH8
XzjGQX7Ei/yiLTBabehc31lnb1u04kIG8vxGmssZOxWABYZCye2iyJo9BvQDE6X71jvSbtjT2c2l
hoMek/9XMMUFH3aaSXMEOgUAGy+Px2Fed3P1aLfrE53h2lMNL8VooORFzWXcBA5f7KHxQxOGAYAT
dhpbmEATRuhPTcOrizXOU0kBZ7oDt6oXYWdgJWi/E+v+1rs+109L2nqtM+SuENKuaBVHk7T3104Q
4ydZDCQcY8kObPg65ZEeMNkUfNX58MpPxDsQTACHJQwzq3kslofmXfXtULKMq9Rg9Zjrhx6kn1/2
Hf9YxB4ajqDiqfbsPVsu7ppmx+rKywtB24IKTHcOQLjmeTdJaoRUI3DlNWvMockUwQHw9rmTbIq+
xm1xdY/n525QHZVTkjfbmlyXpg/+Mq/b5mnyH0e4I9GgEpJkBf3MvAj5Rsa5Tt/hDvz4byofeC+t
+9hebFplq2WtXrtm6Mx02vCi+ADM+ECnu3gmoxSY30PA2kytBIKszd9E0Aq3s4WGfycq2NSVoMdO
delEzEl7AflX5jR/5tC4YcpKv5ja2UdT8OD3nkC7Sg3Z9P4CHb9P0s2AU+phpFheMc+1gxiy7wIu
sz5Xw4qdNpFBIkDPEj8ND+W5nmHqHQ+VLkglN6VMSxlapDCyCTgRNltVgrPGQfWxBtc7w/3PiIMN
NE+bWoDKAKC+XDwuqer6D7WATzyawJ+WxmgFdjM+8HVDwbOpKbvScVFtjePdCY8wCqiqzWfEGIze
yPgegQl4uNRvVxmyUNj1Qfi3gXSKlkmw9BXOIq6u5d6YGXqk2k7zvDjtvAauJVVXurkCILRM4BdL
JSjgi6kKh3dAtTBPicR/fALulctqUBprtNq38KC+H+TiwtlDwZ7XhZZQcRx2Z4lGI1gIlMWgeVi5
I94zWm8cVZUcEApV1RyulamOAWsUtzbKHTDVWNIkKcFWHs4IyhP12Rs9r8DdNTV30feqj8nlEmxt
p0kNEKxTkBB2jFv2OW0hUmTlmLm6kD5YTrMUgqi8kgRHZDr5ttba+2k9DARoeeg8vs3evNFvAUyE
eC4xMLQu2d2K6Nt7wpnqSEaN3YlQeFgeiBYPC0kozbK6ZsJT9D4GrciXYosQut9aEk+y6RgCVWPR
Vovpy9IQ0oTGZq8pVBLrLFhtlqnXj78VwE84T8WFoJtBHr0OhF05Y0m0cyyu8SPCkXVlcgPL/Sjn
lrojc14zesFc+5bgTtlEJaWQNK0g78vk8PlGEyQJQ2ixJJERXzIANEEEWdqBUvXAUEPbxgGc2495
4kpm3+dInIR7QFzQPxDlC1LplmOprMtUR2c6BU2Km95Y9PoIMpMovbmC2duPKlG6pE0G5X2xrLNm
FbYeElNAnG3wn9TYOffg9D8Bprg5RppHjOiLQlbVOdbF647Un9WBomXamovdKGHEhfu0Wt6Kky8l
Ju5qYGF6ZvMnSBnp/in8Ofrj3hwLiwCFGHp/eJZSw4WmAOMYgcxcIhNjeyGo/gFNCl6CQaRSaljw
CVQb2+MFvpeUi8wCdq7ijsKE7rHpmb4k09bSB2GSWna5wiN16fzJvO3t235e/y9V9ekLUyrsBaS3
UzkH5H1UhJuA8ZPn1tsWmSx48yplGMPzIsb33a/RyhX/7IaEG76VG+38yTdQ8DEGuNYZghIBL4xe
UcydllSVBJR7d8XjrA0AEa5lA1jxHu2h3chhHG1wZ9/4/1ALhERw5r6d9pWqlXkZVunhurXkaaic
04znJotlbTb0/eTj/HZoYlzWcECN6xMFZLBQaXd9R6DRBB7gSB1DEF2YH0Pe9S6d+r5e46jiFGeJ
gkTmVXLI69G/MjsceKyRh73z5IcKwEKL3YBGnpkHaK9VNR7/3gEtPSzQakDFGmmd188Nu7mwjwvp
4sz1O0V0PF3I0jrxKI9j3DMWjrkU/PEz4/29ETdSfvb8Qk8lZABRVbdC0kThDoCTw06ekJ+FcmeI
ChHp5KjJzNc/NqJi66CZLI2VdE0n11sDlcTpvIoqi5h4bZavi6170X9v58K0gVAeoOAzROksyRGW
pjoyIAIbVEyuwPlY0hgq9uMrzsyiV0dxFYnDwpkfpLQvoNLYXrImckqJPFXTyyPnEwwO9F+ENBSD
TqAphVff30YARMGooo0C0Ah37fPWXZJBrwni2HutJMHjYShxHAlTmuCL82aqgpv1Z+IFKzOribZ7
+eGPAA2MaEvzB23m12LUwk9aqdWJSbEhNmLBJJ+Sj6q2nXaFDge3GQSK1gNtMqTHy+KCeQf8qU/4
OLvnMZ76fIQRNtxg5xIG96JjRJzptZ8goamEqWUvbGZh7RaX/h9eTwBPo43IbHPWh65DPXiWUi4g
ejEZ8ZzS3ue5nEf6EHX68ttpd4ilm/SDG2L5xCqMSEq8y7Bmi5KS4z0hgZMHO+M9TnPRYvS5ghfg
tWPn0ut20k8RDt7C1dQi7yeRsgJlBAZh7/Qg52+52c1zY80gNLfJxk5GWOro/1/k25V+2yfjx++c
Jbl5q3/fKAHGZNZ+zBiu2F75f8P4dfwJneXzgaCffiY0gSOmGHvruuA96/SATRvQvUFtFuZevP3p
3Fj0qb/x8cWxBzAkD3qvkbNRuXic9jeVS5H9iQ3/tm9YZSVBQgnP0VeIkLozbybf1JkYTJuKdZFX
Dv+gRaomCH/FtLKP9NBl/m1fkAxA6XaAsUaNtmCnsyCwVZG0XEe6dh+pFbFJ4mtri1bQwG+SO69t
1O/BF76JZqjofTDYcWiwiWkamECFHmeD7uioWRxai5H6pDVgrPxCSGuAGtQupLQkWV5VxEyrQUZy
xXY/LmSrnqyuWffjctKfQM7VpDZO4oSz5VguncPKr6Leg9JfBGfAEBqQOHwpExKmVcm+yfrYnTTI
wHtWDUpNgtoZ4TY+pYY/sK21UYbNSyBS8Qw6DaNtl+zcZWFgSsmRLGWY3+3vTgQ7WQYH7epfMoJC
8uhuaDobNQAMjGJ7jmZcJP75oWrSP7X6StLrJi//jve0xl2g1C4TGzB05zPINuNygB0xm6FgmZ+3
XcbuezprgDTL4xWQg23VUTrSPR/sQx78ouOyk1PUYcv6rWF9RAzQEpQSYyZpnMXjADpsYT77lQed
FI9lXe1KOEGRQpJt3E3S5xHAdd7+PODvQVKKIJtkmdB7xz/p+l5ZRoM2UBSeIX2+kKQTNtJI+JS8
TSJ3PdaEoaq9ebLU1UtCvoG7I3p2LtHkpzdXskrctgCvJWsC/AYBvOum2J6j7x8dBZq601JBOcap
GVT/UFWGqBEY+4zJpEiaSrN38nYzv6H6wWd3MB4mi8yanPDFfH06m4lnMXF1qL81yRclXRHSkpel
3ObHsIkB9pAPCLMLvpVPk/OqZ6iOwYkuSRIzj4EOFYw0a321X/cz2xkq4f17yYBGK9J9SeNWo4ek
763zwOUS+aMC5iTFiFZDNgEQsLfiKnDuqU3bGIEC8PG8QJJCySsuO+d6cl7up8RJXBGi0Jed0uK+
s5a8tDrNiSKuwvqfMOm8ZxsR1tJTrp8uG8D654uuQKyG1jMBm9AbNmLMX0Vw05MSOfpSyz5WSNWy
xGpuh8Q63Mub5Q3zYC8NTRM+1HeHYoufUezh+nuKoZTYJRARlw9/Q78tfNbjdQOH2xJyDDEyz75Z
c2PlUrj7oxK1q98bIjc2Dr9+XaKjyaSFYagaHLvhOKy+xMNjuZqU+rQwdDGlffkz+tWtohsaSdJB
fM34bFfnMjzz8tQZvQplw2OXgueZ01bcjNQIpXSCYjZzYxtFmNFiWXLm6Wa9QAqA8F1/M8VyWjRs
44Yg3eK+8Zec6II+S1dbVySaoC52L20VicrdZffW5Fb9S9GMF+sxgmokxpzEBHSSBOT3VmP15npU
5E0zpdDaavl5qwEn1qeAqZbSd0PrVjvv8yAPYJOsXT7cTMTYMc+TdDFVvhGFYiqMQsfW1yhb3ElH
SSiYwV1WyiaQT290dtWk/wgQPWJLF/dOkHXJXy+1pRzMmWyFpxv1w9GsKs8xxY+gfRJapol+kckf
/sxQQMTcIG4oxfwokTVo4XGJcP+eZPQBKJreVn8tUBrNOJ3R7ax3bZJu5ZaePdQuZD9NFG1nFwOa
WHmghjwf27cdqsnMER1Gso4k34i5kUoU/00xckRLnCCvcdkqXB2uWWR27dLA+dShKsTUtuDgoEyk
QS/26IZon70oy6Tx4LYS7dCXvqqi5HoIVgUYmxce3hzYlpqMrnAK0ZLpFdj2137Sn9KaBZNzp86B
uUHumbGwKvulXvOal6FrRPMaKO1VlKZWpwzYwlcu/00vkmE5EaqlddD4nDGeOulAi/Ehm3tYV4WG
6OcgWS9goDORs8OrmSYv7/75RfDayQhgR0Di3AlqoVek4YZkLEzAT1EGpBoGEAkOGJ15FPfTqt6a
VOFhW4sc9AcB0dmqa2PvxIvn67nNsHLjqdWr3y39FOToRXgb6hvd8qi6API+y3hCRLN1VVxAeYVk
7aE/J+R6ThoWPiCEZrUXD58DW92dSEj9yLehp+yx6FlsBqtPSMVXcvqifBKhnVnCQAIQL4fvAaC8
MRUpN8EIMRCY8rUJ+PyvZ2fsC0hzNlqQ/6wo5qn3PuaFWVYRxZKYQn02aqW5UNLA6V5JWiVwQn0U
PQE46SJ2vDs+Wo7wS0NaH1dNhUPMleVhqIE5cvrNStGgK/cTtCWGf+sJOztP0SF0hZ89/pfkfaDg
WxSlGkGAGG0N0UxWMHt4zIz8POkY9Uj2upZmTfjdJiceckuFhk/siBK9hyIh2y6E6kIsWXh+VR97
ZxFWeLYQdYQ+Q6Eoh70+J/1jodwjdKFFKYwidkF4nNh0bSIfoF4T4reVQpHHF1L5qkR0/RDty4xE
fMtpQx5NS91493A/ys67hnHQ8nTOFtfq5jN3mqfWLPfdKVUhKqhJzEEKduP6DcI1Ii9rQe6QxHjj
kt7Wmr9TiL0vmBzT1OCn2lSAY31muIbiXp6LLi3+Bv0c3DfmFQn/bKqKk4Sr4zdhfg12MyIKyjRB
+WNXoc1DcoUH50xB3C2a3TZMAR3NVG7MgzCDdKuEJA6ci+dZpNNjK+/ZKS+Lr/jo/mc4J0nh0YC8
NMp0krGcNwOfu8dxuL/HzGFqVLvio6yjZAZLMPepTeXq19mYFW+iWP91yPgDiJNplGSP6kPY72+f
GQ9nE6t5qSc+ig21my/FgBXSvv5tPDuJU0aB8m0AAerX0kNHAEWLavx7gAG4DIl67liQ3GHVSa8R
FsfhhxXL7j7a/I/GbrHjyyp8ekN2p7d++gNmZPeQT8S9cQOO/FtUHTTR8MavcXX+UbfpOeiTIXeU
7RtU9P8X5Iq9o2tYx0zAh6mARTIGrxNc71+NxigE8oF65nzG68AoWgV0o98q8Htsz1viDVka91Kr
6IYd/S9HOqlezb+Ox/IQ/5u7aABEl+uZIGMlNcV8dIqm67D5xH2q8I0KuSuXXCGUFSobSNLci51V
jUmlVG5/htWlvmncXG2f48Wmab6/jC2lb6qTsSF5JF+QgWAJ3+KskhZ4eki2+a0BI3Z+BHIBhGqO
9qCHDg4D7M+z7A0OgUSCHjM9PO1GJhUXx7Sctpkshi4UV7hm1X4yOO/wsJTr+q540TjJr8eCLzCa
/5gpASTu4iPcvncsYf+mGrZY9Sd6ys+qHLyMq2aIJMK7ZhnYUzhmpBNxqT6vv9mIoqw7jHBNDo/P
JMoTpyxzpEd1Sl+NYmP36StNVxj5nQvHElX34fTT3NaEATna2XPzT8vVI7zCiBKqaxKDbQEsPhKM
QEvvpa3xzvMhu228YofvaCRtlMuDGNcQ0nML/EKTV0SKJSslgaqA5ERKy+awXkGwJqXG2Cn5K4nU
ysTN8N1yzD3W/0WEaNlo7Ol2ilFcOQR0tESmCk4FjQlpk8HV3ijoZDlGlk5+XsXmbkfJ3J6/+BsS
hoY6yqJw/Mwrq1JXVyv782iiNH1dJe+DpfbVS2G69Z1Dke+Lckqm9jMQiLzFT7+fTGfuZR3DuCVX
+HKpohba9z69KOkL5MXJch9dovNDLD3IsaP6aSHpUtGlE11JGT6nA9X+90eIVwfu18ecNOATk62C
975pW0dMdO6Dfy8mOvIPtlelSH4bRCWN+P3lqunxkEL1h3sQNPvobcn7PYIluuz8egHMGyyXsk3C
m8aSc/7CSr+Q9TPRjXXHcdO+5e3JWmi7UWc0iWEMeYizXwlfHeXKKdEiKKsK3hSDQJeeENXA+yQJ
/MzYdq0iu2z0LBHf4yI/cyruMkwp0LwrgNTD+zB+RPDfSV4MyEdnvSgapkRvqMqYVA15HmSAhc6B
EZt3taEWX60DNH66y/udPRmR5WovlnBkNq4ZJSr+hMsA+NYqBJ2t44TSzoHzmWuJb+UScuEmkfmM
Epth9+rzwNmx0D8ujjh7vMhGzuv5f3CRZXP9KJpy+fZiER7EB7wrKnsCdicA0u7Um/ulwsoUtwKn
fXdE/opj7LwAes5s2MalIsSKvM+GFXCaQlQTNd+7gr77gjBs5X2IIPGxKLvE1VJjEruM/hrpztxt
h51bnfS0DL0TwRsKFaVEL2QUQ24E2/De7ok898l0MzcnWS/jXtF3NLmCSmsi+fOcLeeSAjZKbvbJ
lsqg1VcIfpxMKq8vE6SUvpmat2trAyElYdCb2o/DZgo1fHrb3luwgoQsGYjB0CS8tUIMqEjQMhZE
6LCS6efmGJjboO2cC3HiOqzw/khQa9SMaWZS+pN5/htxtpjxCWeOejtwFy8SSI84v+Ltvw0qbZgj
qZQwG+E8ywqGQokDzUpcDozmVCVTUjpzuOBB3c03pbKgcFEN+sGxuUG5dbZfFpzK/E1V3quhQaOg
XPShGehE+G60I61FfaH9NYz63TvN1NPAEPucNU8flZOErenRcKayyuSLY+QJIYXGcu0JugtSb35K
ZM8yLdkpril1BQcb2pc/MqefvWkcaZMrzFeBNCbqcXRWYexnhjRv97qlUYClg9GBxBqBktIVVAx3
gExAZZu9dkUSijRgf++B5R7S/2uyBabTMHSUSFi+NFQW8UYJgQZTRLngLfYz1a2sAp/XQxVQfcPY
4tg+iSPB+x0t2Vo1XaFuwym6ySBQhE0N2gjuh+uIgdgrZFJeS7lhMTjjItWRkKwnw5PJtuFjeqv0
0qclD7HwFojzf38o9fxSJDggYA98IRO0AoVOAsfL9VMwSnN0JEZEX9XweK8sx50LAISgi3jE2yAn
4ic2RqKJbLiSXq0osvvG/qPSWFpME4weizTyGEabUKyZWPO01TV3Fdugi9GeNEGKa2cXwCpL+sC2
uiF5DyQ8cdI9j2KoVwKmNGoMNsbJHflL3NyTv+zSM0xAToYxMDYRbR+2hgg5Qr86jDdQbN20YJy8
eQUR4HN7yrQ2CJUlCNcILZIzD1pA1oQHwM0TH3fRGm2dw+6mzy5T37vtq5p095r62wTXS+D2vTWO
uESVH+kNT10sPIUfuOhTOngj1qViBLzYh92s7Juq+CtxWzeUVbhAK4ayAmRNhV96acKF2/4fpgdL
mFBxwsZ0CYl24tgEPDBlRuaSeaJAosrZ5k106kIyYY+hgKK/N5N9+8K1Up7SK7jFU9UXhIpwgItU
ChluuSco4WRcMNVVD2XS3HfH9GWc6vRxhgFaSe5CLgv5gj1Yukr0xwdi/YZjUjPRKqT6tG1BDq/C
IPD4QxlWxQvjU7ecyKXXyR2M2L6uXWayxFAF1kmulm0QxJtcRF5h6tEtljqSsmxy9KxUl69HftIQ
qAifreEsshsm10mgp4uCL7Ibq/dTAnqM54MrcPEwVylUT8aGbaAv+hInytBydRNEw+eicCMzoiV3
3Z0RtKLgz7EoHp1iJIge64BBJdNRtEuvMCUAmWYmlUdp7QrS37RkRshb9m7FQdqmP1qA9WJOCJ93
sORsBNxczdd0/tE3YX5BH6RdjbK8+nKvpjPEEphK2JEsl2oNObP967RSc+yvVhqmOUU1cuaFx849
MP4KWC3bdzSxy3766f1ZFHu6kZ3/e5ffJpMqCRZjR+fyC5goGNNm9TJ79ihuwA1s838CLX9Xr7L/
Hk9gBx2uSNq0tyZG+QJc1bU2gn5W2bwjKnP1Wzh/Hb6GAmq5eawVoW61HUSQz45WAcSO4gOGHRWP
JXgslM7vbUnOziqER56lE5gwhofjVS475Umc9+S6/rwncq+AzQZgngO5HdCHkmaPy8d79YGeiVQ0
4q77yH9t+ZspqIxYybHIT5rXTDFA7lSLQ5U8uwIkTuwq2mrOjOw1SMM+bWGwAXuDHjJ9Z8Db71eI
55CKUSnNYCrUT/qUMIgMeN211kegnNJE4Q+JUEbsaxfo4BNVBelrD0l/9t/n8mrNKXMp19jpS7a5
+mP6RhWVn2LPbJt+3XkVLp9oxqndN36FT8c62MvKIlvCwGHFLN1Twz2Ltz0xU95N7c02J648Jsx/
ZsPWNfFK1niwlg66JuwKRkp+eBV7ZMVDMvvXhcGutuWCqLBsTZOZsuEiNBD/R+VnrxegtrlbqPo/
jNJng1iUC4mrbObuvRls9mTjoRTsWpdWJPSvn61ezBtR0XySawAIUC8oITuKKbnBBmw7pegMFt9+
DNpI5ItlMIOjyxIT8GZcITqJQo80edC4xY3uxleHCiXR3EPHDSp75IOv9uW+4t/d8brNGPO7CECd
8IfJdjOpRPF6EviEGyJqg2N9kD1fyy5EA9my/MR9UAEp8a7AE07n7I5quIpa12bl9rS5V1t/olJG
2QkPsbJ8/mb8QkfoXuvjZuh1fU7LAXggcEU6PUtlZ+y/Irgk7jwY+n59E4O6mM4mAWmBIMLWruWf
NJqRikAIoTRajruWfqtgyACkZhxsmro7ZP99IrjvMLCtAN5XuwXOJWSzEty5HJIE7aQt2JrrFaXa
Ux9n146Upf8epmYV7VN8cD+sHnrRTUNAwjJS56PbdbySweXzPv5wHJArHiUzQXpLdFSVbQddXWgB
zvRdku8HSulm2Qjj2edCBy8awELaQA11/Ql3yjbbFYSVBN15sNFO+ht1odkyhXvamm5DTmKBpkDS
m2cMJgm3O91lF2geQpnM3nIwZk/sevgwh1X4jPCKTz8GKPYV++mht+JtRHhLQ/Mjt/Z1giIMeBFU
QClU7+n0sC4yrspSxzo4/3w1zGMHGDD0T0SPUmCfkEQ9jnG+zryPxRUSnll1XrjeVWCHUGMDILHI
9zw7rvBG0bBPVSHnqFvZU2tEQ0j1PmuJRb407kFV0eU4zruaNChinc091oxXzgx41LaUymlu6rfp
vchjZZX0142Xq16ZCa6vT9y6+5g9KSRvXtRYYwaEYjKLx/kuUfnKyFzDS+q+LyltY458aRcafVFo
PJE+7tYvKxCB1EvoJRLK4Dj8/ReER1qs50zvZ10FwMFnCRxQi7Mzf5IpbNHfXK6VbQtlX13VP3fP
AbIMFL3NCRO5gb5Hq8b+iHeTeGqgNspiRU5otdoXTHbh+cxmtqf/tn11ia8oqb6MKXuqT0xiCLCp
7Uw4pntK/DEhk+3INITAvr2d3AAlUg+spmLJFvcLuzTLvNZWfEvyUFi8MkO9umuzgfp1UxSbR2fI
RO5W2hveHrEje5npeW/UQeBFE36NbTr2OOfFNH5KZktgzEpAbPCmShhDBmD0r+phhc/yjE5Kilsa
+d8f4baFyeyog9ZJ4p2ZU424LMabvCf/6jqo6dIBRdFnS/qFSP6IRSFFjgRWPD3a+67o4i7EdwIi
wupA/fnhSN2NCRzB+HB69Tg5VGWQ3FgzI3SkeTyGtd+XiEaOKukqu3yflekXSMet+7aPTtgicqmX
zkg2tZy3zE9ziC+Q7BMLUNnRuLTva86Og7vSwl3GrWHFEp6XAediAvA/pBt1P+4G106fD2e6lqV9
t9Vafm+KmOtvHGgz17ZWLdfNKuf0blEDqlnRgtd+PN0MHVPLfIP2YV8TWrR/pTNRMoTygDAvfLzD
wDLjXMKTkf7Dg9wtlOk0wj8DA/4YyN/1gnunj7U1WgrW/gP+ReTg4Xq8+3p29SCH/+VGiYBJ/Loe
KhTbq4VO6r5LWZbcjK1AIJ7kCZ+/fO8ErG1PvU1oVypotBJ2NvZENWA40Y4tcdUMlj+N3C/w+WcB
mvyOpBiVGJ3fuudwxAhrqNng+LCSlQEDA+VYwTON+92dH6r3cgVMCgl/gwhj4ShkPdOMceUlrxPY
1kdHMPOLrbNKaKEwdei1x2oZkrcpaThbjQ/MIvpaN/b/81RhZMmBVuWTF4MUMbLpCxEuohem2LHC
6TdKq1KDV12S4Kx9Biq0O85oRxx8zlwP7l4BrLn6rI304MrcdhYDje/YgH5QLuUf8BjFz7X47Jim
ojT7IguWBY4or0Q19XB1CDcP0rTDXIo6muCcfNTKwf8Oly/rS8HRbbho24X/tjyxMuxwkzqdyyHx
M1yCjHOVxjMW04HIurDJqdw7FAznFUmZLU3OIBSuERuKO1aT2yH+9ahxXi6N47vYwXzzKtk0T9TU
0eFHdyAoFKd02ouLJ8z2I1eCGfpJqsjHjAiaDbLJvlxLoK81k+YTgpeDhcbejhKnkMNWzkRMND1d
bQTLN3LVJKJEDu+H8ybaDmox0gH/xDnZW1WXZAZ33f2YGAkYZDXJb4ztbmZXvsGl79ym1/0mewDV
JCg/J2tlH95nc1+f/OYF60oO6Trj4XTEguA/ehaS8bwCxrlan6CR9awMA2i9Fge/eG6uhEXQeNtZ
JB314tnpJkGRpsBjrgzozcOkaxgjW0RjkTDj1s8H2AhfGudCo+ly753I4axlsHj5daBNPyCcgJq8
IePGESWZbSOH8Xhuai2UN4zt2f+Uvac28pEQRhTEB8bm4SQi4nw6xwAqlW4Ao3SKdBBJ3cruzPcK
4QgAJ3gLnZ7zeCmpk7FoOSpjpisHJ9C1VwsMVvknHXBv0kdB6cghTu73Si+y1i62ae6bdarC8SiT
fCD50qu+CVJe8idiwaht681cwufDba9H75FoJX2igwesbm4rqw+saQ3W6wyQvh+n61nqnmOHI3SQ
uEa/RnpV0x+LqVuqMIIxioGENz/3SBlKXA4Is/GvfMdArlfDJKn56iwNZzyNL1yDqJZjQyeFQKSh
AOCEG+azrJvvF+oiy56q0Q9GGC6ckCipch9mhh7Q6f+ECIZc5O+WLZZbA7xoc8KWwATKkOvWDzgi
ZswfhG4LP6gbUZyzbhOi//LGNyvhCSpMZ9aHyzpAw9MCj0fsXDyc0eltspiP7HzanjZLDto5XM6m
X5p4zh1YR6MZZ6hI0xKi/+mj7i4KbZU0o9hDYKlA8CHbwRzEKqOfxPx7KkGOiFm+biu1+pDpOAFP
8ua4YHBSjmIqgdA0cJE9M7TlNh9+s3pT9DWk4zvY63XDGjdvCjk9W8/IHsre56WGZlPTfkzVJKx1
qEmpBaqLk7YzILEDk0UXzN+VM69QyNgcK/7aP3r5HlZ7Mln2qqstS57zkG1eRwnx+klY3zWFA2Pi
iUkRCupofFqboOAkz9uCpWXUVz6ZGpd8GCS04X2u0MFA/QOM7V8CVridAi+S0sZflYa2OiLmnjEw
PsP3doRysj5zUkERQ73g09X7CLldoFib/ORSoygeacDNuLABUFgT0OGDhDNfq6FElWVQWwgQwaGD
D53jhqX42wuhNBadN3lRFVPjNzu8fvDBIkPUFe6OtgVIAo9QcEZ6BEVHiiskxehm5ORNv5Y8qGOT
9G30xq/fC1ZkdpngeE7Vv9qf4C6zZIp1xRv+IRfe1xTNX2scF9lHwWTC0RNJx/kwOBuF36zsZStj
YUZZYnrL3d6lFmYqC4q+XBvjue6ZPYu7+BXV6ynGTaZRnksmC8uV0p9a9PajpF4pePmAfYPuA1Lo
honCFM+n8jN/8x/+qN/OnsJFOyl+gnWgIL4AyShqceQtOzaUJnOR4MQXEuacz3QbfWlyDRzw9HMh
0xg/eARDWCfk42kFb+XA2qp/1uIs1qzGUsaWM9zXpw02qU80fcnwyX6gIT1g1PuBhPyq5jhhbni6
WJkLTu9/pClCj2X60YQ5H5MchengTebqQ1UnnWYXKxVoLZommLtVAbKeSchk7Ln8n/kEAZArTEhk
+ilHdj0iCDi6TEJTA5PooOkz/TYrRw/JH01nRDGKXKW3PBXfHy03X/QziicG/bFtkjoa/P3Oolfg
QFgeWVLoPNiwKv71aabQF/bUhT506JVj6ApgpswBh+pkWO7OCIBHVIxqAu4ksrYv4yYsn1aEqAs0
4vmZtmnxL9Zburyi16XFxqK5arbqDp3sYtPJc8BmoPia/bGW6sqpJ/81Il8+uNHChtYVpZBPqF72
MGmjUL6vjvbcdJeAREH3tHdxBSbqMbliT1ur5aZS7Bs7/lSDWeZ6zJSeugU6EQKVPr5GAeWCKTCg
xIlufIqPQhX/2et7JaF4aDLFnhOj/ig+fKyF9zQW5WAhSTUcTFQ00/FfeEzTCI7bRcUZ00jl4O4o
nWnRA48pLsWjLJ2oMKLrIlMzQmd5nJAHw26K8QtpV38owuTslKzZFtipV0LVU1SufmV6ppvshaF0
M0AhUx3W8bzXcpaQG/DKVU2J80wuAsk2iDVyPpb07HN8GWqtqyZz8oM5umPd0qnL3WgGEmZTwXjP
oMIHqtVwuQ7sXBqN6HWyLhaT0eQuaiP/omfpQcaSAZIj61MnDErfLr6MTHueoT0tT5h3wwEATL1M
TNpsH98Boa5YRgeKgQzzDDPsYX/Eg1wtqkAIsPGXR09ks0LxNihSLJs1ZdC+52NdNAPwtUgZSu0+
GGOEFffnnVMmiVC+qtYQAVm30Pzuh8aWLLzBg9rKs9gA0F2gCzOk69XXBU1jGjkTzcEnMctmqbKJ
z3ph8DfX5T3ZSazfOqRW7fn7R+z+8Pk10F6XlUDlyK0kd1OvJiZg+owpMy3nf4AY6dPmYViwCSBR
npK2P1DqYzcsc+YYafU3U2yw1etsj/ryk2vwAPuxHvJW01oGMRRatyKbFFX+Sfdaeplm7PvOQqdI
fIxGQZCV0DvQGfr2HNrDXTBv2BguCMZRBONvCkLynquCeaR8IWLoeLKAQ7/S6CLQq5pCl2U7gc48
09IDuHxrmzTfJwliAn2D0Txnm/CKoG474GUzQeBKJmB3Kgig6m/K5/HlpaXjBfH0PtsqPR4vpIh5
BUe2SE/ACgdgsefsat6ElaOmGIoX62qs/W0/lcutyaxmQBy/tLzOqxrh6iFaCA+SeTDTR/vZOfyM
ZaBy3JUzIZPQUTPtJCbE4qriCS/WhKZZu/C+rU/RpmE8Xznz1rDT2daYsqEuupc5PE+dnhRwigWf
OvHGoFuASLt2TPjy8TB32LDUVjmlo4oDDic/Idsgg6+BPJFvShrHfBk7t/IsA2AaepsG6aO0NVPf
TKIYCGuLOAfDCr1DJ5N8a4LQLeMbDYjZB++VdlpFJQT/njqgmI/HkbsKLqE8fdMsiwzbkOQBJFn2
kbkIhEHk/FuClJpcTleUVvgVet5oGKY0piem76uLaew3voaqWWTdv4Ob9LV0AQuax3BRYCHcTg6e
zqeSkeHMaCSKRggdjyJhagAz/j4AiZfkbaFUM6sl8lvD6Un2VG5/Q7kw/NWeLOknest7Xy6NqloP
KW2/EAg3wl5ObIv3YjgVyWkVopdaooGUnWNCDTIo1YUSVOwlz3k8SQl9Vsb3se3j92EXeqX5/yFe
OY8XVGtwoUCcSe/8XaUSu4bRVYOdCJxXNkQMX0RiHZ3QmlDo6L8QlCY+W/eFqz/UwgEaHQIikxYo
pPLnmqQbgDnLXWPNwieOF9T2QPIWeTdeNyf9n3wFBEX/bwYvnMI4hz4eUsK61Tjrch4mygnIqH9s
HBjhoHuSYjBzHYptNE6sWBh/EAZfaEO2eyKtCrjPR1/MGK5gVcsZrVEEAh6JGYq4+w92v2oSd/Mp
fUeJpB7LiD4JUG+v5Tg7d8dFJihUunbyXf/hM2aUUDALa/FAzMS85mYRxAlz0SLc5dRq+HjtrMWf
POQ9uETgNnMO35sZuq27gtopIPH/foBzYF4AEIQYsm99FDgeIvxuM4VlxVqtrestWW0TEdFWgkfM
/01exH/LzJO7XjwI/In0eEA02rW1P6ElIW2qFzGVx9Dh7KW4jaDcIWRfap3k2AMyFbzaKd6p4OxD
FET2qmJUowXPNOloamQe6GA1aPWbGc0M0OTXrJQkunW7qLrAJQseY0iwi2xpmLQrqyJEHOHCbfuc
SGp3oslfzQMUyw8FAX3zf+oSUlcw9BQWhPQt79jLbCqUCEPghzJNvoAsJe9cDQQrifkF3KDHoxeq
jCVaC27lXBikDJK5dEf7QVI1Z3SEe9bBcgFRRhB4hbzH9Jm+igbGJyk1V7TUzE8YzfBNLsiwA7uJ
wQiUzb0H80TAADB+Bb/QwZ7IGAFjpzXbjDBIJfy8NLkYXFJUlNVHeRhT0YykqnTjoB2RFJhIJhr+
WYTcwz6e+poFm7z6TkLy+JCHcWZOE1TvBQVzwp3lfSEEysYSkpj0r0ptHLrO9NP49Gz8/B9ZAuN2
OiXMGdNq/lRefrkAbz1bNsdzXw7saFVaAbrVP0CnwOwt9Kamq72331sVRg0qnz9MGbkb9nkzt+Rg
WhaO2v5a/69M+rAFQesyunB0iNDHw+e3X73HYAk1UC98qNYaYKh7YdTAkUzFvsN+ZRX0yiDvBCA5
bSeAx6GIV6IRHsmK1V3wtQphEekTQk6DKvqWPkzo9SC+hkeZ6cfSgKPbSj8eNVoQWfZD2G4esscI
wxRf2VPudJ1rzmqr3Shc5wv97X1SwhPRYmIQc1PuXbhn3psg/F+HFnhAA+L5hS+JA/C3j9bwvWba
kuhArsdRnhsqZcrdNpVaTa8Q75SUurkKIgzLQQ4ZLKtVy2RaAPzXm1tHmCKP7k7mFEdJ5D0mOOWM
4X5bpiecrCJojyo6ZByVlOPbwLhdmnbQYiBJX/+X7GlpuGM0oXVqwEC0ggs5wLg/EcFmFVW477Nv
IbgT1osid8PfE37oFWkht9h42mhFzC1U8OvAufpPyyp8mxTSMw4wsqTxz7E1yqjEKA1DN240sBMx
6oL0rLiHvkufPvTPpyK4DuPqa6j8n7u2Jzih+FOrmgLhNJkVpa2KpgHsY/F/GAj5GzJfWRuF4QBu
jQGoomS5vifn2QIjv+JajoUzKV/tRRqksvSBz8Xy3j3nHlRXAz2XKZC9FwswAUHTTmyzXegtKmak
xkU4aNgXTDQH2X3V6HSY1gDbxDZXs+B10SLgMVOFrzSmeaNWLehBQaRJnb1goXkB5tebnpdviUCL
9pbhkJTS+ETUBNJUoFAiAnVL1PBN2P9PBI6BXzUk/Zv420i+ETm3+dFFcSOdZrIsNax2jlF3p3Ku
spBzU5icLE+Oa4dSrqtjr01QThOdqS4MJA+OlEviBU1IhgBPjXXZ/kML2fF/aMzS0QPmyMIfOQkL
CS0yLDJgfbAPr6/+zioBubrRA0qbMDTV8MMYt9XdRYbrprgZLvN8TkCGIEyt4KFXNXbrYZ2RjOzd
UQc0THbatNYOH9tex+vV6Cbxici4UgzRAUmf8J0OVatagGpvD3qjHS1NzrDodFJrhbAoRmneRb3Y
9zPvhWCTqmj4hbgcibNoKOqZyO3RmB1cvYBemLUfkK0lzgzEinCe+3NJImbpC7iDw3Y3bF5Ajkn4
hSQ+MEQZf2mwYuMIG8dqiwYBBzCwzGKRDjy6JBLh4iUFA6UxENaHaCQ2KSPJr2Ro5Q61IDG7UYHg
uazMYA72cm1wJ0rZsAgr0BVZssNjATPPL4evIQrB50fxEZUfJS7LOzhJtRbnRIKAmuOYG/DNPwfX
LIcN823TUVa/y5xlPT3eb1f2FUYaqawpgTWW6ZusWri6L+SYpXYzUvV2GKGJqu7nhxmU2rIP8SKj
CnA1biR7lhXTjQZvBYsNIVrnei/De6IMwDwinOMUOVqCzj8JSQmTN3vK6kdJ3QxyVgk+NiNS8WQx
MgfLluhpj9nrzVsLVFZWb4RWd2xrA4YbYIKDgmXMpBej+S/o4VIdwlqKnBossLUcs1WFfO2VjEfG
udX1T8iQX/9FnbiTWBgE4qKgtnJIwOfDjuCiWr9dgEpnZiKvEqRad78bkNQgELiN/fqie/SefwZ8
NCExEKOvG3ENcCbINMRhnHkNz+b4dBMFhcVf0w4ud6gVGDCFflcxzXpLh3EO0iiuKqDO6JdehU3I
wCm91ZNiYkkLltwnvTGuH9/bLcGNGNJFrbPIwx1f31ZXHgu/WPLM0gvIub0XeprhFfeMpOOIVQJe
hsnYoj8Eed0=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_doutb : STD_LOGIC;
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\;
\has_mux_b.B\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(3) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(2) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(1) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(1) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(0) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[11].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0) => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0) => \ramloop[8].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0) => \ramloop[10].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0) => \ramloop[13].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0) => \ramloop[15].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0) => \ramloop[12].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0) => \ramloop[14].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0) => ram_doutb,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7) => \ramloop[13].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6) => \ramloop[13].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5) => \ramloop[13].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4) => \ramloop[13].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[13].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[13].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[13].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[13].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[15].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[15].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[15].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[15].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[15].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[15].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[15].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[15].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(7) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(6) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(5) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[12].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[14].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[14].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[14].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[14].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[14].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[14].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[14].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0) => \ramloop[7].ram.r_n_0\,
      DOBDO(7) => \ramloop[9].ram.r_n_0\,
      DOBDO(6) => \ramloop[9].ram.r_n_1\,
      DOBDO(5) => \ramloop[9].ram.r_n_2\,
      DOBDO(4) => \ramloop[9].ram.r_n_3\,
      DOBDO(3) => \ramloop[9].ram.r_n_4\,
      DOBDO(2) => \ramloop[9].ram.r_n_5\,
      DOBDO(1) => \ramloop[9].ram.r_n_6\,
      DOBDO(0) => \ramloop[9].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[9].ram.r_n_8\,
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(4 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 11),
      p_2_out(8 downto 0) => p_2_out(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(29 downto 15),
      Q(0) => Q(0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[0]\(0) => ram_doutb,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[10].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10\
     port map (
      ENA_I_8 => ENA_I_8,
      ENB_I_9 => ENB_I_9,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[10].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[10].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[10].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[10].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[10].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[10].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[10].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[10].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[10].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[11].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11\
     port map (
      ENA_I_10 => ENA_I_10,
      ENB_I_11 => ENB_I_11,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[11].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[11].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[11].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[11].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[11].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[11].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[11].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[11].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[11].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[12].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      ENA_I_12 => ENA_I_12,
      ENA_dly_D => ENA_dly_D,
      ENB_I_13 => ENB_I_13,
      ENB_dly_D => ENB_dly_D,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\ => \ramloop[8].ram.r_n_9\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[12].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[12].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[12].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[12].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[12].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[12].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[12].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[12].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[12].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
\ramloop[13].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13\
     port map (
      ENA_I_14 => ENA_I_14,
      ENB_I_15 => ENB_I_15,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[13].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[13].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[13].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[13].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[13].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[13].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[13].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[13].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[13].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[14].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14\
     port map (
      ENA_I_16 => ENA_I_16,
      ENB_I_17 => ENB_I_17,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[14].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[14].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[14].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[14].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[14].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[14].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[14].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[14].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[14].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[15].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15\
     port map (
      ENA_I_18 => ENA_I_18,
      ENB_I_19 => ENB_I_19,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[15].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[15].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[15].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[15].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[15].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[15].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[15].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[15].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[15].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[16].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16\
     port map (
      ENA_I_20 => ENA_I_20,
      ENB_I_21 => ENB_I_21,
      Q(19 downto 0) => Q(25 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[11]\(10 downto 0) => \gfwd_mode.storage_data1_reg[16]\(10 downto 0),
      p_2_out(8 downto 0) => p_2_out(8 downto 0),
      ram_rstram_b => ram_rstram_b
    );
\ramloop[1].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      ENA_I_0 => ENA_I_0,
      ENB_I_1 => ENB_I_1,
      Q(14 downto 2) => Q(27 downto 15),
      Q(1 downto 0) => Q(1 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[13]\(12 downto 0) => \gfwd_mode.storage_data1_reg[16]\(12 downto 0),
      \gstage1.q_dly_reg[1]\(1) => \ramloop[1].ram.r_n_0\,
      \gstage1.q_dly_reg[1]\(0) => \ramloop[1].ram.r_n_1\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[2].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(29 downto 15),
      Q(0) => Q(1),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[1]\(0) => \ramloop[2].ram.r_n_0\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[3].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(29 downto 15),
      Q(0) => Q(2),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[2]\(0) => \ramloop[3].ram.r_n_0\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[4].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      ENA_I_2 => ENA_I_2,
      ENB_I_3 => ENB_I_3,
      Q(15 downto 4) => Q(26 downto 15),
      Q(3 downto 0) => Q(5 downto 2),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[5]\(3) => \ramloop[4].ram.r_n_0\,
      \gstage1.q_dly_reg[5]\(2) => \ramloop[4].ram.r_n_1\,
      \gstage1.q_dly_reg[5]\(1) => \ramloop[4].ram.r_n_2\,
      \gstage1.q_dly_reg[5]\(0) => \ramloop[4].ram.r_n_3\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[5].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(29 downto 15),
      Q(0) => Q(3),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[3]\(0) => \ramloop[5].ram.r_n_0\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[6].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(29 downto 15),
      Q(0) => Q(4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[4]\(0) => \ramloop[6].ram.r_n_0\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[7].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(29 downto 15),
      Q(0) => Q(5),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[5]\(0) => \ramloop[7].ram.r_n_0\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[8].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8\
     port map (
      ENA_I_4 => ENA_I_4,
      ENB_I_5 => ENB_I_5,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \ramloop[8].ram.r_n_9\,
      \SAFETY_CKT_GEN.POR_A_reg_0\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[8].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[8].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[8].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[8].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[8].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[8].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[8].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[8].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[8].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[9].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9\
     port map (
      DOBDO(7) => \ramloop[9].ram.r_n_0\,
      DOBDO(6) => \ramloop[9].ram.r_n_1\,
      DOBDO(5) => \ramloop[9].ram.r_n_2\,
      DOBDO(4) => \ramloop[9].ram.r_n_3\,
      DOBDO(3) => \ramloop[9].ram.r_n_4\,
      DOBDO(2) => \ramloop[9].ram.r_n_5\,
      DOBDO(1) => \ramloop[9].ram.r_n_6\,
      DOBDO(0) => \ramloop[9].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[9].ram.r_n_8\,
      ENA_I_6 => ENA_I_6,
      ENB_I_7 => ENB_I_7,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\ : entity is "blk_mem_gen_generic_cstr";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC;
  signal ram_doutb : STD_LOGIC;
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\;
\has_mux_b.B\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\
     port map (
      D(12 downto 0) => D(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(3) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(2) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(1) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0) => \ramloop[6].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0) => \ramloop[8].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0) => \ramloop[5].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0) => \ramloop[7].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0) => \ramloop[10].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0) => \ramloop[12].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0) => \ramloop[9].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0) => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(7) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(6) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(5) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[12].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(7) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(6) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(5) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(4) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(3) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(2) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(1) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[11].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0) => ram_doutb,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0) => \ramloop[3].ram.r_n_0\,
      DOBDO(7) => \ramloop[13].ram.r_n_0\,
      DOBDO(6) => \ramloop[13].ram.r_n_1\,
      DOBDO(5) => \ramloop[13].ram.r_n_2\,
      DOBDO(4) => \ramloop[13].ram.r_n_3\,
      DOBDO(3) => \ramloop[13].ram.r_n_4\,
      DOBDO(2) => \ramloop[13].ram.r_n_5\,
      DOBDO(1) => \ramloop[13].ram.r_n_6\,
      DOBDO(0) => \ramloop[13].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[13].ram.r_n_8\,
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(4 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 11)
    );
\ramloop[0].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(27 downto 13),
      Q(0) => Q(0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[0]\(0) => ram_doutb,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[10].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27\
     port map (
      ENA_I_12 => ENA_I_12,
      ENB_I_13 => ENB_I_13,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[10].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[10].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[10].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[10].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[10].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[10].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[10].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[10].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[10].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[11].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28\
     port map (
      ENA_I_14 => ENA_I_14,
      ENB_I_15 => ENB_I_15,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[11].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[11].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[11].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[11].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[11].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[11].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[11].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[11].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[11].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[12].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29\
     port map (
      ENA_I_16 => ENA_I_16,
      ENB_I_17 => ENB_I_17,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[12].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[12].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[12].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[12].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[12].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[12].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[12].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[12].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[12].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[13].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30\
     port map (
      DOBDO(7) => \ramloop[13].ram.r_n_0\,
      DOBDO(6) => \ramloop[13].ram.r_n_1\,
      DOBDO(5) => \ramloop[13].ram.r_n_2\,
      DOBDO(4) => \ramloop[13].ram.r_n_3\,
      DOBDO(3) => \ramloop[13].ram.r_n_4\,
      DOBDO(2) => \ramloop[13].ram.r_n_5\,
      DOBDO(1) => \ramloop[13].ram.r_n_6\,
      DOBDO(0) => \ramloop[13].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[13].ram.r_n_8\,
      ENA_I_18 => ENA_I_18,
      ENB_I_19 => ENB_I_19,
      Q(19 downto 0) => Q(23 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[11]\(10 downto 0) => \gfwd_mode.storage_data1_reg[16]\(10 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[1].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18\
     port map (
      ENA_I_0 => ENA_I_0,
      ENB_I_1 => ENB_I_1,
      Q(15 downto 4) => Q(24 downto 13),
      Q(3 downto 0) => Q(3 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[3]\(3) => \ramloop[1].ram.r_n_0\,
      \gstage1.q_dly_reg[3]\(2) => \ramloop[1].ram.r_n_1\,
      \gstage1.q_dly_reg[3]\(1) => \ramloop[1].ram.r_n_2\,
      \gstage1.q_dly_reg[3]\(0) => \ramloop[1].ram.r_n_3\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[2].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(27 downto 13),
      Q(0) => Q(1),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[1]\(0) => \ramloop[2].ram.r_n_0\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[3].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(27 downto 13),
      Q(0) => Q(2),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[2]\(0) => \ramloop[3].ram.r_n_0\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[4].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(27 downto 13),
      Q(0) => Q(3),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[3]\(0) => \ramloop[4].ram.r_n_0\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[5].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22\
     port map (
      ENA_I_2 => ENA_I_2,
      ENB_I_3 => ENB_I_3,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \ramloop[5].ram.r_n_9\,
      \SAFETY_CKT_GEN.POR_A_reg_0\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[5].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[5].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[5].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[5].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[5].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[5].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[5].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[5].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[5].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[6].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23\
     port map (
      ENA_I_4 => ENA_I_4,
      ENB_I_5 => ENB_I_5,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[6].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[6].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[6].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[6].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[6].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[6].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[6].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[6].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[6].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[7].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24\
     port map (
      ENA_I_6 => ENA_I_6,
      ENB_I_7 => ENB_I_7,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[7].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[7].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[7].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[7].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[7].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[7].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[7].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[7].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[7].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[8].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25\
     port map (
      ENA_I_8 => ENA_I_8,
      ENB_I_9 => ENB_I_9,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[8].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[8].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[8].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[8].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[8].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[8].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[8].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[8].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[8].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[9].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      ENA_I_10 => ENA_I_10,
      ENA_dly_D => ENA_dly_D,
      ENB_I_11 => ENB_I_11,
      ENB_dly_D => ENB_dly_D,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\ => \ramloop[5].ram.r_n_9\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[9].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[9].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[9].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[9].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[9].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[9].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[9].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[9].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[9].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\ : entity is "blk_mem_gen_generic_cstr";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\ is
begin
\ramloop[0].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31\
     port map (
      D(13 downto 0) => D(13 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo is
  port (
    \out\ : out STD_LOGIC;
    TREADY_S2MM : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo is
  signal dm_rd_en : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_logic_175
     port map (
      D(1) => plusOp(4),
      D(0) => plusOp(2),
      E(0) => E(0),
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      empty_fwft_fb_o_i_reg(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      empty_fwft_fb_o_i_reg(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => p_0_out_0(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\ => p_2_out,
      p_8_out => p_8_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      ram_full_fb_i_reg => \^out\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_11\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.design_1_axi_vfifo_ctrl_0_0_wr_logic_176
     port map (
      D(1) => plusOp(4),
      D(0) => plusOp(2),
      E(0) => E(0),
      Q(3 downto 0) => p_12_out(3 downto 0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rstblk_n_3,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\ => \^out\,
      p_8_out => p_8_out,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_3\
    );
\gntv_or_sync_fifo.mem\: entity work.design_1_axi_vfifo_ctrl_0_0_memory
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => p_12_out(3 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0) => dout_i
    );
rstblk: entity work.\design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_3\,
      \gc0.count_d1_reg[3]\ => \gntv_or_sync_fifo.gl0.rd_n_11\,
      \gcc0.gc0.count_d1_reg[3]\ => rstblk_n_4,
      \goreg_dm.dout_i_reg[40]\(0) => dout_i,
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      m_axi_awready => m_axi_awready,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      \out\ => rst_full_gen_i,
      p_8_out => p_8_out,
      ram_full_fb_i_reg => \^out\,
      ram_full_i_reg => rstblk_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\ is
  signal ar_fifo_dout_zero : STD_LOGIC;
  signal dm_rd_en : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal \^gfwd_mode.m_valid_i_reg\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_9\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[6]\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_8_out : STD_LOGIC;
  signal pkt_cntr_one : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \gfwd_mode.m_valid_i_reg\ <= \^gfwd_mode.m_valid_i_reg\;
  \goreg_dm.dout_i_reg[6]\ <= \^goreg_dm.dout_i_reg[6]\;
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_logic
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_9\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_10\,
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      aclk => aclk,
      ar_fifo_dout_zero => ar_fifo_dout_zero,
      comp0 => \gwss.wsts/comp0\,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => \^goreg_dm.dout_i_reg[6]\,
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gc0.count_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_3\,
      \gcc0.gc0.count_reg[2]\(2 downto 0) => p_13_out(2 downto 0),
      \gcc0.gc0.count_reg[3]\ => \gntv_or_sync_fifo.gl0.wr_n_11\,
      \gfwd_mode.m_valid_i_reg\ => empty,
      \gfwd_mode.m_valid_i_reg_0\ => \^gfwd_mode.m_valid_i_reg\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      p_19_out => p_19_out,
      p_8_out => p_8_out,
      \pkt_cnt_reg_reg[3]\ => \gntv_or_sync_fifo.gl0.rd_n_17\,
      \pkt_cnt_reg_reg[4]\ => \gntv_or_sync_fifo.gl0.rd_n_15\,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      pkt_cntr_one => pkt_cntr_one,
      prog_full_i => prog_full_i,
      ram_full_fb_i_reg => \^out\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.design_1_axi_vfifo_ctrl_0_0_wr_logic
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_9\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_10\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      aclk => aclk,
      comp0 => \gwss.wsts/comp0\,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_d1_reg[2]\(2 downto 0) => p_13_out(2 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_11\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\ => \^out\,
      p_19_out => p_19_out,
      p_8_out => p_8_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_axi_vfifo_ctrl_0_0_memory__parameterized1\
     port map (
      D(5 downto 0) => D(5 downto 0),
      E(0) => dout_i,
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      aclk => aclk,
      ar_fifo_dout_zero => ar_fifo_dout_zero,
      areset_d1 => areset_d1,
      count_d10_in(3 downto 0) => p_12_out(3 downto 0),
      curr_state => curr_state,
      curr_state_reg => \^gfwd_mode.m_valid_i_reg\,
      dm_rd_en => dm_rd_en,
      empty_fwft_i_reg => empty,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \goreg_dm.dout_i_reg[6]_0\ => \^goreg_dm.dout_i_reg[6]\,
      p_19_out => p_19_out,
      \pkt_cnt_reg_reg[1]\ => \gntv_or_sync_fifo.gl0.rd_n_17\,
      \pkt_cnt_reg_reg[2]\ => \gntv_or_sync_fifo.gl0.rd_n_15\,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      pkt_cntr_one => pkt_cntr_one,
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
rstblk: entity work.\design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\
     port map (
      E(0) => dout_i,
      Q(0) => Q(0),
      aclk => aclk,
      curr_state_reg => \^goreg_dm.dout_i_reg[6]\,
      \gcc0.gc0.count_d1_reg[3]\ => rstblk_n_4,
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      \out\ => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i_1 : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mctf_tvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\ : entity is "fifo_generator_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\ is
  signal empty : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_6\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[0]\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \goreg_dm.dout_i_reg[0]\ <= \^goreg_dm.dout_i_reg[0]\;
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      Q_reg => empty,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_1,
      S(0) => \gntv_or_sync_fifo.gl0.rd_n_19\,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gc0.count_reg[1]\ => \gntv_or_sync_fifo.gl0.wr_n_6\,
      \gcc0.gc0.count_d1_reg[5]\(5 downto 0) => p_12_out(5 downto 0),
      \gcc0.gc0.count_reg[5]\(2 downto 1) => p_13_out(5 downto 4),
      \gcc0.gc0.count_reg[5]\(0) => p_13_out(1),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gntv_or_sync_fifo.gl0.rd_n_3\,
      \goreg_dm.dout_i_reg[0]\ => \^goreg_dm.dout_i_reg[0]\,
      \gpr1.dout_i_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_4\,
      \gpr1.dout_i_reg[0]_0\(5 downto 0) => p_0_out_0(5 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => mem_init_done,
      mux4_out(0) => mux4_out(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_3,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_8\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_20\,
      ram_full_fb_i_reg_0 => \^out\,
      ram_full_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_5\,
      we_bcnt => we_bcnt
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      Q(2 downto 1) => p_13_out(5 downto 4),
      Q(0) => p_13_out(1),
      S(0) => \gntv_or_sync_fifo.gl0.rd_n_19\,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.rd_n_8\,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => \gntv_or_sync_fifo.gl0.rd_n_20\,
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gpr1.dout_i_reg[0]\(5 downto 0) => p_12_out(5 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => rstblk_n_4,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_3,
      \out\ => \^out\,
      prog_full_i_1 => prog_full_i_1,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_5\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_6\,
      ram_full_fb_i_reg(0) => E(0),
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_3\
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_axi_vfifo_ctrl_0_0_memory__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q_reg => Q_reg_0,
      Q_reg_0 => Q_reg_2,
      aclk => aclk,
      empty_fwft_i_reg => empty,
      \gc0.count_d1_reg[5]\(5 downto 0) => p_0_out_0(5 downto 0),
      \gcc0.gc0.count_d1_reg[5]\(5 downto 0) => p_12_out(5 downto 0),
      \goreg_dm.dout_i_reg[0]_0\ => \^goreg_dm.dout_i_reg[0]\,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_4\,
      m_axi_bvalid => m_axi_bvalid,
      mux4_out(0) => mux4_out(1),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => rstblk_n_4,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0)
    );
rstblk: entity work.design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \gcc0.gc0.count_d1_reg[5]\ => rstblk_n_3,
      \goreg_dm.dout_i_reg[0]\ => rstblk_n_4,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      \out\ => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \^m_axi_arvalid\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\ : entity is "fifo_generator_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\ is
  signal dm_rd_en : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_4\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_logic_183
     port map (
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      E(0) => E(0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(1) => rstblk_n_1,
      Q(0) => rstblk_n_2,
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      empty_fwft_fb_o_i_reg(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      empty_fwft_fb_o_i_reg(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => p_0_out(3 downto 0),
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => \^m_axi_arvalid\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\ => p_2_out,
      p_8_out => p_8_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      ram_full_fb_i_reg => \^out\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_11\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.design_1_axi_vfifo_ctrl_0_0_wr_logic_184
     port map (
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      E(0) => E(0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(3 downto 0) => p_12_out(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rstblk_n_3,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\ => \^out\,
      p_8_out => p_8_out,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_4\
    );
\gntv_or_sync_fifo.mem\: entity work.design_1_axi_vfifo_ctrl_0_0_memory_185
     port map (
      E(0) => E(0),
      I147(40 downto 0) => I147(40 downto 0),
      Q(3 downto 0) => p_12_out(3 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0) => dout_i
    );
rstblk: entity work.\design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_4\,
      \gc0.count_d1_reg[3]\ => \gntv_or_sync_fifo.gl0.rd_n_11\,
      \gcc0.gc0.count_d1_reg[3]\ => rstblk_n_4,
      \goreg_dm.dout_i_reg[40]\(0) => dout_i,
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      m_axi_arready => m_axi_arready,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1) => rstblk_n_1,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0) => rstblk_n_2,
      \out\ => rst_full_gen_i,
      p_8_out => p_8_out,
      ram_full_fb_i_reg => \^out\,
      ram_full_i_reg => rstblk_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_flag_gen is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mcpf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mctf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_flag_gen;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_flag_gen is
  signal final_full_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mcdf_full\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mcpf_full\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mctf_full\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  mcdf_full(1 downto 0) <= \^mcdf_full\(1 downto 0);
  mcpf_full(1 downto 0) <= \^mcpf_full\(1 downto 0);
  mctf_full(1 downto 0) <= \^mctf_full\(1 downto 0);
\VFIFO_CHANNEL_FULL[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^mctf_full\(0),
      I1 => \^mcdf_full\(0),
      I2 => \^mcpf_full\(0),
      O => final_full_reg(0)
    );
\VFIFO_CHANNEL_FULL[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^mctf_full\(1),
      I1 => \^mcdf_full\(1),
      I2 => \^mcpf_full\(1),
      O => final_full_reg(1)
    );
\VFIFO_CHANNEL_FULL_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => final_full_reg(0),
      Q => vfifo_s2mm_channel_full(0),
      R => Q(0)
    );
\VFIFO_CHANNEL_FULL_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => final_full_reg(1),
      Q => vfifo_s2mm_channel_full(1),
      R => Q(0)
    );
gflag_gen_mcdf: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\
     port map (
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      mcdf_full(1 downto 0) => \^mcdf_full\(1 downto 0)
    );
gflag_gen_mpdf: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158\
     port map (
      Q_reg => Q_reg_1,
      Q_reg_0 => Q_reg_2,
      aclk => aclk,
      mcpf_full(1 downto 0) => \^mcpf_full\(1 downto 0)
    );
gflag_gen_mtdf: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159\
     port map (
      Q_reg => Q_reg_3,
      Q_reg_0 => Q_reg_4,
      aclk => aclk,
      mctf_full(1 downto 0) => \^mctf_full\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ENB_I : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : out STD_LOGIC;
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\ : entity is "rd_logic";
end \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal rpntr_n_27 : STD_LOGIC;
  signal rpntr_n_28 : STD_LOGIC;
  signal rpntr_n_29 : STD_LOGIC;
  signal rpntr_n_30 : STD_LOGIC;
  signal rpntr_n_31 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_fwft
     port map (
      E(0) => \^e\(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_3_out => p_3_out,
      ram_empty_fb_i_reg => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg_0
    );
\grss.rsts\: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\
     port map (
      E(0) => \^e\(0),
      aclk => aclk,
      \gc0.count_d1_reg[0]\ => rpntr_n_27,
      \gc0.count_d1_reg[2]\ => rpntr_n_28,
      \gc0.count_d1_reg[4]\ => rpntr_n_29,
      \gc0.count_d1_reg[6]\ => rpntr_n_30,
      \gc0.count_d1_reg[8]\ => rpntr_n_31,
      \gcc0.gc0.count_d1_reg[6]\(2 downto 0) => \gcc0.gc0.count_d1_reg[6]\(2 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      v1_reg(1) => \c2/v1_reg\(4),
      v1_reg(0) => \c2/v1_reg\(0)
    );
rpntr: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => \^e\(0),
      Q(5 downto 0) => \gc0.count_d1_reg[7]\(5 downto 0),
      S(0) => S(0),
      aclk => aclk,
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_reg[8]\(6 downto 0) => \gcc0.gc0.count_reg[8]\(6 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      ram_empty_i_reg => rpntr_n_27,
      ram_empty_i_reg_0 => rpntr_n_28,
      ram_empty_i_reg_1 => rpntr_n_29,
      ram_empty_i_reg_2 => rpntr_n_30,
      ram_empty_i_reg_3 => rpntr_n_31,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0),
      v1_reg_1(1) => \c2/v1_reg\(4),
      v1_reg_1(0) => \c2/v1_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\ is
  port (
    \out\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i_reg_0 : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_tvalid : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\ : entity is "rd_logic";
end \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\ is
  signal \^out\ : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
  signal rpntr_n_10 : STD_LOGIC;
  signal rpntr_n_12 : STD_LOGIC;
begin
  \out\ <= \^out\;
  p_8_out <= \^p_8_out\;
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_fwft_10
     port map (
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \gc0.count_reg[8]\(0) => \^p_8_out\,
      \gfwd_mode.storage_data1_reg[31]\ => \gfwd_mode.storage_data1_reg[31]\,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \^out\
    );
\grss.rsts\: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\
     port map (
      E(0) => \^p_8_out\,
      aclk => aclk,
      \gc0.count_d1_reg[8]\ => rpntr_n_12,
      \gc0.count_reg[8]\ => rpntr_n_10,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \^out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
rpntr: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\
     port map (
      E(0) => \^p_8_out\,
      Q(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[7]_0\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(0) => \gcc0.gc0.count_d1_reg[8]\(0),
      \gcc0.gc0.count_reg[8]\(0) => \gcc0.gc0.count_reg[8]\(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      ram_empty_i_reg => rpntr_n_10,
      ram_empty_i_reg_0 => rpntr_n_12,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn is
  port (
    counts_matched : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    mem_init_done_reg_0 : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    argen_to_mctf_tvalid : out STD_LOGIC;
    \gpr1.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    I147 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    s_axis_tid_arb_i : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[14]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 0 to 0 );
    tid_fifo_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    we_bcnt : in STD_LOGIC;
    we_ar_txn : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn is
  signal \^i147\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal WR_DATA_0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \mem_init_done_i_1__0_n_0\ : STD_LOGIC;
  signal \^mem_init_done_reg_0\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \plusOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_10_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_11_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_9_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_10_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_11_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_12_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_9_n_0 : STD_LOGIC;
  signal rd_data_bcnt_arb : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reset_addr : STD_LOGIC;
  signal \reset_addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal sdpo_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sdpram_arcnt_n_0 : STD_LOGIC;
  signal sdpram_arcnt_n_1 : STD_LOGIC;
  signal sdpram_arcnt_n_10 : STD_LOGIC;
  signal sdpram_arcnt_n_11 : STD_LOGIC;
  signal sdpram_arcnt_n_12 : STD_LOGIC;
  signal sdpram_arcnt_n_13 : STD_LOGIC;
  signal sdpram_arcnt_n_14 : STD_LOGIC;
  signal sdpram_arcnt_n_15 : STD_LOGIC;
  signal sdpram_arcnt_n_2 : STD_LOGIC;
  signal sdpram_arcnt_n_3 : STD_LOGIC;
  signal sdpram_arcnt_n_4 : STD_LOGIC;
  signal sdpram_arcnt_n_5 : STD_LOGIC;
  signal sdpram_arcnt_n_6 : STD_LOGIC;
  signal sdpram_arcnt_n_7 : STD_LOGIC;
  signal sdpram_arcnt_n_8 : STD_LOGIC;
  signal sdpram_arcnt_n_9 : STD_LOGIC;
  signal sdpram_bcnt1_n_0 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal we_arcnt : STD_LOGIC;
  signal wr_addr_bcnt : STD_LOGIC;
  signal \NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_init_done_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \reset_addr[0]_i_1__0\ : label is "soft_lutpair13";
begin
  I147(31 downto 0) <= \^i147\(31 downto 0);
  mem_init_done_reg_0 <= \^mem_init_done_reg_0\;
comp1_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0\
     port map (
      counts_matched => counts_matched,
      mem_init_done_reg(2) => v1_reg(6),
      mem_init_done_reg(1) => v1_reg(3),
      mem_init_done_reg(0) => v1_reg(0),
      mem_init_done_reg_0 => \^mem_init_done_reg_0\,
      \plusOp__1\(9 downto 8) => \plusOp__1\(15 downto 14),
      \plusOp__1\(7 downto 4) => \plusOp__1\(11 downto 8),
      \plusOp__1\(3 downto 0) => \plusOp__1\(5 downto 2),
      sdpo_int(9 downto 8) => rd_data_bcnt_arb(15 downto 14),
      sdpo_int(7 downto 4) => rd_data_bcnt_arb(11 downto 8),
      sdpo_int(3 downto 0) => rd_data_bcnt_arb(5 downto 2)
    );
empty_set_clr: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167\
     port map (
      Q(0) => Q(0),
      Q_reg => Q_reg,
      aclk => aclk,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfwd_rev.state_reg[0]\(0) => \gfwd_rev.state_reg[0]\(0),
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      mem_init_done_reg => \^mem_init_done_reg_0\,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      \vfifo_mm2s_channel_empty[0]\ => \vfifo_mm2s_channel_empty[0]\,
      \vfifo_mm2s_channel_empty[1]\ => \vfifo_mm2s_channel_empty[1]\,
      we_arcnt => we_arcnt
    );
\mem_init_done_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mem_init_done_reg_0\,
      I1 => reset_addr,
      O => \mem_init_done_i_1__0_n_0\
    );
mem_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mem_init_done_i_1__0_n_0\,
      Q => \^mem_init_done_reg_0\,
      R => Q(0)
    );
\plusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__0/i__carry_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry_n_3\,
      CYINIT => sdpo_int(0),
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry_n_4\,
      O(2) => \plusOp_inferred__0/i__carry_n_5\,
      O(1) => \plusOp_inferred__0/i__carry_n_6\,
      O(0) => \plusOp_inferred__0/i__carry_n_7\,
      S(3 downto 0) => sdpo_int(4 downto 1)
    );
\plusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__0_n_7\,
      S(3 downto 0) => sdpo_int(8 downto 5)
    );
\plusOp_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__1_n_7\,
      S(3 downto 0) => sdpo_int(12 downto 9)
    );
\plusOp_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_inferred__0/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED\(3),
      O(2) => \plusOp_inferred__0/i__carry__2_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__2_n_7\,
      S(3) => '0',
      S(2 downto 0) => sdpo_int(15 downto 13)
    );
\plusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__1/i__carry_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry_n_3\,
      CYINIT => sdpram_arcnt_n_15,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \plusOp__1\(4 downto 1),
      S(3) => sdpram_arcnt_n_11,
      S(2) => sdpram_arcnt_n_12,
      S(1) => sdpram_arcnt_n_13,
      S(0) => sdpram_arcnt_n_14
    );
\plusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \plusOp__1\(8 downto 5),
      S(3) => sdpram_arcnt_n_7,
      S(2) => sdpram_arcnt_n_8,
      S(1) => sdpram_arcnt_n_9,
      S(0) => sdpram_arcnt_n_10
    );
\plusOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \plusOp__1\(12 downto 9),
      S(3) => sdpram_arcnt_n_3,
      S(2) => sdpram_arcnt_n_4,
      S(1) => sdpram_arcnt_n_5,
      S(0) => sdpram_arcnt_n_6
    );
\plusOp_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_inferred__1/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \plusOp__1\(15 downto 13),
      S(3) => '0',
      S(2) => sdpram_arcnt_n_0,
      S(1) => sdpram_arcnt_n_1,
      S(0) => sdpram_arcnt_n_2
    );
ram_reg_0_1_0_5_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(3),
      I1 => \gstage1.q_dly_reg[14]\(1),
      O => ram_reg_0_1_0_5_i_10_n_0
    );
ram_reg_0_1_0_5_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(2),
      I1 => \gstage1.q_dly_reg[14]\(0),
      O => ram_reg_0_1_0_5_i_11_n_0
    );
ram_reg_0_1_0_5_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(5),
      I1 => \gstage1.q_dly_reg[14]\(3),
      O => ram_reg_0_1_0_5_i_8_n_0
    );
ram_reg_0_1_0_5_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(4),
      I1 => \gstage1.q_dly_reg[14]\(2),
      O => ram_reg_0_1_0_5_i_9_n_0
    );
ram_reg_0_1_6_11_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(8),
      I1 => \gstage1.q_dly_reg[14]\(6),
      O => ram_reg_0_1_6_11_i_10_n_0
    );
ram_reg_0_1_6_11_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(7),
      I1 => \gstage1.q_dly_reg[14]\(5),
      O => ram_reg_0_1_6_11_i_11_n_0
    );
ram_reg_0_1_6_11_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(6),
      I1 => \gstage1.q_dly_reg[14]\(4),
      O => ram_reg_0_1_6_11_i_12_n_0
    );
ram_reg_0_1_6_11_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(9),
      I1 => \gstage1.q_dly_reg[14]\(7),
      O => ram_reg_0_1_6_11_i_9_n_0
    );
\reset_addr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mem_init_done_reg_0\,
      I1 => reset_addr,
      O => \reset_addr[0]_i_1__0_n_0\
    );
\reset_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \reset_addr[0]_i_1__0_n_0\,
      Q => reset_addr,
      R => Q(0)
    );
sdpram_ar_addr: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168\
     port map (
      I147(31 downto 0) => \^i147\(31 downto 0),
      PAYLOAD_FROM_MTF(0) => PAYLOAD_FROM_MTF(0),
      S(3) => ram_reg_0_1_0_5_i_8_n_0,
      S(2) => ram_reg_0_1_0_5_i_9_n_0,
      S(1) => ram_reg_0_1_0_5_i_10_n_0,
      S(0) => ram_reg_0_1_0_5_i_11_n_0,
      WR_DATA(28 downto 0) => WR_DATA(28 downto 0),
      aclk => aclk,
      \gpr1.dout_i_reg[37]\(28 downto 0) => \gpr1.dout_i_reg[37]\(28 downto 0),
      \gstage1.q_dly_reg[13]\(3) => ram_reg_0_1_6_11_i_9_n_0,
      \gstage1.q_dly_reg[13]\(2) => ram_reg_0_1_6_11_i_10_n_0,
      \gstage1.q_dly_reg[13]\(1) => ram_reg_0_1_6_11_i_11_n_0,
      \gstage1.q_dly_reg[13]\(0) => ram_reg_0_1_6_11_i_12_n_0,
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(8),
      mem_init_done_reg => \^mem_init_done_reg_0\,
      reset_addr => reset_addr,
      we_ar_txn => we_ar_txn
    );
sdpram_arcnt: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\
     port map (
      Q_reg(2) => v1_reg(6),
      Q_reg(1) => v1_reg(3),
      Q_reg(0) => v1_reg(0),
      aclk => aclk,
      \gfwd_rev.storage_data1_reg[0]\(5 downto 4) => rd_data_bcnt_arb(13 downto 12),
      \gfwd_rev.storage_data1_reg[0]\(3 downto 2) => rd_data_bcnt_arb(7 downto 6),
      \gfwd_rev.storage_data1_reg[0]\(1 downto 0) => rd_data_bcnt_arb(1 downto 0),
      mem_init_done_reg => \^mem_init_done_reg_0\,
      \plusOp__1\(14 downto 0) => \plusOp__1\(15 downto 1),
      reset_addr => reset_addr,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      sdpo_int(15) => sdpram_arcnt_n_0,
      sdpo_int(14) => sdpram_arcnt_n_1,
      sdpo_int(13) => sdpram_arcnt_n_2,
      sdpo_int(12) => sdpram_arcnt_n_3,
      sdpo_int(11) => sdpram_arcnt_n_4,
      sdpo_int(10) => sdpram_arcnt_n_5,
      sdpo_int(9) => sdpram_arcnt_n_6,
      sdpo_int(8) => sdpram_arcnt_n_7,
      sdpo_int(7) => sdpram_arcnt_n_8,
      sdpo_int(6) => sdpram_arcnt_n_9,
      sdpo_int(5) => sdpram_arcnt_n_10,
      sdpo_int(4) => sdpram_arcnt_n_11,
      sdpo_int(3) => sdpram_arcnt_n_12,
      sdpo_int(2) => sdpram_arcnt_n_13,
      sdpo_int(1) => sdpram_arcnt_n_14,
      sdpo_int(0) => sdpram_arcnt_n_15,
      we_arcnt => we_arcnt
    );
sdpram_bcnt1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170\
     port map (
      WR_DATA(0) => sdpram_bcnt1_n_0,
      aclk => aclk,
      mem_init_done_reg => \^mem_init_done_reg_0\,
      mem_init_done_reg_0(14 downto 0) => WR_DATA_0(15 downto 1),
      sdpo_int(15 downto 0) => sdpo_int(15 downto 0),
      tid_fifo_dout(0) => tid_fifo_dout(0),
      we_bcnt => we_bcnt,
      wr_addr_bcnt(0) => wr_addr_bcnt
    );
sdpram_bcnt2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171\
     port map (
      O(2) => \plusOp_inferred__0/i__carry__2_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__2_n_7\,
      WR_DATA(14 downto 0) => WR_DATA_0(15 downto 1),
      aclk => aclk,
      \goreg_dm.dout_i_reg[0]\(3) => \plusOp_inferred__0/i__carry__1_n_4\,
      \goreg_dm.dout_i_reg[0]\(2) => \plusOp_inferred__0/i__carry__1_n_5\,
      \goreg_dm.dout_i_reg[0]\(1) => \plusOp_inferred__0/i__carry__1_n_6\,
      \goreg_dm.dout_i_reg[0]\(0) => \plusOp_inferred__0/i__carry__1_n_7\,
      \goreg_dm.dout_i_reg[0]_0\(3) => \plusOp_inferred__0/i__carry__0_n_4\,
      \goreg_dm.dout_i_reg[0]_0\(2) => \plusOp_inferred__0/i__carry__0_n_5\,
      \goreg_dm.dout_i_reg[0]_0\(1) => \plusOp_inferred__0/i__carry__0_n_6\,
      \goreg_dm.dout_i_reg[0]_0\(0) => \plusOp_inferred__0/i__carry__0_n_7\,
      \goreg_dm.dout_i_reg[0]_1\(3) => \plusOp_inferred__0/i__carry_n_4\,
      \goreg_dm.dout_i_reg[0]_1\(2) => \plusOp_inferred__0/i__carry_n_5\,
      \goreg_dm.dout_i_reg[0]_1\(1) => \plusOp_inferred__0/i__carry_n_6\,
      \goreg_dm.dout_i_reg[0]_1\(0) => \plusOp_inferred__0/i__carry_n_7\,
      mem_init_done_reg => \^mem_init_done_reg_0\,
      mem_init_done_reg_0(0) => sdpram_bcnt1_n_0,
      reset_addr => reset_addr,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      sdpo_int(15 downto 0) => rd_data_bcnt_arb(15 downto 0),
      tid_fifo_dout(0) => tid_fifo_dout(0),
      we_bcnt => we_bcnt,
      wr_addr_bcnt(0) => wr_addr_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter is
  port (
    s_axis_tid_arb_i : out STD_LOGIC;
    mem_init_done : out STD_LOGIC;
    \gfwd_rev.state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    mux4_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    we_mm2s_valid : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_1\ : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    mm2s_trans_last_arb : in STD_LOGIC;
    counts_matched : in STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter is
  signal ch_arb_cntr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ch_arb_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ch_mask_mm2s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ch_mask_reg_n_0_[0]\ : STD_LOGIC;
  signal ch_req_rgslice_n_0 : STD_LOGIC;
  signal ch_req_rgslice_n_7 : STD_LOGIC;
  signal ch_req_rgslice_n_8 : STD_LOGIC;
  signal curr_state : STD_LOGIC;
  signal empty_set_clr_n_10 : STD_LOGIC;
  signal empty_set_clr_n_11 : STD_LOGIC;
  signal empty_set_clr_n_2 : STD_LOGIC;
  signal empty_set_clr_n_3 : STD_LOGIC;
  signal empty_set_clr_n_5 : STD_LOGIC;
  signal empty_set_clr_n_6 : STD_LOGIC;
  signal \^mem_init_done\ : STD_LOGIC;
  signal mem_init_done_i_1_n_0 : STD_LOGIC;
  signal next_channel14_out : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal reg_slice_payload_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal reset_addr : STD_LOGIC;
  signal \reset_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axis_tid_arb_i\ : STD_LOGIC;
  signal s_axis_tready_arb_rs_in : STD_LOGIC;
  signal sdpram_gcnt_n_0 : STD_LOGIC;
  signal sdpram_mm2s_cnt_n_0 : STD_LOGIC;
  signal sdpram_mm2s_cnt_n_1 : STD_LOGIC;
  signal sdpram_mm2s_cnt_n_2 : STD_LOGIC;
  signal sdpram_mm2s_gcnt_n_0 : STD_LOGIC;
  signal vfifo_mm2s_channel_full_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_addr_gcnt : STD_LOGIC;
  signal wr_data_gcnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_data_mm2s_cnt : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mem_init_done_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \reset_addr[0]_i_1\ : label is "soft_lutpair33";
begin
  mem_init_done <= \^mem_init_done\;
  s_axis_tid_arb_i <= \^s_axis_tid_arb_i\;
\ch_arb_cntr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ch_arb_cntr(0),
      Q => ch_arb_cntr_reg(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
\ch_arb_cntr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ch_arb_cntr(1),
      Q => ch_arb_cntr_reg(1),
      R => \wr_rst_reg_reg[1]\(0)
    );
\ch_arb_cntr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_set_clr_n_3,
      Q => ch_arb_cntr_reg(2),
      R => \wr_rst_reg_reg[1]\(0)
    );
\ch_arb_cntr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_set_clr_n_2,
      Q => ch_arb_cntr_reg(3),
      R => \wr_rst_reg_reg[1]\(0)
    );
\ch_mask_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_set_clr_n_11,
      Q => \ch_mask_reg_n_0_[0]\,
      S => \wr_rst_reg_reg[1]\(0)
    );
\ch_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_set_clr_n_10,
      Q => p_2_in,
      R => \wr_rst_reg_reg[1]\(0)
    );
ch_req_rgslice: entity work.design_1_axi_vfifo_ctrl_0_0_axic_register_slice
     port map (
      ADDRC(0) => \^s_axis_tid_arb_i\,
      ADDRD(0) => wr_addr_gcnt,
      D(0) => ch_arb_cntr(1),
      DIA(0) => wr_data_gcnt(0),
      DOA(0) => sdpram_gcnt_n_0,
      Q(0) => \gfwd_rev.state_reg[1]\(0),
      Q_reg => ch_req_rgslice_n_0,
      Q_reg_0 => ch_req_rgslice_n_7,
      Q_reg_1 => ch_req_rgslice_n_8,
      Q_reg_2 => empty_set_clr_n_6,
      Q_reg_3 => Q_reg_0,
      Q_reg_4 => Q_reg,
      Q_reg_5 => empty_set_clr_n_5,
      aclk => aclk,
      areset_d1 => areset_d1,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      \ch_arb_cntr_reg_reg[1]\(1 downto 0) => ch_arb_cntr_reg(1 downto 0),
      ch_mask_mm2s(1 downto 0) => ch_mask_mm2s(1 downto 0),
      counts_matched => counts_matched,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[36]\(0) => Q(0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      \gpfs.prog_full_i_reg_1\ => \gpfs.prog_full_i_reg_1\,
      mem_init_done_reg => \^mem_init_done\,
      mem_init_done_reg_0 => sdpram_mm2s_gcnt_n_0,
      mux4_out(1 downto 0) => mux4_out(1 downto 0),
      next_channel14_out => next_channel14_out,
      p_2_in => p_2_in,
      reg_slice_payload_in(0) => reg_slice_payload_in(0),
      reset_addr => reset_addr,
      s_axis_tready_arb_rs_in => s_axis_tready_arb_rs_in,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i,
      \vfifo_mm2s_channel_full_reg_reg[1]\(0) => vfifo_mm2s_channel_full_reg(1),
      \wr_rst_reg_reg[1]\(0) => \wr_rst_reg_reg[1]\(0)
    );
curr_state_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => next_state,
      Q => curr_state,
      R => \wr_rst_reg_reg[1]\(0)
    );
empty_set_clr: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top
     port map (
      D(2) => empty_set_clr_n_2,
      D(1) => empty_set_clr_n_3,
      D(0) => ch_arb_cntr(0),
      Q(3 downto 0) => ch_arb_cntr_reg(3 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      \ch_arb_cntr_reg_reg[2]\ => empty_set_clr_n_6,
      \ch_arb_cntr_reg_reg[3]\ => empty_set_clr_n_5,
      ch_mask_mm2s(1 downto 0) => ch_mask_mm2s(1 downto 0),
      \ch_mask_reg[0]\ => empty_set_clr_n_11,
      \ch_mask_reg[0]_0\ => \ch_mask_reg_n_0_[0]\,
      \ch_mask_reg[1]\ => empty_set_clr_n_10,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[36]\ => ch_req_rgslice_n_7,
      \gfwd_mode.storage_data1_reg[36]_0\ => ch_req_rgslice_n_8,
      next_channel14_out => next_channel14_out,
      next_state => next_state,
      p_2_in => p_2_in,
      reg_slice_payload_in(0) => reg_slice_payload_in(0),
      s_axis_tready_arb_rs_in => s_axis_tready_arb_rs_in,
      \vfifo_mm2s_channel_full_reg_reg[1]\(1 downto 0) => vfifo_mm2s_channel_full_reg(1 downto 0)
    );
mem_init_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mem_init_done\,
      I1 => reset_addr,
      O => mem_init_done_i_1_n_0
    );
mem_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => mem_init_done_i_1_n_0,
      Q => \^mem_init_done\,
      R => \wr_rst_reg_reg[1]\(0)
    );
\reset_addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mem_init_done\,
      I1 => reset_addr,
      O => \reset_addr[0]_i_1_n_0\
    );
\reset_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \reset_addr[0]_i_1_n_0\,
      Q => reset_addr,
      R => \wr_rst_reg_reg[1]\(0)
    );
sdpram_gcnt: entity work.design_1_axi_vfifo_ctrl_0_0_sdpram
     port map (
      ADDRC(0) => \^s_axis_tid_arb_i\,
      ADDRD(0) => wr_addr_gcnt,
      DIA(0) => wr_data_gcnt(0),
      DOA(0) => sdpram_gcnt_n_0,
      Q_reg => Q_reg_1,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => ch_req_rgslice_n_0,
      mem_init_done_reg => \^mem_init_done\,
      wr_data_gcnt(2 downto 0) => wr_data_gcnt(3 downto 1)
    );
sdpram_mm2s_cnt: entity work.design_1_axi_vfifo_ctrl_0_0_sdpram_155
     port map (
      DIB(1) => sdpram_mm2s_cnt_n_2,
      DIB(0) => wr_data_mm2s_cnt(2),
      DOA(1) => sdpram_mm2s_cnt_n_0,
      DOA(0) => sdpram_mm2s_cnt_n_1,
      Q(0) => Q(0),
      aclk => aclk,
      mem_init_done_reg => \^mem_init_done\,
      reset_addr => reset_addr,
      we_mm2s_valid => we_mm2s_valid
    );
sdpram_mm2s_gcnt: entity work.design_1_axi_vfifo_ctrl_0_0_sdpram_156
     port map (
      ADDRD(0) => wr_addr_gcnt,
      DIB(1) => sdpram_mm2s_cnt_n_2,
      DIB(0) => wr_data_mm2s_cnt(2),
      DOA(1) => sdpram_mm2s_cnt_n_0,
      DOA(0) => sdpram_mm2s_cnt_n_1,
      Q(0) => Q(0),
      Q_reg => sdpram_mm2s_gcnt_n_0,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => ch_req_rgslice_n_0,
      mem_init_done_reg => \^mem_init_done\,
      mm2s_trans_last_arb => mm2s_trans_last_arb,
      wr_data_gcnt(3 downto 0) => wr_data_gcnt(3 downto 0)
    );
\vfifo_mm2s_channel_full_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => vfifo_mm2s_channel_full(0),
      Q => vfifo_mm2s_channel_full_reg(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
\vfifo_mm2s_channel_full_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => vfifo_mm2s_channel_full(1),
      Q => vfifo_mm2s_channel_full_reg(1),
      R => \wr_rst_reg_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC;
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\ : entity is "wr_logic";
end \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_13 : STD_LOGIC;
  signal wpntr_n_14 : STD_LOGIC;
  signal wpntr_n_15 : STD_LOGIC;
  signal wpntr_n_16 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\gwss.gpf.wrpf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0\
     port map (
      E(0) => E(0),
      Q(7 downto 2) => \^q\(5 downto 0),
      Q(1 downto 0) => p_13_out(1 downto 0),
      S(3) => wpntr_n_13,
      S(2) => wpntr_n_14,
      S(1) => wpntr_n_15,
      S(0) => wpntr_n_16,
      SR(0) => SR(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(0) => S(0),
      \gcc0.gc0.count_reg[7]\(3) => wpntr_n_0,
      \gcc0.gc0.count_reg[7]\(2) => wpntr_n_1,
      \gcc0.gc0.count_reg[7]\(1) => wpntr_n_2,
      \gcc0.gc0.count_reg[7]\(0) => wpntr_n_3,
      \gfwd_mode.m_valid_i_reg\(0) => \gfwd_mode.m_valid_i_reg\(0),
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      p_3_out => p_3_out
    );
\gwss.wsts\: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(3 downto 0) => \gc0.count_d1_reg[8]\(3 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\,
      ram_empty_i_reg => ram_empty_i_reg,
      v1_reg(4 downto 0) => v1_reg(4 downto 0),
      v1_reg_0(0) => \c1/v1_reg\(0)
    );
wpntr: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      Q(8 downto 2) => \^q\(6 downto 0),
      Q(1 downto 0) => p_13_out(1 downto 0),
      S(3) => wpntr_n_13,
      S(2) => wpntr_n_14,
      S(1) => wpntr_n_15,
      S(0) => wpntr_n_16,
      SR(0) => SR(0),
      aclk => aclk,
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \gc0.count_reg[7]\(5 downto 0) => \gc0.count_reg[7]\(5 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3) => wpntr_n_0,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2) => wpntr_n_1,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1) => wpntr_n_2,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0) => wpntr_n_3,
      \gfwd_mode.m_valid_i_reg\(0) => \gfwd_mode.m_valid_i_reg\(0),
      ram_empty_i_reg(2 downto 0) => ram_empty_i_reg_0(2 downto 0),
      v1_reg(0) => \c1/v1_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    aclk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_tvalid : in STD_LOGIC;
    \gc0.count_d1_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\ : entity is "wr_logic";
end \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\ is
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts_n_1\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_13 : STD_LOGIC;
  signal wpntr_n_14 : STD_LOGIC;
  signal wpntr_n_15 : STD_LOGIC;
  signal wpntr_n_16 : STD_LOGIC;
  signal wpntr_n_17 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
begin
\gwss.gpf.wrpf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1\
     port map (
      Q(7 downto 0) => p_13_out(7 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gcc0.gc0.count_reg[7]\(3) => wpntr_n_13,
      \gcc0.gc0.count_reg[7]\(2) => wpntr_n_14,
      \gcc0.gc0.count_reg[7]\(1) => wpntr_n_15,
      \gcc0.gc0.count_reg[7]\(0) => wpntr_n_16,
      \gcc0.gc0.count_reg[8]\(0) => wpntr_n_17,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      p_8_out => p_8_out,
      prog_full_i => prog_full_i,
      ram_full_fb_i_reg => \gwss.wsts_n_1\
    );
\gwss.wsts\: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\
     port map (
      aclk => aclk,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \gc0.count_d1_reg[8]_0\ => \gc0.count_d1_reg[8]_0\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gwss.wsts_n_1\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \out\,
      p_8_out => p_8_out,
      v1_reg(3 downto 0) => \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
wpntr: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      Q(8) => Q(0),
      Q(7 downto 0) => p_13_out(7 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]_1\(8 downto 0),
      \gc0.count_reg[7]\(7 downto 0) => \gc0.count_reg[7]\(7 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3) => wpntr_n_13,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2) => wpntr_n_14,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1) => wpntr_n_15,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0) => wpntr_n_16,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0) => wpntr_n_17,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_empty_i_reg_1 => ram_empty_i_reg_1,
      ram_empty_i_reg_2 => ram_empty_i_reg_2,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
KW+uM6VF1w2J59GnW9nCNlQJsGixF8tx0hAZ/rW41/3D1CeVZImR6WnUvaQpDzqyukd+6NkQKbGN
gExWu5ZqQg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
xMDBrDpWBXBP7OHGwvc2M0BkXvMWB7ITv1UnT2qOe4Js2r2cnW7oeoh2VyCQnRlcD5/5v4x0ilk7
SYnxIKWha86OQxyXekUUk/FfC8gHjHq1onEx72iLRF1IJyP2uvfzkkf2QBdHOBx47ZQtZznsiMU0
L5XsqhqXEYz4PbWY2Hk=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VMbRO25j8i3mCoADFHnJzVSgm77ZT/5C2IIvlXnwpW4mrt7S7wmSCmqhiM5DFJ5Ws9THQGN70uuD
KB05OqsAw7C06UKw3jqk1YuJneFlrHoYK2eUVMMqZNujHBgqiSTTD711I2UkKNn73Uez/bVBPpd9
PRjWwinR5K0A5AmhD6Lz8wwwwyOskaapqXMew9NRR7uq0S9dPu4SLvcVr0bLibLH+N89ZXa/jbp+
3RJFf4um1ETeDD0WiPpKrrM6rZFF4qVHwl9ud4x+sUm8djP0zyMiPTHUKtPtArcITp4mnF1+NkrT
wDYneD2LHP0FAOPxvmbjqTtXFF4PGTOJ1oXxcw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d1GSv9oPpaKSilyeux7u2Woz/0x9kjq4sTDzalfL5yaZvCk6EoZCUPWJpU7oZmRv/Ax8OH3z7k1z
METCJ+8BVuY2CDJClX3XgMiI5Py8maKwTNjYV/dHYTYzLkK3mXJGbg5csvPwrCOeU+M4xHazRoE7
wb9weTpiTDmjjtkQxwzkDhueZstExobu+o1+4M1IlkozLe6feFl0cjI2cqPbUwbJTGrZZF/k9SHw
3wyjv2T7mQEH62Rg86xozQxnvcfMaL69tqn22/3E6/vl89HetxqVzvvqRP8tLywmT5TFFIT5j0sm
3c+IS968fbpBOZYIrEydYNeKg72LmSE9iPpPdw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dQr35UX/fMxQ0mWuO1AobCiYrdyLPWPk0TWHWdk3vLBJgl1LfE+6RDUnWJRXUC5hPVOWFqSZYqsK
AJZf/+ZnqAGLivhYyIF/5NZfCfoohZ1m9YuLSsEh621l020TqGOoUQpQShaWgqMoYKhxj96b2z7+
YdqoO9I6ELgg19yegcw+dT0uyWnqMVz+ht86aoxRRcTfrsbsjbLWpGQ0zFrjec18nsVisJ2mDHYi
vyhn2bTpQM1hzAHgNobep29SCzR4ti6jMCHejbBYVwUfAbTgkeEolUz3ITQN8T4EyIlw0lNjyE0B
QAFwREf6JPt7qAJK2BEECVwApmjimifT9w8+gQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qG9+1e9HWsJbBpwAEVNnIW8T31cZpOW2uXs45hNxf47rvFTiBbFVMhyd3zCjPtIaPRmEoBb93+cu
0EmC9pGWL/bVJG/EU9c4aPAamJKgILiFaKDFwef8LhWgpBn4Pg0usZUhKWtYKS4kecURd43d6fNV
O7c1lUHnr6MhTqMm/DM=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
AdgnITHk/9qVO+h+BJMfl1a8jrneXRtseQcUYD2qbxt1U5m/vJIyMxzOcspnr7kzQAy4iExLkHYB
i6IvH6c2vlU1/DTjG6yF1rSHS0JWSqSp5MOc7FFGeKXAmrBbCl1GijRvlhH5yGY15xGlRfMQ2hX9
6dhQBGdpLmE7cGcjhrBhvlOlDglLxPii3XLx7QLF952WaQBkHb/t5ErWcnZaSJtyb/nMeA6N9XSX
7G5mgb7LS4zWeIT0uQUaOCyjrWCSTFpzGCi+rh30sIf3XVyLgJLu7z8TGE38ljKW8e/zuDJtowPf
8ed+mM+eBRp6Zg2PBp1eLpGzbnhBOjtBIUf7pw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
LN3f5nij/VmcM3zHG1LF+PIgLi844wikML5qqaeSaHubmoc0j6/vJVftxOkRV63Y59T5r6BOREk1
IYAW8tzYWwB4neZ5nbbgwy2ZzVxEqkYorT6VaFbB8CMJzAnI++oAHBEv9JP+1Ad0oL3w6AAVQBSF
IxshsVjygfyWfMstl1OG123SezxifsOtHj6p+7kEH+1dBAoae73OleRFF6BpHEbm/ocDW7BEcd5e
VHvSPDXAmxqWQ6Pyf9nBJoUw4tiDABGwUCOziC4uhW3+ysd1bTGKN09+5tmff9AVE3TDF53z4rGS
fPR51xJfQgEQ1G9nzTXqFGpAlYgdel6GXOWbJg==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
seLyAP/2GFGy+QZJGqwzBpGHwa3ffkO4BlDdir+rmsPs7ThnFdCMvIJnV0uz64S8Qh0blJ2e4zV3
vP7y8Pz6hhZI9FdmR6r5a3mW28CoUTjRuB/5htn7FszCzeY9itNiKlOzjEaPEAV3oVMVoeB2SoXV
Um0W++gFkW5gJfI/gQBlaNN63PRsX0ZNx1HSHkY3XNB4ZYtCEbdTSHIUCKAHoeLLy1ggNxL6n6vj
H+Y0s3+1B0tfNYungGlcgEViRgcgy3rnch0+aK/IRsXgBJRxvd1IJtE8+dClcHZBxTuJNvpCxwdY
XQ6oBgjfr80jnu+fJqDfjCvXmFvK4r7vO1QvVA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 18736)
`protect data_block
nqRkT55qzfqSrXKg5dfunELUXJQb8lXu6CviPcHlaexxKrG2s9WZNsxU0h7hOLEaKmOgz6nQymbE
P4UvN5wjtbBQVyvJ+omKbAjv2q6E4+rJVP8Vfch2Y08RX2F1STtXP4kUACZ/WrJWpuLneuElkOS3
YIYRotJdK1xt24jXnfoiDeQXCxbusqWIyo855ieJJOD8jkg/r+RqBWB8BQliT8yl7UPd/vune0vl
cTCS9UfiJ0oSG+kjn5PxtoECjK5KSFTvnHSt+puEW+qTfjwO2iE2c25IjDFi35SCpk2OihgVF4VV
eS/MaIRmODsCbhNU7DTH5EkZi0Mn+gKwl+miDSW5l4LcUoSlYT/nh//iQsIDlwXWOnp5/ZLZg67f
8BGxYqDeK+vOsSCO9yl1mQX/HGJJGDKO+HfE/UONawn8Rv287Q1qAGZh17afviI5sfge3rXnXPoT
aGypgs07BgU4q3IENY4kvTKAwuI8ndZngA68uBSIIg2O1SaQDL+p8GOPWU9+9LZ+3YzSTtAnACIF
2Suu0DrSIFRLJk+lJRFhhhJMtJRZLHWpOkhw4zn35KA2pDhdbFvwj6cd7vO4tznZwJJ0R5pyk3Cb
6rewfs6hciq5D2+VBolNdlH+Ibak95Z9pkoxBcR6gF9WgdCW1Tw6cbk0NBqr7B729LH7m8EQ4r5/
jAw2P12TtbuRhthhte4sW+Zj1+xmWPeToI2hdtOmyaH3SrqBrM7h99xi7TyMPlGLGiOHQP2pi7rH
PA/3sJcjZ7ZJpbRHggZqT3yZLbkQ+WuVe/JyDaO2SdMJLf2EAYuFaNvJXW377jvhd1RysnGS5/Wb
EklAlgYd4H9NIx6o8qbES3DjxFqfC3DSrEYmPEefAfPZ/AJwPzhiB1NXKL/8QFfJKi+IBqv9xsIr
/VID3ooCZvn3V2ioEq+6Ya4CrepVC7LtgMWbuwIp3M4pXmgx2tKsW9TAqLcK/Mquhht1EaqGnO8g
gEZCmHr27xpQo1A/ShiJzZga/tGWc05E33fPrsTiQtUggIMd5u5jWfvujFkaIk2lSWvyWJ51RLJe
MyYKyah6RlnV3TATPhyod2/Z7kRhPcbeliCRsnF8HSwaHEPdwcr0gQrFpjBxmjCoVurPhO+YN2TF
EAnMKn6VvZwpjutpyhr5tmbK+JbWwAI7GttDbOUTuteWg0AkYzgHCZ/lR0+9N6+wKJrmQvzlfHR2
YWu1p0P33XERs0ovch6JX5H5mDV+XIrhBINrbn4OCrkZe4o5YEsNCdSutncyF8el9ZniesbAOxhm
mSYIeSjrEp0fU3Wb7I4MR/7dWTX7tVkzZfVKc5i8F7MJJvnsuJUbvP/4PIZk5DD/vLHllxqfydKy
OMV8cIbTvPkxfvCtcY49mOjgrLPc28Tq0gL3Gns9IBpXbspcxrJV73D9XUr+IAOdr8h/m19eUoOs
VXSLGxUiK0076bS3KICbiC4TVV/Z61EzpOeTh+tz/W6F/suOOsCTxEk9C6txIo/1Zw0SlaT4DXdb
XDWhJO3Jwxo1KA2xKeNtMAnyPpzDpnKhyfxMSIZSeyPAjvAH+jTUc1VzqiB/uGbIbqYt1FfZl5EC
JOmouB4mVlUD211dzeBnl0nq1tlW4SITRQtIoD4GzhB4H/lM/XSgQAV44dNdzk6OyE2WQjePNZR5
np0JmlJHycrlgG6xFk1Cy7YmnHp5N+z/WN+x4xNcNC4mutBMzhqw+y49/R8gQ4bBT8B2I71NXSrQ
8/3YK6jD+vjeMeNNVkWNAr0ygWbBtzGrhLsD1gvAa/XWBZ03u6am/prT37PhnsOimV7GFfkeomTG
ZbLRScD0KxjRB9JHb3YV4dncwbbSW6pxhBwOgv9Mp4xiQvdkXxuJfvC/k0Ux3xFx7B6PTNY3v75a
E0keNywTb7/VOJhnj78DS2CKBX/2vKmiVFmtOIxLDVefbCD+PxkKZDVjXaHptdvtZjxmWN0xWmBp
FRqDPQ6LAkBZYwpQmF+8rxG1+6guWgG+J5e9xs8f1noMfqZO2R55OtjoinhMt2u1TCxHIJnDun24
cAmBLqbKD4Ogt9V0x8CpWfiutxILfiYeGY2Ob/XF7qR1Wg0ljw6zFp2dEa1tvUYIp+4hhH55MDtU
+TxYgm4SooE1T1AImwF1AsaqlnWiEMB8soWsvyw3bqf5VfZy6epZmR/GpuhTD+Nst1hflAu07RCN
tFA76sgip5+wY1FfUwetqNPqfV/ySIEwvC/MxSS2dfeRNfV5ngSrK+PIBA/IV6g4kXBzx5f/FG3P
n7o+S8iI2nfQwoJTu3GDNEhytiMUBRxg+40T7CM4KoItiAFrqeAykAqnazqrm3OkKVJwHupgqv13
7DIG0KdZY85iK09Yhbgojv4Tn3Cnx3QJjYHhKzwkJ8mPV+L8LJKwyHQs5b5N8lKWxgFqvtD5SCTM
HuJeDSI8ksSbsDTwfSNtFC8qKC9GlonLEUZsgE66Z3zdy69PvpkvqhmRe5DOXy3eoAVRkYd0WC37
LlVIPnHeXzvLyoBYVadWW4BcPaaj9nKBuO5ccf3B66zsV/ZdQ2XH4ZyVTH39bDHV8dkAUq/A1GIa
65DG7Qty2czyTHN+pc30HGYDRTXjIpIqyk1CneM+xuUESlhbp4gCzSP/z28g6nIi34t57SsXvqKC
SurfVAuNvCst8lFDB58DUzskmHnCXeEP6lPd7h/JhrigWLQb6Aut63S5dyN24nyMjRh+ESG/6cMy
zd9jZ+TJ6AWBo1q/e7TdnSER85AS0HJ5xe+WG4nGDGH+mz5B9OSbuRvr9UeawS3SnsjTlJEuuuew
itsLZBzfvTihKgxF7p+03644kMnmti3YmEcBuMeZuyjz3eO1K7ZA5+gxoUmBohGQnALewoRBz4NY
Kg2hLA5GWz8hREgxKCKEL8oQY2rdqkf577ggvKyp63V8g5C/oLdWVsqs1ZqWDR1IRBgvpaY3yGD6
TMsZ/6Z53+vVrZjUVK0HDkygC+3JuPgbuiRRzCzWS60mdWc0OTJZCDHqLitLywzFXBEgUUDxoU87
pEtHnkbZa/DB4Jnx9OPUaWEsEtyaWpbVWFiR+Cb0jaShwYfU251iuROww6h0S5VbHbDpzdZV4ZlK
p3Yo7tIX7BZ/qibuSrO4AcQeaPIWxP/fMtuQc6g+d2TCJGRXJZbd+YQQg3+MNM8CFkCfQhDa2xSw
IMsb23XLhWQQ2FjshtYOhhCdFPYfriAhc9rv0dhhDi2IpXFkjrirydpU1SiYo3zT68vB6SDHlG45
HCXpGlDc46iUwghB/ZbdQfftl4BssKc8LIZCSkOcXdb3r/kEfDZMUa4VyiRlUmTJit8Xcw+QoOjz
sRa3pBMoBNkl1H7GRU09Cyx3caQDoVsQSllZIUuFBNWigbZr2/r1iKQDb3n4Jyri2y4EcawPjfr0
d89tVccwvVA3KHN6GRibqsW8goOO/FlYtsf9v8TX5UUkQlyL6uIrPFAOHwhFBrxgXLuD44bZSfaw
qCD/2ATAln5fUUgvU9AIXPEa+7zwwlyQi3wjDvDOuG/W2gWuIpsk8PHaAskVajRFA4Y5V87LhQwZ
fK+NnidKwhAM0ZwZ7sK68QjK0jhsYYl/S0kjP0Ar9CP1N0BbN1h0L68y3FqfYjczPZvyrUj+KCKO
jTQN7BdroD1ltpnxjM5BjdJ/zhmgyejzb6LFrr5ehl/pKf9jD+lpZ9SCmZdD4/tnhe1zr3Ptt55w
XqyMdrgFdQMHKIiOT571Al6SAyM9dAURwArRLqNGaVmJFBr8lZ5annSThqYmqGxMEFPOB8kA62Hv
AtvhPo2YQ3Pa16fAKMMQpf+D5aNlcMpl1RGFENOEvBqgsHT5KBrUCzx2qHvZlC3cquEN8fxl2P6l
A0GUlYreWTU93U+JMVNkJg9jq3Qpj0rJ6VcHsZmc0p68Fq98K27wD29lxTyXIZe+Vk2mUycvFGei
uOZA+Cfvd6BlXLxVpLWtd5BwBHfOKx7Kykqt2vNgwtOg+Ag/mXk9l9dO49Q468FsHKY3Z7/8uhAz
x7253d4psHHRyrXKpkwP/+JzDin0Q+M50QHaLcLcXWYdbOCNMh6JxsbMIAMHurUt8SLdKn7hYtOM
uxiI2MT3JZ5cSPHHy4B6VLbYy1yUTGgf7X6ZC1v9IxLE1v8LQ+LI5OQQLJR51cRNPI10srGgH3zJ
a9w/A2xFtgKDjifHhi/g7QAANw9XfFZkcBTUpVS2V6ytLXmKXgtJcOncdCiPYHIhEzPCSTNV2r6r
aO2wyVaiLO6wCRx1fhY07WTfF8oK5xcz6Mh1nIVSoUFFsxKDBPRdMtl33Ke5X4nXxiH0XJI+L2uE
mDvrHvt/37UUI3HwrHsVy6OL8A3NuLwxiTnPwP6TWFL6EqBu8rUYr4Nnuf3KM3M3A8VXt/c+rK/A
np5fV5ydlhRQNVtDFjljWsZQjeceX2TL60vexr0mcDTYBeMVazr1Veg3ZOUdx3o3NNPwSdMprond
Ts22bLgxfH1HS39Qm2dyPkNI6lHcvOZA/nf+1kSxvFSsCFgHBSo7fAJJ+YPgoVV+Gw6Uf5CvsqY9
zb7Mkhxm9V2o7RFnTJE6AKgPcB7vcJdC3xzipT9dQUAeK9ZNJmNjTP8BVN9rSxTuTVFUwfhg8kfb
dwcvOaqOLbU1iB+ivJ5i+XEKEkM3+acTu0NjoWO03RWyy0LE7aMHi9HL9rbOtzLm75IBjQIta4cu
F734Z9I7t7BXfr2TMi7wEI/pygYu4XerF4Voh/MsEsmo1Cktl48PNHi/fv/TbRcLal07Ub1u+GXS
mad1NRyQJHbgVCMEolSyO29yylcmdCnRZy+/t2aIUyCtGGjlid2Mz8zWbn+PXDmT8DQnbuUb2Wss
/XRYUzfv/U77NLmfv5gD/3tXsIAOb0PL2ajpfMdX6YIGwSjYv40R3pNOu485nWsp/jTLtMNjPpw5
Q5+Anw4K2ZpTDFkKtuGAeGX+ZWp7qook3ckVg2+zvpu1fIb6x9fykpdCZNmtZ7Uo1xZQsWw9QeA8
sGBN7TxyJWAvjyxpwun2Mu7mdIdDo3OriILMe/fcePk5JEqBNJHMaJwIQSKI8VYPF7aYGxqO7KcE
l6auKUfy3CVYXOnYGzzr1sy7sp1obKiQRrCnq6/aizZyVeoeNnNF+jaqx8MtP/D0Q7cTotCh8lr3
XhDGWuGsMfNcnIpOnBF6Abw1NHOF/jAXrP8AGhI2099sCE2qnFy2j72gW6gJ4hQ/k9oBzNlzmouM
+NO+GfWyTCFzBYEfyI+x3s0nQ2A3yaBALEcQStWUaoimlHTKslUDHgjNdadtiYB8JI4QI93g+MQV
yDsB5zZrLWTHMgtNYOFmmIXLjFOn4O5KjbY3Lmg5RnkblUwSPfvAGwyfJ4UGtuec/DFEW3p3qQx3
/Kw0++7a0Mk6ICcveuS+1D8swZ1LESn2qmeycEJfOWDJbJieamCGqYuRP34wzsjoin+eAFviK5vu
mIxpyVf758VXd7OnUPXA87KJli770SVYLNooJOGOuOr+USDu2F8u8F+ri4wrEUDX4au473Tgr9DI
N2XA9FEBQ+oZjlKgoSTi/WJs2KDpouaxXWg10Bh7keTOYiPoPKv3wVvUOfPm+J4fkVuBGQv0dh7G
RsdXflT7W9ngAPyZemUKhvJD9MoOwdNBdE/+83J0KIcCb6/eOU8VzzYzOqpO2fW8F2Vyjt9NnDug
pyP08UlD2fbUnyerMshR0aAcpgp5bkJmgFbuHXKeOSllCukuJUbfaYYNTmjLFAw5bhPG5UkqpIaa
eOGBRv0Dp6YGl3Vb4LE6BVkqyx61BkewXxYPujCV8L9HwT4P+C5sd1Ns71i3Kh4SOTXwjG4oWYPQ
6CreZA9J3KIK9t66BF0mjMH1zi6ijfpTvxHOdeoHx0eRbsa3M3HoPHhYKBqec59/P25fKzurFf04
IuRiVSc5Yh3UtCZB9A1R0gujQcJmxsoN3N2bhPZ7gyHVWERfDhicHhm/1tEl+EnnvClVenB9GgGU
ybHk4mA/jVSZb9SGvT1t05Nt06dmuhpFgzlQ/PQm672l5FxBbQt81zbmz6WCltblRFayfo/OBHR0
XDeJFihg9I+vEuD/MI71+dDcn9H5dbINge+uUrUoNd9N0a7zqRmlnRnb/sNY9Mvwg+1kOZrwFykM
OEBvq2x6xXgqIvDJuwT2aAjc9Z+eSFZMGa0zAPsJ5XW5Lnmsf11OTiOTTBhM383xbNgOCZEh6i0S
NzYq62CbT7V7KvM228M/Y6gbvuBIfaX4YH4ApmaW6aO2jQjd9kOpeq+4vGIacF05PPQHolh2rgUC
0z2lbhp1xj54rTg1fOzSQ/ClFILNJeN/ctp6TjYnvWdvbICplEspwWHjh0HEHFMUvgTKDryjY//7
GuFIB8UFS3scYSLQxsxz7WjFWaEUB4UY3cC2I7vK130YDHOGW4JdgsRNVf3uhlvwmAl/XN01Tpig
ftMuvTn7zQukkRO3P/gWt6Zq6uWbu9K968MTHCDsEn1rP/rGwRDGFs1xLvLSN5zNbupM6CCwIm3C
kIBSc+q+Cq/ROjVlSohnj15qDGSfIKQgB4+OMF9PN7JxoDNXdKHrPN8DEAEDWT5zxUT/1W/FqgT6
vamf8dDggANdX4tb0Hk+0V1eMNbgABQ83kS8tYZpUGe06QtufXvTOcCumdpCgNGxCf/ebfUbI2gp
aA27SRZwZSwIL7Gr9tJ6vzPlG4PbUr+Czns1y1TKeoIcd5frZpjxTkeG8+C+6wiQb8RQGunxZr7q
LAR9ktiYKljRiggSLbv0710xs6HzidG6urXAyKB8W6Ud3iAPHLKEZiYAWat4MtKTQgukxzxSCBNR
LkMnlPwfqW+eaGyxJurTLTikQk1pc0WtwVEJ1hYiOTpvnVRMeLdAcJLzXHmsomCFB6PB85P2IDis
TTAXiEvxx0yZn7FGGQ8y9+xLjPR8b5tV9hLaN1x7+ch2nI9Y7DFrHaXVZKrxky3WYaQGOVhTsknf
288+cbBMBs63IRRt7xw4NS4p64yINBRtLNWQhGG8ylZ4b0hqtF8SKK6NU17o+zo8ugdyhDO1qLL1
M5nZM4ZWPPDDNFb558DBeHuFQSu9IS2/BCFIsjjWSGw6V/sz1YMJyLi/25OrY7SCy3cMkRhhbRjt
5bIB20FoAOIZtVxKhHRCoxh0VlDj13YI67TCGWpDtNiMNBc20RxLp8TH9E/w7jV1Sf/Db2+G2qCq
PtUyHIH5L/e/jHaj7WpcCcoBTm0AslQG3S0VaTS7VvZAVGokCNP/1OHZP9VJuxvTIpGWUzPrKaX2
zX9BVtvoA8ZmsjLWgCZVIw89LEbYqYYwXxiu7YTRubZuurybW9AEuuGGj5fodpBh2ubSHaLFw0EP
qf9KEmgGft1SrBW8FMF80fFy+per67qeE6HaeUCvql2qBD2pHt/sXKceDE8BvV94qqVCb+N6obQa
iifuV6XmQJVK+Mwr5oAZ8xjh7VXLs/JkOnAVCEQSLeru5qihKWqdVbwFAhC/6TmHrhY3BUg+y/qh
BAa2LBIyH3HqiYODiXH2gWXjzJVvQETP/ZscFQfmH/TfP5Gsnbt45g4hd+cEofTUXlZT+jUmyaZL
gqxF/1TGvxB+wBUOqGu/2xc889EzN6AhWufJBwFBWicc5FTHh58hSbs6qwvvw1Oni0QtZa4ryKyo
2fGIGxZs8K5HdyPJR1wDR164dAzj1VuhswuWrxOF5ADIzLowKauSJ0EN/uQBPWy/A+k47XOWfHek
haoPj5GYd4TCDhNyG/XzWFjjsPw69PybDTcAcvWe4GxOYJqTh8wX4uFqn94b8b8jFRvvoQsoS4xZ
QQCiMLnmW2PUuO+milpkXoBADBP86u+KJItPFMtR3xjkeUmGc+k/Q7/WeXdl2DfR42oXWjvyB2MW
OJnO0+nZmggkw+ycCsyXBr8DMQBM/au2BF7fnTKGV3t7GikIOpN4w++EINogoGMOAvIqzQzQgmKU
kGJIWH9EqIoAzZ/U2gP7atTjJUxgnb8/ThhCIseZP3duO7ey4F4MQGCVPzz0bDio9/9sgF3E7EB+
z4Z4DsPoldw84tpy8eH1IAQgL9Wlj2WAvUrxv4a/S9dJlzMNtanqal3wHijhOHMm6lbjW4X3HxGv
dZbXAVA1VSNYaL4oUxvy8+PwfghY7rnMxXuce0cW1WGfR+2xsiQigcufYYI3i7a14x2UawU/aGQb
0NM+tb+e5x4EHwgt00a/OiP/9+4crvgCwtxEDNaafvf+6Sz89QpWIvbDxR8ZAQTHEC2NWb8a3lvm
rgJbFCuL3a7YHh6/Y1PRMwYtW6r4U74Y5gcsveS0qX9RtDoOUDpYp7tEdz59qJJv7GfXiTBfag8n
95PhGPZnDLK4Icf5XFu5eUBQSu/zH4ursyiWC3pHcy02v5DcAR043h0clXjXfVtWrr4/N85u2fPP
8mC1jo82IjypCfMzwzaGkiZFG0HFBT2GXQFLJVbhp6Byz2u/cEM+gDRK9v7zFr7qpje+p3Eq1k0w
L69k9smMRAtMls3ZJQ2UD5Fi+ysbCws8kitwwAzhtp/nCDC9QZWKe5Y6SdlKmHscKJ4fTNG2mChy
GEsNYQT4vMDy1XYgzN7GYdw/QZAvgo9UNeMYFXFNCdvMTJ6M77fjly/TZNdDT7wS35yqgsJgv3Up
gXgamOhIsQqr83LzAGzApAllGWYnns620v/4lVkF8r7f96Df6T8fuyJwNF8Vk0x4mXnx+SuoVxnP
K1p9J6eCMBSvPH2lOtrPuPIT5xqcZ+BNsy+S4OZY4JH+vrRW/kw/3InBqtX2f33nt/g5C9ynYE2H
hVIUrSf7Ily8YRpvG4ozhYXab6RM5O/8KoEJvP9FRhjAlrESCkiPIwvfqZavAIyX8UGhCis1SPSZ
8X7hA2mhT59GBmbUBW506xNcX+R7WXyLFvZJUiyr+sPYkXozEf0/dLMeX2cFulJUiJsLdvskwoom
zIKMGTDWeg7JPe7G6sQuegAizYd+IPZVaUaWceU90aAkYuYpJh95xpgkhnad8/9Z8FzKHfOl8opE
i6OvAo1qbrOFMvTebd8s33lB/4/ADTr/2sT9Ezp1TPsOjpTyRTow9tUbjheD49ORneRj0jl9b2zE
MQRftSzZpX0mX6ikNvEDczUVS4iSBoN928bwT3qVitodiBIE0A3NggFZE7XQr2KJpbSyn3UXxMqH
9oZidc/NNjldDhHh1P+D3fLTDynMNyps+dxYSf7P0N0FLC0sxGuKGT2lCNHkUGGD0P+RJTnc2nzE
4WgU5nOu8SXQ/aA6X/0YbC8qpUeAC1srQNOUW2IUjlAuK48vmz1zKZozr+IsGw+LVmfkS6kow6v9
oIVRUzdmn2FawXVyjMZxPDBWS9/LhK6SDrj5Cq3C+C2M2hQu/29SgEweegltomeuqobQdlWjDKdF
DZA7HKAkVuFUkRyKKtFkRP4cE6HLhWJv9XUsVDm1bhDmMK7fYTlSrcD49CYl3zLpuxnL0wBBhfE2
9O5j29e1txjs+dtEZi2PklyUT4Tpv4VoLqNV+Yu8Nqpvk/g3Dmuwqv8RdgReHliBtd/p9OtTa4Td
9jPbrF6xKyYOVLS+vg2CdPudfBzZvPaEonpI86CnEV4B9SrfkWX4oavoneLYNFnLIomXJdQTy4kC
gTBiwsh68BwfNBlTacfOIHHn8STrnK1j01qjhcqq9s6KbFqURi65Fajvx6uA9krC/3Js8ydtrvE8
0O4NaKPrpTMQ5IVtlsFtdhsU5mlswsZ92OnqZwrpTTLz5GA/7mxX/vrfohxfCVg3D5QVG1jKb3Ge
S+f+n27QsOMfGDNkP6QuwUeTbWfTOlkfE7e4bHmO5tvOtxTzTTYpXF5oWwQt3BNO/v2gH013dian
fquv1ohdWUAdD56wtyxdxIHepbqpmqaX01t05FVQpu5ZaG9B4jNPM6F72RLnuCZcboR782rv35nN
H7LxSKNLK65aAoyk+BfP0+TjWG5PRernmaPq49ReYQRqXw0idDeyXV/sb/bV1qx3r34VpEO2H2jc
pGDs3H2yt/gcVNVh71mJEYyhMQKu7JAl3aWcSXLHFx+o/nQ5kPzXQH5DbmaVQMy6GprK5SfJ8Mfn
N50HllodPN04uEs+CG97/jK7CxGaCjg/g9HK67QbJjwwP2UTBTn5r0xwUm3v+YAdr4C+xevlQ25c
afs3gL5ZKPh8gGpkHmDeGgDtlDmj5gZEL/NIWcFDJ6r9WwiRWWYdi/FY+K1RAsADYgmTkp5waPfN
ZjTNxsirNmMPNySxBewHYPvO5W6oq+7muj6pHpo68O5BQflgYmDONN7ejfPPrcM9qpeUeiEixLDh
znv8zLjP/COzsz14x7WlNjHt9LZQkw+JPV2opOiqrudbRLgFIRHcHzg2sasw76/8LEqEbBofPau4
qn47HRUsxJEat0baZGH4hw0tJGnHmRTJZltsDSbd/DlEJMkJBZ0n4qktn+DVdSQSFHRhq0E1MBNS
/ovkwFEWx50ph+oInlHM/WSlJZpKxmsSa/XV09CJrfR1gl7fDdPpCFQXiluMeIlq9pjY52nhbGWg
PDSx5HcfWjuhHbuldvLZNh+ewrNX5U5Mo9QkP5eV3mpOjIoPL1Oq1V5Yynz+HCpsHpq5N1ihF3IZ
X34FROzHEKsO52cWpfdrAP4jrJVGhawZPch1qkQVeOJzXpiua5Qg5pUtk1HXi5YmldGF5fEG/OP0
RIgUjacRQeby54IU7biXbv2DLH3cf8FrWJu+lkiePss2LTHtgJj9BjYUrMg0LFGsPxvl+mAgNyJ9
17iVtumMiF8kHHfgla1Cftj81usdwA4yOdtrIjB+zYXWax202LiQlUGfD+apySo0Xzkkb87cZEv5
9DwzK2gdkc2O38T60ocvLzgaYL5HgtjwKLf7qPUKN8gjLYiKVbHnUL3eJhLjH6aSZkL92CocjAa9
lDaPNaJ3XKrWqONEyiv8cisV1MBeKbVOQc9wL5FJzhW7VnJ4RODdS6iSfZ6TjhwkRhpxXHeSd439
sxa+3pEGr+qCdmVcEQSXvpQ9bOO48IYJgvwXBDztOu6HC5Gcacg/0ZbZMrqlT5Ic/U5nTzMWbP3T
tEEAIzqwDyS2Bqb+CYcc6erhhAGDEYQJk9bjsJdV8/OY97e96W8yLNRaiNJm1NNJlsuiam8pg1mK
xITns72HV4YZ/z47TRj8Lw61rcKQnODGy2tJRMDhJWSW8mNP3OUAx7NsHc6dy+x0A1alDls8MEeo
APemQPkcf+icdaxA9lxoH6oiEGVfEdNj0TbVg9DJ094z9qoBCElqd1nhoN/RMmplHXUjjejx61ca
v+OkqgB1yohf0ZnfA/tw5qujn+/ge6EZllCrp1GmhvKXFG4pxtt7bV3YIXQbyc6c5QSP12GEMFcy
kRgFVrkTpMtVf8Get2Fd2HuoihM7ZtYdVkbq/IJlkRTgDjvOTZfUCS8zBxpbMMBFz8gB+AsnC7sK
bgP6d65juLuGRF/OKfXz+wH49ED4i8FL9vpCBObXA4OkoIPkHTYp19Xh5as3SGDgFaNv5XY5KlrA
SiVfmNiNHl7dNmigBZ1621QC4vEPo66b643ATHx70WYpO/WNBUooyPb6IusWenTRwxe7f2bMkNEu
Uw1/Ouzo8YweoeoGKOoVcnw1O+6eZL3L4iGer28N2j5wfgJHVyQsYfx+SDqMXoOAu4eN1tcRTaxR
s3Ho08iAJtU1xVI3VMj87q8H659Rqqls2LyzsUrL2qmD6oSguQYYsK+0iJspAxC3yH6Xt/EAHSSM
G0iTCkg2049SF2eEVtsEQEtIm0azlPKTwh709MjXz4biowRNnK1WdtZSMgVeyTRG3DrdxH+FWpui
J9I1afb5PNuKI6U0RKQZwm2SsKspHCWrg2MLRwi6eIT6/glhYWnX+BVoiUy1MXRgjvuD7MY5I0ky
uv1Wn0YsTD0zuMV6FYy99dTkEXgrfDTIbgS9hWRk8D3H2jZH1ZnKh/20bD6V65KbNrxlQGhe6lTB
H8PQLFY136UxSR0YKj0CC7JIommiXLAe5bRPxFI1j6+od7cF68TaTa9sfkJvZvLUObfGIFluycmR
xFvIhSNtlG4wpRdN6gpiCiO3a7F+HztALeYqTMh/yc5ZyjXnNTgK7f6AGoJNm5jXWP0V6Jigq4Gk
lopuADUgoAUptpjtteymYWbEHJfDVVV0MyJwj0YT3CJzYLB5/lNvUpZX4HjqdKmbzC4voaUmHkIw
P84BuI5BPskxxxBWAiWCUdZaNU8RehpnXy5RZ79iYHfXGK207yyj7Lrlj8uHUgY0saim4TEKBr8i
/E+bk7k7dcGQMYkBBlrPGFuvnkFZPptBXGdZIUE46tTotpFIg3oyVJbhd0djEc05Jhi6QtuRsCbA
IspGm6y0j2XCigp+e5YyXOVijONjrU2uC1agUo9juB71N1gTHTC5HFrkNDWdBWbGMz11mNxK/X0y
sSYMzK33KWtsNVR8uMh56BkdROqRi9jtYcYoy31KDokP9ZzZ/tXX/jkLxhRq4dYCyv9tL4bp8yhc
cucKZzyehmzvcUm5U5Wq//V+8lujACDMUfZIzahJ3d0XYy940DZ/BNr7QENNmjsOd/pVGvxxjx/f
HRqk2HIsYKbdRMEikVPgzfeCB5vc7AfhECU8cyan2Nod+XJkd3io6GGLAyxxnEKMW+HZvbZFtrXW
nXIkYjQ7GxzbdPnGuSNjs7aj5d1EMThgUwnFV4klQNS+D2zl6r54f4lcSBqb5+Bopwh5CXEXEIZM
9d5IIe5myMUeWLjUUJgPA6xq6m6lDrotRGpT7IWT80F/OQamQ2SE3MQDR4wRdMf0bxa2AZpbD47h
ev7QFVWtKDZzGtMj2U9bF+fYaSsm2TH7hAiHT/Wy2vJHvxdBbWFxl/nadAGUCBImU0HEkX/D7Emn
lOLrh8nnqpG9t0zIx/BSn/+TMXooZhxTUhjkg8PjAOwPey8n9q/OWJpM5UaAFzULSaOqs+CxvUD+
gfJ1aj7V7g+YnCrUjwjEyQaqpW4vWwZHJVQgi1aO59TZ5I2E9ehvP1ML5W7gtvIoY8CGt9pwSrps
pCz1I9ph3CERbstUnnXdRp4AZuUpPzlG6Sfh6SbCyHUpju+pcHL40tw58AvwZAa84SQjdl6dgf1F
gZLaJ/ZdJW8HquqAgAZKnHwgeAkqhHRPGYNzFwJY4Nt7G01bB23ZGnQi6lcApkzyX6j5zR3tq2T6
0MtTO3ElUlA+MGctAm7o5QMEOySNAXMWUbIPy/qqK7t1yw4txPgjwBjRcLOKMk9t/C4nVeKoKCDa
z2w6RzPf//4Xnx8PAMMe1p9TR2f0or5QSpyTt1aJ4reV/S74Kt7thTtXrKkm4Xv8naReE1aY134+
wzwG8/JVCmegRuq/cR7W2NCf63pctkV04P6iXK5vqu533YDZLHYZGWgYnvgVYI8pa9w1GMhRAA7v
RZaUqNs0+GaCL6zfp559jUtE5zyCMFmGMicVbt6DQWo0d6BIzAfbpdfOGHU52U9CpbvyIA8VINbH
G7le2EsrjEmedCtwKwA5HuJIxwQBEclqloqBXOrekL0Qgr/HebaJtIhr2oaxesqQMeqof/+2LdeE
iS72IHWfP8PYdSGwHc8ZXQaajBWgpFTpXEqUBqxLDoxWsWQ8pLWq0AzoXAHuJWbdWKXicfK6VipL
vGY+W4ojY6Jfd6HYEMh3oQOK/nnq9Z3FwHPkZm5RAwF74BtVmely0+lGTMdYHOvIxfsMrZ1VKYtf
WzFpr819cfZ1SYvMXt9PwCBPr9tkC8gKzWZz/cWxAhzcgUb7i60TDQnv9K0Vc1Yv/+QtdVpLpzGe
lOAoTFP7n96VPZdCOAo0cOGXedyEP1RIdFGk0CukJC6/h28eG+sMdGn9JzZA2f6m2EfTxNe7ZvcB
u4UYD12/o7aU+BW5BctbSTJomhHfaL9VPEpDSQJK7F0zGYougkYri0kmQp7Ef6E3QSAacpCNe8Wd
/kyjc56idd1yDb36QFCzKVBhCZN/9kT+3zjlKdXfu3IESVGDtfPO0TX4XVRABVkt2iw4fdvWZts1
ue35Y5d8fBDDOS5sXKKSj+dUypDDk9BiZuvYS9ZqIPjYm67S938sL7rtBIhRXNaee9plZIckmUFP
AIIqk8QLhTJljZc8Z9UscSju0BAaSZZYrbWFoLPhuXcYwuI6lReERmMAag4VBx/q7b3tw561ZS9H
uc7MO0AvdRC7WMHZbOI52tybdP27InHk3jO0+H+OaYbjetaztCimK4mS6DkR7tgjUlHLwnknLzlB
4GKi23YJyg2jozVXfqMRAaYLH6e0uNZbxpQM5fH/8OnMai1lq6e2n1YtPSdZsOBxOm1fmKENLZUB
yf2rGAo80lhmED5HJkJ1kaNjxEEz2InmdByZWKfI7dwxwcgyicyUXPLDpOEA1PYuNbWb6GAGmHW9
MQHEYH1CgQOhSaP6m6rJMifZ0DVTWxyV+InNiuWP56b1TD+SuwGezCs+5idhRQHQ+C2pCwSXCsqu
kZlGl+Kg3nNzLr3IslZ0rCQxBWGnvAEi/B1uc/kgDy7JoKbV9vcEExbJg6eTvsg4Uox++Q8vx5Cs
nYksI1enX4tlGV/wcje56dPOYJUgYkVBW0bnSxClHEHVWW4XwhBfoL5fcEPrXAuK/hjtEtfZvBLd
cHF0jCYmV85NHggMXi36OlWZZlfzypD7rwkTNFJ+DII7LRF/erxSU3SLnom+RYidkbe4NfOOK9Ek
vbQ+RPbTIGcI16nDDTA0KSH32WMAUaPOgZvGhd5KEGUOQNm4N4uBTT6BrzJnw72bjlkS0j7AZ0yO
1Gy1CRJHd7DSriuW/KYZrBTg7lj0sQuxL+agbfM1qMDWt/MGQa72VJiZB8UFm+RMDK2lJTmTwN5d
iKbw0rgoarcCLibpRFgoz30h4+2ZV61ZMcsLlEIDp9BAVrj4l8e4RD7g5nNcSmGM+nfb9miLYHFt
9leihgW0MKeW3nFKiPVDmQlr3jMb/MI6OOPk70RAHZoUto6/LVdon6ID458leLmt6fOC28xf5/J+
U4uZhUT1s5AY0ChoES/i1ho3qWT5EgtayqTo6CxX+q6s8PguZ0EYv78hE47iaK658aNghs7mGW9r
TnOEEYAA44iDlKI5Cer0kDIERnX+BJUpveXAKXLOBlvRBySMVEGawgva3ULRNU+2Q4mzaMQGMo4L
np/E91MfyYlxPvNuz/j9jOdw+iP47vhpMWS8GBYoR7APYWq0zjftScwpxrKGxbyeh0ohOvOJ3UMC
bRpUy8nnfP8+xMJ7RPTIbg4zEGgRCsprFZeNbcJJPkA78h7P4hQUv6Mlwkz2CrkwKtvfzAx0p5s4
PE28Nd4Jp7DJ+MmMvCbOjrLvYrHa3Y/EyHvOUo7OinODuUs8si47DwYkfVDkS6Yz/7Ey4qSpEQU2
DfJz5E53wEVEXBj16YdZ5ckOJdtvdu1WUygYiUG+aqxXvylEj56LYmFYa+Ha2ccwOQxWl4bNHQXa
TDwyJq4OhaBbZYPqVCgVel2rrejhxGR47I67xD7009T0llWHtfteOOAQA2sUDBj9N4NKthb3R9FJ
gVCewtKT0SYfyDPp4Jp4X+hx1eBjEZYe4/9j4jSyWpam1/+KJOPvKr2DYGkTX6KU3SiVG68UNcZS
FYBtNO+V/aMhzOOKrahTBG4EFKm3AoH7upUrfgdiaJtIRrT8Jw45zjI0mzKezBISsdEGt90VOmOJ
32RuraT0tHJwvY8OvJ8yg6GcLd40z1tAvO3Fyhe6BIgj0wreEwgiCdDrJCHAIOwfAwEql+SaE29m
xY5/7H+Ozedo/qaw4T4qG7iyy3IaEv758otnrK/RCc2DnZc4vKKWIaxCHYqKDmzM5LnpaZLXbaUv
emTK+kVFGE24g6+LBQoWXQ5q8LeZZ+m7lczkQXJTOqS9IZC74p9cnCuEU7kk0+QaxZ292rXJLCOn
cvfVprfZlnmtYuseUHy7w8peYU3NDyD8x4YuyhdJbbwrS3oDM1aXenbpmacLl8UxfPpBHG29i68v
W9xjGKBCb9KWsIsl/XqEnZj1Gr6KnORv+aIAFsZD60GhS12Ex3DM+z5u+DFQOirBon+ciWTQe2UN
QvkvcEAxCXpG1rw3PHAueUNOVvnzcmxMD4aCwXXfDAkQDlcvOnnfkj/rsfZmr6s2mc/HivltXYg2
CvA1TreugQy0jdLQ8MF9vMz57JZIaWxgOQjAvGtGp8we9czP2uKKqyZVxujLrz7tZY6nhMvDmXAZ
0B8lUDBnFcD6uqgRw0cBUch2m2EshkcZhNUpSr5AFWfmP5s/z420qjhMy2w7pU1bs/aCp1vXIuFC
3qrhswYtZXmv5BMlMJ7PMiT+BnTGf8+62Fpe/8ll1Zd8ofOUf3KrtbpxRNjoT/ZFpjAdNLAdshjI
sLE+OdK2rt70IBXu0P14yxUns8BZR+qwu43POkkCb4tVIGK49qoA+IYovH9S4/P5J+0D0NU4n8dx
KbU7YV/aV7DBFrC11uod2t09Iz2k/DevfiCZU8JDu4RAaOrKddJiZqQiUUSx6JN/ByDP/ElPzfsv
3cr1mFgF8q7QxOBgwm0T1bMX/uZZU+jan9/AwqjDbeQKy4Z3PDjo4B8yxhpPCctuIChbIp04NDgJ
dF7FkMHLvXSty6ck8W0R8efh3ai6/6CITh3dBYoqesT+RKY+JI823YuPeqfzl/6homJY83I29+op
zmmPKn8O9QTogkLPoZ/yiXqQTUi/LNBBTwGsbgG2bxW5c5F4p1U9uNITqnLZYIfI73OkgYzquxXr
rfeq7jOmEFm3Yy1U/kykANOmrKwQtpc6/ub5l+S1BpKFqX+qbhLOx3DzP1N1HBlrwY93VrPLQlvM
i+Jutsemkv2/DkVystq7Oyn/gBLLCesNUHTxINRuky8Rs2RXTG7k5icmPF1laSUyzar7ADPEMflX
bRLJMGkBK6t9+f4BnDnNck7LQ+n80kmHlfHUSrpBhMUHoV1cGHVMtlLoFgMNbXdAnKcGMFczMr/g
GTReoeWxAyghehpWQpiDJUhDQnS8x4NhpPg316I453eHqhIlEwyyWlnvdOoWGSvOwwKAb4w5iA6W
LqgKh2nNyhe3lc/QanLl27LVZiF3TZsZ9TNdYhQAuvBayG2z8F09P7n8bMGJKrUUkZQvfysiySjG
DyZ/iXTXg5HNRFRRJRMgJ7LxMYhws6eA99qEmxBIgjTRQjInp8do7CXl7H1sd2Uo0gt/UyGZY8Fp
ef+Mn7nqaPRMDwspSrps+wMMROHvMINZ9thwp1xL7+hHjTEQEvva1/UKByDkBvjZ1yn7pUfUr2D8
0/ttpbWIyYk/7W4RVpvxzaO7LS3cSJsnjM2GDHJXP8KO0On2FHqbTrUlcRywJhK/1yr5QyCtn/Vb
cyfll+LPKXb2xFyWFIvS6BFdYzNy+lAOTUUmOuh+YhfHvs79rPT9xupCWr3nZ4VAx9mNjk6vsjZs
OUNz5BekFZtvNUdcL5KLqXpTXeHuCSkhgxJ3Ksk0i9dcluU0+EakFOoa97n5vWmSki/Edvd+jCQ2
+tT6dSG69EgdBFamm9TNYV1Q9dREEEs19kzm2BE2pGnbY5IkepwrYeha/+dft5TwzdFfDzAuJUjz
11ntzmJMiitP+2yiinINuoMlLJKUKh1MMrLmigdk09EvH+TwHP7kHlre7e1YcUxo5qyHfDTHgn7x
Cqswlj7V9igZWgf+vutDdmYzM7a8rmvt5jjqU4tObfC+Z6ah/CRZPuymRr78jhe0QLFZv+6GFZr1
U2YkYkXOHiHXRaCyQhsojNVyTJBMeMij37G0Hk+hGJ/B3Z09uE21r9/c4pymTh/UP4+QQ+cFQ0ma
mWVEbjqw75/qgfnnsLTznj2wE0JZlDMUeiulU8yL25qQJl2NrdhUXcNVGRJm0vIq+3BieH8/zTwi
XgzF9xiPGCNFNM/N846IwaiubW6c1FQgi2ifwkD+LX7Jd5Hy0Xq4POX96c0TvRwqPymj3SRAcUC+
rNTfOHyYCh1mXqs/VUYhyK1PpZ72218bA39i43gpK6LJHzlYdgCP7C7ZAR8j60oERmrY9uaN4Wza
qzdr6QG0cvwfgFrTZ8E2RE15jqwowf4w7c/kMIWmfH7qr5ogJmW7Ilzh8HfghzVdrBMmplvIJZtz
I4MpAy6khDD9b+rBXXGVai0D0y1SkdWeDhRu3gpEfZimhvO28oPuTj2jk4hIWRQ4zSt4/16jra2f
pTydBUIq5JxZTCMXRLW0vRq8ewTH+hA0QQddAnILKR6a3Rn5d0PfBtntZ92XJpSOBU+Q+wN0cM0a
AnOVPoCAbX2n+PWfSTW4l6hbAmJKCwJsys4dhfbQhHndouZIil+flodmRz/AZVK7PUdrsLzs2B8B
k8TqXdCrrWnZ05P+XMqsFdvRo1xuoGZLOy41bY+tJEASGIyf6MAuBoVLBc6rxh7SCo/nRdqHl0IN
Tg0F/TpcTwe4v9Z9uFm62zx2on1k22SqcflYhdB7sK11ag35RnWYZVHpzheEcITRx1BbQgdPHk+j
Hw30ho5Q9b+jXvh6MHb+lBpLptG5OgVKhGrtl59cbZbNyVj2oI4jAT+QS1pra3vIzyO5Beg4qD6Y
o/7rfWLOUKyzEHkMqdFxnrsDZQqHjweQD3BMNXJhY8hsTC4BbcRJR7WH4qS93jSAhvqROYUTvk/f
AehIZSZFoQeQbpxnlGFVKmu4gYx+MlBDewPzyc0jUcRKnzZ/ED7CfJEZh48AMHKV3T8mEIFTE+9T
DoVlnQ8ycQhzOpQD8lef7T32+wNcbgFbmJLTz1VGsEyVvcV5QmcAhjIhBZ1m7K1As/fJDdijdhD1
pVFlAmOv7ZIJi2PIpX32WkkFuRZUUq8eONJv965EDubrfXP29DJYKEB0u3MqjdtiN1A3c9INUAxa
n1XDQTPP8KNiubYctx2MTEA2X4SnR8B05BmbgeCGN/epVCc/0oV0jcgm5ZOgQtpgbw7zMnaU96RA
I4ofiQAMVRkYi47K73kLH0MIOioLQbKrmifjkcnIKgFOrUoyOVeHHfeEK2che7Cgs5bE8SAAO9rQ
gcNwYCxLomJeYdLdrAZdGEUq3SNV8w6FAA1apsGqWL1cPVXV5GrrCvXfXExSgttiD3T9mHcSMKTD
R1FePiL8uX80Em/Q5sQDlysBLa3YZLuIo+wLSRcRXNE14C34A7oBiJE6k1WiypYgGpJO+EiLc1Ye
fyjK8uEK0Fi1OnW/cP7tv+JdnBOHyNcdK99XUoSs8EHRNoNDR2QKuqCwOA+HjwQKIjvOc1BIqP4g
sar44ty2MJoSC3TxRkTztfCg/0Zzx5ympTUh2SYnlDI6y4nfHvEopWOL9TOZ+TzyGYlJcCzb/jFM
/Evgm48IyWQQVcUpGhmB8vwc123ghurjwzThFUVA8z+megPk8mReIyxXZJxq6uMxp0fGxF2gTtL5
sBgQRP4o+3vDCJZGceeFsdHgqv7vUM9GFuzdQtY4xo4pFdkj8zyS7UFD/Wbcyau2ciRoAjqASmc9
DZ9rZwZynUOibW7mKrEtcWcvaxy6bGISQbBlfXjb35yN94DO04famrGVZU9TFJwxLkv6Fpp1/4G0
Pz6ySC7qo+OiRe4YWK4edPrQJ/5GKCb4CYkfbXzmwoNJf/YA4bbPPWwW8MHmZuUQaTwyRvI5RcVG
LyAZgVckPLwQZfXZU7P4pxEpj4vAUbUK+6dqIqmxGeST6Q/WVLIOui5LmtCtabAUyP5/0eLl0lrB
vDaA355XP7aNuXBP++x4d4Au5vx2tRf7/R3VFQvtAUEPyj541VfWqS5hHv9mqiakfvT5Hgy6/VBs
5xQJTFHodJgRf8qEjMQejmlPmU5T4zJaiWcGS8lArjgVQ3ATcBGAiqgPUBwgmD0QZhvogs4TcSUN
E5a8lqRbWSsEnGLI2FjnMlyLeNeBuxnYH6RbJSlk8WESU3CEdHCZHxoTvAMH8l49TgIzI4Kc2h7N
S3uBewYYLODU47gaH1ubDYCHlmBrTxaHp+5yVG6UHnb8yA0O52nPcpCYJHH+fvXQHqqcRXceMRcO
QdZa/qZjfuihE+I0wXGKoCATu4HJxG0edmRKTD2yv/OQ5b3ihjBsEP+zhhz4GOBlIO0Xo1VWp5dw
8QN2nE67AelS/pjl5sTSw1UvjHXkCrMB4Rvl5h622X1Cf6v/nMRZ3//e5JLrUnS/0EAtjt5H5IdA
ZRtLT3hP1Cis8B5mc2/vWZivqg0M2eWWswggCHtuNG275VTktcUcTveSiyjk+yvsxXfhP852kLls
9FaIL4WlI2ig7WFpyCcogQNAq+jy9uXCpCgOUWzq6Y8N4neYKI2tB5f553d6qCM4CD6WbWxNm9J7
ZUdUtZRlXrehuNqsGy7Ho7bm6LW2580jGAzBTflxNAqXOoE3DMayDEH5QkHW/oqwAKBK+AJx+IlK
TG66VELIhxxxoYmEbOTweL00QMYGsPZh9FW37nggw0nUgSsXoTmDRCEUX1tzeJI9SlHq2MPKZM+O
BjlE2B+MNrAlHzD6jjNSsAIAzGOrhj0yDaLeAHE7Jvb+A6Id6fp0PY4GWDpL/yQ4MyNo/+JnY3IA
t4XuVZ7IczdHbqWquVe5MqPptoaeU2Y9pPTA8UCuLrzjbF/rxZvwgkZvEi/zOzV5KC5R2EU8RVA9
cwd9KQGichLjjJKH/9A+VkNnPe4p6kDr/nOl+CYpMmACTFAFWaw8xZRabj/n6/Xvc+xk3q5NtsdG
SPAoaJN/UvSdGPPobLWoEfvRlp8TfH/+tAYJomGnwR5FO8AarNhJ4Q7f6cTEfZVaT/v5ZRpvN+HP
AGRDWQ2IozIiR5w/Wf4XR6ihDyY/9Xe5cLXJ18fre/T1MUajZiIq6ZclYmHjeJ4vbfVG5hiD7tSB
HdwM9MfYsAEgG68JJH9ujWLm2F7t/GN80EURJF/W0ydCdlx7y76A8OKtVjt7K4kehz9KdfK1TnA6
weW6uALlJeQ8Ri44IHBu/+2oFr7VJBP5I3MWHCxrTGJblKyHnDPyQ6uk2Czpw3ODs2dLCc7VtoAY
3GLV0y8qMPkXRGONrzKyM6iqzbfb1qUz0s/iEu8gA62Pkhg0KQ8qJZlBpKQT136wh5wU+tWJzNgZ
wxqL76jgyIMzKqMpTazuICN2XQ4jeGixQ+N1m1xgqkicXS+lSTYvPhLni/JJzunXWgVX75MqVUl5
RUhmyubLvG25qJXDQLEvQ4khGuqn2GYNNv/GsV60j1fb6RafX9AsuDL3fOl3yUimziJYpJYoE2Pj
azur8sgiAkDPeO0P9viN6n2Rft4iAHi+C/f2Uqgwfl367g7XAaN/hWOMS15KqHDsNYJLTdqsF8dB
iEHzCj8yKsWi77qNQ3Hwvxx4aPT4Ujr6UH0Fg2JluCZ0MNpM9dMOBcNOXC2Y1PCDX7WSPWf7wV5w
BFks5bb0/Qha6Qat9XxnVW7sxlEgqCHkB/OY9jQZMFq4e9S+3IXC94WlQ6hMAcZoBAxl0OaSXztM
xdRG3Rt4L7BPTOD7nl/rGymHJuh2bRHaVxlzLfKj1K2wwrp2FT7NhhyxL0DvOxNSVCzQgsWd3YeY
ojJsE2uWSnDwsbyKTUH3T6QxKFSA7WQEiPlhVbC0kiCs6C7Gs+a59Hop02geJQtY9KBI/D/KYE++
BRZ2WscXaQOEmUe2NHs8AQH8mUUhbgMxBqKT1hcTUZwNsMm5qLtGxWuOii5Z41mkUiKkDi9As+S6
zqyWlt3TD3iYijOSdS0z+348I9WI+GsFFWViTv0Vz5kfSF0Je4dswEorSNnev0sK3p+RlsaSParJ
vXZPdSiiNobY9k1+RJWhe2jBYUazlWmweCEoPz5LDnGgLO1OYk39jUs3glD5tz60hL6H+7XRQfD4
NYIj1wobikQ/j7Z6GSEAZx/ZsUFIsETbD2PGl02TaENI4ep+LCFo2o6nKezRthmENMvLqdwC76ec
SjRTtUb5VEYqnpkc5KuKgiw4wkQbar7c4n8E9bfL2nT3gqchylWA14Ot4kWV3/p4j72gkHwdDMA4
7RaNix/X7enVTvSDXPBPrKV1iLGGETfGccY8XG2D1o6fg1xNdTkPSmxacH/tq9zFqSxuXIs9w0Rt
7JQY1jr4ihfAIPc61GymLsisZ9WtnQMmvzjuLApkns4bMIaQFmp/u+oBED6Lsn6SCA4lAa32rMW6
Ej7J7XtqrB1gBCuHbgs0xl6opo8vEbVeUPykFYpjpY9oX4rMNxzTOwNP7hnRAjvEHK/tt69mYgJi
rQLblgsVIfEZzSJjag7kyb52TGtmzVaQfJlEHbuPqbG0AchbmH7tkGeZmdfzbADUxuPhMbMoOGTM
0hLww1hU8vGwz+xOZwWoyxL3knxwgBcnyA5wD5tdD58bt5JE0fzpYhnpXAJN8CP50tgKAgAIEvJe
YwKZH384ymy2tuAL8+z+8jf/fx4cWPxPMMj0vGEOGBJgGsS2KPuL+Lxy2HN/lLp+Go4ncAOY+UTs
UfjU1Q84UZBnKuvy5rk5wldgxi1+AxxZKZRsNqwE8p8JCESsEz26Iv034jmqaEp2YkChUhHAMW7O
UratDt3Ok51OOCoIvmHDPxwfeYLB+xau94vGaEjv0EpJRFkMIK7viO0wqPGVh/C75HwJShIBYCNv
RsdJjC02JYbrOr7sa/RCcKbmGMuwde0HzzlA4D/1o3kvw2GAlwo5W4dPRq2+1L/GXeIr58bHu+Dr
627wouEiJYfiwEd8UdoTrausL0yYFkTss5yeHKP9493ELZaJcGUsuWt8hZ91pmco2Zk1YKSn/BOU
BDENrn0aMscWa5wPJUf7momxPkTcDlt47yq21c9ft4b7ejQHcSHhD1owJBrzgM2s6khxivNxEV+b
QGclfNz6H6vBPPBo0m7zDI7Btz+KBgX3UzJCFhbxPkirc3C4Cn/GwrQeENIVMOGXVRwzcB/qScn5
EnetIkK/ttZqEYNiTU9zw2jry8sX1Mv+ldsZ/GUYfi8K7sgmTYNP4hl+gYfC8dUdaX67iO8Hb4iR
WrRN/zfKMJ9EIXYUk5NbgkPx2F5PiDK0jZBHXW2rVJK3ubLwGevBDSAGDW6hE/fM5scjN+px86Qj
lMmV3bZOqnP7vhTRXC4dQhN2lVz3IlAdSOYv8UiwS5p7LmeN7/DO8DWe5QsIctsCVO/1rMeD3Hbz
SQcL+KWffWhSsYCrNrbC8MLvtFbeItVIbg0r1zEG9HGd5LjxnCcDTtwhmjd5u6PZENp8dtP11IFn
aNqovOLo6g5O3Fe3Xs4slnpkkEBDlkSBGhtX8XVmpZkAEEor308ZzRQnqaNSpQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_20 => ENA_I_20,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_21 => ENB_I_21,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(29 downto 0) => Q(29 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b => ram_rstram_b,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\ : entity is "blk_mem_gen_top";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\ is
begin
\valid.cstr\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\
     port map (
      D(12 downto 0) => D(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(27 downto 0) => Q(27 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\ : entity is "blk_mem_gen_top";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\ is
begin
\valid.cstr\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\
     port map (
      D(13 downto 0) => D(13 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_top is
  port (
    \out\ : out STD_LOGIC;
    TREADY_S2MM : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_top is
begin
\grf.rf\: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\
     port map (
      D(5 downto 0) => D(5 downto 0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[6]\ => \goreg_dm.dout_i_reg[6]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \out\ => \out\,
      p_19_out => p_19_out,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i_1 : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mctf_tvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\ : entity is "fifo_generator_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\ is
begin
\grf.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => Q_reg_2,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => mem_init_done,
      mux4_out(1 downto 0) => mux4_out(1 downto 0),
      \out\ => \out\,
      prog_full_i_1 => prog_full_i_1,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \^m_axi_arvalid\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\ : entity is "fifo_generator_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\ is
begin
\grf.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\
     port map (
      E(0) => E(0),
      I147(40 downto 0) => I147(40 downto 0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => \^m_axi_arvalid\,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
LidfS+Ir2q2ks5gVe0rvcBo62Xql8G78EZOOsgdf7WedAZFg4NPhJrZwiv+XISBKCMSlQvrsmvaS
PLiwBEN2/w==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
aRmWNsckoHsFozB+1r+Tp7sCGwM64BEvhPZL3P8FFOPkG2fUd3A+fYiNc7f6+VY+yRY9Et9/Www3
bi7fDuveMEwmMcat81vdra4/xnnsZWCtBYfZl7tTCYqUftG4xS7Ru76yxNUhZWxKOmNzQUhPGt65
R7HAmB+0HMF3SarZIlM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
r8S3wU4slN6TZD5PFmr3sjxEbCf/VqBKg6oxkYFalIMwMkZSuaF0u5171R/yIwfvdqjecF3ZJPUs
HAn5/DJH1XkDnWWDej2IMmQnXqizCx090uI/PenoEAejSEBNDTMgF3V7IEYZyQC3AdizGTu3Lu1k
fCZLd0vUdSsKSC3xrjW0orDOVNs/lhDaZ2b2O25fMw5+CKbk1RzWXilQlUJTkRxOI6p/R23k/8A/
/zdBTq9CEk83Z/ksYPPBaljALsZ7j0X+IQon7fqgao0kuR90mXxrQmDSsPCJRPkLIM1Iw1zT5ZXF
R1JK0tZ03tMTbzzakgy0EBcNZBUg39xzklGp+w==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EDm7VL5RTPdPuZ4fRoLJyLsQMwnNZ1v+I5aRtPOcIVqZJg9/RHJLd5utUqOCMdccgYNXYqoEYBNM
dj8D/Fc51Sam4m8APGgT6MPZQm6Hh+jYbGvuEmutC1miS2Cm+140EFL7UHaCKM21KShK/KHOA+i0
9sicgqB0sMbSNdJAA9WvRDb+pHElsVV0PAsCklVbCVlamfSlpRlAwmQHp+R+q6bkot+TyHWM8oWi
XDKQ2GHM6mXhIjGORNxoqMTUCtqasTh4q/IoVUuHNlZiSSyb2WErrtIhb6wFpqBqzkT860NIsUwy
HNFF5NytTH+Egg8S7cHeizUiiijuzDv27AD3KA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
U88LaUq0gE4SvRYG4IiDvHnXD62Q6horN8wuJtFHu+RWnx0kodtGTQIZDxXCroay23QLb2jg5QHf
Ti8sJv8OGKIrRcPjwhPy8f7NAmXSFJzMBxLEmAeNZMLLGbGTcGGDh6KQHPO/WrbpXRdDRUDn6ZaN
cwKUEO02cXdQaFSagd07Er43sQb9jwBloBYu57zxSlweaVd0utIPZ5XP3WePNGbiYBqKUmGeVkzJ
3uqc0U+ZKBAqUdy403TjTlyyQBMfgfffDtyvYSndOScOxBbxDklmPh7FrvigRa0V1FkjTptW25oP
lKKyZJYrJQsR+4BGrsGdPrh4J2xEhp7VDc3Vww==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
GusyF95ZmKtQuC5uTLzHCLs2PQGyKsciRCV+m88AgHM0KD0LZ+txdfnCPT8wJ8y93Ra02tge36m+
oyJz0EyuWRxZ7tjJ8IEIHpJsMnX1XuZ8/RGc5VBQDnsZpT1CtWBvedMg14tn2c0TIKkxMo6uq7ut
nq9Zleh9A3/5fqbDjwM=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
OcMMQhgaBmkAQf5RIMetA1RdgiDYGS+e9FIklvlemWcBqsNjnjmEj7ZvEWTsAosXwATf5zOBFBKo
R2WR/FCMtbD4ZvW5XUNxOvDcH+u4GtvlxOm6rpxgUhAyVfECz+p4c+wxHcIL/JX/jQPmhhc4o0KF
SHsHgArZ6RZ3kGoxktYyF7xkc2NvJrZp57v+zrHy0EekwPaNqdCZVXk4aQmDbaTPa9AqxQ35dkft
3XRJM+5VxFQb3NEQE8JE2E2hF24MTuC/FRq62Nd3f/BsozBtFVsEzkKRTbM+xQR9dqZ6tkbu9OdD
w7fkcfYf0RutzC2zGel2iJaCvu+54Swn1UrAHg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
OLfXp5PekQuL2MM8HSS0nppOVV9oOk9phWhn86VHTLBbyV6f+7fTqeBsIvq8fN2RBadJFq+ORqsC
50TZMVB4QPAWWw3LFxzEfp7ve6s+wKzD6a9o6Xa1HM7QO+RE198X5JgbiAcoHlNzSXeiSu8s/Pla
QoN/mzSWCE3UqgqnD05phbulAH7ZJNjt4eZOrHc28ZaVkRDfSnj4osyVUiQYNhmWSsL/qPWRD831
kYV8cLiKtUHZ/9tuQeKi6lW4UIuEKd+mWS15fQqnb/+B4I25adiVgy+Udhnyg84nQZheYJhto5Fa
GXuPyo2QWYf5UAdY5sRVu30j9Nc661J5/QM/9g==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GAMto6GwoKExnpj7FgWZB+DFeV9YQhk3847Db+e4yV51gU6gRr/a5obDEIVmOmdk143IW0ccataK
j4FkEv8TnfGsKPmqiHnhpG50/a8SxEH9OBPGPizln7s3cQzoU548R0xxmjoSRFnWJOwO0vPfFc7t
e776rhooyDP470sjbK/fg712TRHraKdSx5KAjThkvc83LXENXidTdMdap/Yl/2FivI4CV10+vBPo
2F04RU8TTaq2yDC8IBoqPwwhxxmvl3RMp7kme0lHIU0BklHQYab8gA4CrwSt3R8+Knfs2GSRJ3+J
JQCiRMfVwWWn5SebLMThC09x3KGZfm7yndcwow==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 19056)
`protect data_block
MpgchYSU1C7j94JBQW/hv+5DJD+wyTnaDxC5Lp9UQCqxGm21/42p7O3Xbo/mv0olPkA/s9wEGUGq
1v0z0Wy2CX/HBmi5UltJR9s2YJL0HOBkDzV/mEOGiFxv3cusl9DHevemfQZqg8s5ak7KidhgVoFa
QVRXtpm79U2pqjYjN+/SV39EBs9vgoUWjWzgziEmOHncFyw4X9DPhCBSnocR0z+HaC/bwyDeruLe
wRIURikblN3Yw4xpN5tRzZ1BvdLByqwkaPKsuOz4I5XlaBmd6CyCsbX6MrNsGI4wB4mvS9zRwSGf
9bsONv9IyST+osaMUILmevftp+klKbLEK4smKV8LnUE2tISidST6RdbaU7WjIP59NH7WDi/Juwe0
Cy1iUq1WXLxHqyMrQ+SlepJv0jybn7zQnFRFqU6wTLacoXL+91Eychuxz8/HkwYm9F9mcZORjOsi
vU0/wLY0Y3LorG0t9C3yhlHdTnIOrk+VLH94NLc+ODPENaBLB3XDQOMQbs1HmUvddZaXeTKgu8ox
7w34sEYjpSG6xxn3TmrbKMAj7G/dEqQEF3bsplhdk2wggqLmT0H0lYd1Iclktyp6GQ6FvsH2rBlt
MiZ9v3zZfNW0N8PByMz0Q0AKhuG6/6F7UFkIU58bv7lEMOuc9qVS/7wYwx1neEqWk5qDpNabHTuy
fmvXRo2iloVdacSI4Rj9XTGdoQ9G9Yu+V+Pw4jAbmA4eaP0rfF+80wgwNNpUK2PNGfvmrRoipXbL
3sqxM0VhgYCDorBcVtbHdYd5WuutCYbKyeCPGHgUZeC/zgLoDjqb+lFxy3DGijLJ0wdsilneYC9b
E5zkbi7nksSuugB1UX04oKamHzQLW6uUU6AdPXueuKcsV41+B6lANOhGdVC2ag/QrVVJlmxk6gnY
6ZJrFNBXrLqW0zrP26O3GUIJLdYrs4SKdHDIwBDjFkS/CsP15kaKYo7bIWsiLh5Hrmd06afIJDzj
xkEdQ2sFyFRM3w4GRc3vpCU5FaUsYADq89tO0Gx8CvX4yZY6TnuWEyUEQ1rX9QiqkAYxxuQWvhgl
a07kAoYBmwKqNMYv7UosfgnZC4kfQVe3ghYGkhiioM497DVr7vHYQgPW/4qXyszt9xCp8F0bm9xF
L4aU1zBpyJJm+/A5kxt1wr2UGerO0a3A67eEofcwFBVdrkkjcx6yRJlhjj0y5MrvHgW7wUo1eloc
3sRrGBRXy65rTgNCifKnhxdh3zFWyHWzNh6iDUCO2a3JSw4/lTs4GJ6fxywLQJLZH3meUoCjUUY4
zYazTsvrdhCv3hk1By5X/N7GaZu3w1rvN+AvP62xXFlRCOt4X9Z/9ETTaArG9LZILSqdNBppIAoH
XC+6e+W4pojWfWSKva8WEvt/32rbV2rPiZPqZ1+TlTEUWQf5nU69tRN2U+daONPwk1OmEHdUEb+P
KbF2JBg/4GOnN7y+2EKa0JrG6zQ57MlC2ICXeFfb4LyRKF3NFJtWbRGDx09L6AboZOTNof48tr4E
8h2V1wU38Se8ea5EywqRxw6P3Gq32gANSWBsJfifUhm1OkNtUJZrIKoDgrO5dI8qBcPcH8Dk+1fu
h1nBMfErFLHuxmxpRerpyathOYp8hfFuNNJh/ubgyV5OlvuI+NTMk2pcz74Dtr5hzCbi08Io80wp
dJcGn+gEllOYdAJXjpwNVCK0lZRCz6KogrR9yjt2cAYyeR6eeeWzttGaGNmpGWYt1q9s6PpIT2UO
ITNsVfczghNOlq7Chk5mLH111GgpYof1jQ9MGa5W4nrj8A2HsXYPuqPlPKEu4JracrRTs6Sox9J/
JkAKfHOtKyKNeFFjluXICHiXDff2rr+8PW8I8Vn+pOrSSEpLZMPqjlxH6QhdrjYaICv48OJZbkp+
Y7oywIJ9WNXqa5uM8v2Xuos5H1gfyq38CgvYPw7aiLwFbNELuesPkh7q2Yk1B8fuNqUSZFQFnmw/
cveTbjAaA+ei2ywJq72tuc4uLxfZ90Kmt0mSRoAulrez4n2f8p457HUvldK9qeZvYOMx/Ussp10Y
YIS4Jsj9BgRVGNw3uVfJjyZpSsQqwKO8JLs4nVngPq8Urf8eIN0IG0hJA7qZFMqWjgfuF0pVNRbo
u3UXo5luSLhfwaoJdmxYIo5RxqVWc+ME4yXg0Wg/ZBXlKF1OtZZtIyaN3dpFtSGQ7aGR9/poLzip
hV4raqzvWDqinqsF2P6OUudAJOlxyn6ucNtmVqdX6csEJODqZv2mfadczq9wN6sJaw/kJUcxYPor
CGdbQTDtqlZ7RCiTT3h620Kn6MCHHmhdpKFtRNqfLFA18bhrjBLVa8z1RyWV62nvI5pOnY7eVI+B
j9EbZdXa3AYSvBdAZ7JRMGoz1vD1Uqx0dBf7t0ruig7B1H0lDqxUTLkuJ+IfnQ1cN3yPmEYuuP0r
hWXj0KWIhWCD6XiBaKgpYLcN7f2ObWvxZqW5E4/jN0DxpjfURhhmb8lJfXDOIMPnHxzEfym37ojp
9+hldlrk/s8S8w0EXz6FQlcNXqEgRVTD+2mLc3NQGCJlm/GE5WpwnS4y2zdaJj2UKhkyjL2sOfen
3SSAttlxm67mHLVOOnM+7wIt9lh/XCENcG4bnQlFs0ukv1Sg1pL3BPPR7ekzqr1vRYxsnZgDfqt1
/GmKlN/JRF0K9YveSIzjU/L6xn1Oc+kWom0gUNMg5kKcvikyMHs68wVxjlVG4SNyPVpyEjLB5AOm
JfTRVHtSIIB+7VzmO9SUYF4hFooriE+lJMQHHGWK6xsGsBRnZx5WeUF/yj+qhce2pBTOXrSgoK7e
dlNiJW3H2l7z5yjqAYoZS9VeRNKZjU6LrgI6EVTtoHvKWXzBvSTZ+fxwsyPzT3X14s5TtPjWN/QP
HCcBhMF0cYMY3PDdskT/24OUw0uVEW/d3tZBqwAxoGNprQ91C3OhAP6V8NlNEcNUdUFcyCk4G0Pw
Z7/2t7cPJFlLEYnv8ePYkZEhHHEshQ/plbib5B6loDER6h4xgzerAWfHah8BFYBke+g3+IsUv2kA
sZtfpNlMFfsgthqO5pRjAz3kek2Bcd32oXNrx/PjSB/04TJJm8BS3mryiY6gzkqtk2c2Gt8dPz00
e7x9LZhpmzEwMAS3kASPh6Po1NFxgo7+2rjJ+gB6wC3VSyaymgtYVq9xLU2IuK9vC29wxHcE5Rea
fdgQvrxF7yCbGoeD31pXiWLKrBfNDqkxHg67YAsYlp1YBdKtVH2oYy1RM3a3b3301vLrUDqtn0kE
Tnzr9yjE0sjvdO2mHx+xfM4aL6tspPdFn1tpyHRnKi3L5SU7enRGZ0VZYVIQP/tYXvVjxwDtw1i/
QEvqFkmTabQiD0lcYwmZK7y87v7sHG8y2uU+DhSZ36y5GsD641lMqFSeqoeCdqyJIqT62/GKoPTJ
PVU4iEX5i7Wz2qUOPwyh4zSMPdvGgHGTqvekK19IoZ9FeWAET4uH/uzxSVBLMAZ+Fo4AXhvDy2BZ
K0KEKSbZ3eK10dM/bY2a1OjmtkcpFVuuK94eGqNbtqTkt21iLXjUFXTjJ3Qh45dG0V86BFG8se+f
OQCbrg93ea+4d6vLQHyEbev41G7+O/tAed/s5D1NPlPe28ofXykHrEax6s+ODNoqCCiDGY4OxQd+
JbYiaNySeNecftcOQ1hQDXxuj2ea8RrIRTsfysMIMKhEN4q51VwHDi0Pgtv2J6x+QG8KDcVG3qCS
9W4yT0HQ/iwdapSz7zeFgcwc4LtXJLJneXCB5KtRbmZ4mPDjkUDx4M2RMp3wnoGtZ9MJ0SBwzFrk
OSoo30Zh4rPeyZmHI568EPZGIDf0m84MyHL1ClNKMrUqW7HP00TINicXJyODBtzyKGRL0epu0s8k
/JF4QAjf8QtYJXE9baEkTOnYXo/pJvMwLKpZDm3cs16ImKxlHmB+F/AMr070z9HIwNCgt2qsZZLc
5QPutlin+TLWF7wEIitegCsQVbKZCqGPdlwMc9kQU86iLGtQSblq8MMKk1wEp7CkmfQLiQggjEoj
JZp2S3KO7lX2Yc8vhpu02j4/aT2ZqHR5ykimuPo6OMttyvTabVcSxZlKSZIx9nVCgX6hgyRAvevc
cyaKTwaU1qsNpiBTGVfdfZAEgW88qI/fy772LuYdiaRICgPQUrHTkBuzzG491Mef6Gp+Zv7521jo
D9gO/qrs0RaLoSslckxNRn6sD6CCmlORj6y7T2QyLEQh7oqdHz/rR9GaU1SnkUFBq1XnaDthMEdq
8L12ujg4fjlt/yo59xc8hag3J1Qjwt3ptUqfVM+DYRpFGtqvNmjN/0ogf1Vh6EvC7yfj5slFDuZo
IYqW6ppNWtuDz2lWjYVF6QiJcT99rNprOEpcfvG7PkbLBw5XmVwg3zRTGmb3VG87kpHtWHs2f/Pe
bYGp1h3JjO5WLeUo43ciE5H1o3Mp3jcWk4cIognqgoSaQ0yziv4m1whRG9K0rrQguHi/ktBVVKXi
8OC+s+nFhU0EIl0RDqLAabxCpnKNL0q5sOTjCCyCysFkxDIobWvV6onbj6neUaBRrBz0j++CJa6d
2f2SHEuYZH0fNXrIVt206JhYWwR2UtQp6y+5HliDfCV1QQpOrGDS17+62Jo8NmXxVuO/YqAoONWL
am7MXVIlSM8Pj51mjz+lDYSDp4+pElUpHVn/ZXM/6E85Urr9YXiK3GQIPNk2Z+GgmFLkbXUBfTaM
cGsT0DoH51lfvg/wGWMKwEDVNxl4FzQOKhXqMz2edHft2Mt3wwLNMeSD53epcxBnHIMQghuQrdOg
+TWrTYSI7SbZ9LcmM1wFrKcvpTiZpfjBwRCEJ8OOmevmvjQoAXvT7wq+w80ZjOqnOfp8FuZt0xy1
rzwFwV4gIu8mA7pMzYovdkn/LqhdCBwVg7dOkYqunT1uUZnBHSCl5vcZxPz55GGWuAW6gWePRp2P
gJVcd/Cg3WnqRBTWM0MA+PVGLE39lIDSxHBjKy/xEkyqY1Pg+Sr15Xnq4rronvCZLf6RWxCfiu2V
mViLEyR6t6lOuoyh/RaBTj6xDgLRi0lLpQF05YndTZrv2gsyoDVnKjEDazGHOhLt7h/iBvwpKAau
SNMiE35EdDAu2ZmRCk/ACbtucv0J1NBRD3/LUdz1Ja+BKJjjYkaOn3f8ipeayX2FudRu1yQacZR1
Xv44+TrQ+/w//HA9U93+vMvew9ReX6EySrqbT4fUzjUY4cEhluJXmJ5tFYAW8WCvNM6RgBA118mp
+cpyiqHJq8EANX13hC/SV1iJHVpQkZwrsuwo4u2UsSnHGSeTHQgC8lwoimNgDYe4IrZDqTaHJ6DY
NBF87aUrjvPwgQKNhIqEYAhJ6dTaAH0QBt8suxtEUS4d4XKaa0g5dO/37iNlEo8f1ah5Zrn65dAC
cDEU+lGRuXeBWTUkqL3CIl4CCgnuEnjRGYBcPDD3vcTPHw1Kwm6Tbi6x8k4siKcnQ82vQ/Yk9xg8
jXCRfH0w6YOADuu3JHF5ljYAMi2mFuivfmCbIIAmEetC0hryIez0MDULiPs++VP3U9OBc/Esi6Dp
7DkU07PaoddNM3esaK/CF4GPJEmt17/ogT2SEEKkI1uXLoWGIm4VxsjB+AWeTYH+dW385t7ZnuB1
tPPThIUUmgfjHSTegHNKsV6bVNRS1aFeExKdkq2f/edTqGrugBwOK9NAhYvKuWp6h7JdnmlbQDTa
/znL4LDzESbdSk1KoP98+sWx/5aQzTAnO/hOsMsXM9a/u9jr4oHs+qFiX7NBUtJ/oI6vjYEXou21
coB+rVC//ncEHsI0d+RMuBbcrNTonYTZV+2927z4G+MsDc/9+d2iWdxxPRVMMXIOKLpoCd7u0Euv
86sJh6N8msbaEza/QAwztl17MKgWcjLetszR0QnjDSIdNY6JxYXToSZER2N+YrzZGpH17tcRlg/0
qAJsnh0a7z2LBmlRsot6bahT3onqXBw70wNdt0Uwr04NwXAx+QPBpEJrby5GB/xhn2GRLvcsvllM
npmKjMxnsem4Y6AW9IlEuY5dqMyXb4ApnPlYyf/dtMoegBNRXeK3LdO6nA+kabveYGVdbsjO8KhN
ChjTGI3v7A/YSrXg7xH6eam+OCP4FyGEOagqR79Sjwhix3u0TYwasVNvuck2QhgEgX2xH32UjtIs
BnARF4QhvQQSL8ZcsMLb5RCFR13h131xoZ/7KhEv4BMnta7Ka5WhHbv9PRft7+iKooDfgGG0PZay
gSvBLtrSkczgGCnCSm8nN099rMT60p0EBselEVZ6VWGxA7NIQeXTj1Cj5YOmxfngHXa3OvR1BFfE
TyBw1AA/bP7JgHnowBiXpEiGQBSHMN1SCiS9nrSE9+p9fAZEDFbnjwouG0xGFIN1fIPe0NIKJ3iq
lkeJfJ7NGPK/PFI1qBMgK2xqa58vIMAlQ+pLUhe8CHakg3iK3e//zx6+PALP2O7KMib/hI6gTBhI
Q4861stgcw6Tfx4vvKb8vo9IYOcfZrjxaZ4YtEhQlWYoy38OTvpkTBX3dNK2iR13WVX40hsrG5b4
8Zz3ep+SEszkx5pTcMzTxSo6wsbdsclTzKLhptpV1lrZ962T3tGaux3ObkDfaq+5hQy6xSsdnFFu
2UorGnAaMHGUVWVnls5Rio2TyycPCVrLjk6NTY9NOlvrquBcVuFOLm1ErC3zmhLg/kEBsuHsqA7N
AhuHYIB5z0PWHlZrda0dbtMvK4BKJFxuiCKf8q4IuZtyYfN/uLtklG3g+vKcAazBB5gxkw6sYEI5
oMtpb+HMTSRZ04Aago/JckZqty8MhJuOGsXo9mazovIBv90MvFL8+ohpMawJPpXTgGP06OP6riZR
TKNSQY88rWcoCAbzobVkSN/77zuz3L/0PmeKzDZUzxi2xlWc3wob9U9Okeh/B8HLdoeNBppI0gjD
C/GRM21T7Gr8rm9KZyWg3qYYd6P2eGmlAZAun+zYqVa/p1992RgnHVl0St5EstC8v74rlE0jicm4
C8pSRX3x8HHgzzANDe8Ex4saXGUFVWNaSIginsEAxNhKmwp6pMGs3KKMH1DMPk8S0+8PlJcHerRo
nrK7hDHiD8rpHE5JOdosyrVgOuFaON2tSYp6O5QrXSV8AJ0UvIY8pSLqv5uce2C3YARE/QBfaqMn
Iwu26Te/NSxvxSIIrUkXL5QRIstZc5e+Jg4cZxj3kNeAWOGYuoJ/vc+yHlYCtD4cTfceNAGwMiU2
vQNLbBk0O/6hgjrBYbi8CNw6h4YI5Q5ufcMcQ9CLHaM6lnm31mWztZh2zH/e4DUCTgcwDhscbOAN
s3xA7Hlyyouhrlgf3z94/kiFVoxgV9//DTL1n30giLezqU/Ymv1TKp9SQOlhtYLtpUECCKBBJ9Cg
5m6CAPqDcj+ne52RtKdTPVEwgJHVWQwvmRAy8HrkinJl+XQnpuoJfLxfN5bXoD45fQDaBlePUJnz
RZ4+e3pkw9G8+OJdwK/gyIs+ydA1SuMiq3iSl4HHIu3YqNkQi2Ea2ddW1DJTLhZa5Bk2+tfjZ+Ho
rArcmaPhGy0U4B/phKzvYwC8S/wtnRnqrjKMdOX+kb6St5EsYw8zmS+h5kcKPT5fj0J3hDZrXMYL
VyqvQoed/slLr2tSxpmOlHSp0KplT88quzrEWB0Cjh0e5j2v8FVeSV8sdoo6bIQJdYvtLQrL/QqU
A017fQXz2aoz1OoBf/5xDmeBmGVW5MEchuMi/Oiz2t3C7NICjVPynmD1lyhLrU4Yqi5/jODkrIFL
VFv8pyDiB6jhW6RCiTsJeRaL361NwY6Y+0d7GEMBp8LR6mgYQ/FszPPPm/Mw69TNmGlsuHIJ++VL
u0fK2teFUddBJPvPWG/1JQBC9DuaQ3xL/eg1ymFGuy13pt6ymPz2sZkta84XRWNa8uLmMq+UL56O
x4mpK1zbnJi9ptowk4T/SGEUjt74rB4hDe6sJgHgEjRpeAQuecgignEgu1KPxu8oORD0LNtaP9AH
/NO72oGUOmd22y1AnAuGGbaKhdB7EeHdESHIIPO7L6QoNTQP93uC5X+4Rl12xGOOYWPQnXuPMSwV
qdPjUlDdC6VxKV2XeG6lrk7rj64RlfYIoqGRBTa1ZtOOfAePSzGrdXfd2PdZfLLCG5Wfqq6DuTLf
iUAupC+JX2ttXeAcSFdZNd54ATpRAMk5olfKwUfavmBUh8xSX2jiybg8FDuG8ZfkitLtr5Obe6UZ
hxr+PIU/6hmL5zsjJ18miG1rR2i5QE+xpMcDVkCQVqbctWbad9B01zuG+DDqKRD86glv1wdk+ifd
vteW/wuvI0Cq16O7meqB4nsKmoWzl4FQXYAw0s6QxVYV0GdosL6FNMolZVB9To+MRBSEDIoiN86T
EDGZpzcsE8GRjG1X45Na10swuR76PrKkn3An2kK/jjbUO3i53876F1TW40W62ZHmIUNvzOHM39AD
ljAASkQ8mGuk95t4n5Afds53jTEw849OEk+QcpvEktF7NLAsL688RTEnZyRyShTam2p+84ZO/8n4
DzbBB8sg1q1pCAXV1cJ5TNFj7yBWitByGLLm5mG5BaBxPXc6l0mKD4UFdZLSaKcZ3Pm3gOYsJmAA
xLDw76Gym7ikyztnhyNQQPQAKzn2vst0Ch+B0Gm09Fy+GwzcRhJWygFGOEUX/yh65y1+FMPwnlaD
X8hDwxJnVrdmAHarpXa/SLLQC2DJwjmeDc59pP5IoKw86JXlXuGjl+IYDYNzWLc3+FW+KG0996FS
qpAYEy2UsAnPmiWEZ22wj8NtKENS57QL5KTY49q4U+eycU8AcQO23c84HOIzwY+D9qIRP6vsMFEx
Q+5lxvo8BOAvHL5B7JCcPdZrkKCXQbAS83TrjFEmg+jYxI/F7G/PpUG4sNDF1JlhCxxv0XaQkuEv
0qnjkSvgktzBnKhCc7YoEYmEQjY4XUSBXRwcffg77uyGyDK20k/2QGyYSew3HoE35T8AIZrp6bce
qp2StmxpVfmUxWbEn2VrPkVSyMvLpsdzPz2toF6aez2l+z4QQs98yXtkp5UhxP6ytNhN5QSeLGuj
7zd7SoHS2SPI57SlPk11ZXjdBclphb4lgGRNJi5mV0bbppeLzrzSgDchS4/0CRmpAKGvQxwWogqi
DxWdZtChue7PUMxQ25iaj63ULfPQhD/4RtVMmpS8HNS8TpTu7GIYCunJ7C+dU6klMu1Qq3BVW4C2
oZUJA3vayyxjB4vzTmG3hFj2zQqnMl/4hyWS0cQxBpJmckkh+sOsjJ1NNIY8B1y/+I6jYJEPYvfW
cuV1Zw/vClTWhmT25RF646apV7Cum/hpFy3GabeuMsnii008/Jj5vPumttGUeXGnpLpW7P+oZFPN
uPLSLay69V2TQ83IGs3sH2iWBHGasF9vJKW9xGh7qJzT0yjjXlRqVEH4XdwZ3/28Wc3sNWjUfoee
5Bf6W6nGTYa4yYoOeqrvc40HgvXj+q1PvigvOXI+8V2FbpwBp8EXj7/5EaTrIazL7XPEpoeXEnsF
r9Mdn2BBl0ZJxN5d/eBC4M0BS+nI0aroBCG+DFQ03jZXJHbXN8NPoI4hgGkHlvUKCbiiXvirMd2s
WAkGe0OCir+g58ACrorImjldTmxl+cQoh9Vi0EWRr0LVPGeqmFLflrLm8kAqfY+CPBj8Mtm9t6SC
i3XSZjl0NNGuH5O2gwSXHSSgQeeC+burnlRp//+cNf2dOgekU7yZIWg2jFD/0X59OfotWgVC9BPv
6Wm4eExeFKluuEv3jc8sLYCSVVmKFfWZJEOY2Z8b9v004gcqCi4WW/0JLqLOC+s457+C8LC9WO0z
shy3Gqrq7eejsmmAH9kCmHk/0rCvLdc13hvQFRGBVvlRGgUkmbsFFr95mtjgZwegCdteZA4+HR2S
bSU3DajgKGpHG1YBf7bc0+I7V/toLCR6a3olcq/Jl120zzcZmLEsIybockpnGyiZJouxsIkgIfAm
rtbAlzKJT7P/5Z5SVE4j4jcsGf8Q23OxRI/TTFfWoOrBXZzoFA0FCeJ42FsQ/wg7TkMhumLRY1QQ
4ZMVFCzkVJgYWpc+yiVx5uWns+tzGu/p3sgksmxyhVq4mIfdodpXiLdJq6jKHIUnD1JXsDME0u86
lsb7FMcWnjgwHF5CsgmEi9WhskpEPrZULb2iNBYGEph/BYem7/a+m1gHEr+fWHjN0uXMIyPH9HX2
635jPhelpG0finoSevf2e09p/uoZIetN7zQh6pNpJxJeOuCUIuFUY05zOe2jgOy/Al6hXiSzfxg6
hYZ1Q1/19v/0+ZBY4yTw7qS0RnMRKQKMFpBpkVY7abVnVLrgMhftj4Rt9lcqy+G0/OrhMECYPTws
Wqs/sr3+PBwMB2bVNTMORezssnTmKxQfT1vh4CNDaoetnZirkWLtSCd6hK/ec+i0AzrR5BA9Nv17
ZzbNWjpXdn6xq8tmnzKdlM3m/Oliik+QP0tDbMXQl+G71/w3YRhGoj/fJQXqlwdDw41DVuR6hhff
nwRj8CmR4I+HKGzNcy7Dw+uRVqcxIbmBZa03Z+BmQCQGaGLYLwnG7hKJolc+Wrur35Afhf6kk1DK
lt7V2mzpbA780T/SB6uwOIKfQsEExjpZ0OX+yJC0t7udsQrlJhkLzr8D7jEELN9D5sGEDFgmVlns
GCT6ctO6c5keopXWLqbPd5Riw1JLrLI5ps6nR0nYx3G39N8mTmI9Xq60gDqVD7xMO/zVBuTvtedn
SmmKMgKu/fi2gKvh9Eq6TSAk98BeAm6QB92FVvNkitxZGkVRE9byzoXicJprba2H7tjtKCo8ukR0
wieTBiWHlfFH/4UGv/hwR5axentScClzcATbSzYEOL9s9AYni+mf2mQGRNCN8XPfGIjNANtBDo3k
h3pSCa+dAJOX1vFQew/+YBwyt/nbZZ8iab4Fn9QZINQ0nM+wRCgZItSxuTklRykPMRd/Xv2EZuNN
hvU5uXcXT5HIG2+crG4Q6wQh7d9/vO4hQ9dXg33J8vyuMqGIQ2ZqL2TcCo3y1Vc1Ct4RnC5X8fl6
uW2oMlxHJY+7vyshBFALxARnfddII64omhLwQ4DnZRAQLcQmc/qMypTWlvSIUVxdIBKRwPz1ZokX
GTrB9gZjnJhcUk32GN7BlFNsnreTTsonM9UphyJ7dw53t68pIexk0MEarEDGPVC4zAS3x6pT9NUT
rM1e5kBd4hsxDdYrI89I1D2cY1KivyQo9OiT71NWqlJVgzKw4GwMQWfTv+fuKAc11WYmxBw60+tC
Ffmj5wmSKvOnxTKpdhrtULXHOY/YVNUiekfqlR8u1b3mBdjlFJMJcRhGqvy1jkJZ6DLkiDajaHL1
6zku3JqVfHvTPVjQxPGXOV3MBYNOsgTJ/Gk4aWV064e32Ux4JfGLVDlS9ooC3+037+6syEOMCM0G
fdvMpESPs7Cz2+IyD9qQf1+qpvJZuFsM4MVZwgglimmPWv8nmH6IcLcB1/MDpqSm+w7e/vCv7Iu9
i3J8eDKP5V1SIw2k/T21l9r1OffFKkkvUsA4Jya2i1yAAuPurqcSVylw1feMkpcNkn1jjsTSojwR
SfMaYckXtq2SJeSgRK00Dfgk8U0zI0XtJwApi3IbUfdQ1d/oKZ0IwQ7ep5ekvQTDz8mAqQVIwYfo
CnU3mwZPPQ8UfWXy2DzeDeDi5ZQ0OhO7pl7OTjXZuvYgJlcqWa7EeBunATMib7dmqLvzVrSaB6Em
hyQwChIfQrj8Hfme6c/0LNrshiTs5Nv3kZ/k8hlYrS9gYWTQS4yyc3v9uGMnUZY3kh+OALtLaqR2
QPPcLquMNtnqU79qDaXZxxwwNdKvQOr+g/Aj/+WlPGhVFYHaGMED/vesiE/JO8PRWZnZkwb/AdkL
/gV65M07RUytGN5C6bsbBxXwRlSicq/KirJmDJXDId+XDLoYKa2jkBhmTT2BlPhBg3kaooCqoS8m
Cu1pEqwIfkMaBS4DAOlm+DIo3GlvbhxMs4QKnsmVAo6m1wh/+UpH7+3OC5xUOVYLibBIK1N/mxjG
0a2wHsJWyRcgDPRzCNBCvqrl5n2nK84h9fbqI5SZLUGPDBeLSNYS7Mptph4RQDKZTVH3ncGYkFZ6
uolB9mm3i+X7KDON+0q7l6fkIwHsXZAyrDNrfekr82XnQ9jcYbuIkk7csn+5oSXcqTZhG6O3iAFN
E4n5FyDsTjuNVW0T3hPD1vN+TfAOeI1gAm5emwPF+XsfnvMltA+FSSNJIAqkKpBsv9SO4M3gxRfv
kFil5a6vlEpugx4C7SmDR+oslkstl2545dQM82G3BjMRmc4HXvr8eapOBhrELFeUN0KjdAne0Gk5
27na+FJd60bph7b8zBPCysPpd9AfyH9yfX4/Y1KCXg75TqhZJv0Sejj720/wqKALrNGvqgPCsQEt
/nNMF89egViXdV/EFI7Gb+e2+MyQ+cnqcQGTmPEKtzpFtU1QtrBUneaAUX+OCE3XbLAqSzzBIGEL
JWuHLcY/+OvIyEaUDhmj9l29KMJYxm2l762PtnCaIFhjKkHbzczlYOOxHZRJw+7ZTQ96+ZlkSMuv
V9wB7eVBEfKtDBL1TrYXrSdQsqMwTpAfREiXPXU/xLvoMTMHVRfEw4AQRwt35JO+CM2dBADhKbV5
OiQlGvX3PdAabWh43ncqROoiHAYRT1vX/7n9nXSOVblAta6gdADMa+sY5eccH6X/emGwcQTghaPf
RUhowaKioDCv3HlhAwGv4frkUucvB9j+TU7XB/hvcjMSkZEmkku8wLxp3m8QBLw/4pKmyakFNrbl
kFPsevItPNeaSDGPVsEd/hXxDHVAgTlR/sU8JKmPmc6NT/0zK6zFvKI8IyCuLSpTm+VfiLD1jcHm
N+Cj0Vtfb7MKx40zuuop0Vaw4UWie4oyxYOH4kF2hTWfp3dT7fJuS86MtjVbMRUvh8Dcb0DnnslW
29gAQt2tULYCbVRkVNeWgVNko1hw48rSZFb+mOZbmC0iZF7o/q0gKQxbFJMcd6xQOiq/BRB4JD8w
F5cdIvL/LBIxHw9MGxAy6iGnRyAIYxibR8wNvVeIH2tyHt1ck+1xv67lZlpOLgeeVZGf38rfD7iG
LxDaE2L9UfqgfpIMDwDwIcA46aZE8xLS8kEroba6Kqy6RJU5bgwYoUkcH9YuiyVsQZOiu4KmV8h8
LWFpulRrqbc5rXtLqdRQfhciIX2y+adIwbDhVl9o+i9ByuoIW0kn21a7ynOAfGau55PPMC3nvjhE
MW5zynYkPHJLJNzZjiDGMI2sgw80VjBzZtZP8TebXuw48JCF5olp/B8BdqVDSO44x7eMFt2ujZUZ
mc3XnmWog4Xxf+kxrbHY+hqYhWXoW+tEM4dZ0O++7Y/0KXDKxa3QhOApL8GrxW2vyFb0/wv7auJK
z8nm0MT+Vphr0E381u/sgtdIxlthnh6uH84qFN0cLJ2eMJ6XEtCa4Xw81LhO7+VpC4P8h1iZ3nOt
mIK2dYDFn90HOY5WoM0WydzlnoOWRucdI50Hbe7fn8XJVos/8HmMlBIO7Yhj07WRIYLzw+qMoO0o
BExGI6qZmKd1USQdnzZ6kze6YZ1wZ4haiMb3g/xl+qrYCNAJvgOZZrTGctGxOtqfZvZTQUJJurQG
ZP1FhS5b4X73o/zAynJslCnXTh1Wv+8WBDQNf5jzsBMKJsFsOP0ioZhztr/36I7hLg4Rt+zZytTP
+gehGnubCepgZ4Kjrc5SYHKT/uJ69bNbO0AatZ1dFhBzcPqgvi92Xo6307gwMTcVJHqGc5gw+lO1
W8vy0Ft3L3W7GGiXIbRzLsok4k9lZAjtXq4TXLgN4X0x+7UD+p+dqLR74xZ1ZTdMg7fxtmReuafT
PsdVjR/NoZPtmkpjpdfDPnI2JeYYSMjdTaIwOAQ2MXW5oxNU2vqAEUGRcBPZGG6qKgVBuxKRZkgF
L9TfIaBM5zUAOuCUy24y79OcfYIEZTE/Qw8PNBdir0QWbXN2Xd7qoCFI9YQ6TpxiL+yHp193kFLY
Pn5KU/uL9Tqlyj+jWDZ8q0lLi5DRVXp9C9sQUulIi1Y3CZVzE4Tml+/FtXC/Hmbt7Pj2LTpInXCn
WssjcaxNG0nV++dpe8sFteciBV8iBqKLdCdntZnYhw6Mip3lsbvxBfYJJJKTRDK3UI7UP5IePLPE
dB3PmRoZIa+j7rQOgXJy6hBx6CfuR84dnpF3aeUDaptnwvKz7oYCcq3dioie41RzuEwlGjksGc12
w6IKLuwTLgAAC720yBJQyPVYROQv7KDhumkHUaWKXiyOKJWmslX9nitXiie2T5aLKfGGUU65iqOD
kCRDUr/nusr+xl4kV5VjCfJjFCFCeYX2qZZuziKQrUakLIxIAe3bdwwjkGxDAe3Jq7SiZqLBtfYW
mO/qb6LhvHC3tWFBpYJkRHQybvlJxGA8xBXVh0BO37dSstCqzNeCs3dPrkPzAzN1VLL+cYyZBO0v
plwWIIRXfLubzu18TDJtYlociZRlCV+HEsesHcQhZbY0NMzqAEnZSTSmfGjYZFk4W8IBWqhu7cXe
4joc/OKN8VUNKUUQ7cOVQEZq52jZnXPPkipxc9Qwx+gvVjuv36PMqGn56xHnaU7Tb3g8C/0yAYK9
gsp0CJ//3mSP0Aj9BMidWp2Us0ZlVGZgNItNggT4+gCnEGyAHJRq7KcyQeigFq07I3XFdzmqxArv
jud2G1X8WFq7oyZFa43rgzcPNtmWqh5OBPboM2b3NxSC2Iy+eziGE8MjaCL7S6esO6+1yviRmaVS
3HGt6tjvzcH6ugSpjPc9sxoX0ntoFaTFE7TbdXeXPdlregSd0BZAfisbMRjYvhLnsKK9vUthx9qn
9eBC+v8dBYKyzW4S4YkoXmwchwg5Ut9cwrS79N5YPNTys6RCrEqp9tD9Ti5a1h666JkJ8bSIuBfj
T8oB+yQMls9ZipO8/v6U2kUR6Rz34DsreeJCgOSt0HDeHoGWAmSWZZFJufIb6BO1ETM/NIWVEtfl
ceMK9nAwyPoq83JDzG+okZyQydlr+Wo5zX2jNAOEKPeD+QermDAHxNcA94fJoMW3G/4lkC/3h9S6
fSh1Bw3mmaudX7KQq1RD4RBU/DemJ1YfkObo4ySvHC4Ps90nlq7owW3IH0l5WlAF3G60/1GYZcDp
hQPJTr0tHOZyk4vHUYBiQUgSGNSfgIv8Vr/T1SAMohKifMBBn8nuzCUwXH1ih0nNxFKI2UOjhL3M
EiEgHKacSRvjT6dR2oKHqQeEFInLcPLILK3HxRMQ7JYlmqX6GKWliXyg/8JDdWK9maAIq69zbWPG
KVNyqH3JJ+p3UvuU6oUq3mbSZuIot5dP4lUKAsxte+bS8nSKYsBGQgkP8EeH3WGN2tPlAVxuF97W
Po0nCSCpQptwkAI4aTENAP28yOvzfbG0t8+woNtWpyMJhDfyeT39jua3EGOelzB63D8R9iQJJeTY
RGXdQlGnJnNhD6c3gMj5I1ZpmzIvKqT+40WPTIHRSEyIyzgKWRPyvhrvZeaNqEf/IBWz6M8YT5GU
xC8M5Ez45Khn8qv51m1hqGrU47X4GnIwey1SbhBMLZD2mjJ+KxJdaRHL6gFZp9/UFDVTA7s7Bxyu
Y4Xf9TU06eQk7g7v4cu25hRMPwk+96YO3Ff6/8CeFZE0BPTaT0L/LXLTW+7dJHZ9JSdOjsU1ZH8S
yj7eCLuYGLg+ErloZt3Gaxfo/MPbnn/VDIWwvKJlxbPNC8ONYY9e5PqNgQHCr7zNUNuunhEVtIB3
+MXpTa4xgD71dDuRF5I1dfxtYiD/SBFaZ8TmtE6ksJgybw5+puX7rN2EfaCCWWHpcExVfSaPnVCj
oh0H11Ckwr4+L0nN/hTpQQJMjTXsi7h01MDW+rNuV+RlGOdgdPlE/mQKmw2L/B/fMZv8tBNV59oC
MC/lJYAhXLxn9EFf+41J+inPJFNVpagS/32fWNBeMOGBVukKwxw3mw/4vfYOIQ1xEt5ey4SUjth+
WDDUeLJyQqWGQP3nryJG2Xj21iFfCbbZH4tmsRw47zufloY2SzGoA+uHlu7M96cvzFvZdvFKxmxf
HXRonOF9+o1wtJDcP1bA7bOF1e2pAFAUVAvT7VYhAkPsl3tWbUZ7wYZ4Wtt2Keyfu4Xx92C560vc
w2CpzdJarIl4gT83rznxwDGCcMlqExwYX6J9zYlHABBI0HR3THFzLBsxAfNioWrYpf5xvqsR6ZaJ
ALfTF5brzT6oo1kAFYIkG0HyNV2aCepinqjJLqS8A8XtkghRvuiKzh5UBkFjyTj7N7DkwBUFWF/l
yIWQrVQ3mTut4VWmnlWl8lbV2x1Y1mDJaijhVGhYMrrFw/8Z3mQMI7uWxTzlkIs2cOM7Q77AOwgT
xibKjKkzZn/8G71lhZz9e+WBnXbIpYHuudTbHEGgpRFMiQ1J5LriUornM5wsfUiGyrBIqhvlZEfG
lgb/zWQsryeL02oPWXAqt1IJhpGbZkajmJDP+JitgnRtygEPytCt/KpGxYWFDjrITU79u5PHG6VS
2pEv5LJGudnvMSlbH7agPYEaVQzd2bHuT1MwXeNk9LBXGTfJybtVzWwJJeA2aMYYdHUmrsyurIQQ
nvfumTyFXU+K3Gw3S9TorV7lKRXUdgBApo/mC8C42j8/+UNu5nwyaXvppix1hZ0ZBCE6ySmWIdgj
HCf9hnb0YhaelhqoUfmhqbH4WHWnhaDwzD+v1BZULsgr2QajEZYZ3jD70h9Geej7knhoKwQ2R5Vs
S4M9Ki1bglqaD42J6c4q1iTT7mpWA2pq+GbwO5uCIPlYuLKMc4+opEXDjqOAEF8n5RK8Yj7zYg6B
YPa76cbq23otz96wTzZlPJn4vmHE2iwXdEdpGcdmRSFKljh6Ab/LXsrrMEjPxHzDmC0mCwetvF2V
m3jpSkF2bXlMcROyTJtWAKYSSvRnrlDQUp8LA6BIHTvjbKt2lDJlYkbteXjMpgSCD+WxHWj+AQm/
liwbIVoJi2Cz20UIPgI7Go3irw7831P0KyDN0MKI0SAm8Amo2zRCr7krCvLmNiPItfkx2WKLFK8d
3X3DmaaDT5vRC4ZY2CfABjq+6cmZnFeiExkqKT/093HHiSFMnCzlewyhxTu0dL5OWXHGz+zFcc6D
AArYPTrMWs1AyfRo7C8YbzbVAeaBHeaVwNvwhU7sbtdXEBN+/0hEam+MqCUv/0Kmo1hqlQ/kdU1/
3SWWMgaeqOfX2nQXiklV1UgnYFJbYFZ6HL3NIyNm13+0Q/iwRYAHvmBPVJRNEYHUPyVEfxWFfilF
6tfgKavdG/ik84iq16/9LkhD21w9zXIrprfcaSbRj7fh8zVV9/bpztPIkbphpcHl8KUlZGvowWzA
L2VsDPDtexY946lS21MZq6dDJW5+xzZrJKQuqT+/JBq28SKhLM2mx3dMmXX5QwzAniAYbu7BilCl
B6vDUhw7IsxgfSbejTGSXfRLnb0nnF5UkToHNR8r6PMptsiPZ2G7kQyHwKPmOLmjWzoiImZ0I/6m
UJSCEOdxTRtfOPYIe17U0c52Imxb3doIdh0Zb9zE6TVVSP7HSN5ESoyyeVcorWmKXNTT5cA5IcpG
yUCnkIYh5AsONgcl5QqkKSh5UZX8ilY839QmovbF1imPII4LSQCqrUN1bO8Rj43BsnkhhsY9DDSx
/LGs9ew767N+jcvlvXTMJNYHFYll2Akqv3KYNkDbwrYCse//joq5ddj05YdqsJudCBHTv3n2pNxV
Qt2ZXwQ2bgfb3P38mDq431GsjPLGcO0jAZix5VayuTwwnLNi2FfAN/bCT8DQGoxN0MBs/V9xMq7z
mWiQFZcpG7QkYOdAXtfHJUx8nRXQX4eDTtQzI4rm/9EtRguvuTYfqA0rSq/R6EMFwXdsRB8Ypnkt
+E6E6l4VUux2WtV2ZGigZaK9pQXMFvyCRwB5eK4w6tJJ9ycqHBMnV5FpT7S7fhed29TBrEHn812o
wfuP02w1dOg54Xtqo7OZNHgak8iwCigfR6g2pgEx1Ro1qr7XdMJBY9Q0ULjLTmi5HoHZ1Da3orOE
7ZkyRN9d4G4kgmUNkN2709ejlWAD+oQ0+lt51LgNW66Gdqv6YkeV/BzOSRnQGlU7pOjBNboL7zjJ
DZBOzAR50+T3NTgtcZcwbn0slqIIagRW/xZ4Oef8OS4GaYsIfeFGQRsTYRIS2U7Rxc1OMGk5Vq+1
6ms0hsZap/ZLPXgksHgGAk966qMAR2Z+oS0snwqPHrPTCH/9HqC6iDOfHdP46L2aZijBVVpjh5vZ
7tv2sXeRZe1my8jNbD2TZeEQ8FpSIsNYnR4AUL/q3utkw9IelnK1OoEv4EEPZnAF7XOKvam29uFc
dHeIm1+WHh9ZrrkANvYcixtsGOBGiJyuJY+YBRhbMcUvTbAIpqxgWZIVBcMcQ3tf3kzTuVeM8yeQ
sSexSMtegJBvekLHxj7jK0mci0NKJ2aMd4bOdpUR/Egyj/qbQEyRzL8DDxjhX7X8p7MsQTPLuP9M
XbPPhuzvUpcXF0HhfK5z2VswNnLjfVEIQtohmTuIKLqgPcA6t6Ts83R5ANxx43uHTLEU5BvK0P1j
IOEYwP87mITYrBkpzXrhEQa9Aj0bpVPpaPcJRoe9QyA/3OKVM7j+qgG9LtVu0XcqkaLFo8W08Yfk
vYM1oHox6btkSfs3I3OtGR4X5rfOEbyXsOBi1uL4brncxXdgxcfI54LSif9H/AR27/VxqfKQOPhU
3is/mKTbdoI5HEmps7H1QX0hlypLTqE1sDsTQ1Zxl0Ta6er5K8IoVqJT8cQ9BVJEOQcg91mjsrFM
/83wKK5lVpee9/exwTvjH25OjxtQFeaKzbG6ryojwJSEVx+hzJUq6TIxSkGO5tKdloe8QfkOqI2Q
gWAiliLg7xixk8ci9o7/tCd5JVMNqaTma/wAHZtxq4QZZnX7ybu+DgUkJgGKskTvxl0MyDNbRM3U
vEde+Qop3kUyKyLs/KeIRsJp+1+dCESKjADS51OL5fpU2bm+W4lL2wMugbBBpd0X/Wt+HTiIS19A
LNoof7djiOovsbCGG1o6Meh7WXd9eApc3ZFIIBAv/WyR1dPlRzILYOcve8BUtiOxONK6AsLKD0E0
Ds3qYhEqJr0DI7B/Uy6n50XJ66i74oxYZUUsArHm/DnCQXsbXtlKkHSgYmlNHszOfQXO9ThUH5nh
f8hAyCLuesGAvg25UrV5JAF1oRXvkO22AUBfa47W6PD203YQIlxWMQ0byeOCinCscTv710H4Ylqg
xrhYikoE8IQsb3wM9ZwjRtP0S5sgq9zH4im+hq5DrFVd6kMp5sUezvkPLkmawfhPs37fiksV5y5i
ZkGTfkT4DqRmiC8ahhS9s1bsFt3dcgviEG4BQBaysyr5RhjX6pe/CwBemuJW5x5gASdtIY4s5ESd
p4oq66CQT7LR8z2lXr9ivMq9DcM+xkxO6zo05XIcHfal6X249aoha3HXkgZtD5s1sRvPlwsYFyWd
M7UD6ShNv9MlGN2OU75oFhs88Zz57q9cCpOsS7Dcg6anooYqWjcBG6zN/nlleD6l617VQ5ZI2pOH
EttZrxfogPfQs4D6FkjHZlSx0FjU6WPijXTFIYqmwZEoBIQeuzh2FYwDMX2kBXek+4fdlxl6fHIg
lnR2Em+eG6JKgbQn0ZItgIh5vsdaHJk97eXVzUKU44KxgRP3JHFbHS7kXbCFIFqP4qOrv45kII8Z
WkgfRiejLM2biFPGgu3dAyo0+efAD1kfSTlOtEbxDy948sPNJ2Ud/CCS0dIB/Gfag0GXiac3LBP4
9R/T1hBaig0UjHepAhFILc5eIDVg3eaJKEIxL3cSHBBBGXgkxMoD1VwCpE0h9oXgmFsf8xVlMqFY
XHUFkVdFBwW7Yx1Z5zwe2NM5FhrH9HgZZ9SNQMIhzX767N0/i4XKtKkhS3srEgmZSm/viuz8qCt9
Zv78t5hxFYhSPZWjTQWezzU8IH3/ffyY0YavFXJN1oBl5T7UdsbCenEuxka/l5MW3eqqfHJbLzKS
mEbSH1dY8QQUclw75edSW26p2JaRyw+HEw5Pa06f4OKdA6T+y9FYhvgHzOggvESEkhu2kt1tk7YP
Nkzal6ldb1aXFlyUyWuRh6/zzxVKkEjg5VeBfSdwjilaM5SFKGkOYAJsWQEsgEyfB66PHVKWkiSA
D9BMazlYBA40zBoflz94pOd91tjk/0AjfJK4k/PPEZZJ4qjFGzaskzUQE7JjMKbKK3GZbra/yFTk
LOvgjDJitmIT7BFINT3vkwx9CdAee8MxOhVV6ivqr89FsMQGXpd9G7WtWVz16nWPRnNdsi5IjAzk
9mj91OMwTPYaM4KKrv4Jc8xhaykK5rXRobNSkUHPiulngs1ihObBX6jNe8kXrmoh9dsj72UAPwKW
kmhg5pS8EH4Itv8Monlvxwj8HhcK0FnUj3QWrKO7hl0Bc2XPE42F2OikYdedXjiE0oa9AUwEnv/y
XzOtDWzdf/7nz2Z0Tv1Z9LhebArPz/Sq0JP3zKM18T0tOjrEyxDTrZ8cCgw8mae4EF8/z9XSfa64
PGxVA2XvZsIwGsXyOY8KjcqXVGmNxpyGCU3+oXJNPZDnKOd4rZJxRE/nEFU9gIpPdZDlXmickA/0
8DaajJLCQlUUEKHhOMtC2GeHuQw2aPZgmlEeQc0d395AxizBWMxlejn8HvuCXB2EZIS1Cb8zpKY1
r+lyeHbzjoppNVTJZEZxtZPaeBLCxOLb2NNJZhyA5iokdUB09WQ7GgYvLPdZM//idx1i6hklOdRx
PHo8CV1MdV0zzHvlysFn1P1ZdVnxrmVfXSHu56B8sqnp4sdL1t2epaNu2fmgzRtu8LcNX/cw4yqJ
6Nt5kartg8zSXZU8VmKyFb9dxNmY2sXEnnKQdmhpjn00jjlv1F2Qwxo4IfawiH9MMGYmHrQtn9jw
noDrpOBYKYjnIEskWzYQJLZHfE/R8F9wlf+HduGOfoD28GkT8HCedEoFY6H6NPdY3JO06V8FqJF3
i4Rg4AgwJ15M3KazsToiGsA1D+aLveKbBaIlM9opV0pUwsTxWo9tUgM5xOCSZdhf9ewco6/OPjK5
U/yL6WeXNdhXoBBS7CmY5gRAqxwHUBFPYX5fbkS4eFH/GSJ5xH30/kUHwKKQ0wskpSzErTq4+73C
x/oyUMaOqA2tCJheszu8awx/YjKLrPKgRiyEW+hCzTWyF/heyTny/3bAG4vAoQmiJWqbwUj17tw3
NA5XQLHf7E6qkA0Ny42e9kA1Dk2URwsqyEQ2hs7zLiy0YBQvCJfDXH8d4nLSaJh8iXpuEQNbixIR
cPQpX500y1UudrDptkdTrPFUXzp4wJTuBgClou0P53IDOzASfEYgJ8NkSL+lqNXMZ5km45ovkUfV
rXMNP/WEU1+G55WwsmPy1CgxO+7reK6m42Z7UUWzF3mEh/66UglVY+HGbyWW2s+ZWJL+hjFTkE15
99N9w44If5M8hLbJuDGANIIzXKfFpghrgB5nedmvOKYA9G5ewH2xJtHaJhkbBzbVKws3p14Mwqis
qNJpAdlQnmjzeHqpkoDKIx6XX1lC0DiVposNCEHXjJZaw4UckZUPsBWQKDlDfQlAfIGVcBGJAT9F
FCM+slVzSmQ4rjsyK/LAk7/diRAr/X7KnCETSv2m4A6+uI/Hdrth6D90vYgTjJJD0ENgxt0ZCUov
ohZSlpFfLGvUPdTo1X/YKPtaAVf5+cs2P2SNzaMdSANWqkK4/0Ese0N0Cmt/kqx1M7vGK+6vG1ut
ojODPgbWhe31yFyt+2P28FFQWhXjSnHJX80kYWZnOko8aZtBH1VoE/Pl2R4N2qLQ30spgEqG2AaM
ysIZbPTFoCBBtRQ12+o/5wCA3vBCPeSl/HLYkvxwSRgoPQVBJ31begSxumAvMvSiT66ol7qPCesV
KT+3XIO7YhxoRDxfgotFRVpKiCNiVdj/hXNRFZe2Lg9vHToRYx1Puoq1mtRYMH7P9Dmy2tVbnJWG
IcgxVTJLBn/ItgMu03T9ghzn/adZnPNcEPbmhE6rpVVVurLQbEJOspOqsNTasx/Hdprz3xIjKsj8
ijvhgm2scIyysuZwwlJ5wu6y9Sm54D049rf2Wk7fbSE0xwa7IXKmdoRbfOBAxlOTRzHjMCoyXp/1
A7Nhs5Ld9khS+MSZzMvcieypwLGW/mKFdwnBXGY7XnJg6PUsVzT4uZOViuxO7ty5TecOwF/DP8c1
wxUPPEzR+CxzDUFW+1Zj7468GApwQJKiuBGEZfI83vOt90pgpXULeRDrCeT2sA91Rytn+fiy54ST
bZEEPU5tZGGqeCD+FZF7IEUz1MkDOxA8MhzWh6tDNadKsNjjEK+wOxjM82vxY2deoLddtngnXOTq
ALnSjrSqwLB88oSUYpIM+i+Uok13jGQQDiqRFB/vdV91iGPcV2hRrlhAaHfe1b4sFD8ELXQPUATz
GixTOGlJKscuXGruPmnxyDbk+pjSw+Zxpm8+FWz6M97JF7Z2/YyhdXuCMSRWFMkBq1RxQ6/TC7NF
ciwGdr+AIQRz4CE7IA3JuRqMH/vkzfx9Tk8056hjVhCd2uJHE65v5KeOPzT9/LbveBNCnyUHzlKn
KZIZImKgqvTvTolcdEBIBqt5/Epi0yOcK1Pm5745poUUSDntA5OzrNzeEX90N192fohs12/eeR9D
GZPFaJKchokJUmarujvt5VZqmUmlhLycla5wu9ZcB599JQ+Sa0f74aBaDWeUVu+hiZkSpDbo32mm
UdgFTC8eZj/PtoBLnx3AIzrNAWt/oVJz3u89LxPa5EVTTM8dy/JkUKHNsWLS+cXplm8o4tdtCbxh
LXV2/VOinIuzkK2GVvCycHzKkBg5Bmvut026d+obpUWR4BDn2tEFERlAe1W+MHBiCcMk/75Pczeb
QQKKon2y7QMpHi2ZKJvFFs+6qWMtMXyUII7MZ8kuLXVSUvoV8MzycYOALROH9uMSubJXPjdbpWLC
bppjvMXy1kInbVJpysblnuLuOnjICfkMmktEA7YOgtNT3kvYRx5CI8F3Sk2JRmYGrTzYNfz/g1LO
U+FKblyLPiohqZ8RTHG3ZObfdTXEMq+iWduXA5e5goPqLmmAeqHaDw89oCPcj73bIs91U9LxhuHV
V58tgEplcVikT12MIsvKOWzRxnWjIBPSROyF6MQvpmKJQ7yQcjQty55lZEC6+rRDNRJVVQ/nnvcO
vYz00wus7wVvTk/VpeRD53fN04OfUQ4IUQMR6oRZZ7y1f4//5+BDwiV6BnW4XkpGTiodDJQ5oDUN
MA+TZjhk6vVAYL5a3r5gIj+JFrTDTE8LCoSUSmooyUZMcwa8BoWMUG15X2qvUOrjPKiOSn4uhG+Z
r5nl6xkqXWnHG+wh+WrGb1Z898Eer79hllToge+wkWW1bM69es44j9wwgXIdYihWEi3wyATgah32
2sYniRBQy1hWXMQlF66KUBFEY8vrXvItfi2QlVLWvQgCx/7jXhmNa1LyxHBHuNEG7CY/W5LCWjHW
maXjOleqYfyJbRQJpJTIyTZ4tFnUBM7iINzclmTUtx3RbUiZtUWbTtsB3hvzVtR7WUBxHOjWzTuM
UdAs6HkF1dUEggkGJjpMgTYjU5TJcb3c3nVJOXsMH66NPq4MOJvsSclLL1hgIEUIOpFGIpnJ/VW4
YBlXBzX0SD9o1HRtdoSzXparpdPu45ZTBzvXNlyRX+8Irrdu9UH1Wtz21LmG29nIY26cQ9Lsm69O
8rMk+0zrFvbD3Iz2jbeuX8juDHWbePMI
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\ : entity is "blk_mem_gen_v8_4_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_20 => ENA_I_20,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_21 => ENB_I_21,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(29 downto 0) => Q(29 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b => ram_rstram_b,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\ : entity is "blk_mem_gen_v8_4_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\
     port map (
      D(12 downto 0) => D(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(27 downto 0) => Q(27 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\ : entity is "blk_mem_gen_v8_4_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\
     port map (
      D(13 downto 0) => D(13 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth is
  port (
    \out\ : out STD_LOGIC;
    TREADY_S2MM : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth is
begin
\gconvfifo.rf\: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_top
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1\ : entity is "fifo_generator_v13_2_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\
     port map (
      D(5 downto 0) => D(5 downto 0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[6]\ => \goreg_dm.dout_i_reg[6]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \out\ => \out\,
      p_19_out => p_19_out,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i_1 : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mctf_tvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3\ : entity is "fifo_generator_v13_2_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3\ is
begin
\gconvfifo.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => Q_reg_2,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => mem_init_done,
      mux4_out(1 downto 0) => mux4_out(1 downto 0),
      \out\ => \out\,
      prog_full_i_1 => prog_full_i_1,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \^m_axi_arvalid\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1\ : entity is "fifo_generator_v13_2_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1\ is
begin
\gconvfifo.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\
     port map (
      E(0) => E(0),
      I147(40 downto 0) => I147(40 downto 0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => \^m_axi_arvalid\,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
iO2Bdkfy0dqqValMR4KhTWXpD0gDQF+kyoly3tZBTZTVs0CbWJ4Owhu4jxMCf8X2gbWR6iweF6Ks
B5dmLHZTDA==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
dbcEbgyZfx3YLmYpvjegvD9sRQCV1qBv0GqFBvCakC3SMR/H82zqo5uv5MZldBGUVmNHnxF3Vejx
zSqxUKfTNc90CS6quuoQe0eeq3T5XSdgwbNtjPZKvJuJTmQKT96yB3CfQOz13fGjaLrn/8NBUBBh
I7OEoGGg7ADph9V3vRg=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
bD3a4YgAnaoJx9/hljj2C1rODcUhawTVE1gtdPkNj8/YjemaFM6/sF7Q0CXbDJ7a+OBrB5pUgj3O
Vesi4yVmFp+mGmFarftWat5KmZiP3RVWrXwdzMj+f8T7p+lE3iD4njqUxIUz0TsUaNvFeW0xVNNb
OwTEX04nyt5HrU82dltJCclpFxE6yrP9YvI7l328bphwnC63xxk8T3yXwCrvj3VrIYuDT2yMRxrB
TBCv/Fe2f07JQyV73J7+DGAeJG0B1dTHeu48auQT63g1HsYaUXREihEUKgZe70QlOqlPbrr6Quhx
2LXE8LSdCA+FbJ7LlQc/Sgasj3ZYjM5lhEKleQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GCfR7acMSeEtOw1DhZKkUXjh9Uw/vUar7CGDRG9rZcB9NFDtQTltJeuKjFg8eaeKH9HFBMryuX72
/tmzhtFaiSTjr2na4ncL2XV3QRXe7nQaiHdc7cKBcZDvdSSMzOSYcIxLunwLwQTLC7sCvINmlxO1
NXnYzJVL1xb9HP8QVnSYpo1p+gCXcRBZzrOjZjCUnl7F2t3ZZStSGjBEyXVLnV+ouU3+247oJAOa
kC7v+pOtG2ho4KclIg0MGijjPs+jyOFU+b5C+ufQp/zL9GiZ5waCjb/0Y1vkBc9jZKR7YRnv+ASG
ju1uP8oqEXR9742kXRnW4HkMKkCK1MLDgWYdqw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
L+AGKmFZ1zoRJFd2cA+zxJhkgQ1R0aEjGQCGRFLNNhLHZXpzGDIjdSLjralBVRJ2rD6UcJutapF5
YaMoV9kphGGG2B07dxBuIimVjOxS3ZQJ7ru59ddfGBxUe9EHrv00Q5hTwoxig0lxqnmjSSnfsDeF
weTIqNnXkG5kqqezKC8a2FvUD5QWQBibhK69OAdmhhIOwZmpfvQKbEKgLX70BzcNlmLnttRL7G+q
XZ3fabZ42+JJHDLiIfveB3Gp2Lf2tzTH1u2xx5aEUr9154pnC9PWIwL3y3VBAT1oHR7ScdoGDOEy
HoYUiDibldOidIeKW0KrTeAIuBNmtM4R0R+RSA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
V5ClnklUs5Wo++EDemG/KeowZlAfqB8SUrvSxPQGrdIwGfUvoCajhuABAWdS/L/pQl7Eyz51aiuw
KzPMrWtQozAEITf1xzvzgKbWZqoi4PQD3rThywFsFq60u8DdvHYM/kEvit0cZVFvG8rAbtlseHLu
0vU1kbrNgxb3bxjOovg=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
cRqAgScIUeXUwYGfCC0XDtpcc+mFNm3p8oTcFdtIU1nnlMagpBMqRm5ELc+m/Yw8jBwvcvt4tUFv
u/ypEEw+y12B+5Pr6SmnLJ+NVB3Q3Eyh4Q/d7p3jReIIsUxrlENpCTi4PVXMKr1B1Htzm8F8mXDq
y2UV+0SC+4yrBIntsdS0S8jPBERhfJhzNC5z38pPHANtM4wGGIUuKxIALLz1aq+2AjLbEgFHNrzw
2bJiDwRSTwrY4Yx2MSzYJk3O+cQBUe8nJDPx+aGEvDzQ4ZdJMNg2z+iaiE7OTaqK492Jb/1jvU0j
wlI+n35s2rrnc9QgfljdOJuueruPuYDi5vTTxA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Lbh/jTMxCeuI6qdDRgIoidMFPrNmI/cE8N1a6JoyRjjFH7xNBD+qtl5Sauemvh4oe6/fagaOQoLl
9jTb9hJ3G4PF3rrUJB56W4183t5EGGRFZb0Dk/6AsEfepE9lflDSiynWcoe4VHgFpKq3hPUvY9TT
TtkQw2iIBMRD02YtSf4YK8e3zlE55/hnia5aELKrKZVPT2WM8Uq874KHSBKNwmqOhiiRfNd9UAzD
CvjlPyM3Kp2l6QsFtXTVli+Wer7r94KgYLOsxjqyg2f6k1nWC7mc8GBah1aUpjmKcXUN4Bviicr/
HZiAI14PITkSQA2KYCKyRWTFuxMSLzFmyxBK+w==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gm8frx/qaZ52giVeGp4IUTQF0+GKgSBWlp7yv/vEvn3k0HUuGRB1LzaKFUc9KUagOJTzsVgs9hHX
OsEOTYw+vnbZIxzYyiRQu84Em/ChdTdPxhk1DgydfxR25yWVO8DLkj6nwbcZrsEwW97aq5er6QG5
HSZnhd3v/B4x1YvYOMGoMC/AjzEEeiyAUOABTRNHD/0QNJZ/E9wRc2dyryXPuai82tmHzovjuN4l
xGgB/43iFwSXHyMnc+Vm1viXdoKKyAaS7KwRJs0AaDZXdpNL3AJjlFq5CsMGcHLax/Dsj91Ii5t+
EH0jEUqTnpQYh/Ykd2w9JuM56el4ydBHrHKyHA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 113200)
`protect data_block
QfYl8ElCGAC4znZJC94YCSZr5z51q45r7KB0MUOgfteTLc6ittbM2fD3b3hzv39X0bC+64gkmLeF
JOZEsS4HBY0/ThFrR0ghjggXPIxLk/0kj8DY/1MiyFofMQZiblEu2WgM4n29b7/bSeRnnVg5qL7+
+qhc2bNIaot15TIrO5OJjeJseb3ydflhlkOMZILZPs6nWeQWxCU4tdJg88k0VknlHhXwfyXPYOEP
gzOtXrSV0ReUr3HvccLlkbFexqy0plc6iUhWFLdwM75gzf9PhgAHBwZ0LvpcUQ4QthzBZWn3Mqtk
Wa6W3ESD0gp4icOYFq9WiiKcgAcJhE4/EiLKP5S/EyVL+PBc7iyfHDepRO1s4qY9KOiqJBP+aQZg
PGpu9B1jmxHg2lmGw3dANP8eHeRtsyYSso5GOOknoqgXriNa7O9CJ2SGro/yk4ClcTwN49Yd/+iq
+0t7V/gXpdWKZVeGho6xPKl8XzIRPJxoNS2u8Tv3kIHz9g6+aL0AsZzG4TsLcJomcG1860V8HGfj
224bJQh+DIjBrmN1ldaEItJ1ABF75785udkrrSqGRBgpDOXvF0wKx5f3gUEbw81+cKHthnPNGX9i
YLFZ4HdVNFKq8VGfQlFsQMy3eFKR3L8QQEBuDbU7K9fIaW9Mn5wsNeOzisbu4nozkIwMjYs5DEgH
Mq3ngYrrfMKzhkoy0EQOCKKt5EP6RDLw+JmJw8IUe/nPNLeamgT3oWHtPjigdN062/RYVr6qH6g7
xVRSWZxVvKsSfHup2b8DPVHkKXR8NINMj3zcMJ2BdEeOEhiIR8IrnmWRJo+wmLSMmAZh59ma9iGO
s69U2ebCgM9frZKmmfJM+AVbe/QCWezWpxHv0EvR/w+A3T1KmOOEQ6OlS18bDUSpckIW7nuR/17m
tUc5hPMEZex+WrBjnRzOfsM3Se1AKs+MqSUOOshzMHgGEnmuY4f6GffL8CDbDV9x+TWsQ9rvA+hd
S+i0P9X+7weejBQk7qsScfccxuIvo4JS8Jey0oziTYK8s0kWBqZGRHgQWQHfnQ73dAkBLZQ3MIhP
W4jOQkgsskRsQR9KUhNXwI+/to5etWtDkdvdL7sHwh/E/LEOvqX2cUiVlXaiY3I7mugIftl+P1um
9rLjAlDpiqe/220LWiXtbbr+0i0voI3dEv4eXcJ699sgKp11DHmCHGAZRzH4XeMQWF1RF7otyOpQ
zeJK5CK4EwboNVa1lqjpZ7Z+NiYUrNNogUVAwxW+AUWk8B8Pucc9MStXHpdPR5xaklxP6AQoFRbs
VXTqGD7PLgzhmk3s4sUm8zGs0U0Ue1AQdJUKAWXJ9PqKzUMWVOQbUgXZ6bSxsX3catOcxFCRN4UE
alWcklRDWtHYLZdyaez6VSFTyslpGf/tGQJ3euCqwnvEwCmKjjG6F38kG6R8ya+MlVcTyCZw36tu
eTuimqQk/0CNKVfYJ5KxDwAsOEBBqXCwtNzmiFX3yrskKXT2ASZBHErkg2xMRiv0Kr4qbi6197Ou
SgZId7lcSpMvZLD0Kn2p9eZc+2yB/DuaXPaYB+N6mTpoSSg9P44JTuUy57Loggkgg7jcs0oQkofF
Nx8Yh/q0V3e2O4lqJVn8HWoottahebo8xLzn638V09K9htkP59KX+eGBrcSsImaxpCderS0zGQ6H
6Wln6A/HwmLL388evO2HRyPGFxjsxL2F+OotypQ9n/Mk9v8p79xoUWwxEXVDTKuNA/vfBGfW6ovG
++cDBQx39To97shmPA0hEVPOD9xiHIBAZyZZpVuoi+2VuKlHGEo3Pn2JgnnGuV47axIrFhP7hky4
NwUnjMBvfqe15Qn2mUrLiDoa9Sp1qrkagXgilVDNe32dTue+aYDwkG2/my029ENI+HgdH60N/+yE
Cvh/tC3CPZeAhgwD6Sj9EiKfTDKraRs3i7gsuGd+493AVzho/Wl5uboIBN3xRNbThOTAMcQp5eXn
nX7ReBZSjYgZjAAULLzkh3qWtE5qf//0+QdqI6t7oE+KSCP0I0F4TGmO94w9ul9fQKfu9xF+ePRW
oNwG4Ew1SZWDYU5A7a4BMi2Mxw4yOKGIY1xdS3+vHNzX/NA3Iz9mpf5nq2WQ90zcWhfLDTcOhoIs
xO8w0Gpb8hNc5QV5yjv8bPySJ+u3C01u2FUnnZrxIlO1ZZ6vtphd0J0JsS8xhRc/9EyWfqfCYEad
0STsI5dIVWgBBcrdQw8h7Q/k5sw3l59Y74IBonksvzPSOcS1nZMifAUy7zXlaoRy3H3Qqajqa2Hb
OcIhn2E3etMbU3Sd3jjoJBmCj9GrVgO8qpeDqOFgxXXsqe5faL9QsdoTUqUjYrhUNvlqgurKk1hg
gBJ6fBpTG2Zj8YMD712Ic1xQPE1SPqBhCvoCvHrfZ2BkvRL+NCgXdYXs0W+crJKuL8sx8qTs2w8h
VlRVHdPqkWcg9J9dIga66UQDhdVNW1gzy7h33DdiOgkmQpiACvhkBfRrLt9U6vD5ZvKZ3zPNW2ao
7vwDhj1OOD+2znjdWvKYc8dyWRtVmz4kO5g+a66TIvlrYlQ9L/6r4+E5iXWSwen6VyBdli2jz+on
hH36lKrGoAX2NWLGV2wZv7s3ZHjacjfozRdKM1Nwyrx/DcNisQdjMy3rhBfv590MHRuvNAB1Q0pJ
/hPDgznMNeXWXh6MtVI4Sys7V31KrCsnpAdrYQM7o8jJw5DcM3gjLDffC4ea1HMAAyyH34IxcOuM
jma3OHDM7O6FAyo9b+LRm/iThMJK59KOj8saaTox3T+Dg63PgLUkAD29p4NFP6ZleKWQN62BXUgQ
Hh6CxE+qPyg18QWSJyBhAZiYCvFY0fk3Mz7b59hVUMC6JNiji+zXM1/1KgY3qmtYf5YhWBnTJcTH
+D6zfkh/j3CKq9Pipj5UL6uFtRYK/wOiKlXPxoEopcHi7tIGfi1N3Ba/9G1VoTTIovrg0iOJGG2I
jREWgsLNPykkTudYfUrkRo6lPJ7fc6EfrVfTJRRE336+A9bZe60XG1t+rRpcSk4Jpd2nd1cjnLzI
6bX6TaMDZHjijOY29hepuM1j6kY57Ntd6KVhmvqI/WDc0cQRHmc2TwanFfFjZ56JbJLqbNAGqVk6
yZK90QJBc1rpZ8Q/jPveILiqAdZCo2aetiBCJ5UCNtauMTEbdq6UTN7UjqjVX55kexkXolXouh7A
3W7JBSQRYix/NZErMRcab/SveH6Ag1uWdVgKrdIRZem75AfNS65Jl6GVSQdJkmYn2KE1xg8GpgzO
y7Y4rsIfW7rNboZ0vTMelvtTMY0MppNxmlDJs5gKRy0FPgvWbDekkBVhueCx0kUqT/S6raVShU0T
sIY80TPfLD7i9y9xPV/dwuPFNFunIIFUYlOVgTDLp5kqTtWRIQgpfVmaALgsFZ890fMOnG8fggCR
OSzqDY1MIeHC6DrtUyJp+9iJR53Ds12jgtPc/fjCKXmXOwLWzj3cKbjktZgKY4k2ATkiENyIC8Q7
P9kBai1ZjBQtI2G3OBJEbRKSTNXl35ka3S7JTpZNbkTTRg7HymnlmvYuixAQsl7JrBlTIdhde5Wx
C9qFlx+JMf1gxjj0skhJB+Jto0Y+ipATKpnb9t1LilhiFlirN54qVj6SAYjh5tmGhzx3k02UPMp6
lcklOqe0r3G2U4gYKo8JOnAgXJqPe42GOM2BPnUTD3G6u0/GC4ePQR0/OdNV6yKXg7JuJ0rcmn24
nIqlkzqfuvrwbxR3UZ42ymubYMedjBoyCZhGSVrAYDDkCw78jltzP3fnDRX1o4ZZM3GpbhI8w8Bb
ejzSwNggCHOTicbbNhUEzttSMdUtYampJp6OZJhlj51C1HVvUynTqbJW9SmShuyIvGE3tcfhsKpg
Iaxu2lg7qqu8QGtWFJ6Ijidg+e/gltGfL7d0fA9UNHmhl1HFHK4uAdkAjh0ts+OdPvhuJR3xzEWj
U9R9+oDuGi6On0ZJog5JACzr5v7o6ych2QxcMNbgN109k0ZclyCXI5e0QoFZKNTCO81jnPYb9C8x
sdcxJtbqkzYRF5/Oso5KzrcLsDvtYj+GmlQGK+8y+Nc2Xk+6NZZCmrQ4SqEQslaVjZLOXt6XPiVF
dQCJfovdaogQqAIfmSlv3rOj44H9BImnQQxOWCnJBdXE6FmdKztEHwSfnjEjjVYE2liZ890b07dT
AIX/nHOFUdnylOin30NpiED9J6AARc1YwFOVt2rsZ1skdiJCR6n8lH9AiZ2/aqrIMlJ+0sIRppNA
rz61kaylImjavQgcZizARrRAWgUw9rV7euNn1lt5ZPwzb2UUL+1V27XlsknBJ0ldJh+7+aI6Cjsx
x2b7q1KqeDBE1+mE4gnF3QpdC40JbpAkSmVKtDQcHwahV15SKmf2ltIh97UqsLxc+emKuxQnNSsF
iKZBdGQbyvJRB5L65zRWyr3HgMOk/zy8VSxJmQiH22RFjsWR7g92FNiTj0gXqnsepqPZVmu+ihG8
LoOzmOgw3ojCf6GdLPq/oPNv+ouATwjyVvZet8/6xBYcdmzOuuzr4Qw+kvndMBFrDWw8OelYZR5M
1Wx7T12UxRswR6Mjqx0wSPIn+2ogTFmrP1wBsBgP1fLgDq+3V8HJWCJTdbwEl2UjkxR5ng5Zy3CR
Z86Zposs/u2bSw8BJ8QW2wcM1xQ0wIP3kVYqJMRSax1/sf9zEJZqP28iJzX9Xac49akyBHDfQokp
rKnnFzwpctrz1Jv6YDEqhgNjPu4jvKk043kwkk7WeoivvzVeCRtZdawGJKpiyxLH+2gewZGBbrY1
ndY5kRwMxqof4D8LujDWtg8BcskVJKLINseN8VsgjhUSIPTNNSM+2NUzXtAbJKryU9RyIL7Svhz3
x88z4GtsWSv1NZEizvOkkVSdYmpzGL/gMsPxg5vsN/aQ+Z82l3Fv1rmq12zRws0R3cYo9mQe+cq5
CUeLMkyeaF+uA6q03G7hbg3YFvrSzFLEIGtRPWSEXV2zZmFIgVq0uQFJngCwNTW55Wm1F8q4bQlZ
LBfnuu5DpgD2VMaLv8pcIYYpPAtOJN/jXnLE7Vwiwd/DJxverUcdSXJRCP934E/FDbz6pjUZM8om
4Og4t5Ut7DNS7Zmed+ZTT7v8+xWDZqfgZl1tIUr/40SOMgZ35UrqKSVgbPqZsu7N1OT4Bxp1hfAM
a6jP8giufAVMnR759ICjPLHKft0uEtv3jFRsaeiYZEehZ6lWLqZWKDmljshCPiYWCR4kzO8qseeA
ilti7kXqdMp+BZBYPgOM2JB4OkrKhgoHvIk4ySZbDz7srSxKsd/PBHqIOsvzotM7ExH2R4QHio5g
YCQEx1wpxH3DWtPuckG2NTQDTuDkmhXWZAhfIBw23+Rs3Re0KVg8T54EECXsqFc7MRw45KfyB1kT
RmHXoNJewDFvOUbiY0MTE373/sJqIpBHendcn1/HNBQ1FM0kOA6Ood/Fa9qkZTfvzQb0J8w4f/uI
NV6zMAZEVEW4dPBLmvTuZBtaBVsRc4f2AlTttenM55z4A9eY16EUtwQUyKc4XGMoKH2ckTrXmiJJ
v+AQyzoSjrpDd4Ndks7/KLfmZJGh1+kc5CqtYB27vvj7ETb9tRmG2WeZn4XUJT85Se7cWKT/ZML0
ZIiMSrAk85M2+lLqMFpmtOame3UK+jCRpbbIG71cMKOuyof9FWWB18oFw4HtnLgcAlLUKhmMkpln
bVkvyGc/wccfBZKmkZr7syL4PraFBA3guBPSm8D9jAV9UKT/ZTWuUPmRKhkg3EYRtl9iHHydDE35
z8ciDvsL4B5huGQYt66pfl5S3K+fNEy8URGcpBkPVry0NII/7FLU2BOrr31CyTFj7w0+2xB8Y94f
EnprEZbZJm8Eo5/kRbhggOt9mf4mGyZTcgWDLy3V67ToZYiGdkiHhZMd15MT9Y1ew9ivfPdPFi+W
MzIBX54NsWWb617SnlbdftqH35x2k/oGY3X29yKRFSi2YmDuL4ZZNEymyyMYidFe7y/Ij+LAYhTY
SAUwQOxTD0BF6ph7q2Yo5sYe5a8Q4ZxpG9U66YPwEe88CkFuxUMtB0j0HutsqM9yyiXsFSiB8ZeN
3HiAhAezSptdyIi9KgMFDpnT23mjRKH0c7sK4SNJ82Kmb8Gr235wDOtjYqnd0BPYwGGS0yPb7KpU
oLMZ23uWTp/YP2t3tLaCPYFx70hy81GSKjhZgdlg0Jiz1cQAfC0buXkRht9iuh0+XO5FgF8/bbpR
WYx6g6GqWJBf8uicbNHGHaNM+bE0U0EsrCQQpuvUkXWueQW+pgS4z3JEm+sy1gZrEvE9/K9w6xyt
ogZaAo0M5EHPoBFj88O6LI1OD6UU3zr9UARN9VolekHl6bOykgzfwE/0NJpeZ0FR8Q1fY0dTpUjo
M/fioPso9R1ll12D/LXFC+iarjwX2G+CjgSx7WTJbWpLkuxoyhfTipBQdFNI2oRF01DApALv6/bc
52oEQhn+X+bBGFfk8zVWauC+WoWYeppaiko5xTvh5TGK+RJGLVw3iZ9+D5AQ71OQaPcmUc6xmBk5
1c3Ama2JUsU7tLYH6U4q1FBT78IWqTgoWhxAZOn+qNGzrFLbEJR1w9xqPg2LsTD8u4lojQy1O65p
VwIVQ7yeRAMAsqvvX1GKgstVoB3mASDLO7hI8NBwPGqKMhs/xEVKgHoxu0WzMtWWbTZPXqc57bFT
96/632hHkdBdDPva+VHALZAG6xjutp4Hqt/fgUtOf73SFtWOrIB0bsod56peezSEWOS2bpbTYTEH
zbboYAztBYxPWomwaRlhG4yVzPWbNSh5bgUllTA0FCj9qjdn6oy70dJ6UOl/6R7oxE9MMGRei7FW
7V8DWXC7y7tbGk7iSjb08t3FyJQjdDgBJF6c05/TJAdbSw9Q/hHOgIBQdwrj44t1JFJL4qQEHDBp
ilKHq0F0K+7BK626cHcXl80E47r2iNss/Uva0pSlM8u9o+6stGS+ly8m6EBcBflrrD+j7HRZhSgd
y32ShMq71Cy3Jrq7yiYG7fnNvwlSGf9MHPPxW7OcXVMT2uR9H1mIlb12yUmZ3DJIU4VCS92DtXH5
HKQS/mjrH4XgSbtbcf3HHVqXx4LMzCt766B2UhBswNkK6imkqcu/+Nhw9BF4A3LYKplHLkWAqo0X
wdSGXiY2hJHYYadOVq7xHjLFslqRZasAMYLEGhz7umQATU2V5JsS2CVeHAPyWZyDfctjI8RqDJ96
I1aFIRe7p/IAsTjGWTMygX7ADnBu9loeQl44xkZxXEUn+kPh4pyNqojTOgYvLhkY3Xlj/LjACzzG
RNb64r4pRy4vHmTmrTUIE2Wq9/j7rP0ze6vuDSrm4nur018p7nl3Jw0CHGNArzPlF3TJYQkMjnXe
+X0HJxgMsdesIcQbLeBRP3etAmIyEn8YTABrhKYeTJ3rMDRG7cZMA83o5S9ZUICygnXX3SSM9Vzr
II3RWqOsI3li+p3WXlM+DS1aBT1MniAx7IY6vl7wryDGk6RhlrGN5GMqBKIFP6IWgOv7nNVcFzF8
6evnBSWsxrDVKQVPQcRH1wEWWwJ+/sDAfvYClpdpvtu9vmZiCJcVo+7PyQSjKRU7U+xaZz+6MdWV
YKKUuuHVjwIWLC4E/n+3cCbxQyJyPV1TlzDYgv1CnYvarCl+G93U32xlXz8X7XtuvfnVae9arbmj
ymSO8TEW+L1Qvz/z7TihoG1+4VvslBbq1rHLSA+chMcFLncfFLZBWIAK5s9nP5VvDMZqtCtt3qUi
6yJbsC12XHSvsfEsxxeQikcyFhlh+q2niN8+tTPqi2AVHMIvfjWd32u7CxRZCKkE4jsJS3MawRdS
6eDyeAnWOB5Ga47yCiQ3a6FdgCnloTUiX0NKwHirNKOfiExa2jOUp9aXSrjJ/hMv3bQPcd4yobct
lQqD8vdj8FZUoVwfS4dvyVZfrJkI8VM6xTYjwMU2cHTaa4tjeaNHYoDc3aKSQ8rjWCSRHHdsOOXE
jCTupglurf7BCH71ntCmHyt0LGX4ICKO9724+w3ZwdUFCSqZizokSfkURpH1IFybnAgQUXusm9Hy
opEj5vNbA3jcjB0l9zCKhfTNxGlQC9XBiymVNetJThNAeOSAjtFIqsnO7sec7SbUChk2qGCaU6QH
grIP1BYcHHpjRpiJR1R9UMxux/SBIV6kU5y/BBc3uHFTpEM6g0Hf5VqaqUTjuKo4uUHvRis57X9a
KdZELLlu2Suem7HIZOJH3yNGdzTeiszGx33a5I1Z7ozRTmCKMQKjbzxaSEXxclaB+pT5ZLF+pYPq
OvnU0MwNpBrGTEPjMZby/zN0OEtoSO63cYY98eLY+TwBVbBVc9xeqGrWBpTWtPh7Pbt2UyzasYq/
R1H3g6qivgfjWmDv6W8g3GxfZXMxHXi1TTi/Y8BtUHhEz/zs3fpcj8cZghDhF/5qHPoIalT3rXJ/
nLbBWJCzDi41bbUiJzypvSdG/cGnY0ZaoUgkQi9Jaq0s9XnJFk+i4sCcndXqYKTnQktAuCnDff5T
EiwuoFZGYtG1Hw0/xM0RWYCytRbDEtiy0Kh7UTFZOZVSIdZyFCasSFQgjeEdre3qIOfjHnNkOFt0
k2/hbCwfjMOJPTSjZpJ0JfPobqPbi5Cz61BdCGT6ykT3V3HKeSmxnT3k3C1X5tweFGvAixfdUaNz
2fueCxHDdT77Y153bGfLqIZ9CkE9yz18u3/cguh7XiMsbCOo/aAApPyh07V8t9e+j9irYOIebAfI
Gpv8PGN7ZbQx24k6sQ0ICrP8GNMijlBfE7BGJnfcSplBEx04KRUlkWVZZc5Ni8aqme2cbpXB6SUo
avXInf2EbP9cLvFfpcCKpA6zmOkhXvQaHyXyAdWtBhBiRoys+oCeU8YosVigxkkTdS7WNaS/0n3V
6Ad2n7nWNrNv+IQ6Lh7kkw1RJketmFoqOHtjoqAa3LxhlkqX4140HdWLdypCXMayDreYKPwbFBzV
eHQnK0BjUuUuPv1y1Bk3CWZ1PGz7nRAJ1I10RVEV16AtvvPhHKAdrv9zTVjv8uYZXi9LVjGICsnW
loBM+1GW4KWk2YrVYukgBahv2WX8kC9xs7mAT3auqcivvM1FfEN8Ps45a8/n1dkFI/09IdCXSfY1
pCrdOCSKFfGI4jeGZG/8g5qXqKo3h32Kr4ZuRL22lTJZopUTvkvSQ/lfXeS7QddckhNXqry4KAm3
5AXR7QdG96rW1rBWVGVOySrxqNurvjLUn783+By9COjWsrllOsOdHByeK/ILrII3ydqbLZBQOCtW
60OzmuMisPll8AlptD8pcqqWe8G68LwA+/v3nwDwzjOtGn+UYZQ3/hknNBIIeTzwS22J6Sdu2epu
rN5u5wcAbGAbJfQUXcP33d7+HvQBirMdTnbnBRhYrUl93Th+Ec2yk80TQVQJ2Apm0sqHavCQP9iZ
eCIXHmc/9GYnlziU9LfblRe6g+lEGt7P+0M7EVO092ZgUOjG7lmp2WLi+2jqXPmh0qkyXvqajT9M
asLhoOKUJ4X3afTah3vhueLgpdvKfaguIqxaoqBgAXxAtXiDAO7G25pMqX3heqmtOULsB1scvLMg
W7U79aKwt0oQI/14eQa/OXMj9+VdwJ563+L3cr5R1I+EbLmoUcPzCtG09Wa8AouGjDx5sZDq2f3w
B6fqDDUwbNhqy6HQOs0sGOHultsACn74ntrW/Hf0cuLqZQ7pCHiteu0yiGe9RbMorL1+jX103Hmi
BV6VtChAlaUB5aC9lHeusaRyf2KaAYnmn843o0pMgjho7vyrc2JUGsTT2iAwIjjoXj9NsGp1RYZ1
KaxUna1LhxiwOFAnUGNNrAP6Jfs1xVgotQkNjmftN20pGAny1m7rkL9vsmqIrHVpC5BiQGVY3buE
NaoUYTlq52No/bwAXGQBuQ9bnRUae8ZPFEQShje5uwBr0lz2//hXdPCWFYqGoe490SmZQ+x2Qz2k
bHXcrz+ZIv1ehNZLoUYcYuSPhI1pfEPjm3tj97dWnkmiEqm7CWOwr2m7hzcbkPM+jhwWbfpacm1K
ptPcLuczmJfsoWfbgUNs7fp0jzsfp4RUPMNqkHSBP/r6y+oEOUMUtWkyA5eeIuD4qxcg0Lrj1ZqV
1GSH6InD7E7K/+E2NsMGizn/720jr2ZrHI4kWEWefqdhPeSGaIr5rbstLahv+x+pVs3BZ5tcQbeh
T3emgdlnoa31kABVgdHAYQ9ZjlTDTRQGc1GK+JMRQP2WU7XBJLfvPtiodKOycpPCvq6WKwz9f+rb
BzOzz8u6wNWnKtm1Q/REpz8zjXD1nE9IBkqkTQV8mM4rfhvuSCbjmWxiUMLbu8aD6OimqVaUzQyT
EzTcGZBDdGLwQwNslINbN8GBqPV9RHnfSImPXc9XByXPNkHYdzahzodAngCyu1ujX+SE9uyKf8Jq
eZKWCm9UPV5d8dWE8Qhy3p3Ymf9rUIfHbJitjZ1TnOeIm+/E32/Wi1PgYgaJn+Y5ZoukhEI0qjV5
PtqjwVnnN9lkPu8h+4FoP1ydJcwJPKlDDQ0H6OMhTuP6YpDEsL2voFI2MhrtHGCq903G8zj/gKow
Yjwwu9kal22wyAI3pPiTTlYMEeDIiHAwraJDtydmJlokJCBAVVYPdb9cdpYtuhAM0g17bew00YSx
l2nj2RdwpGJSEX6tzoFG4HL9a0kY6fOEVa4seN1IjYWzig2eAQY5nULONJ4wHkVP8rkZVsazs6IZ
WkpveElNTxiROUtD1hxlMMj8A1s9ypkz2Z0uvDOTHRUdhewmeCFrYBFe5qy2PitFDFUejxgqQmU8
sQLheuR+liQ0tBGvpgmN/cGsKtg55d2eK1sfwIoJQd0TsJR/fUdmrQjGTSxpdNrfgnM17ekAubGL
iDZzv5VYqpZbsuLPxOQoWGOUifkgC31YOhIJHTAvCQFtmpos0lxW3eob8oHhFmc+JncxVBNU8TBV
ZOu+Mbtwb/djB4RdQM9qV8doFQBMtd/1uBn2Y7u4dAV/dak0ai6m3GCdtv76VD8o5dwCs44fjzMW
UsblUULfeSI95dd1uJl0WfpQIH3aj3xGlMIHz+atkls1lt1jvg4aSqMU7rIcsjisapfUnDNTh32J
MTVG+cM+ZF3etg+Txv360V19zk9KpW7ZrdwsT1ya/YeHLRdZUJdGp2zS7x1aF+FauLfSIZ1JDwfn
NgH7hGWLmPQR3hqPmHY3KyKZPiyL4CYkYgv1jIQmBTM4yueA3Ax+eqm0E/4Q7w/Pyzbcom+VsCor
gXCjKkkz9QudwFGvxy8uSdKaV4k07uJEjX8RkCdeJS74ShWYfDxEtyJ22sVbz59DShGTE2DrVnWQ
SivKyk3bBdys4vMddX0uiEAZOk3juaFNwZIIat5vm4bwZP6r7273fGgeoOeQznnD4U6I+aOw5fTY
QYONX/C5D5eTL92x94lk9yvu4q9iqIKxTSP6xwdGeI1XlgiWO4x6l7L7o6ZxNbKC/siplIVs/tef
qEUHvxlAZ5bxQhDpXGAjIV5K32RVGlqKGOyCBoAf57TTRcWHWxJT2cBGt/zrX0gN7vI64A79Z+D4
eScU077SnDXcSv7AxBspTBLD9wBsxSkaD9+VGJaR4LDiVmIKuLKVurMFJhR8Fyl0SByuj5NmA/hZ
2nWoosqx0SUYsv/zkS7KoMNSj8wrH5uEplguWb3tdl+n/n5E3k9dbY4EXK/0QTggKZN6ccBQMTDr
FcSTKh4kUx0T0CqXf41JN3e4yzH6T6rkCebFhD9HRJpJyw9wBnO/mNlq4+ZKHhd8oNhbbiYMZXna
wiqUhEIvX5rMwqClL3H/pJwCNwO0cw1ssGYTItmrMEbGKs+RYQa9x0pRmEZlVID5KZPjuoyJHfLw
iGTkOJUxy+NLrmH8nvLMbOShuklP0cr5K/Dqy20Mew3izycmBhzlKxXpxZdtXwb3D+SazOc7rx5M
nr2RnPG+vsqEbDQ3vupnGXasfHxADc1kxiCaVFR+zvvhElt8x1Q/XE/bNVf5ru7p6aW5qJdvLg8p
JTtZHlyZMIPtek45E6kLwQgMxejpISXo/Lpxc6rJxuKJvyufj00jiIPRQkFDyw2WR02bAKudpbEg
/CnncTw4ROWlrX+Y6tO7+GMo+M9UH5trxrHmbTmva1DyVIObTnB9fNemQ9fa79BYX7eXzEFfWhvn
iF5yhnVtMUH4lklMflNziIYGBk1tdIarfzdpFVFY87bR9I6x2WxV3bWP/fMEz0t3NGLbK18tRzHc
9qa5YD5iUK2ZP4IJTr9b/XlTr570lBtzJrEuG+vpvZZvnLmbhg7XYC+2Icous9c47t9N61yu3poz
IGbvyFtsJMk8pQAEMHDQ7kwaPXiXfRMGyyXUDo9RHdvL/CsLu0m0nILUmvH59uejeXzDf1vO1mD2
e+KGBmrey30IgQbEUbJOaVi9zzs960tMyIq9/My0DVjECaNnf8HPDs4bhBdIOISseoT6YTBX7fhm
3TBJisqrF+IpBOqwvEc2YmTIZJIRALKVnXlex8Vm8G/C9xxvplaaXdgHGfboyiIDbUt3kKdyMGj6
yVouSmZy1aarlWTQ/7NPaVe5Zf6C/0DteMJyZqKJmEgE0PXnEoYOtcBGMn6QVws3Ph+ZK7udEkZ+
F/7m9PKncTObi/GBr763AUf848KlFtNJWJa0/Rsfe9Iv0p031W+AEZ57wZxsNVzuv+bm1Zc0Bs5i
xfk0Sd9hAC846PVz7EcYET7rrIXE6qIXr+Eb6x/bmFbVmu1Y5qr8FJcwXcY1LhLpvyRwiQNLsQR1
AkYuNyNksogJpgLYp2Q2ebO7hp4XvKWIMxL8Fp8D4QFvOQW8xpPnrYIwCKjpThaqLvhbJse9GO10
exkm/WNfJmaQNfrKyenrA2O/QeaWW13CnSjfbJXLrIqnAPnCKVni2vqOJZWslTjnkCYPLg+8ospm
YHgI/pY4K3O3CI7uqcyVT5Ez8XbPznqXW+2Slj0EqBjG5eeAednKFjp7I8QRT2M7RUODtFWmWUmq
UtOVD0oUUMHLU5zIX9EMihjEoIP8Z1Qw440PrCUf7atMqARZvcbs9VryTdjlVmVNBglCIsTLfahp
F/FmVolENzCfDQK0YdltMIqhOL8F+kmvzgvQ8Sx3tplJSkRHRo9ks4gaPlc9yQX6E054R8iqzZiP
9ZhaIFHLkntGFSdkHwjKvguwKROR0/eqWyspBpQxciAnIvWrdu/Bly2Y3MLLAD5MHwFNsf6JTekH
w9ELv5gaVE6ITd9bTvybl8nmJE+pMOZdAbwxPW+wqS2pMMQcJ4K74Bc3q9w3XOyVGNE/jYWDl7WK
0QoiURXUvMecmW6gprt/GUiSzJ4E8vv5HWjg+WqbX7Vlg3ES4St0NDkp5w/j7yxRpPYuIx5Y4r9M
XwoTzgscpr/+Zfw+8dxXEsUPYzY51h66dwue3TYbUPff2qHCmPNUYjjxFziQOKGEco6X8VyxGbot
/OHGVzWbvYAUoPt8NS2GMc+hRaUOyL5so7MbAXOclNSaqoRcHkP4WQFAtcHC3l4HOzlVE4J0K2g5
cZikK4TQG0yVKHLBzBuJuER/TVHnXWEDhXg5e5UYjAxD0XOYZNuJklBsFzV530Zl/e3TJcIfjsWC
JCj4AHjFs80fjHhkaKP8et1oiWLa/GNePrY2TMW8SWdiFFg7d7PamvTUPZlJUaxJUqFgW/cpBfwa
CiKQiWvCjE+ekr+x4wX6HaHzR+/zsD8cOj0jdhrAhjBGirE8ke+K0SwPq4D/W+d05/yUsSeKv4Ou
EY8tQwOCxSh1rtAc34X2ohofR6eO93spx/ZeuUXlF5Ckv3BpRXpRkw33BR82dSK4VSbN5l0ToNjZ
YB2KTiKemXMM+eSwFfvwc2T8Kdpm3ShqVBfenRXgxxFW1uu3Dvp+5qD27SLus7ZyXBcpXBLwEAUh
atllpyxqMLSqmwyGUwKHvdcAnAQE6CUPMyGvLc5GwgFKvOm0MpOPYmBjy7s0uRkmAFRCSf3oVsbZ
Z91JpDT0v/Vsoe2hMCCEhbfBNBjLldTNTmAy+omUwnawOmxrPOTU9FiMbTiLeAFRCN4DKT4pnm9Q
KdlNbOK5HhG3CvgtXrP4BecxVEEACqO9T+nJSiotq6lMqjvSeZtOP0SwgBISkmH1e1phmNoX62XA
W28lAGF1TNklsJYqYgIRV+GtZWJKzOy8QemEd+HToUlWJ5CZpinlNN/NulpROozh3WeL3zmecVBs
mQ/OvIMmKaaa0cN+xrsLBH6lhQ30F2HT3THbSK4t6RT0aZXaCb4X2nXjQCZs9THIhEpB36iLf4cn
EXSAEndmY/I5SgZI16eO6SbBpP/uxdJiqdyF1Tk5WZhtoA+KEDTGw744h414YYinrYWkqIz48KoR
QfzLUp5XZAVbTYUIeH/K+nM1exrNXs3wXgr3ayCsjrtuNQiD3qjg59UE2pi031MG5f850h1ajr+q
TaUxpzYMRiyfC5T6I7WWp3t5suwUPmMeVIjkxvrUlS440qmbpKTT+89LMv7qR2r7j+Ek/e7jfa2w
eJeO5l58Gg+uCVfoIMACBBnnkPlpVmmGnoTwHu1QtZpXLsJ10d0OYlkZeThO6btyg7f8NSGnqUMI
l33eMI5jzqGpp+evWd5VEMl6RsPSzGNjy9Mm3BPLwphEt0SQlFZXgRjcGGVlFYQwBo6hocAgpRj0
9bRXyAaBgbasuoTl4bv4XhlDpkhIiFp8FSe+CL72EdcEsVHEVioHd1SCaNaJTCgQ8mSlIPiNImLc
S9WgvLzMPPmJEfcZKTvwo7wDbeUXG0FNKkwvmqL3VHrZTDkSz2bKmUYuzMwYz9pVXSivg8IQ4UP/
GBEh5Mf8QEqbieruu9RmAYLdPZ1mMps8va2oJJTTuUxxU4LKwj1sAcr8Gn3uFFNv/5S15zjgrSq9
QJ4R8SywQs/u+LXkTTP5Iwcor3XmkTuvehDLief5pjAb5H9i2twWylQYO3brHKour0YbcLwIlVld
XKgAyE+0ROHu9zfI0emCXgoaZWsTNgAwkkkdhQM5kkBUkYRSajckAEjlspOpv8NynwPUITnyTeNq
2gLNN+v9ZKbikJAN40Klv+lsGCSXiMcaTPFH/cFWQ1a8cyOcepK3Ob/7uUsGDKAYnkTiu0QXtgXj
BCTfl2I8gZLlfJAa0lNT/T3l8Md/kgN9ilkrlaN8CWnUge841F92LtJdS4BipYiKTSLY6qtmW9N7
/hqni/NXcrrsOGEmmEMRpKmaTJgPRiSRZBxhPD37ezWDwd0/g2ay7GhH90KQmHQ50jcaDawYJIps
9H5LGohLNCO41EsPVQhfgjPTEdcSqsrE6c1WpkOv5NYSFMmGCbRyMO7zwTGrR0YHDi89ST+sgHHA
V+Y4sUNOaHak5EjrYtVxqsXEzNBhkfRSR/Dyt9L5aRdSx0hA6HGoOoyAtZLbOiPfkd0OBId1S2GM
iAJAEM9QKPDwzOGDgqPvcwNA6EOZCH3lO66qJq7L7be7HZkKWQZ2wJGyi6U38nOnMt3aNzs6c4G1
adXbieWNO81CXXUu/5zYJcx0mRHY8/SXUQ7zRUFEC/zTx6mlatM/T5mVk87es6zJ2tbk9o///7ab
+xLyi6c+0paJi/bC7xuw4i3rzd3H+0emD3ZGRoPhEhYtUCwuJjEzxFlUFenvCAMJYhyhHMN7R0IG
NVT5uuWNaHfv1XCR3z6GCapJtXffnmmNz156gaCwiZC/v3P07RMFt3KKDO4FZk5yaGe17xc3yPuz
10p0UN5Y6uI0h/BR+5OlUrtNjASW5goFKGckz/J8oPSyXXN9jJgs18WNgXLIOLJDBfJ6n6E1CisS
BahNA/cGO5ff91K4wN3fwYHJ+S/hiy4vDfga+kzfGrDZCVoa1y9kzVrbc7PhPB1vPbAzeQqA9/vC
IvXf/VZBQPlJG72Il2KbESh7KufveY0CXegV2sk7uKK7KXf+ihQYk+6nl+TiV9+H9ravFxGa5vQL
+D5jpoJewmJuKVfUzw3Kqzfz5rcVA8EnGRuHE5T7BhoT8pEnI39paIQhEoxW9Hwyj82XW+1gC692
hn9h2CBdbz5waBO6DU120UDbIOhAZm/DKTZFLN5FpVnoJiig2wR8ZQM5XcM+L8iw1T7FJqfSgKWW
GqpTFvYLXc8eLLIEDr7sWztUKMM5jZFXd9vfIYT4JNAAa+duzyA+Fo/f49X1/pki447KkSBvvuG+
505KjLFhTBvmQCdjRRKYme+jTTGWA0K+DFzjdKsiOKLnocweCHZ4tgAMc5qlsD7WxkLHWcoEJSkg
8/8edYnAtAsW8a4cm1bH/wUOASVVEunPRbnRRsFgEW3xLpz1yXragn9OEmJH4++7BTa3fw3NbwTL
YWiMvuI96zxoGp0CIJMmJt5Zm9k2fOdtA095vlPOAcCZSKJKHfAkFb4Zav7T14t14/PNhJy2JTTV
zD1Lh8rwb+Caau7e7MVepxqSLNilVASZOizQiHT1NrMR+FFw6n1c6qyIjXXkIr2raGV3VcfHFJZ+
PmgK7+1GU6sIBU+jANROqYUjRDC7KSQBOtWgbtSqc/+9Q0rLwaK3zeN11acv8mBGGoLWTAJqLnkx
o7SSrcKvtSSSuSFF1PZ9U7wneItwNewtuq6JnPLdiBjCsr8ezJZEbJjslfkYm1KXz3pJmadQFgD7
E/92jZT7Tye8cWUFZiGTqKIb06lMnHZN3RC040qQ5y+b1uuMRO0hDaWM4qcTRKTB7ziErn421Itj
J/S42dbsyCaKUt6r2P0cbJYL/ZvnPCydB+Ka+9EuXWmmML1tQwe7IPApJi/zyS5FBVG9/JY3wOYf
ArfTNCQs63hioTdlrcowFo5RqHZVZxWDyxiRkFq2K62k8IaUy4gO90evj6EIKY/N0yE88+o3gJ2h
Luzc2zrdP0HwEsvZjmjURNOvBtcSTf+c/LjgZZt3EOGkUeCkwDoFp8Q2U2hqO6DCaJIx0CHDm/dJ
oynQPCKNhQXeibYUhCpTkVTzjmD7C/Hme++Jf1Iyfy8UW63moZ5lrotdz6a3qqT9lXhU0q6WirAK
8mkBOStMlfUhLj984hdnK4GlZvCW85PL9S8oxSeQ2PQSN5PKaXc0T78rIsISScYjP9LDlEUmOB2M
PY/FMfIsX/IiZhgn+9p5+r6X+EdJl0MLJLiHB4EaMTlZE1b9PRLGsQjwqQl4FWXWm1NK9L9x8lhu
hgvPR/1xD3CPbAoB9RGU+71doQp78eXmcyiW9NZ6BdF6aA0sm31zo26a11ynpe0tdGnuCUco6ucu
UJT/ITjYIJfODqG93ATunIm4X6OabbHiKJctNwnmDiykGr7ArPdWMdLCJVCWmX7VRUURElu1Js9V
uaDdKpKku7z+2INSF5rOQVO+YQSTowQ/Vs7AlBs2OntEQj5DsAsLP2UcokDfEA30Wy3+cfcK5M2O
WarQm+uqqJjgHtWc4iLkIhFfqsTU6bfsJLMSBb7vz6uuq5icDZXOSn6DHRk+Os4KJzi6B9VQaZhy
kXQHDh9tkA7C1XzfW4LB/aX8lHREr0wqK9dz094IT3soLkKA5GFu6tsreRl3xkhwK+gQN7HiWzni
epWaHdXOf3gJlUorKXE/niPrWVXBxs+AJ3mGi0Wt7N3EmLa5oTJ9JuO69W4blOXHPbvhBtKu6d5k
Nejiabv8utBvt4GM+ONBDvSYLgsTOZoo7da+v2R048GlbBqemYyXG5WyBhNz6UvutL/G7kz9gxqT
n45v4eunmLFcKwEhErSyotjjquQ1RTQTcBhHYhc0h0B3TSK4DzIYjNfaX7+ai6CMkxc5abGww9vz
tKqh+ShwT6ToQEMY/C116++zNfOce5U+plzu65FBFD3leFqJ/2v6kmJ+x96WOarhFnG4jhjRgB9b
hGYscwg4LPHD5VnS0JSfqC2Ej7u2mpJcQM7MvNWdj2GvhIzD4+B//lO2Q+4+tDvErZ0oRKAAsAI+
W9XDm3nvYRnJO9RH5OaDNhaeAdLi1s0mwi6XzDIqkk7B01ghe1PY1NYqnvE1cU/057HxBAjuMmK2
+YUlxjGB7+Vsul0093qvLoNBNlgRD2ekH6EO90ExJiGauEt7vVzTpmeyWq4MaEhCbebvOJ+LM/t4
jMK+kMqCODl9j2ovGanMEqHsTsQE3ayPLtfAukIxJEi/dDAceC7HTWF3V2o/ce3xjBL9oNZKsNmf
bf89cW3yKpf1sw/Rjli7NCYaGeKqEqu2xyz/xH5itU0jt0xXy0Xvjk825j/N9CVvUg+7uQhs/dyq
PQYovyXdnBUcly5xQ0/9JpDWzc3FFva0giz2LUgsozoud07etJezqNkbzjdwIIj1AXL7oFyFy3+c
h+n0o7IoZm2vuN6WQMoF9N8bOXlgXuuMfaiBp+FvyGQBF9jt8FpM9+YV+cDzD9FOETbFshZN250S
gM8gtyLOt6eCB8IIBtB9x2Tmram7Ny476ako3x+MNKAlkRrdg/pgqC+Sn4J1pgjZzHOiSjbryMxp
e+HBNvYLqgwUwXUdD5dx/uCVwn1M4SlJv/vxox9YOU/1VqwqPD4dL6wtp6/EM4tqctqYFsbU1krR
ovejDKt9pVfC/7AdSPDdqghlUesSfE74BEzu8n1dmFyxOx4lDAFwK4JR0mN1sZtaRecTucpWobio
G9Ycuj11Nb7nwDrpkUWWNwqLnJTVmRyoxmyR1eV14E63M7kj1Df78JKz0+uoYWPcxvQ9qXs6M/v+
9fTbHS0Pv7Lx3qfhStQ5si2RgOxmximRu31jmtlPn2GGL0bHl/1e9GxZK0lt2Ivt9gZO83raKeIy
2NMRL5IAxuzb6zSVzaYk7rFbCq4jrUELsM7E/NeptCQlwbstiSNO2+oxFirHvgLyUbb4POHP9/08
AUS/ZOem/+GqnNJ5X5WbRw+TXWEjYGta90xbCtTdQ3pJzL3g9UPq8uaeFlZSs4Rzw4+3xUR2ei8W
bLopKNNFDrjP9JLu9zxRP3bp/uVl4uR2OVSr/rmNxycBmZjgpZk2DEshqc06Nb2Q3sDXcR3TbWFg
dt74ssZDLdrE0IicckGKaDG9Ke4WAYX2AkmKc9jniRkvQ03bBl43ed8cyP1/CO8954XpMaXwYDvO
JPJ9uOCB3xZWkhQ4ph0H4tYtmD8bGPzjkuo2bv2bhXqYNY/jp6apRAdhzBdAsQXXhwDbWALbqx1J
CQhWBF7lHQIOTCMexqEdf+IWz/nwfZR28jrk548i4g0q9OyHIXsJbhvWn5RRuCVh7WiGbC9CSWNy
kFVG538nc4oa11xUFsvwqZWe6ZcUh5yL+/ETbs6Faj8ab3q9b/yVOo88Gm39qpwytE84MbHu2bp0
hMnSLeOhJIm4CxMLJYYqt+ug1USFXCjYRxGcj00CWp/vaKfeAJEubAM2BJWQIWgQxXZt9qfV2gq9
XNDq/tjyyhMMzekdHJcUfJ7NKg6fIBWfNrC7evuNK6vb0DIzWR3ODXt1Xx4RmKYurAD4eOmDZNEX
Di4m8A36ZbnwO8N5iB4G04qQKPtmNlS5JV6FCNYEfTGVJ1313wvI8UYq4J0BcljrWY1TeFlUU8Vy
0UZsgCIQWcPbdZBtE1H53V+hDXW9KY2oiqLaYMODx9OXJQtYywdJvjYjKwSNP+iOCZ19YO6seDZJ
LnSxFvkOW5qFgx7gBNVmM6qNmXro+y/A30m66N1HSAnUoCamMCh+jVTLRenct3cltrUBuDzZ93Jb
x3pImB6G3POSH3DfqssAkH/32zaEZ5efYUVmt36FxZkNl8wx5iPg/EpXfBL9gxqYVHHGtWKMUOBV
7VjK5NJCCqMEjaQVHYMgPbqlawJ5v1wzCwNf1oNO6AoFyH0CBHKpcx5cP62t1t8Sdry7u8bQBtzt
gpvnJVvooE6jed1PoOwHLqgKCWSCwOhH5P5V2uL7uemhUD0FWPYr+sdU9OTrIdHjqMK8YXU7PWyK
AVTvxMBVyfkwdDx/Lh8saz3evt8wBEst1wnT4CBwSi5vPWY9wHdeYGTr+/dcVpWUrT2lwAYw1vNo
PmavWAsK07uVvuUsEYzPtLDWbb18faswDVz0n1PAsxKCNSYLLpixKhHSovgNzVdUpyWSzA7sIOGf
ci5S7a/6S7h1yyl1yTYfvhd4bHN/KE45NgyUQ7ThaVfCjGywZzpw4UvxCSw1P8E04saGEo1QuPpn
Oa6Csp/nf/DyqfrMwDfCYHCSx000eTSOLX+TSrP6IEYPDdjyz/fF3eoG6iy9kWvBHMe9F9VkCPNE
IoOHkWy8PdLq1/fq5YOf0yFByx3dvM0/tjtJV+WK4WRbK4dm82o84cMzKNRMf5990/QvkLjamKvw
7y9D5sNh7eoyE2DgRm8RzZj9d1DGAeg5DCStqbQlpfrgMjWgJXQ2e/GraKAR82PHGitaGmYyP80L
jwO51KcMXfsZGkX6sFJIs77OE6yhZf0yNgpeVGQHa7Jtg3nC3o2+O8WXDkbSe9VORxa2htGTNIr0
YB/iQMUPMdm7y8aWlvlsZS/1ibVnqobg84t38D9eP+wBSCgFitUa9WbmDxbaDY0cvAASH34Fejg5
ZYzKDKSXm9raLYxBeefWwFNKiTgMZ5yYlIiECxrpWkSG01OcZoVt2jqxGRVQxojvHkYAgeDRMt3l
5vxDGZk9PxyeB8KCzKbcJfy7vx/3qOTG8FSzogWV/iekptoBQslCzY52X2DMc1l4tJfG6SmvaTJG
3BYa4RA1v4191hbfYo33OncU/z8SCTHN+vRBLS4XdMcIHVGkfdwV6q4ymA+8bCf2+V5DSR0EA8h8
sQS14AXM2B3J2a++YQNo2i9trm3M2uSdV9QQwn7NuNuyZIfTGZEsIKr8e7KjsndeIfUbc0QGB6Xp
ifnOeDRvvF5HgfS7MMC7MmiXFQS0ZBq2N2w4QRZCGtG5Bd03gRcrtylxvOWSkCSF0oMYzfNH3nLD
b14/7RSKX0k9jr9bFfypkwmLJHtB2Xou3atbDeLDGn7muF2jj3fV41l9r+xZLJ9aGfQAuDAYTmMX
50kpPrcNlrko7VZVFtA6wX08lPNweqVmE6Tw6At4ldsjFN+lzOYlpxYr5xY8YeoIh30KCe12LwXa
4Lmjgl4amzjurPg1h89yV1xTRS9sjXGP7FWy1ZRFcJzCACkMeBYPHZ/NPADRkFzZVKZz70ReMJxZ
a7MQamDH+C2kf1OQg5EDiES8+xAAEEt/h2EshyevfbF2m+jhufL6qH1Q88yLYukzyeaS/di4J18D
HDzWt4yw9Ve1wtlrIJ/tdzQ3H50hyGpC2CCfR+cZTumxTiq9RUsx0esCoEuEh1iUW0y+7/UgloMQ
KwJ3HKteWByzkSI+FsNhzFpDoa4BjbXu+R7NzaT0NyR6TWm6kGitVB/DvBRs6Qlw37ayBLVcGqC6
l7EuZpQ5rkki8xAvSGKPcNYri/XZpu1DSoIui7OOk9uSCUFzFYivbrjf1wF3JeSeAo3Ho2TA/y/B
8oABOhMsI8vHmEtKEoVVLzxMvXnXw7ur2DE2BSh1e2IJcftkOEUx1klvSSH+hzhqzXU2uEhskvHj
ydMuxyAdVtFn6nA6OI0nvXEMvuilUhUS9T2VAUX+BDDVT7AUNOeeZqSH26rjeubHb8b/4H672r2K
8O8Bn9XIGzM1zsu2ucWW6PG2hlGEvzVaRig96c88UsOMp1bH3Noie6zY9V6cWfyNlePXjv1kmf+H
gtdMfZd17vN8Mbic8W7C3H1b46J8upJPd+KdiMeSVAZVPC7V9R1dJA0PDGBhUpDJvcKszH2TGk0g
dVJaF3uPVSYaJfdhwUcR+ByYoAYxyqdE6Idxbuo/4dkRPfZxHTQHx/Z7uouBFR9SjwOrfXTnCkzo
b5AgYIMIgzLiYigNzXeA+rf1JoHG2DqKAkrEJM5F56xZXC8B6+e748SyjpACSJetHr4pwVUrLh97
NX86xUEQVltnnbcZIPbX9XWZt0YxTx/TKSPXf1Puadpb7jhnZGzw5NNrIB44QyO88pcrw1TbpinS
uzWL3SNJlh42OUyEwpbkHiJ9idA5+YfHC5/oUm+fL39kJfUW8INAi6bS4foH2+b5lxvZjiV+SHUK
YcqsUoBwextChNPn+93DViTdnJF5is34K/FFTfTYYgwbJIgFrvcJ5v8Je+MswKlRYOa58JhmsVvG
KUpCoeps6ST12xLBU0tpHMemhk0zr3me9OnTpBK+ozekflWRsyT55ULDxkQE67iXejKjbRQ5i5Pc
3kkHFC6w5vvBma+rF81GwwZ3G5ksVoE0VcvhtCgQiZtu36B2Or9VV4CXQYxqArT9p5mBq5JnPEw5
BhevFeTqQUzPNXMsHSwwBywR8c3om/l0u3PrPi/0PoEnnuDzxgR9abMu5pjlPtKM3EtBqfUFAdQl
mC6O1s0eecmtekYd+vKar8ntlo8HLMpsT6OOS9dgPI9qSCBRlTZtHMIHYC2zDv4YwSWTRb9aSiZ9
A4YyNHGQDO4tXY5UccbuxmBcJMFGISw+MV6ewgao6iM/h5JQVelUUSsmAWv2vID8+6a51ZO+U6RX
IRN+d6IdrAyaUw3qIaj7afmWzkuy16XL0jIQfmhChDWOOm+0wNnDRyTkwcu4ZFwKk1Q3P9twOLaJ
OVcbbHYf/mjM9yBX6jLVFfH0fuTATsXlFXRUpJWiXG9RcxQ3UbQmAzubpFW/5w86eq4IeOyoUFDQ
DtLk0nHRQjmPVK9ci0Wk4rYTK2iX0QvtdSDv+WER7QgvmeSDE0aeT1xsY4IyRc+2cEMuq1+evb8+
MCxN1t0anXTNH8WjAEzD0bMiTCRvz+ucgOxmk6k3YlsD7xFWsHtjkB1AvjuH1t/zy6Bs0M1IlXBZ
RFkWuBeTOHGwopy68yJnfd/1EPF3x5OOI4HrUuKc4j83GfSajeLg98xIX6HGGY+JcaCg4p0HzTyp
CEcClyjdSPDqkhuJgtio01oERAn66HL1I6G8wSfzVfdjsCo69QwNurzRFYDrEc6IlVw39CEpock3
4bTb4bA2pGs5mLzBaEMVidXawSlFuEbbeJDkBOSNxfNXjrQ4asiG9n7zrvlRX4HWwDT8lhvcozi7
kho+iEClc/H+Ny3FsBTXn2fTkhtsA/GV6JgX+3Z6ZSctwYmZF9m5Kouqooo9NdMCO2vA5V3DIzl9
vZlRvihfnhbg6LZ5JuIWsTTV0A+dI1neLR6NMJ4rzYgGQuUf7FooJLWkmT7YVFFRyJ7inO0HWjCm
8AWN7nepKC1VG/zHU3DRxf59BSUAy7SVBmkYETIC9LKY1dH9W6K+g8t2IXZrwhs1T1txVI3At0NR
c/Z6BZXFI4XglLkozchvih06j+pEi9M/kqwW16GIbJRtbKyOWMWQXxJWOHFcA7awPdD/xS7ejq1q
YojcWLoo9h0eBnJeQFQ3u0wBTfiOkMJEiv30Uuuh8KhNUibLMiDrSTjt4nPep6AhTaey7kT/9Ob5
GFbVGvMqr1e0lbr1OGj6ktrD75P3aG1nVewCAqxC//10cM2dGYSBi+Ctobie6Nx5nA4WRb20WrTR
AcPKLWT8yM3wpKy/T7xMBQBwrMc4mZ3YZwF2WqO7VJpDKK0Su1x686f9tFaaXvmyNlSZe3hN8aWn
QTDyZ0rbB9CL33gPQ/NrOi05SBoXYOzItsvQz3Qz+nANl3s15pczIDtaBIJ+unwu4HaoUwialYeX
eFUXwHyv8veRzHSJcC6yJ2tbiz2moP/gkMoEdkRbrLq6OUoQXSrriWcnshH5lPNBNtkZwvjXNUBb
R409EEW65hdtfixItOKOtb1LUc/33DvBDchRrwyJflUeNVz5rxoHfl8p23uL8Pewj2btJ0jsYNk9
3cRO4YF8yZyws2Ow/vHuk90T6rAe40Ps4qlvmU5PofcvQ9qcXSvQLb1XNxU6yNFubkK4fZoMFBHR
mBKTGwbfZCni1UoHy8Qbip7vpPvH8R+dvt1/FC/lol+HHmOOUXtXHTpjo837W5+VlMNn7o79ZMG+
ljxl8babK9GzMY4V3fBumfsDDH4xTuqlXbwhk4EM7bvTK5L13EG3NHNeCFQWvODvIDX4CkHP2WxA
b44iPKCp55baL114rk6t9o6dHFN82up6BeuPIBPeEWB3J8PM0RhFm3iSKEZOCW/rePQVqZk3RRFw
IKpRx8zLcB86n9Bgj+oqJV4yO6LO9e+C//mWVF3CKgbFQ/u4Czbdh6NaQNrQr8hb3dqTmIgYngG6
kdAeX4K0OmtVEE4iE+lQ+zNJizwCvMEYpsbarDgrJE24vzS+5qFFcELoBVSkCEj7Hke62kGjOuJs
g4S6ToW9SZuo7fxV4glOgQMgd4fE9/Gm240WQjGtjJQCXulMm7qetm/ouk4SjRjmELyvHeLyw7zL
ywVsLeq+W5V8ncRzf+11ReIQaOwk8q/6XHXU/hdkhHLdimbskUvU5jg8MI/+e26JH95VmKaB/VYR
/++I4dIaSnZzt50TO8pvcqwca2k7HhU9lCivydZwNkpND63CrVomJHLWM/5GP67P7Yclp6SEDlhg
3z79JQxY2heifCMixFTqKgQZWmG/WryFCbOY6eMO9Bdps2dnSiFcaxZmW9IMvCVFgtqbxW8c3APm
ij9TkKStUs2HF9M6zXUvZ9Ftyd/hCwafbps2eDcut4WhkUPMg6sAjm9hqzDkr7ofeWpU4UdRBSt8
57PwWvAs7n1w9Kt1bRM0G0TZedZWET2EuJymzUs5t/tvcW24sSu1gHjTtpDUJ9iZNrwp73nO5d6Y
T9U/KUyjP6bV/tkrX1ibAVLLHO+xZIP13UYoXcVB2HVbdS5sebuavbSGJaddRG2pZO+CIw8qNA7z
H3/FcwZYUYERO+p3YG9YYspN0bqrVKOb+e0kOwjbfBDRFAIhnCR6g7853PoQLZf2NqAq6y49zXpg
Wb6ETo8XzUIAL5Z24HtZqUgXG0Yk5lc2dGLQiZUH+12wA172mrZsk/U5GMqkB/LEdPV0iGs2ajAP
CIdwxlt1gRL0zRqlLYmJdNCxP9+uOMRuKHXwYebwbf+bf7uHlld2jeJMM9Cz7No6r5vAW18thp3j
dbyuuPjhLZPdMIFQ0m/JgLr72hhH6OZJ+vXCQKYbR0OccNnQCEn1TxqjIieoxJ9C4AJmBeXb8/Yh
4vPayGDwbdcWbCDqtOn82vbefCw7IBapmlLHz0RG3RQ+yWt0mw4dHnUETLv/CfcNW3ZH5ObdoaYH
v0iNPhh6UuWpod6GaX3+q7pnoORV1/INnUMC8LAjwvISA6tI7GDI2PpfFKu/X3iJZGoMkCL3Ggkl
Hj4ZyAQ5TkD9wObJ2hPll7PhlnuDKgdRY5RoYqckx0LJas/9CCAxbNJtlNRCxv111NGmmGh2jqng
wyhYygZR5EbznoRHyMJCGTkQ95mLoOUMIZ6VCKwYXvBR0i5nmEM0Blja/+FEJsprFPwEJ43kUkm2
b9qDgP9uex90V09uu+3CBd570EEtmu5Z3ZX6cI26nzVruncSVN0NRHewiQ0tME9r7rXk6lFSpkwB
bTg2bDNvjiXPbfT19qidPaQv595+m/HFhjpvPYqP0C0/LuxWdd3kyat4HlkA0TRBDTiP2Ev8Xlon
PQEwHNEYTJ7h6YpOrFPI0O1tSHljQDqNVukstNR6ieQGaRS4IZP22DhyakJrndjpWDDf3ZzILxcw
A2szruIIzPnGljsb1INibtYprF9gIF7ItLwiOrVeI3l/2sYx5TXjwcXjVtra3qzan46QKvPVCAh8
IvDlLVHkzvVe/gkp7ALQJdWOmTPgzxSAWTXDYBBPIo4H+VOYFDgp3zS+8QpJxIDTUKd79h2a3EQq
cIOUwCKfOZVu4famc2qwO0Sx9c0wokb7qI7lNzIFiW5HZVN9fJxFJ2EMxVSW9VERwKD2YVf2RzpM
bPUBAIRokZuKy3rcoVYgCCe/IzN7g0ccoe7APl5MngqgI4yYuOEfgTvJyYWPLxZJW5B7UOH6ZRr+
gshHav7x1tFwIFOX3klJ/FhI8UvAAuLH81xd0BUiagMF9IvBdPCBhTWSGdvgHfk+Jd1ZD0g+x80m
Xnyp8igwpYceVLpgZ51DKtNqptkRu2ATPTo8zC1TvcknEnLvdMS6vGQS5/2CLWXWPlpr5jtVLLdg
iRoJYZSFVqDT1K6L6oaPZdNBHML7XIs9j6kV+92NBlUOxnMUXZgIRhSAn5H/qsXhEBC/3jD0/E5k
kf/7QOS0Om0XS08qo4cva9v3nlOjEVaUb379REhUUZWXjGAXdcBOkYxwjUZy/TgAtkSQvOknqFaD
BP0z+SpKQ52+/M4aJGtWV8hc5NBIHW/Oja3S9R38DKepHIRQRT7Fs5r+sfImh55kWHTtEAZUO9DT
2QkABDDJLRkgcprG+Dhnr17XkTymixpAbQ3MCwXSqzHuKcFvNnv6ikS94/7zoQXg/IPhxuWfJcIa
TJuObtRIE0gUHf/3mjCYb6vqp0tq5HA3iuA940zHhEQLz0Uh7bc98/C6x+QGKa2FcCNvvwMItnPE
GWyqOuMfD3Qt0uDUdLT4WI7sgUWdgCfQMM0AmkObDe4yttR8g0qGokG7bLW33FlasPbNXuD/IQRI
JSUGiakKs2HDBC4gw0hlYkFgF86m1Ny0udFZTNt6yEKAU9SJ3YNRBfd8DjAK7tcmW5UyxiS7NJPx
MXYUQbBBTXY5lg1bDDv7DhUn7uDOAvHdWZlusRmqM+hJw5lG/Gwx7KuMm1dHMbO5PISS8y0eSiMk
S3VsiO2Nvni7BYBqYX7dtyuLqz0CJDFiV3EPYTfZb2+pf7ZHTZLkcbPtC+OUV0hOTiyFFdzGIuyp
YiZPh+sVmYpQIlrPAIhRUPnnGwQm1GTHDrq5vrBgD5L5bmy2AzM2VyDnYEK/zbmPYFdY7P10i6As
bhedmh4F4QcHK3vnBh6ZHvqWaL7dJE7bIkFoOdKtLCj62CT2mGS9Ck4Wt2o2gjeoZg449ufsZu86
wJtRGcpxK7OJ/SAL/HpV1542rQ3nfiA2qJ3jdsUK4vdRE1adSchH0ta2C3FCZgtOvFAd6ZP2kKYQ
3Zah4sKNF//+5XyCplfw0zQTiY8vbJv5PpA+GVmx0dCtFtSDg3xDrOaWg9aAU3YJ2o7wrkI7OoYN
+mwgROCyABm8xKJ+Yvc/3SLESCul+j43A4VwTSvD5wNSycIz4Bes58In31Y6amF2h+2DVFaNiyni
cCDRVhzaq9PpcQKDEXM8swJj6n1g6UDhd8Fyjv1oOi7lmFFyZxe6TwF/y+AUdB+B18PToaHFg613
Pc5ZyX0nrO7HJa2phPmZP/M01zmVtWL33LCZbC1Z3nrW6uuEGJ3jZ1tB5LzVqAoKwI9YXMwJLVI4
ITbB+edjyBTy9QRBsnVdARhhTh/VFp4IWs7mqzRgTCGKjQWFylGqNFH77Jw2yf1dfY3JJEFj5cjM
Zvw/DOg+Bkb12E92x6Ib9N4ICyJQOOFLSF0d6koj+Z4hMGIb8pi3bRWKrLslcCI15AVhVo6ynHOr
LjqNQPjL3qn90zr9XnPYhxp+OIoaio1fPk7FKDfJnr7fv4fVXnNKkubyVI/bNKQtJIMA9htvge0o
AuyHAew5rmRXbgIn1oDaB3Y/atTJ7s7GNpBSwb6CWeQso5cJ4tP6NN9i71btXO3fH2M9GASbDfH8
Elrn1nI1lDc1qeShtgEUzMDoYJP1HD04tBTB0Mq802u7Jr+u6IVwPbF383pAAPCCGgx3vxvBxGVk
/C6iVTpjC0z8zMZHsbscIXbuCCUlj+fg7gIQGJ96ZYzawZtun5x+jwg4G+BiTw4wig+5Za/1MVa/
MMJhDeGn9S8SuUnxODQhRFpcjsfT6efMVR1hrVKtfDLxm/QBZz6TrmxF5khn5OyqxT+/S7R2ZocU
xgGVVn+6haBzOoaEnEg1PNyJa/nx78G/z/dHmEq/mHv91QNxLkQp+3dsTxZT89b0JR7ju53ng7No
5aCS79loxRIfNjiYFKoWOogVzxt4AQj3wV7fTFzjYhTiRHyFOUox561ia8EF1zXpN508S579hy/E
p5xOJDL87KqJlOhdOkVzDVfX6GZtwzfU3Ao53Y7NHmQHS1l/OAhId4Sw+sVwuz3sg+0GxIxZ2e6d
o+3ZZRVHUU1IpZ9PLi7WTNtfl8mQinJVzuWxiym8/xe0cMavDfP69xirgIcNBepbqwpMIDAT0fQP
1YdVY+/QNSJVyIA+lykA5xTjsIhbfqcy/g0BTqonKDUz6smfnTApHxC5SZsMrDHX+UfTVBTkBnBJ
pA21qGqVjjfvy3Qw+DPUAVA40UJwsyqlhQkZbvL99nh/FASw2EozKcSnpcxVkxW2Qf1mvnhEephJ
sN1Gqrey0lgbTU2Pzmc8sOWTleOJlkrwA8oAKcmpuJE3B8ydu7J2JBqc5XWFXAKlODcVuDDPScef
0RUgrBLQ56OS94Z2r0X5FRlThUTHZGJpK4CLDkSIEn+ePfLRib6eiWIUUEto4SXgeZviKwUlIneR
SZ67zgbO3TVnnWB/bBb2g/8Fqf+bypquRTuT8YjPuKWQbX9zPqX84qy7C48aXI9JF0cAgsgT/LgT
59AlBDvVXKnThNEonGnmZHzdY0619l/qhnio6Qjn/SXk0K14osERjn1Zv73az1p7H6N0tJAArW/f
D7bFqNFqkBTxO55TfEmeC2w0wDFYq4fmzC34wFYv00Li3Fcnfv8CWIt3+UYAmPeiWN8q0K95xeAr
zuNaJBxPyWlSiWlRkH96lgR4sCczs1/vsv02UuYka72IojrzVBnVRAn5rwweiA2Hjulx7b99QXYK
s/ONC8H4KWs94x+q7c3suBWyQWE+p5Z0Knbvm58rlRzXowzyi7PyKuguMPFRjEYBSSsJZ40JAQqr
BCs8w6MBbcnp+EIXNym2s4IGNn6dpb76AFZZaGmrRAwJiOIo/8qkiUdo+eRaPhWfI8fRUBO/7ECC
B2mDlEgOEPHEqW9IFfK3AuDF73muw1SpUDm020Q1XplyqDX15VvRpang+M12UEGnzqDNxf+Z+orA
NWd4+CC3H1CSm+VFhQ+mHwcQSy9lClEPT+91ioiqexnrIWB1K0AvEVb7anuOPDblWstbFTDYthLN
1w4PHFnzCA+2aNaJWfCSw8i0kAncP/a5l85P1cM0ddfuOYPQj9TqK4X8ZU5bisKht/wrZxil2Gv8
etW8uzYHRU4EtmgGVXqaVOP4539dPCfBfWrImnDr0yOFeT0uri88+dQtx0kUmBNRy8Xz24Yd2zSa
34k/uCoSgvxtHi7rLcImSJB8sYW8GMGH6FxDMMgSJHzvmcUvObzHjWcXbopPYl8AJGwJeWVYhGyM
w9/fr/jnO9KL0IyIuAk/oOoqtk1ydRz/o5gJVQlL+c/z+o7mexKGqKhV+tAfIAxubg81e+voZtEU
x/d0sViHhvwqY/LcKCUtxKodoTbAuNiwf1JRRK9aL1FgGIoPqLEsemeq9D01c64afgN6yB182icF
Sw9CWfrF8+CnxNsY7JJ+fEWqP51pIuyvp+uVrbgy0y1rzyuxG73DcnIGLzVdOgJK8tyCCl3DzWy0
0hGZ8hWEQ2yiRrSLfeeJA9ETDWs1ocJYe3nK4DMtKkfMeF69lXZ+GnXtg5pT/ObP5ZKZ2uMZiwtD
apMMD/l33s/g9J7ZWKidBvlBiU0T6P8392wT5m5HP4+WzZOvc60qGD+KHhOk4wdMwOrmyluUFN+9
HPkMA5rQrgdxaA+JTzcbRN3QzsNak5OBYjfltJJC+bsX4miOt3mOd7w12IqlT6CttL0GfJ5bm829
GzeH2V7OcvJJ1z4rg1QIPp5K/Hg5LDxUzKwdnbku4PBdq30d40sU05vb+JhbQLY9Aph9eIQn1oap
LYn59f7bpLAxKW0NLqbg4Msz66edPt1RhNKLZQ8hR7EIZA7mKmVKD+r1ypzjGuuPK2IMlhrLzcsc
iZ36u7b+k+sTrz4poAPwKdkUraio9EatxwZcewns+jB+wd5aIX2IgP2uOFbfRCsEhM+6+D4uql1D
5q0YHYmYRK6d2jEt/XZbAKeI7I8v1e1HQH4qRdkeyjkaYBoqQugCHnKQzuZPpvd23QlfPmm3pSHJ
rUUuAsQgIhmE4VTRWmw2uarywWjvMkoB0f0KZVN2sgPmewwnfsRTe6Q8emwvLu4l1TQad2wU++d3
g5XFWDje5HjKxhN+2b0p7VjaanDQttV53kI5VTAr7lElvyDhpvwFllMRxpcEWJa8/TBivLp76/Si
W2b6H2ivqfrZopRR5ojFI4ly6fY8TtdWuKb/yb+GXqN/6pZw9iugE8gnsTUjm++Xp5YjAlLsW9rO
peTXqEPl4UEA3KV+BnLwH7jU2bjbB3m8xNeqDnPqZs1kUhhdKO7pMu5B5caXxE5Z0K6EzE4+PxMc
nVmfvJApNw8lrkJatktPTzZ+TPgR0UwGgo333qWjP11FjaktGqOhJol2DDMmY+x5KPe6IedhLKRf
6wPmlKyEWq48cvcJV8EI0GLx49lGSXtzi9BFYO5SYcVtm2u+6BJOxI3GH3ltGy4n3P6Oz/J6LhfR
PM+ScuolgYZfAlqoetPxObtajNwTaguS5Pid5sCl+4D5Nl3uDMx/ygcz42NXmS1Pq/Gn3QnqhXFv
13+y47Uyfnxh086ff2VymIFvZ7B8ZamlaAB3gw19HAHQWQoDr0iig1EZotLYRX5jyybuy5N9zTKx
m2gt3se4tqokFp2xtRUrsZWvX2WmMzgvonNXjg5kj6CQ/AqR+WQmci50Zudq7oUAet3bDxzA+78M
Z1/bllUfsxMH7748Z6GiHmergGmB6+w9pp7xShb32vYM2AtBgiQHYvx4uKXXGej0jGOAGxhzBOlK
AdtmrGnWC7w+exYqZTT8unrjw6UfG1ooLeR95dXP8ZLdQE/cMyA9e7zPUd88NRPue6N2lyjObVLc
5L5Rd+/uiiwDFBcS0zeQzlo0XsgtI1n/pqXdwwpWrG9o9CGsO3ZOM969nbDDU0PRFfyFgV8WPCcb
H9H7hlIRHJvWdVa6yU0+xINZap01UI6vfDPPrFeV9lC1lJxLc8iz5eaES62maq/loOKRY+CA7SU8
6/eedTRgjMAZRMrA/MDR4aDjRk/ieVe/8+PbkJA0oJOsIO7GlE8/u67uAe+eu3nVzAzz55vd4iq4
dJ4geo+O6gCj+OjIQQJpxzzOx/zzWEZj/VzDIVXC8k5Irb78+NxVAlQp6OnMGXHpNKkka2YliQXm
c7rs735pWeEmCiEYjCIztRihFQFrtlfl6u74nH/Wqtu2xgCjagx6RA3yUW/K5tPnqEZcGxwhLSeQ
KG5KyjiphzHOiwRwm0r6dKrG0dLmpvVoKCqgHLpgsUzd+FXXjov5kaXsYj6b+wM8mhf+RR1Bcs+i
ZfKG2zEc15rBrZG4aeoLntCBZ1mGcFgQ9G2pzuM6U9sPkZ1BKfxyjqK9KSQrPuNfwLAds+Rrh9p5
Ninf79TwW+4p5qZXat7PLpt+SLfMT87eAHF+2wgLualN5ml8luifbOX2qjSbg5IRY8sDoCwIiK6b
9odUD4S5jOE5zVqVsygt5m1xj3UhXYTed23vzhIvw5ZJiQeEoUOiYmHQFcqXDVvGOaVnH3dErqIX
WWBVZTpmIZ2/KtHW9NrNhlEsDEHZ8zcHm+2O7IRMcK33pi1qHG4Y/x82xU1eIjiCvesuM3vx8nBE
04Mk46Qum8luHh+3dsc92/QsxALCVErIVpd0+xuLs5mfBODfaw5XZEgGCi2Oz18i5qvTJhtaiIGR
uubvCGgzoKQgaOE9ZqFm0Sg3EgorHAg54M8f4OSPkTa5e1/fjMQljcAsYuSIxkJJnzZIq6/OMTSt
oinpu03s1dja1uYW+fhQBbYw7abzxqTuTrrdJZr/ufSOezBtqb1c2Gi607dWZ50FEjq0EBn9iFxl
MO/casbDLvf+I0TKq4+FN48Xvf7xe+tm1JoceNdSXb4yPrUX63z1hPn3g80LP67GjdnRfFAWTLTN
A8yyHju79klcni/QaBjjD9RvJN64csYxFm1+hsCNGlPttIn1CQcGro+/NTbz8Kzan9CEMMYzNpYf
XMY1xsum+RYmOtIIYVYDqJAD1TSUXBHDZDM/uEQmrxmXjbiUS9XKIaKU2GRwGIN5RH51zq2QF4BO
fZaFnaKrmci2/7SmsKiit4xpSohZWU2A/jIfldjD57ML8tNwRkkmtDrPdMEgSJepUcFRih0rt/y3
SzAeLulnSnZcJmMqG/kGZoGHTXgI5Fz4q2BbuExBRGOGt1msnphMueCfa5ss597mjp9mCaP0DlWv
ughOx6nFOJqkzbn58b8fpo9qszgiOm4r7BgEmq5lWC8HgK7ZaawtR/xvI2GMIcQZav3634rqmdPZ
fm62xt7t9h1VUmHsF8eh2NdMEY64z8eoVWWnNGN3gHwuboxsoGkWOLoa93BxycKxHoMckoP/c2aQ
H5n8tqixPAliPOwyrsugc4lvmxle3hGn71ugknMLnpeVt1XrXkIZwFbrRXgaE2JVz56hLrc4bFhU
FHKCCogMDL4lGn0H32Ip8QmfQ+sNpDfjPMNuT9+vUnwyH3UoVpbljDAz3uksp0APFZT/ngu9OE2g
1FS6wsUXj5jT6trSL4IxVKsVgwaLfhbvDRHdTfgrWL+b37bheh8gmUeHRlMVKm+WPcr7uqx7AQfA
OvhhYHimvntUpJQk5XNaXiGlGIWcFdbqnv9CkXMhxD5ll9k+isXCaLM2emqzg4QcePL3dACz7DsB
85aB4XajCw51iums0bFQoQsNQEbke6D+a2OFm64Ya3TpuH4/PnIswmu/2yqEM+tTSHMNoj4rHWsI
AdEHYZdnfOkh7acrTiyDzrX4tHZobOVGqsDFmEouVOjt5WyGtuLLkkXjnFLGEPIQBc51zFxEq3be
WmgMR4+0vXIxp6PNQGsOsXlZGwDpqdju7K4M2lLlfPfM+U9CcgvDEoZXtyRB/W3IlFs3O6ht2r6y
HJKeJfLWVcstYVlJ3ufjZVIDhh/pWb/B3yRBDQpC48cNg9SvJo/gCalstSzAlFaXZOBJ0wg8i0BU
VYbFI1y0cDy4u6nRj/BRV5Ry5zVOXta7J/IlGMGSgi+UmpU+7NA/5RNAB6/Vp0OuLzJHeZRKx0LX
+XCtGAWgNnJN1WSoq5Lam3J6oKyrxDdm6nqOXdfJy/jqoFYSFHsU2lJnWyFPuy78/AgbFx9jdh9Z
jY0hnyiwpF+vcD+DmHA3QmCXhNJ20/RNzvVb2CuBW1w/8S1+ut66s97sFXR+0q73MaA8yVwdy0Ls
ECWgHMbbxEMU7NTONoeH+vX57imt/FIwibtOzjbkYBa0NYZDAqTgIxqkd8PAVAdSdq02oDQMo7W7
chLiWubXFTEsBgi0hFZ4G+S/l8sA9xqKEtB1vEw/cdEsPazwv+/1DAGsbONUXsnWTyUfdY0pJ4sl
tIabLgucQfWJWTvuTmOxBPwz3/FHvvgGUCGQoCZPQgN6U5RVflxGev3YWEQ4nXbjwzsnuuw3VwAY
xCd+eLT+E1a3kSTKyHwrvnFyw/3SkQ/5c9nyZeFPFs6d5nKSWmAx7H1E6tbgmgpKHLJyfVZ5BqVJ
LdQsOGUiYYXwEhg2rY8Sp46ypgxZu8DonnW9grlijE98U9Psb1i1Z52ChdUz4q7s7cdeoxC4eNN4
qFW8piaRMGJtSXBfS5OAz08ooFElTzw2ZALpIiiOILCjfn28ZQKhal8vv0RI3gctO2SKpF6XYNg/
wret2ZGHp0jZQm2hPN0ZZOmlS/N13tIhMBta6xhQlakklRfYGMiq8fjAA9rGtg3+/UIA28xmdvVU
gK6m16FOIhRvdPEATKqTX0+KkNhY92LNvg5EtXLOX6fH2nYe8K7L5yyyHpM8dqhqq0rS9YSD3P8/
jUmRHg2rtbbxOo/wKPottu86zsz5yaBmKhcFsq6f3qYcHkbV4oMGU/PkNBOhtfauZI1r9TldxI2f
KKXJ7RBpTytGbPpCQPLGe/Q0iW/UOCJn/C+suyVb9N6v6VC8FgYnpwIaotNqnBmsoGuAwk5tSWGT
5Hw+xT98ow9biT0fnq2QV2oKV0DuDnsFRP2qupNFbwRa1mOkylI7Ynwu1ktLEIDrfG/Ve640fK6S
kU2qIST10r2QXxXPjOONEOOpdlc55eMJH7xLvrRgi1yQGZ2LJQy8d1lOzrP4+TVA5sr0cPMXCqNT
xKrorAzR+Im6nRDdMFAATCmgResUq9oCW0EuC58zvXtyk4slbyEYiZ9CfcG3mCZKGJWTkAJz/Q9Q
98WK7CbOsRD9Cw+okqNfzdkQLzVWZviUeBLZ1p/m+pqwk28qG9eaIqdn3ZyVW3gpKu+YuDsIzs9h
MXMtb5iE535r492PDJgMYEiMS3qJbPR9JdQtilRgblUyvjGNy+kGFHDbLswJiZuCl9fVifD6J+dR
G0GhjaY3P7vW34B9Cf9lAGOm4W6nsc0T+u8oNewrkg5TG86lRepwgFnhB707/F5M+KIefCtxcHrh
ueeH6+SxfF41FvgKXkOODx4Lw5Ranyn4kaYn8RMrcAmR6R3YBSMXUtXKz0buAoCPFTRbHZleylqn
167dtbdDCg83YOdsOT98nBD4PYj3dSn+VRCcRAQDdOcRxNkF2J0u/PHQ7OjakOdEiOK14iGnlB4j
vyrvcBB0/RbR2k9yGV/AnEQd2lVwvEsXnk6UQF6HNwoKzeUI5hNLq+0zVnSN/RlrNA7x8kjkAObv
FOFSzeM2soSknAfvO7fBFLY0ULCkDAMLp1GAZ4zCUCf3r138uvilu7v6YQfIn3ISohh0kPYVKEyK
EThGk4/aAfUl/xZej5XHcg8FVaXmoLX5GuLQKHSuGkPP7XZrMniiVAghKh+0jKmx62xMHQofViiY
drWEK8xJBn1Xo/We+KxWSaI0r1k01AzyKzsgU3M85lXcqC3S/y1N3JSgssynUc/dq5aRLgE6vKUW
P/VGQ/L4uJRwpksm28aS0hWRmp0BUDOLnboZMleI6hHdODCWhDyyTKTLsNVNK5qXmS8wTMcQy83H
wsKeum5M6OC6SAIsCVNQ2W3G1/6aZ3TOTfFznwZ9v0tGeDcsqixAhMk25YSHt6FPcyPaNcJlLnyg
J9K8cVttnA28+0WWAfDgcXeTIb1FsGPUPQBdQhVp1XPj8PK/5DTV63yDYsLh/SeBpJx7RXpFMaq3
pkJNS3eEa51OdGTVgNSOdza7BcAzeCgzQlTfuAQB25HPCPquTYYdoapYGqr6uDNnQSXbwSUIJl7x
Eg4RwQxiamirlWLcGPEPJcSw64tESZhRyHKK9/YqK5RDqF9l68pRInzL9Vwixo3HiLzsdnHH3bvI
JYJ+T0iSYX2uMI6ZvfrbRpkQUa3iVJFLn8krl9RdsE3Z79R63uK0kVxBiKnQ17M8TcbtvVu1envF
lPptaBbk1+uIhPZEeKgh3T5En69D3535ZS118c7QzQGu5n+wrdlpYUPFTRCq4xf1xz/WYfDSBYzw
pgC/MZKP7mIiOThlr3AWj8XOBxBuEn9Ny16EsROSNwW0Wr0knqsu8pEjTcu4HbvCrdvRD5iZzqRl
9Fo1fXfuJwtekEaw6j878hU5dEtlBVFjr9BOTNaxZf9G5kQQEsivkyfb373N6WLIuhvAh+E1JUPK
COlBjAMtySZvKz0xRjDnL8pqJoiUSKmQmuIvSkAAkSRknebJX642Za0XovLGFp5TKDysk8dM592s
s2Pen7+WNslI/tjxPx0UKacvmSc2mrKgOC4a622BrhmCATqFV5UYR0GXs7Of71D6FJi5776QxjWB
AjMDqsM7Wl12RZOHCO+sztiEobtWRsfzpsPG3WGig3Tma7K9UudZZjSjAWenN1HmlotNaTiK96ce
JDB2MDkm4drt6bylLCaLQh6VQwVNsxcJZdDImCKGtEJ+aIA8T5ZjwV6aJKelJPRTqFnHqofkOFFY
H6bpK4W2OD1CeS2y4WtYuj1XXxx0HPOGkROEGeCYaOU9l5C6IB5VTdIcPadnKywdmuJz95jSsQqA
nMxyg7qtSFX3eLEiNJXl4hX1I6en+mBwfVKPXH+n19PUslDOi958zTnhFVkfAAcmmQXj5uKp4eLx
WdkZ+ZP69mNhcrmcHSMbiETmlPWU9J+sa/2b16I14085I4K1KVU++0MxwcSx/+7bpI+WIO/M4f5P
Nc05S2ed/MeVBSVE2sdihyJIlHIVEP6iN5pZ1Y0CK9rAd+neYF+RL4YvwKHOkX2OW7qx424QVKss
Xab3pQ/F28u5l9L5zcD7kyZkzExqoCj+CCgw+aoaF+sKPXMkVkGm6jIxmMM9OyYKNQbjhJzaNHV8
uRpbrLm65BSl5xXi9kNQuKK1QTnFtZeTngaqQqisrjkMkt3IQYMgXriOn7mlOoBDofrCnSkMiF78
sD/sjrfvjrkruRLV6LbZIOCRRuxypTQtMp99ylGHFwyhCmtIUuRVN3++Adx4og21PMN1zJIKC2Eq
z9X2cHxuJIy3Q5/cAfVNdEPTu4WTIvtuFIA0mqn9whFEJ4jqdexGCoGniSvp9izonz52XJwI3vON
Wnb2xoWU0lTAIYlfXayOvlPolfUVyF/+ryfBKERT9BbP1syfGUJk4tnn0IqURKpCNJL0pRmBj8Uj
l7WjI2GsxV5y+a5CkmqMCCqtbtNgFsw5HmSBlJGA/2a+YcVHutYgBGI/nFui4vngzYLtMNyM8hS3
COftsURoMvpdAA+z7WcY3b4J5Xf7UbmSeDAKBDLQfFKAEWmCIOQO8Nmkh+tsiiiYgl4JTnMf0Wm/
sYBUUvpVWJiBHLI0uR19TDER74y/iMi2JP72SPoGMatqkwX2kWSQ6VI1jCQkBmbhukJyNhErJiQ7
+9HAnaO4XYo2c/ll/NuL6OKqC3g9RGKW2oLEtbHNz+rLqzdrLkZOLmebhiTpX81VTz06E/GxZZUS
0t/XKmbAydYwL8Jf17I5y6aciy5zob6e1Pe1DbDwHueKREn/zeGGgAhxcmz1EgeY/Eg4ie7FaWEB
SBsZ9M+WFMCnO93sdrdVtgcYhP/SzAdhOX+X16Nv8dKOO4uye5vP6Kr0Wsx+qqv1Gnttf0QlVwzz
vtzLO5WvZbfcqbKHlqqJ8e8tR2A9VrUR+lmL9NLzp7L7CIF16D7JkWpuD/9w/GEmEDpcBI6VBUoa
OawqD2kRXj/Taxvm2pUbmNnLzUt+aSCQwS1vQuY9yYKPjo7SFTYr8S34RVyrR4M5HU+SO3VMem5n
IDmcUWks4YekjSvG012qTIyND5c+27veqq4JqYfgpkODuOi83jifGvFxe3gLpg9PymRQ5O+ESpA9
IbHiJIYpWNlsNY/zS0Pp0rnUO5pghNs67lhOI5xwF3ORO8qzg6Rx3Qlwomg4xUlV7xlpY4ROavJe
cnm9FPQgSPIH1onCdwrjFJ+l3pnJXCfyPEHYcPFQl90CAQUOL7URPdLZAd/ehAkEOZgXDHMPz2Cd
EPkbtcVcfjOeKxvl0lQTXMst2FqmJhhSbtUcSmUN1j+2HDTjGiTVHkFga7d3NxVD4r7AHUULw9Hk
z8sDbZ9Bnj+EqKNVZLYxy0Vs9njS28mi1EXHgIqaHCfQW09XxQsZwctaRDGxJz0RLKzJeLtLcgk+
AP8haeGzM4XwaXs3jQnDKR5qduJLcgBOgv93relTQxCDckUF7a2KP//cjcsLpATOOz7qB6AHvdc7
UYs8/9mFb5Hl0v8U40gpsHJYJl5nZZQe4TOVlDBf2ps6zkUixV3fGhvl1NcxvL73qBYt+ac1RcOI
nU7CBqg/+z5EhVyY2SsgWTWDq3De+Vf8zHLHULUZnToaeAuh88lFQOUIRmxqtk3dY+a/XuadsmVP
xVhR/WvsNFZPgJ+ngS0I4foGg/QFE7Ym/fFtc+YPwVaW/Ix5FGLevd1vUCss/s+bdHr6gH2bWeDv
O7cDH4r3dqgyMlX40VIq181NviTUg2bziUmNPZ7Asw/z+7zjR0xOq/hB1YNKDXofQnC+eYNFuTIL
Za9IMgIDykZEFWcb5GFcXLZlHATsFHv7ndVzpi1vYyWsT/Yvl8v9L4R2M4PzPDs+u71sZT4is/qj
CX2nnXSLl5n+3nKxAhCo/9eQfXkpCWiE2//LDtr5JkoW6PRFxmIH76S4j8hc+SqnckxZ0ZT4HwEh
n/AEx+14yqSnJBHEOwuJZp9oiajukIfzDBNBp71wi5Srv0LJtXaf/m3tdQJ9a+dt9I2kfgNSojMI
H8G4MbqpDQptcHYDtTIBSBQWk2hgd1ZrIzhdheVgTzZYXDVMS1hTQ9TeUs7AyeIiacDUV+66k1qx
LXtH1X+faFoD1PzHbk8wyYIK7A8b+XnlpD5ravQOk2EN38Ry/ZcnX32OLhiF1mcorl+j3uG1XCLm
xnHpJiUVsjJQp7U0dFWpWnkklAbs0wpAyL5KOcXLwFl5bHXG3Oaal0LoRbYaY4pVfuZsjyQfBVB7
IYwGuoB5JSbjnb2/IuMIsONPgu2/yznA6pouHLqPthPjK3+awdThTCqqAb323Rd1N+9wpHC0Oxtf
y2JPRJ2ZwLgL6p0Q7ppX1xvvoUahEC7Gb8OGtZKh4gxG/BVYofgi3jt43i/+jvmndf0WHPgMbcAW
I9W7+XBrnX+srYw01HX2SWDuerFisu2xIefIoCjYnoNNnYY8uZg3V9a+OdNeDKpJfxi1ztlXtJ/V
Wk0kkeYp9UbS5ihnqrLgyXLTUyEsV0Bb4hmvGkbF3S1Gd5gocBZXOia5Fmci+Kf5GQBln/vFjVE7
AQ6GZIZEgPMy2pqIVX4/WjlRcv/1YJdbPHbF0tRalwpZDDjH5Okdi+hNlR4GkfAT10MtqF/YQXO0
uyx5KRzHquYbWMw5ugnIzsA69lbcCDDsfisuQGzZqYqNNGIPf07KhK9VEZZS9v6zwOupkMhFMKJW
mjO30m9yYHJN6Am4yyXfJPwb3933KNZ7rZl+lMC345roJGfflNQmCDEvuvcJFQ5VKAuzK4lHPatg
vgQmSK1k6x/9W9V7/Ah3Lti2L5puVkWlGweVFfGnjzPDQqof12FkJhb627m8zP16ooaXViwOMRyB
HPoofq6Evdkn/WBT4Sr1Z11Q75pmsWrJzZvxG30OhFfqOV3xA8HytzbAC1bhakl+xxFFvnF+DuLM
pHc2MU+f+zcz551zSRIYXEnczjJ8CBnyI80XPbSSb/5KYPohMbqu/yqqb6sfZRUhjh+t+5hdHFiY
4DJ/nzCDIOUXJWe+/VyZvcU2Y+ZZnxgN9aGyDXsiUjomfcHGcPwRukdd52V7c29yIEnFiIEeq3mW
i+BTTj3RD7X+oATteOWsk/fkEfkrvxZps7Ab3P4EC+NBqQBfUg4cMUGuOaboUnKPrAuZ+fBrX/m2
UkEyHNY8MM0oUuz7aVQKkR+PxBEHjN5pzi5CcaGUG8ybtIdVoFeEROYKGmuVuQ66LOqpg9gw1o8Y
ZpxPjJIDtPzBBNlNxybSkZRdxRKc3u1W1ZOxwDOQw+stkK8gMi6vyslnxGF7ggL+HQO6kbe8jnuE
1xbuyVAuuqPZ5hx6qhyXQWuHaHJ/LWuErRK0TnVZbbOp7/GmGDVUThqSykwZ4dddSKm+81QYPb/E
/0S9Hzl1BUUwH/0pHESCGSs7zxH3OGnG0/83Cwqi5rscXS4HvbR/uBTkCsKjgUQKyVIvFWjxqd14
e4Q6MVSv17jelBTKam2mjLzS+vKEKL/09Mxa19/aqrojRjkIhYYey7y6VVs6/mM6Fh6I+Z/cl/CG
TFp9SV6GpwInLTK8KkBxQSPktN/KFM7gfuo/8EYyN2jTl7RYerpPCTYfpssIvX1HPYqU8AHJmWH5
XYwq3wkyiLYM8az9VMK0NVypDE4pyGFR3Jt2DyNa69zf98BfiY0vj365+ZSCDA2CfdeHBRbvSYzE
scta/2vj5hlxdaKfbu6yr7XfrueyKk4nGmf1XEhdodokWUX9tG+Mw6QopPVVqFh9ifwDihytSwIo
cwErkVXvtapIG4mX3SPFWU74eJaDBb3UtlvE3YPPc4LM+osmiJ9Fp8dzkfw0HVxh2Yac6QImH9hg
W60TXUB43TLmijGU/5Rob9Tc+H4wDRFNsoZKaRgIxbmnOw0IX7vrQPCwJtOoIN2ivNSK9egpY0Jb
44PyPgnbYonhwHa7ywQzCK/csMAaaJhwHWy/aqj3gCjIXZjip+kk9Mo01RF0BWK3WWAspvcWWlfm
YXzjqIhrbbyK3ZX1+jLdlKfPXX1K7qtaitqjmROl/DTRTZM24Q2/xGPhb2PGrJMBe/2XSRNbwceI
dPfMyyPvbFmeJXS44WMLS/00KCNupc++ZwecvS7TNk0liBN6QkhPw6OG/vVBCT0LdLISUSIW8YC0
gyb9UT8Z4y1Ck466FUhXmirq2ETH4irqhUkv/dz8v9t30xmZ1nfc2naHPYQoNGhrlepxDV0S6npd
3yEG22/OvMqU0vlDC5ndayUBu8zP3X0MqygSoFojye30FYOVgohTXksJjm9rlnk6J2AG0V9X5ofE
FffU/kaKdb7/BCry5xOEKiNmcQhggLAhGcdJPl8UQ/scbq6Y40Ot/zhJeDneyt1tOK9RT+b640JH
r/1zyIdMGcqALghp9aumBW22Slnaeo2c+oeXhZopIPeHDKP4zmM8bTLkcK8NaVE2CFXybYVy2uDt
m1h4Sn8kBR3hY47UxNRcsGfIFuBOihC9xCa3qOND9vol4D7UxtdV4trTTmGAW2Df5WOrKmOr/Pmw
U3yWlsY9jn+F8x16zfcgxsUg/GvZ2VKD+muZ+uk7txFuu6/0ivc3VeJp6tMMkZrBk5AKq4qF4msS
hokIRCEdlz37RArnpXc3Gl7WisWqUEC7QSurQg4BT4pbdfc/740yYfJGKSyDDvOiCQpRAaXy871j
MtRb4WniMy+s3XhzoetP9CiTTPE+h7OPTHfFOQJ/ESwe53ElgxS5wxmEROm+ZIF3NZm7CUxMcMdA
bh5W0uVytjDpNWLmuVvIr3bbs3ZbO5vRYwfBvX7R1tl3vjru0ZokgCZ5Zny02o1q9W69vsWC1naN
/4sBytsRRyYCVZ7znsq5FFIZvi2Ahz4UcIX1j6duOIB7clH0h0NScejkFlMNJiFRPgO5dQZSAi60
6WMQC60TN1odx2oDR9uI68gcL+3auSm/n1+OyXXfuDtFQeERVWKnoyR9950jQgkBE2kPUKrx9Cey
N+waa856AJsk4X2PP7/kbtNmr95g8bsPvgWdK92yxdDEqnjwc3d91gjbqdAX8yGMXWtUrlULG0bx
ByqXjtV8pTA0W+p/FRrqVvDjiY+jIKVwWm56RDGxfJjzamQiiRMst6NHmkuBg4QNqBbP3NDbZKeb
3n6WqEMJkbgRr0ZoPOulFEtpVueyKgDH0VXG3OSHl7wR/rGIm4/O/t4a+dRMJCh5vzSl/TJSsBgE
DGdaJuPPleYAdPq2SWKNlBGOdbKg+p0ZJMO8eyFhhwtc3HGF+FdqkSazRkxVqmYQN4FfncAcXW60
Ld/7NGCS0vzgzV6GnVE5cCDlMZ/8Js8npkH0A9UUsFcpYmMC5NBTlQR/h0U3jAVS4Rqvs8pzudWY
oDx4Pap6jau4VavzP1ezxn+7FpzFvQGy+Pu4hPTEOE+F0NP9oQVgtBm2kTbtsmb6/9ofLG3jkAjF
HmU1zyn0NrLTwLb4O01Wmk8CP7bhNbUg0z3JeO/n37EcMrQamMaeB7PjdNhA983kJEEzAsHU1FpP
d7igNGrPsVtg85dBc49LgHIyykq4dDPnqwB6U6gG6qIToEBTsHgS56g81+Pw4Mh2j5dIX2mArnCB
oFwe9FI72pnfSFtispVWyGRQz3tYkS7bFBxUzxxOAdBgJrnPxD17ppio7BHvo4ReKSLUw9BtSURF
o9QzjZMcx1FPmHlcEGJn/EXzgpuDPA+C5BUQOH+XcUwRJFw1Y2bmAAy168N39dx1yc8ADvhuNzq6
KdMkIWEKqAoyoyRnsnukQG8ROfqM85hOpo7Z+ShHke+kw0AkxXAWV9L6Cx8s4R5DiDBZHXX+kDaK
fQQU5Jxk8enXypqJRhiKXLvmx7aGc2DyqcDmke6E0DrR/+ZKCWtiuU/xGPn3g2DFWKXEDZuqTqdA
AnWvPqkw5ZoQUHxXZcLjo8VO4WPf4jKNe6LJoJJapX933KZ0b/w2/QFl5atrmUMfyTr4XzXicWF1
mG2T6kMZFE/CTeD1AG0bI15lYlFEvWd34e4SG4IvVx13Xh2ZlD2Gqny6egh34XVZhAYhA0Pw0nTp
vyREXCeJgksWYuNgrlWWniUAgq1ZFgXzUB5FmN8dU0Gv+NVT1RtYY+yORLIpeNLjhFcx6tqTvzpN
UCYVSAbTi0QFvPLpbqvxE2oWBq0gteNYOBwKWknQoNwSynd4TnQglZ7ICBQdIsK2z9tG/bPFdPTY
J4lVXhkTmoZ7BRzmp2WDRs1qh8+y5oZsEXyGu6VMMbBgCr6ipyJWjSPhNOzlXgDWd3hpmv6HPeT5
qUy2te6yxj0+3VxgENM8ii3NTGM+bs0+XboWd0rGPY+qA6bV5FVo7adm9xEaBgSNTzsq+mCf2kjE
0UpeT+WBU4iHig9da6WBQkIarhOcalMI1vLTLabvuFKfwzdxg3KEJSYjsN9YxkVDfER/Q60S1l+4
TJJuLkioBn4QUMbYlDk542Tirr2kOaHRyre9PYP88ac0CWdpzMG8ijInlaGWuu9jJ9YSOKfte7gF
h0vKtQNGuVQzPZd4GYWG28xs7I+6gvDhKGCvnycND7L/O3Gz3eCMY9yoPoTnXT1TipjL5Tlu11Xp
Ihzeg4g0504/28rQn8JZe3yOAA1a9ilnX5TQzPtWXnlm4c7A2sGIeXdDGzNedcNf2Hl0q2ynzoVs
UTv8CloBI6pP9JKa++z6+tJULT/KDpLC67KcUTZmEYMFVuDey5/swmO0XdsxuWfePJFTluawFKYv
Dzd8ATEnQuuNeh1osDlEMc0KVZwUMvU1/wjgDBtXcoCnB4DZjvxwW65DHqxknOMES0a8eQN7ET7j
BSS9b9zspLgRfCbC1QMTLs9XPAJpmIlX7HL3fvgayT6hmv3Qi1lYhct2eRrO+ITzOCKaDo4o18vo
oT6m0O7vIGrTJEn5l7miBZnynqhj/FCOJWu89CJ85ZzMUhgDL/DfcYQHNgR/0alAjCHfUzRxYIIS
dNP+u1zH3BHFK7FEdFLn7+5HoK87lENOArp+aBGOuqarzzuCbQxspxKn2YJLc8hnlAMRt6/Bi0DK
k9V4faeTHujA9Z6UqTdPpZ92kaaqyB/3halBvkYYMC3mIjZXMUTWutAsoYjAoFuZNSOAhxxBhd0I
JO/9UuXVichcaf4BmY2tJZzVXMObNzONIY62jAhRenWmCWvIq8N5ZV3zwPFBz+e2TvphTxJdOQo0
xtrq8jMcT3B9jUy5SAiTGsysIhcGz9UTaz7EvUD9u29xy+E3v/96u6fAAIbyMAx/UjdYPewQMnrv
t8qSEh4AcbQGpWqZMr1UiFW4rKYInyJy/SnS6wgG6Lste+WeXhkD0tb0PI7mcIIoiRfH0iHJNZpM
vEQhcg0azm4qn5WP+ZvfC90P5LGKVP3zhLjYgSc1EixHJSMlbr2LE8rIVht+LgHm/PgP5BqIn6/N
eeQZ2rgnjWSL8T3VgLodRT1oOJOEYotU1FzLs/XUie1TVoL9TGY7ZtralRA2LA/Ap+3gD+/4o9OQ
n5Oprj0PRCkcmYn7y6m3dROQlh2NLVYB3glfgquSuZ8TQ4I5pNb7Oe5zLzBEU0+pcIIXIlzEwzAB
/9n4GjitQrf56aTP2em7ylauV03tL+2EdZLJ8SLSmvqpZe415AjVaeOdiJkJTfwXE4eGD6SD6L8m
PsRAJqie9UoBZGLBp0Dhu0KEnTKOxEVDWsoqMysqozakYX0JubGTMz32u8GXm7PPOkuewBFffr8v
rBYjSFP8f1DlqRbveJKRrn7EIYhsfAmj6/EhaqmkE2TsRqTG2GVyvbT4BYHstmCC7lIWU6idfdm0
xSah9BWZoHPthTRVsCn0QdVMNKcdYSrxCQqb6SnRLkh5X+g98uScEZ3cXTFPHv1/IXHHNYi5WtNe
Tn+yaZFG1WOzS2aIsRnA/8kiEVv7BLnXt/5bBg+5q52+gDrsazduZVr53EdvbulgL9ZWhii3MxQB
77oh7nUMBlIdzrGWmG4OfN4ck3I2xxE3H3X7GS9r+tAdMS+dYzNTWAJ67aVx2+bAlF4Bvtmiv0Uq
7bF9TBd9l+rmod2y83ZT2Xubn8ngk58XbZ/Gd++RZ3Jdj+x/pbxJ3b/qsArK7aWRjTA7eE0cx4MR
3baEWPJv705qAS7hKRKyPFaJ54hS6gPGClwi8MP+nP+oDiMFV7ox5DPPtjY6tk6PX0G6f7Zvx961
0EF6/1MAVsZQ6GaA0JwwcoODoZzh0cPE1tMZSU9TT1CtgtObqGb0Imf+YtoXVGgkfkfWfbEPu13g
WyVvBfldMpHpm3y5E4j2/frj4vrDNZODoBpcIehPrk843MXoUvbkkDil20OBizDQeBAf7PoqjtM9
AcqZOA8Lb2jOB/6U2BGDoaq6Db58dLtiQ+M8PgaqVsGqNOaW3yzwNeO+HOWG7IE2Hk+7O0uZ9gq/
xCNimhaUNiwgc7GqWlmEDprtO1ES/6pdOwLEsOdSAO4UUTjoBjczjwDDqz8c25P1FNAjoP0YEfBN
stQFyEv5bZQZH2oupvNlxhpN4mr25QRgJwF42oWrjzjK7Y4d8+pjbgt8xAnhfZqBczlghTYJz9EH
Q6C9ycgD/QVuovyZqUJQTvDjAJnzL6eA1vpdMiqSkA6cR4BAq0ECrxKKRsVO3cg5Y1q2rnnVojP+
pE+02vLCD5mSucEtsCY6JkuNPU1+/OaIPWjoG0atRwjYFkpP1ZJiiCyBVf6rli2vgrapMO0WF+Td
uoOJejhQp4hUPpNxuarszlkdBY9wBgw4LOqPWdVqaL6LAbOV/57oluy3xenLSuBr0A/B162Z+axE
bUUHAorbkdI1/L4qgjnNB5M8pfwBV+xIyjARNV1tbEKS3hiTGQJEbbi57f92ngif0FqFj/C+Z3aZ
UTy4JFpMp8i5U4b3xyaFSTRgftWA8InyPaOmBcLbMeMUPlHDGmBhbdTKwd2z4s7Z7xdlYdC5GJZV
LsEj76tWyVvEww//ti5BuD9Yp8hGU5DTnpS0eMtvJsDLwc9lbhqm/+sFrqyv78eWFWVFoS7v9jdK
DjClrWoTjiYXmgBrGbXc+SLw2CriER9UNkS5sCQ/fbqkCZ6vQSVvunA7iZf6sp4QLDKIcI/+R5A5
i1BgWEaXi02kRCLkwn9zKCaSDfNZGSZlH46kluY8MyaCJAwlfVt9z9nDi36YWPlvy2YPlpwfaJuE
nMnmGv4ALV1D8jt0v4JHt6G0awa6JdIMHFssNm3lnkeqGxBTe0XWQrGkFUgKa9yGi6v01bUL8pHt
qA+BWpwOVvLKjnQcBpXoswxx0tb9emvMqUxaW3dA5KseRqYexPZFDIgHRcj2F3idlumFOnlSq/8B
NJ1t3p4w+ZansGa0BWCMWlIT1sQBPMBb2ZG1goooBudPGtUczON2qo/8Ls/OZlAT0HTb8DF/zYMz
83m0YmiuHNjN7tQq/MeVrqb9iLZwdvQUoRUWj/MSCZfcYpRPANLyROurKyzepNEEL4g3LFYbmg9T
ZGQdTAh8jpFyBPvmgKsSdEtHLTlUj18dMoOMM9eTCKQGiXlAHpHCQEG8l5h7oQcgpZqbQnSpsrXl
huffv5UUiTlwjmLkh8Kp9tDoYp6uuroa/hPlg+tFHIX0xVj8JNdV1UBC09o/ts5RAN8x9E2izoMc
VzPOG7S8Do4jRal2Kj1Sga4EMHYamJjchjEU8hoJiSzCLMJAovYyVUFYCc/UTmDXD/K7KjKwpVez
TfawRVQXB7aHkAqyyB2AAuaHwm1BSs5Ij8EJGrpJDGS+ataAbdhQtonKvnZpjIBMHn1Q1211IrTP
4M6DGlYQ6gFVLLLp5XHQp6sqF7Lu7/a4eWgduHkCXKdvbQvloY3qTzLmoCP6G+RTWUnVOTO0xvXS
f1uIKtny0w0+kDrXXvFx3E57aYwBEWAItsV4T501MzqzTaIzg32WAqvmxXoH7A72y9b2GAMBFh0D
MNCair0W7sB2udZCtSqEjXEkmP8HVwtTC3+bzeKAP3cT1KNz96TrnUwMpPqMavsVTNMF2KEUhx9+
NSk3Lnirw+ii0XWwkt7w+gvbmakDMmU6Oc85bMJPsYxMmiuO+qULisH3gS2vF+3JNHL5jGZHiE77
NqweZPx2GZkhlCE+/7pOgnmrCKd0xr+sh7tbHghPsxoc4mW058ITgLaU8xcLbpVNAQ2ZIHye0wMY
OIWzt7UT7dEJ9qHATBirEBhUHMPzhiMq675759lxi9eXnRkCFwZdxYDjPBKbyuO/Hw/cxvHcZnB6
53/coE0qJslY+m5A+aWUwJyzg1yGidS5wtxpyzrOLSQvxupQzbwMzj2rrulzToMeylNcZox0ZqrI
Zeglml23KoSjiwDqHmzNRWNC9AwiWURu14xuhmZspWex4uvZn2Szk29sOtFj//A9ZkHB1LTaB7sP
KEzm3o4LabYEaQvfVw0q0vtGQgA/Eimf8MpylSpeTjUigKj7lukqhV2CcGYQ+/nBazun+m66sfn5
OTmroNQSz3rSQFZT7FcZMW5KjjhHZEQUTPtw355eKIuuwzYi/Kos/kNnhAi+vPjuDIO/kkeYqlvn
pnMxTB+AQ5AdzPj1ITzhyJ4VXuxfzy4yik7R1Cy/6lHp0hnlQ0hl4ECT4dw516mZFwy/Vv/TOBay
r9wc94dodiSrzNEukqOOOAUdOhrWo6zz88RV2Z3YTNUcp/bUbMeFMR49dTZ44xHy4c5spxh6oULS
TM8H35koEDdGLTdWlgfLLYz5+ewLZts6SNS6oy+xMTgMm947M60Th9LTQowFbAshEy8pi2WFt2JU
a803VGooh5URJ31h5KX/GRqqsESFf8ZoMQTTCfFifs5pLOTTzX3Ywo1XATkU8ng+UslXtPdhuxsC
DwzAFy4dzcjm/ED6g91tOaByVQkfPZcooflDo6j0d54Tp9WQdSjYPNrrqOX281zqkTx1Lb6FbCEQ
rxHAlg100hKFLVSBX6I/4sQQDdSEImZiCwvMh4nDWKHrHXejMN99EZWf8tk3YEtcZXbevFVkzwE1
mfdBbzALTMQMaceerw0JKN+NUj7sael1IXlwO1WBA1jeCExiLlZDF9Zq//idzoJnGntTKcEm9e6z
ta088Hil7EhZJ2CI26p7Oi62tvgINDJUwPoddtmmEXa7qciMAar9vpGncxESUkBfX9Oc/mjG8vcq
V3muk8IBeduuG0U2vqPP5x+Bc+M5mzuEwQJa6hoaukSdRcohEVgKP8uYd1VWuMoHxoPaZlu18Mq3
q6p5zD1FoQahPGYB9oBCYBU/GVmIljvBxTV5LIuAL6BEjvaDh9NxcrArYx/fC3mHzxikjoVk2CGb
SaaVF7lcuD3/X7mrRemyh5buuqLIWTU2pJ8Q8y8TlwYFMRjLO0eykQ9Rhjdjayq2iQNrcJmea3At
/3+rcNC1p6GYlzFm2AOqRt26WCnphjPbyVrAwlNvCyqYWJ7BxUYZrHmGF7EWvzziHv84iSFoTBop
h3reymyfMPjaQZ4WgJM4jCHXxBNNFtg5grUMdjiE5HhJkjzwBNyn/6/VS64///n6IKu4He5JzMHF
KTwepC0PwdC+gMdwgOy/J21v6INZzE8VPTJzl9SaVZ/LMBWs9flRDkDCVlRGUhpFoYRfAnaFqIOg
m9dPK4Mqx3134yVUlbp7LPYv9ylK7jFy+dIo+7IyqqTe/vr64M95MFJ94ci9WYVVzd/psY1QMMg5
kxBnpCwz8TGZATF9UKAK80zREz57GBH4iAHehiv2MiPlQa6jU4eiIraoVMVRk1kpM3a3YhzVLTqT
F5fgaF8eZEvoZ0AaVa0xRQvdf1KBwOqqmkM3NkovvWPgUDRA3HlvPbifqgNBQceEay9ZKkr++Ait
jgrUJkTLoGqgxGw4cW2NtHnied+iTBAtjNvanNj9W++w7a83vwBeI+EId1NPc7Quz6ryB+DaUCPQ
+FI92uWJjUH3L/A1sr3kMqIlptZ357PrFe5oyRmpbKr7DpgdAiwcscBEMUc8+mKXXmlDb6Nptw/k
/nE9EhV5f8tWm66qLT9T+XtePkR3D7WjUY4dOQA0Hpd7w6piMjuBtN5Px8SALFFu1emVXACXpQta
mf6T4oCQLABTfM7UifBisDZBYjJbKMMPk0e+UxXZKUrgBU0ojk0fSGOPElxMntZBZ5rj/VgLYbnW
nM7CsAPJn2362XLznTtLcHUmNa2yZ/c36pvj3AtKkFhlvmicujglqRe7T/umsW62FcXQIzLF98rC
RpAZ4hZiKZOz773iHhXuBDSxa2ebviB2u0lWyqi+T89Lf8w4uwFd8ges5rn2ITh410I4ekxDitsq
ra4SyUm99r95IvRi7uog5zTzmFKGLdG1jlKD+okIz5Pc6dCasaVPnop4UJf74LVX/FW+v1cW3V+5
8a4NDdD9VbUn9tL8mPlan2o40IfufCsG0f8vT4zP2ct3bQdpuWCEULwQxxsqCGsa5M08PaB0J0ND
d+VO/eVAAPTb6keeiIKW4m8r26Ea7PSimsFWkf3w5Rb6VMX8T7tmUNmALhEBNF32JRlLpoDjb3ie
eJ4UBUyFDVm9U/rSHXSZ36Ioye0OLhCOpT6zNes6QdzCHuK34gj8FmnrQeV7VYJNIH1j1HPSdpTY
RHpfRHBlj957pS2NjJuE1YU75dvgC6AgvuZUeMw26MnjVA+Zb6Fe961KsJK9ETwSGx0GuuNbpPcI
DHY2kNH8kmr2K4fAWiMA4uoQpIrhfNlWCwxjkIigQWsX3zfjqQ5GciZSFRZEu0I8iQbERCes/Zk9
uOTtcwJ6S50QprHbtVrBh9j6yAstx+ZU7r5rbn5wAXWYMoloUpjgT4LRZaN7h9Wk7v6ejhKEh+ML
9JhYjoI27fTkSH95gSbO3MomM91bK0zWjYGY+sNOOECb+Ei1F1iohNf76jaY2pS2zWUbfaUO+OmJ
vFaMCn816ZK4xczDkI2KeraPQJCiqQZFSkVzuEy2LzGV1TrbszuKBinij+T04KNCuPRQlzAAXv3H
l1eXIxhfC1IrlWOf/IrqoHcrfX16y+5fm1qUCXhtLTYaSqtmyou23REkU5urcka+Yupsp/KpSv+1
WXSMFHu7SqddMOEDPOmLRsoSYeH37epftYJTEvQQ4hvRnut2zg4Ixzufe69rrob9dd0PH536JsPl
h9TfKdcMcKNBTI4RwmyJ2Cbavncw6n4nv9Vd+ILCoe4oqTifsZfV5wBQ3hgRS6ZosQawhp7x+1ou
PkqrqqoxObmwLFu+R4ThxJDTGkPfa378W2nR6cQwCWIE62lZcPZ4osqFCrMHqKtxtIIWlYxBhV/V
Nv6K7F30yiZIAHvXQvZ/RpT/GsKvnNDkkcaBh2yY1X13/Op3Ny1vUFWAXhob7Wd77BqNRSFx14P0
iLaffhH2cpLTpUhjLmKDf1x/lno8fbF/VQA/2V4QApBOP/wkvoQ318QckmCqIKBG/SaZHX7ec4m0
4du5Y/YuP3zzfkgnXhJyfx1ImV3CSwEymN+QVnmHlBx8gtrQhSM7wVmuXeLBXMhzwxYbtCt0dz/M
S/dVjDDCVmqWPIXZ5w8n/xuG3iglgBk/LXg+u2kE75M5zZphgjfdlyUxpcbl5luw9R0WMxrVpEHc
33V8cfeo/iy4S57HRTIn5aLv23nld3MBZZXaoXai1YLr1TA/IiQCocfHr315O8+CIn0rbST7qt1Y
cF1Xlmx1K9RHncBx0dTsTUltWjA42dQhRkUcygZS59JbJoJX3VeJRWZ19JGM9jOxFK2iigzmdVCC
RO0tLzhTztJh9BMzHOyBuS5Ewen1wLxnnjwEZnYaQJ7/wcOYsPpoZgPH5DCd1TAbIrULYHtV28RZ
eWqGOBYtM7suUUDMiY2t11fFQE/HWwROKBgwDy68sI9gnIgaaE3bW6kszvSNqnIxPi761zq1LWTW
ByWm+zqoxnnLopsZIfwMKyW8Xrra8epsR1fUaV3F7bbOnN4dF9xHgRFWoOE/XOrNKaSuF2KumKlG
KrKrIgfp6q5/+IObJpQrFLfGdV4m1VDfwVed1xWZNtIGpY/n9P8cTkWUKcD581VO0eHbMbRaJCXw
JSjZgHqJWhlxwbUoTYBDPcVnBx3Mx+mxHfKvx7oSaFvQfI1oi6HOPQ5xYToMn2bHVzg1BsHKrWs4
iKUWj8slpuz1wh//KcssTdoFGuBfXBDYbJLSKVIyzGZT5JnmxCHpKlGxNklmXAbSNSWuGsbdAeVG
3QxT8pPaDMfDfQPn8V4I+xVObnGcRSju4sK3+J465wzolxKU3pGtCq1PPr4MjkQ1UsfB8Sm7jG22
MV1TbNJ8fdF/WIoye4XpdGlRfld7SDumJeeTqQvXYzNptPRfVx+/INMlFvN6IfQCo/WdTU+6xDj1
l2KhJttx+UCRkI+SHSNqdpsCObS6jREMcy+9PquXx6Wu6UIviH6uG0yFAAVkdNKPzQsOiSKrPOCd
mVwoLCNsOAaLOhfUR6TeeCv/VF1ui+/Wkbab684djQTLKEaIVmYuzuXaQti0MrAdL2WDmkbgJXdg
VGeyxvWHZvIpk6FNbIMlphhIzX/vtnTr1hVvZzc8ib1UoK1ErzcNnl5DyoIDNkRHQ/QtjyXE3kuk
FYLFUPPgBaKdZj8kS/WwcJIIiCBgX1EaS86opwoUewpTk/JUT/p2h5ypZb5s8TLNur1jWl/zKL2E
yjWIgmwxZM4Ra9SAfUpbB7V+SzXb39BzbvGFCiJ/B8vdKOHkTQ3mqiiYyOi4as+MQwslydT0EsYQ
pjweIb58X7WUl6oAjCp7HPuZNt+4w7lovxKV3cV29HdF/Mmmh+s6SX2q3vSTNsfEFzi5q9YwK0fh
oJRTqp2QUVoxNtzxbcS25QQW46i5U0Efe+wJQRMOkU+pl/j69izDJLa0fqs04dzKPr189eeFbJd2
FBxJbiD2LiFJ0mQG0iST14s/yMwy8Ekn5cxpv7ZC7pl7Gi5Ts/NembzSjZpvV3rw+hm47vEvQvaa
mIulZuOYPMtDPgLrHDhmIAh+BV5mdk1+ufhEAL2u0BN+tzSzgG/zyWUeyDNEf9Dt6RKv0CrX/YZv
s3fOGVeTSu97LRtQyjcFneJvN4OTKSsaa16GDp/PI2WmhvAZiIGJFfm1rvqbGo5ycjeyVMPnJTot
I9sMK5eQzegZKpYEg/SmXgeg35qgnG/mYjVd83d07o+PkiQjuTNQdU/qmGJ9+THLnEjwtdM6nTcv
Lh35Sttn//5A0b9GZ6IosBK8/KulLWDJA8/PMbEtr7YzT338QzEqJUGza3v1mLg4ENjBKdw5XUgy
ipOBO7mrXvDOaFfROuJKNB49craKaY6qXW2LPKAwiK5k3Lz96kRd/ayi9v2hmT8yBngfjWtvmGud
FTfUX+lV71tGssNlznq7nnN4aAxw218dKp1I98pThRjfVFIYWp97fKpkdTyjiWsPgX2CmuPPoDGn
Rbb6ciKAKn7isyVZBJ/QHg8IJcF9JFxG04jUJqh0DjpKkad8DoxAoaHrIEmet0U7r8NGe0oI4RIM
Gq3qy18luFsvoKa49LEvEzZ18Mo3YPPCljzyVJLIzX/N+tQRZG/sQBm2LwLooBIPa7AAqCUvmDtS
WahFCAC48zl7pXfuKnk/TGY+//3DdkeY6V+qBE802jNLPCMbOUeFApI/CSxNPYE+cUEo3xKT1iTH
PCtGSTpiKO6cae90j9buieSLTaIZBprw3dmrfG5R1WXd+8g4/pKL2ctXxqxQh/n5bNNlsdiqRtKF
w7HsJoBSAnDAZFOZ0EILh4TS+IWMIuD4hvMi2SSlD3Milc4Asmus8mA6ddLLheCJVSkmGK+QpgpT
2Dn3UdcUJAXL7lEo/f6AHVppL8i+aVQ0sk1qLGUMxbAVrp/m/2S5IMsDdcOU6wVzMr6LtAaArEpz
zNv16Wb3Tod7K7R1lHZMmt+ZUJ56TbCFTmlrFGHHx2cxHGzqG5c/QXqWDoq2Cwipi61BepdzlaZt
mqGqxGlu9scISo/gaMSfUU3ySTB4z4IUzmNRho5LZ4flFhKqsCD2x+2rdVpR6me4TSuvNDPu6m+p
SBra22etybR8m0tV0X9O+QB4EnWZn/CMek4d42BzWglTasTI/V0ZkiDpdpD/1zZ/yycKdw5px2WZ
WEm5veoPBxWCv3FrHk/mVUvpjwXiNdxFPDyVitE3NSguUCjBD00Sq/9scAL0l9pAkBx7jBtrK0to
DUpfavgi159ngjYnzJKWiTooL+UHyEP5Wyf4eIJZysFzvkgq+FWhVTOR9jnu0f8o4Xc28clexkR+
w7ucOrBdTIkTzQiNMPh6e+TmcYLnXE1yeFK+1xXLljfkjojgrb0unKdZVbviTjJM8XIuDGu5LNYJ
DwlcQgCgak4GeK0z0zi/toSQh8DeNCpOjYpK9qK3+u1XMLzYwbGg61Bvp9q9ui6X8oopqxALrgVx
EMYQmEg8nGJZcKNVmbkapWHVB4bwsv54ZABgxqEsVGu8yFKtksbld6y4NR9/USY2IW/MCensQGlx
LRX99XfEhOEVar+CahpATiUkOgzP97HoFsQef84H7yElTkLmtySpCJGvQpCmiHsrxti6+8DU2Tal
60c6vXpXGU26Y73QR2QerNSZhS9GP+zsFTjje5+HAGLNxCTCtb5fyWxzBIA48lDVCgxzVkz725Sd
G8AB+5dcGNFTutNjww7Dos+fhzlOapbkeQPZTIDzdIhl1N/LoQhXZC36cVdaorYrPJPIUsulFhV/
xqyGg9IUkVdknqSw2vbFNH5sIme1iIo7tsNTxtQspCaP9eOMQw+X3vYl8mvgWd2lS7ygPxsX1BtR
o/D12LIcRRaJac9QYzwkuJRHjZnwXjF4MvL5IIYmZov74e93t7+ih+IlnSiIr+XbH3ZpM7vSx6bY
YoSOHNnTe+BLHR8Bwu57MEPzX4xeIT0u/kIg3qRvdVxF7wIKQ+sCeHQoy/p+uNmCgeqimTRtiA+5
f+t9q4Q+pSQaA+qyC+Zyg/V1yfHDwOSTDEbI1oKl7Pwvn6KB8vqz0aEhmxLDARb57RKFDYmAtPAS
FGyrLc5qcccpQROqjiOvvHdzeeBJzfwTJuvAMiM+a9bsHS+69R9Uw3W5U5A1MhnmlBfkY3K+br4b
H6tz5fkwSmUuthABIoHeOAeB8VjMdjcj+Ld/sZT7OxmMTDUcjPA5wyI6j7Hk811AamKkggRCy8fs
ezkaZeMwbHDXbJPaiX4nDQp9fMtL3KhPLKbr0m1upEhjl8Y/J90jImJFTMESC6rXkkj112+iRV2Q
RESbVSlwSsAojJXZyJRlty3M6bhDKF+pkSBjr/5qEiG/QesNZhIHcYq+umyWK7TThjRSQS9M0XFk
hOq1bxeHsCub7+GbuMAkDElv5PMQh+SySZMDXv8VVfvbgu5Gn2Uw3j2OLPe+xNR6hE3ssTawd9WC
CwJTDi7SLcl5Dvj4y4Uws7edj0/wS44RaVoGcxUPt5lcxspIs3g7gjZT+OoBCMfuNhz+acIBlWVd
khCYMWNdLdDVIJ6LMUyVyj697zSK3LS5oamfCGf9Nb5zrWDJowM/oTmAf/d99/MFtzDkHXafCJf2
lcfWiVT8/iNbjZVmXpo1pf97w9zf+2/oQX9AkKZQiGEamBnXOm1FcRTTioPNyyaFHrpotDljDUEQ
mPAkuPNcqZyX1k6WLTlxpudpXZMIr0MG/aheFELEk4cil8mfCLFzIfPUDD8KBjAJ8ApZxEN8gbKE
SdZ5qcMODNoLlCQg9oDMszDjnvK1P3XtxdRp/pz+FXYmmm7rPYSJ4FQZGefDBUkUxDPo+qBn7HmW
HE+J0HOxEHfmLikxClpDm1KYf6glW8x1VLkpiTaMWvLmu1dYI/PlzdOhITo6Yt0nHwWSf2WEb9VC
gXoVRiry6yCJ9v56CIstiKaEVZmSKTVrbZAojQODQPUKYhXTjwhoKgWll9pvorg7mvI1i1VutL3H
UzYzQpZEQdeyTm4O6i+86sX+n7V+Xl5gVZHznbUMU+rUJaGhw099lE8UUN3ZOw3C2EiuVInBkTp2
U5QbFdqXKrwW6UMv3STV/KOkq+JDOtQoV8QyTguR5B40BfxrEIXogOanjmPuv4ohoP5px1fSxjkP
IGsLydRUrYbhMzIvZZPi1o3XLlCzP2+nucmzc0p0sUkYZZFtyipplzcaZx6IZOMVcg+k4nAOiHV5
0NErR+e4wTQQk6LWOMaCnxZrT62bZqa9r1Jiv3iP24s04Df42dPQtaQXOP8EGFSOod5ckrPm3ejw
ifUQ8+fqHQnJTqSxmsgIgVJLP+ZLJdNjEdqLTBxu2LYtrZ+Hsavvpiey9Nqznb8RzvHElKVO+Ver
vy7rSSSF6K6/cdpvZ2bL2BQ4RFas9xT7R9KQ5qITDmhxfFfwuPoilg8YJzi0+4NX8d3Umyz1IHfV
ZLbAn3jmdLUqbqKdR9yNqCIXh5RJ3dtH3Y8CoIzAzMc0shMQnNytosCYZIrfXwGiN24BM4Qi5GiW
zrQbZS9yCjzN46McLXjMkzh8VRREpeFX6PQ5XapYeI5M39LsvNNQvc5wxY7xsMnpOaFV/sCL+JQA
Zt1SCg43k6dZ53tsuOHwhOzS/UsJ7kcm0O08WLdvOJU4/Nb8yNLZBr9aI+l3r6DfzqtWIdFZ3YrF
Vker3IX4C5/ka1HMULbRm7kpgGulv4pft5EP4iFS8/R4JfvSpGu6X6o37PlUcJ52NABye/t5SGND
1arP5IEs+jNfhPXbzKfUa98YHRxq9M2ZRmZ3QyKl4CjBqAiqQTdD/gqgC/2ZyZ98wnXhKM8DChfC
ViZXD2Fj0O/Dx52ro90GVRPmpjFs5kaFKMq39WMe+xQabZFgKNiGYW0HE1FsVZHT+zSI9UPRaWug
h/uYNdexiW7eYTqRkbMZkodZY5+QK4oW3H7T2bT2HWz8jdD41a2XrOp0wH/rh+v/4s36jDPjH3lC
wcHOaO2jWTpvlG9cqhtClr6okU4DJlfZbdEQuJ0qZaKPSO0XPBN8WcpWKvELXMsLH7ZzDih6UlO/
ufT0dYY2xVK49/W+vIZonoJIeZmPKFadYeJkfqxuWt+oP4S/1aKu+YggMed4U4HO/DRC9XlTsT1z
EadUO+oDYN1Mb2zZjZGqHU3wR3Lpmt4BEkFuO16kFOfZGlEjrnxf6F1iSIhX+GGRCLmvF6Qxzlxq
9a8y6J9BgfanurVP4YKFe80lze+UItncmpo6PdlDLOWIAK/+FgIKktyinv+cwcAavtnC8USCvo5W
cxcWOTWiDKZHOY+pnMD97ahC0/70HZOyP3LAfv9aniWliXXDim+50yTeXFHOZFu+iE/OSrSPrw0o
eKKm11EzQHlurysg0emiUsazCee+yIzAiM7MvuLF3i1tvTlT/3gelEu/+fi43VtGXDZuCOkmDvi+
eHCYh7TKICDlBHPzP8ujUY1v+1l5LAqwwQhEPMqSBEJx+zYikucQ03jg+TAFdbpSsIMgoeKH0bmK
Jsoojh7hhBcJdF84XJwy+LpB7q4bV708FnQP3h//I0r3M5dZ1p6rDq4+zFJ2hZ3XOdWwkCtoybcV
3oHy18TLu70WjaO4ilAfcKpJ6NdsQUeclgiwtO53duugNtNtUbNxBCyVvdu+h3IXABqF0lcPShh8
ZR6rAH9Jzicm7c90L23jNDMI7nlz6+XmKjKtFAaxC0EB4DTAQq4zrqW/jyqcNon2rXAOH6B0uaHk
wjaf9IZotLbOFY7MUis5ZfGNbyquVvrr4bVtw2aV5k0Z6/QTIAZyU00nAOiHVqX2rGlzQMS1Tebu
MIdZ9bEcnVZ2qGesHmj4M7NGpQA2syTcdi3ok5gC0EHGdLrt5GerFus9KJMObTpAKTARbJphkFG3
SEFbz5f35kmTMqjS09wyZmOnGvq2WLOd/0//TIxEaArXN82MUMCqrOsWmtqXkexJ8VIhvq9YpKAy
ntwSvPgVLJPXmWfM1TzsmX7jBGQsQ5J1ckxajrWhIcpcqeeiWaKxoQwMCRIaLSeM/G3o/QK9EETa
9Ghrj+lAD1bx5rzNlwOEubCyD7RvMnZZiXfL5fsBtSa2HrwXbv1w2qp0Eq0ZnQJnbKXC5cFZUjUJ
XLDtcvJ8JhjYf+WZUIRw3GrOQ8M5TCC1YUZErSAu4iKfI2Fz9j8ordKhv7rt7NgOHkvIPa90ZGxu
v7ixyI5ylhoISb6LvxR+fKBg0y0qy5sO9EIEG4V7d7yWjEEOk4Co4gP6YdHkiKcgyOXHNoGn0b5r
HLK/G9SYg+DxcQVXQoJ/m9VznvO2UFzv23JEyc8pHZgQ+4UjDzN11BJM2RYO4o+7DF9qr/F8QRGB
jOyKoc7JUIEGiYC6BcHfZl4aH87v/DVKUhENr5/m83n62w95dS7+GZu5CySl9xqqe4RB1v2Oqm66
qJr/ul1/HKCfyzlbZYYe+NPWmdXaYwj9tkWl6rFRwI/aFLUxOMeKxEAaaDCrNnOqVHaTUTzqE5H7
r3fNeecdTK7EwZqQhAA9iT6/AgwIn8/+Gk2ZuqVFtQMGB7ZYQ2mGmExnu8DPodgRFPrSNP3sMo1l
TtufSNlaCYg2RdeBWmHMoAnyCD799YyAI5cqvk/4wlepvRJkuwr1YynhLEbZyfA88I5C9mxO/dlp
HTpXhBrFE4xgjdeUpMKEMw6GlZJHTzNV1vxQUcpdS/WRRUjHC2fyDOiecoYT25hgrvdgc85b+3+x
ymiQGPj/riNLL126HEIjxmy1sq1siqKNYf82CV6ERQrReXJsOuu9784B9z7kJInNRZGgQG8rFTz3
rsODTpGqc0Yf5k2P4tgIgEgbrVTbQ69q4qdUllAkYEUvJSk/i1bbTXqthlkg2qHcZpo2YJ7zygTz
tcen6O2uKQ1WcgUHdJ4HHdn4Yk0hqELWbp+AtkioBN6IJqUI3yVxK5p+JUuorBXyNiqP5k072HoS
efgU8oDCxZhdMWowWx+8MbNgu5ROuNrANLNcWaTXmcSSAjg5kEYr3PKrkiCGMCCQh4B7IYFbGLP7
QNSjqvZ7gmMG/v/K4qazMyiZ0QGpwAhztdERZe6ea12eSkEqp/ftjSUlCYYQ4Mav4712ixzmcRDx
5xaCFo/AoBfCOzZdLK9VGi2LPALh0Z45JwVf//HovOm23psJkkRpMgEMX8Z8hJQ3EJPPhRb++fmy
KZuKc6X8JW4FZQTdNWAsIELZ3OjlYEBTRLyvoA+tC1iitaZj0W7ig9ZwQtnt8WEqIpKfxvmkpBMf
6ZFEFKNE1wGH9oXZiJeMv8sArRZ4IQUNsomZfMdOSIQIaHtp/6B+xCVwZgIilhxI8zT3kuZkXyKg
/ukypXyj509HwUpv2oexjq4MrxTriMlw01lKlWOuQCDlIDlWnvjNyf7S/WsP/Qc3ggs5xDda+ntN
wvw8mcZa8tdCgf0D1QdsQNlaCgFVpKnr7VWdDgl5bhK4/pMElbQltslpvhRktheD5mD51Ih4K+s4
uN3JB0b4ithf6hBXBy19Psc0Mb9RXCgcJ5OQX6fE0Uw1zrEA0eZ9MzkrvvXOXzOXcOhIf/DviDdH
ejWZOTz11IPDBaIYcA3J9eLmvPUqfWdYGwGJW/sIvYAcolw4/6QY4+8wxPGhvi3y2a23RRE3g4fp
FL3l9dDjUhspj41Am+3qlhvfGskjgxpzDEkWtCL4KGZLv5gjWLq/YiYQhPqLj0sTFyXmG9y5p2oK
7Y1tQiLGmhT0QjJPoBxcnJ7tXkIo+vcadlBK3zNiAb+GsQNb/u2q4oaiI37BHSBu/jFE43YymK2e
Do43sfpGi7YcMfwKOcCvrmi+m6GfYarJAUqaf9f6/QfYFhQMmSjGlNf6ZxyObpON6K36CIhGGcNS
R64hp3sG7RZW9cSTRvi9SlqH+IhZkrIndYwbBIqDCrw3z/lMJBTX/tASdAIo3e7OtDtmtNXhUex8
srTpU4ULhbwxd80BW3drHaJr+d0N6h7XwOBb4nWhDMVCL+hhf1NOaMm7qf3kvoSOf7SJAeH6sNM3
Qwi9hwn7A5CfRLa49cCnfJXkfdfCP+DF9cfiMluznw7WpXMvrL8ixbamCnVCe7o+FpVJ4/lmGXYT
FCooK+IWFkuJZd4swLcQYP3wxizPMD5MxOysBFuTbj4ILau+V6/yZG+5q0vNA++NoZodl9Ukj1h+
W58R2unkVhm6Q30rbS9bBkm/vQfn7tAeQLP4QoJn1C1X4MqNFlVgNszn1SRlJVGWSV6/fmbSYLN1
O8sBKwbd6msDgjViQNUCgZu/JUaRzfmXuI5AfzZRU8yVHMpA2ABRNJuRcrYygZf25tKKFBcpGqVv
PpkPx0ecBzv1nWcwp9tdyCEjZ7DSYr0+DOya93g4ov3A4L6lFksVqIlMaJd6CfnbPx4p6CbXbwk9
VV1dOagy2lf+34pREg10hdpU49lhLDDPbFwkmM91+CYN55pErpWxJDAKB7Ef9J/O1cyE7qLlZTpQ
6wufgLRYGo+vnvixFWP6+B4nLSRiTUvrgTIGhDYi8OKKXzdRHy7ULOCkzERhLFUhg9OsTs0zE03n
FterjkBbw81pGqyHa5cNojzzg7kocbcN/XL7E8Vejqj6WVDtkKeJGhSO/DVBtbTgxBRFPhk5y+3x
RagQZl2HBYQx81Cvp72SmsovkxS4uSyj/LB6rJcbaBHWvPPr8+I2fpbVkZ8yf7Z/fpyuyv49gmY9
0NFnRWymFyWjmn46Gl93HsBTn04VX98G3OGIjPs2FlTKUWNW3tPWbvXgCSVO2S0CDj3QLRfIRPT6
+X602UBuucGEuenFAQryK3NVO8+XoqiIp8qcUcvgM1cacIVSZ9dJF11zbUJJ1f7AebQJ0cNJcVIE
OKKsEzJfDDHVOCYCK0Cr94Q5wv/PM66qh7s9Vak+VdXKQQePgYW4L/7/UyW49EDIS/jmBcEKWXrg
5RDZFD4xtCKhrmPsHlEgpq2rKXyzOcHlNgk4xe7cuqexqE2R3U6chOJ6mxZO4mMIwEwJ9yujHJDn
n1zXXxcYEshZOmdYqVMoukofjV8eIiE0cTFjD1Miehsr6f/dQRpZItZB4xg7AplEN3scRK904zVa
4wqJCFUX2BDWrE8VzAqNOm1+x9GFhJslbLzCVrXH0TX3rXlNfnka1VC/XPeBv7VMDX3cYtJdivyO
mPYq5ZwLgfDEsJIojeiUr3Xg1g9jZyoH15HXBuqsphusm8lp6EWy+9dqfe9qteEi4SZiv08KoWDb
O1CSJmwix9krS6tmXdaCBMw8bA7gWrn7cYgAv2CtjlE6arclhoxsp5xeCqPsCQzZI2ezzwOQlfdg
YwYTApp4OjAq9koSTXQuNigBJW3exogNygdjfjnLlu0n3g1r3azUn466mfLoEmpaqxkErfIwPK40
1o7JTg1vFz79nmGCLhLeh3xVgUtRGNFT5T4ju2MF1CbIL9NQIw3H08n2pXbzSiJcz5ONGHeRpF0M
zuCKqEyYrwkrOozvFh45f50heBJeKSJkRVsjNtqApHL1Q0OUKlnxHZtigLPFDNJiPGqDh1pp8eVN
b0JN4jE40UsJBbdrEJ0vZuypDSdTPriNtBb8AZFpBjAAQ4B3S3bIcTMgRTwxDxfifRZsLsGj2Cd8
GSeTYvc54RKNfoAgqRrOyxwoQeZkQWfVm+071hCDsqzykEaaN6TLVgpsvAR2teiM3K00NAb+WTOh
9/OT86b0d6LaLzy9kiDewO9oDU1UU17E7E3SYP2V+H2SI+WnThlVGh7Mb02ArOfeQqc5V+rAVxB/
TD8Bqr5p9iZTNryoS86sYM44VCWA4dgQRdRrZN7o1Tvz1GFhhgP1umR66D5LgDFSR0o99VewQQVU
F+vk5wRa8O+2SPDjDndEYTyuFmWcCEs1tXwPPXkJCRon9S9uVUWXG8MnG2RBk0XxGz7UbqhIxJt4
vl25cygU5mQZpXlEhsPdsvN9fbC7/ci8JpJg+HQtw5doM4SYE1Q8mLI1+dFH2I3ZaubRJX7kNuUs
jOmgNSwbDEfL5VdEN202LyyiW2M1Vvpua0XQ0r+bkTWcBFUgYuhmlbBs/f7W9OPNTH77LtJFzLhA
Nr97GPVZl11TCyMAmFCvmEdgySYX4T3dk3BVgBvfHw++2GCJSD2eD3v0P/18K6frFNHI73oIR97N
4n+3W/a7B065nP8hQbSLrTubKRdmIEeckbUvIuWJAuYxPIHDo18vU5Qds0P3HWi1jQIoJnhzsjCw
9r5tYfXFtyEX9K+kkCwvZDqRDdTRplwtVBJfLWD97IwXWMViz798WE31IuNsLfWJ7VCGQ49JMlwM
C1D9bpxFkR/DXYdIZdpkArZhDlGhFDo2L756Ya4jNw5tcOWhakiNdeTMcoB5+pvt0hKanjONF3V/
OjfekBzo2aCIq93fp6pVu/5UWCrdEeT0rpS6mKx/YQU0wZocqr6XEvyO+fjVTmyNS+9noX1QsgGP
KB10vZ4nxLg8FVivR65WRe8iiqOKNu4EHd3IKBa+KT/uyxdm4qW/JmsgP4fFxl4LoF8LrwLDN4Lj
6ZNd0hkG/qesw8gdcRMtOy5GGJ9tLCQG/tAaaxxV25i83r+TiaRTXew/6O2nT2NIDMGFEg3zsDdg
regufUu9eks8NVbW8quWhysuId1gbS0AYypetwC3vG2NQyOOc1sv1i+xWWfaNBcD3wCGvNy87GJa
JWAD+J/wvBuGtvAUKljM+RfMVEv8nz9tKlZG5RTcQGd3ReSoBA+/XVqaCUNsmj94CeUW15eamO/X
EHE8uyR3+r8JGFGC7bALbhk1HJ3pYYFVi/fNm15AC1YF9lYw//T8UHa/7AX6aBh8iQPwoM6p9cOZ
D2o4LXWSZigpDDm9Xlo1CEiWY5O5SLWyEk5j99N6fhTpBuKz7gFkpUx56IZCBCoX1z9IUjWUNoNC
Daurc4X9f82Jxe631ZfWK9Eta3f1RLSnC+BKbzXMrOOszOMl05rAuhvOZzuW5F+neZ72EmnmxIQd
poUXh5+l1asDjRN1wbTDxZ9+fk6wIJW+ohtgW/92JjeYdBsS4ZAFNAUrF8/s7V0n+ni9t4scuGb/
QtuR1ZJfhckXDVfJ5sxXmw7N0K8xoNz/ggYfreAWRzMoZBNiTXRZ/+0c6JdAOklkPmT4cSZBtDWD
adiRk2a7ubiesxL/A+cCohUeQHRNZEZaFwunt3SVPrxUPTkmECIjHBVf2QPb49d8uhJSN+P/VUoK
OeeCcgFy4aY3/mnCp5O9PzZYJnIFK4S1WmrRn3cFCThG/YIymk8QES3kd5mgEoMNJraS8PassNZT
B2fXdrhNHhvGIHZKMruKKv/3SBBJSG1v3CCr5x8UArWIhxP9j1pgEgSmPhHu7hKn1jj7i/mIiq5i
NNH4gxFomtKNkMl/bEE0NXDjTRHnxw1OQWhOyWBD4bJoJ+yDd1bEwVSv6teAiLpo2smND2/ukwlZ
rADtY6uyI1nYuISrA3D4MK5rqAaxXUY8nOr42Re0+6KPrupg7iqBGwR2Ti/JSktPGRo6K+Gq1glq
od907h1Lrfn+9vSkNucVmCeqfzpl5xN36bH3+bHp2kAyh49pOpqhVBVH5z+io/YmNI+08c3m/UVc
E6PMmMT6KjrROI97Z8vHXO8/JrvS4ccIEp9oIni4fDZ+ZBL9A8GMMWAjk2fO62O4N1Wibjdv8Wlq
aBnRTUbqiy8C0toFRxCD518PiGPUBs5wTqiteqnpQaytYSlQZasVg4104VAtKdBiFueGknc+JSDp
mQEeLojPyFwRBoGAIgQxRH0axUiXhDqbsO6zI/YbK/Fwrc6A2nKONJlhG0Mqm5vN0rvG/xYY4vkh
/8CcXAvpB8UN0GVdTfDdnAr0q96Hi4sOcQjAT/ZxNwTkS3Ejif4hSgqED7dUlXPOTAo0WEmM+sUI
XznkPDKuMs+Se+6ElTDRGgk6evoAKy6P0FjD3Gke2ajcedPYOKQpi7coW3KibBgue6kjyRyv3/X4
4DS+yzjDqm963olRCNDRlesqLAVanAALFdUST6kXZ8r9Ev8mSD7jmWbHhK4I0znPivXuGRqc5HLB
vcMTLYDZvMh985HZGAGxdKOc+sMBuNKIizWRCJL7YVl+t9Rfha96undPZPaoYwwjzFW2KpHd9dTr
jWbbVQ0nO+b6gIdUmcG8AFscGjYEiCkR0BeZI6+hfXu6ZUCRO9FBcUvHzeky/MXeSru9SdtkHj2D
yuxK+Z0GgMt01x+P3nSQDajfQz4cRuRf+eP5jlGe7oCsP7VMrdQZOgsxP4GoivD6cNuDrE/L+lSC
XDfGxovH69baB7vpQtTmAK8YOujvUE9TTeWsfC8zbAK0pVWuA1AOkH7O5W4l39TrylQ8v4iZdyLJ
Sw3p2dqWfNwbJudd72PTh2vnJKhhMFoEgzbOAzQnbDoJ+6qUDFWEcvn4cMxxz+/Lp2ShWwk1enBf
UbXzNNsKRlUD1hUwUYrjWQA0ZgUXZIx/3n8K9FSoyEZEKcs85mtEyQy6TNx7t7JhRBQG/3liZZB7
m9uplD2Y82lC6J4JR5Q/k+mBm90bZFSkDs+ABImw/b4pLODJ5Az4wRGiu+LmQ2ksKHtIQP5Qs/9Z
SjqTL9hTnilLBb0I9u9LU0nyLATu/y30CUiIgm27L2N/zD5u220wE7SKxZCfCbgTrQjB/M7N44jx
FPSUh1WZFHXT/MsyvHCP0pypfJ66A8wIShFVmana9JLGTQ5az+2pE9Nnp/CB2OZBtE1/5rC1wZOy
YkKj+mZLsZm7GhPDG0f0+pWqB6sENEUtp9uToF0JAORkO4xN6JvVFPv/VqbSFfxfcap+XmUhfRkQ
5VldmufZjp5qPMuTqDKhfUejOaAaELW0HPewdQ2iCzwwseIM9bRGplOiGvtOMeS+AK4zq6oXWlSo
+CrjWGD76kxS9HT/oq/k314PbdnjHwi+z/IepxMKfz9juxoCCjueLITEi4KtNaCUKBXIcuZXn+l9
cwsQaEc/4pQhO9u9LS3TnhJey54FewFAmhIG6zvyj5uPJ/dKmfeAoWJzUQp/AS6V9m8yN2PD1cwp
v1uBk6BPZY66UmNBZZLQM61Fka2hqfkPuxz+5lPkSN+C6by2CArkMGKbq3vKyaZXtP4wyLJsgGb+
5cBRNq1c83If+qAL6OzJNrcpL/bS/SzgKB+Aj+CzsLcgyB1PuDJ6ldZlaX89qvmLimUKchwz5M3P
teQmL93zfKAtRvHxpv8fbAfM4aSEWg8NoHYpvPjgT2g5rBwWeOT+AeNAE75JefTn0Bz99daq6FZo
ECpJgVz71W5E14FRPW945/miO/3onXQejjFgxOkDdBgbiH59qid4jGiDhcEQ2mB1YtDt4KVjXWkC
KR36pnlbWRKiDKazvgiTzTSJa/VV0OPoMe4BBxF3H+h+maP7q4JiFUFC5AA9OL75ZGNixnqbRQSA
JvHCEC7mcIR9528XLuXWr2jB+4i4YZTQc08/x6+3ZeASOfBUA32IyyEBAAs4EhrlInXJHZbO6/VC
Q/wFwLN98pXUiHpZHoMU+PA53PWAGhbu0cfHkgjgidhiJu9VadTeKo+9r1+3E9RLyun3FK+7Zmsb
ksRHwNClxKD1dO0+NzwC5WJ+KsqV3pshh2XQnrtTBsELgJHrblJw4aaCoKQVCy5wSypA0LFRb+7H
j33v3k86HKb6myvD2iuC6YZrpoaTBoV/tZOQIgnCY28ePFrQVVWX7zQqrfQh+zYl1lzNF5R/nPLD
VP7N7VaTUg7QZ61gvr7WfcnRPNIkNRTHYKBO1CDmYAaJhdqXXqfSjeDzOcIzej55iBffXcOwYHSC
gcZ+seVHHCcdNjZ5CmpZs7k5W+YRSngxaeC+w5wWl3Rc2atrF+1+d5VrvhXBsBsPbk5rOMXbiGDd
IsAi1c/Q8K/o285l2vO8LOcCJyQ4iOsltVDU3FQ3kKZDL05KBVZ8JrMX/JeuifsKh3X4hyR1Z83h
k+78VMHpFahippMCimmG039nkvLhHKbN1gCeAsB3rmU1UhGcdZhwhtqxW5lzWmLjCKFpeSV8mR/l
loq1ZwU+5G1tAGLp2+KsIKgBPua4kPBD1RWtfs0o/IIUc537K5DOIQVLjS6v99MsW2vyk6YICPw6
Lm4dtt3ox8eNz8R9caXEicJZWGiyewu8vYBoUBrLI6UUhNypukUjy6iVqJQ87BhFzPuFuPc5C2UD
vUVywvThn+0mnEHKvsPOd2nFaSUmqlWjhkBaQPARJPMvIARW2ZqY+ebpOLIw2dgMK8b0OfYsEfhC
m1rxLOtwsNETfj9Uij4ogeU/Ymn5doiVZKlX8xWGqCSX7VoFIeMteELTP3wjGInLvv7aCP+OMpLL
RGeqsN6dDRMPlkFcjZyaVxAial9M+Jp9by9jywHEhllkKcTwRrivD6rGFQ/wSD5TVS2gHtv0YLip
vbyj6qpaGrD+79zjjcrHvQpTAkTxCSSwM6AVeiqRXNRL9QDgTlihdUrwmaMMmu00vaddEdrY/DEB
Ots/JCmqo1jut9YpDjOqlzXQOxFOolRvq8BxxjMbwKncDSkXj2v0Yyd6zqcx//udUjypRaHsCaa2
hT4kjsrG/3wSeaBStGAlg4imoIrVSFiJSulm5P0hwyCvjHpzlVOI/QJi37RdkuYvlpfyNDdB8yn0
e3Wj6rNTwcdVWLslyhGd438Ts4BrLJMEOOJboJKGhJ1szrPyYESykUGA9FXy+wqckhf0PQ7H+zxo
ld5criwn7E3ICRH3wRH1D8b5qbUAPnvmqbV2rlSQ7KdTkWDxkWxHiJBGru9MJULpzVt5YF2QNBo4
8zM/YnlOTZRYYard/1XLcgaBTXsDVLSzt5m8wVOd0GYRSAQJaprdPzgPtArk0ELR6AVhUsTj4/Oq
pMOThsrsbTTahXLgFIyQ379saZ5WGyBLsPMeVcbeRkluk3Y1R5lnzb41XzonsB/0k1FWuzKwNybM
MpHCNvGlbVr4N0coS46jnTSLidWgvA5KlnWrCbJ2knZ7oPKTLbgpTwu+Wv8I1G4o6UIRaLfX92gS
iE8QHFBsIzDR+TR+wAnvQqXK0Z4DXQYwFzK54NV8iwCf42+H3xAibG3Uvh1gZCDJyh2AysxFfkG2
31QABlCpRSm6QV/o6kp1lEYbY9beDxagYbYaeml5oAt2bpulik4i+uEPTSboRWnWIBSy33FtU5kg
aPDi1pTqUuR5afmLW10+emHoU2RNVIauIQpcn7w5N8JzJJ9Qx1I3zqraKMAFmPghJqoH6xrmMVdi
0VH2qTo1tfD4uKkEcS//gFo/eZGlbDfYVYgcfso/ym4Xem0nnGFLBlH1kvdlwXkTN0dgca1Dh5at
UCCnubPjeZxznD8RDChTZt8oZiqciQ9L6bNohbQrxkJmJMGUGfO/Ztlml6IZqX6yYFlQsggXZGGO
SmFrlrXGnnMImw9/j3S0d3rqgkP7xc1FDG1Ri9kbGPgrhjKFibpY01WRp5CZzwXivml3blkqu9mE
ekB/cVinFzyDfdunudaDwV0hwafxQVlWBln8aqXgbKf9Vyb80I96mC+90aDw5sB4QuD/skcDPU1l
PKpL19Bcd8AA6E8lH9ZhYkoNjMRipA928/JcllhTWGhF7JraDhsoKxZCKcwR88Rc0OKdTReu5hYy
aBL3KEvz+smd/GwmultwYP13HYLy96p43ZJGvf4oK7VXt4FNDMjOvKKjWkf1crP6teRdGc+1GoQY
aZVn5wngVAtZybazI1ef5PGZUeWY8ha5bIIfCRq+B4RyqkbIwgbApN638upGy+xlap1iKaY1UnS5
8NOjkyTFtxDz5v6LLwQ3t/iiqbRf4I+ipsvdkaR1uqC1XP53hS3vjJsC2vUO3pHu1z+DPffqDjuN
waXGTLNtG3Ug6ZVVJ+KvCNc2uzSieuGXtA7sUakDk5RatvHhG4SolNb+m1s8bIe930Qj7xPEW79X
XO03hV5lGK73+UYGpLictXPVqagl/fIvk99bMuln6pH20IHJlx26PCoUiLC9cBd9zC7fIQZhW00R
b41vi56n8TBTHTwmWRz5Soor8eMnWvOSz/PY2v5seJxrG6bktf7LgpDEXygTR7FW+8guLD5BzPwS
xgAZhDRMqoaFwGn5YE+/ISL4jkBry4EU91VfBDKhwSv1DbNrQn59tJ9Ra6Sycw8/JVKoj5Ah0K4E
M3eyxCH3i1X3he9AsekhHcX49EZTSZ8RyTrsf3BHd6SrNXFJPkiwWjABe2IDqqoGs26JqBZS071V
OT1tTtATe5X6uxlKDDSRsaSghBI2v9Sqo618nY1s6F/7AUE++eHwLqUEG6xguxGqt+vW+GgoHNqN
IcM8+9x4s3JIIHyJcx1y54/hfg2B0ekpAOfPVeMf5gwnBLHUVj4ERDkQ1yccoRTTKOJmLwhy1FIO
5E+spYJK1Sujcl3KtM8NlvxNYg4acxFhP59RCldHTkQZ0a7paXhIrj7xh8CLRWNL6w1Vd0uxGugu
opP5tNh1z22tjgV3GuANcAJbMnzs4K4s++iFjDygYnBTtwbAmCivrg9b3s6JP5mgKcWw5AJuGczO
faTxi211dQbdzHIUhsHkqqBjO/71bKKzWhFEaZCaqCnzL4glEJXhMIT7palEf4GKSZxE1YWFxNyJ
m+wnsShzu2f6fmaiXxeFVbK/I1L8Of33LVxmhAv2bqM3qKNu8/ka9pw01bCyQmLT5HS9DsMtqvF8
i141eQEuXpkS8sfGVUBsanxZv3yeCR47NxNpk6PNGu2q4vdmcIdUSQ2Fc9icddb8miAskMrMOWIy
dFgcOuLdhMtQTLtqD7VEqpdv9jH72Izv6vZapi4wk9KqOly5pWTjwWM3s6CFs2RHQo2QHEF37oWi
p7BKvNMwndH9vmmDiO63JvlzwdTv5U2EAFzSTqOf3h3gJ/oM81DfJUCx64I4k6s2NCJqeWHPdfGr
5+ojA5LgBkgqVT/jmhTtgWOWXKVygklETXRExDMl6TifitQJQnSDVUT2Sz5HzCdEShGO2zgVDY2e
dA8S+gfRPevDkBMKTctHTbVzMx0/KW1Nm1HX7GokyVzonjCwVmEPLwipp60Vm5Vvs4ZqG6m/oaG8
2HcTSwsqp1hxPH6yKb8RV6f3iT7On6IIi/pV23PP9Ftl3wZ/HGTcGAE8tkDlSm5dg3Sz+lpY+W49
SDo3eWC+Wta336Gt3E17xsCDBH3aDwGTtyvlpGHPoxHDwkw82j24mXbtKQv7RAaNwbNcLqh5frnu
4HOIF7wPbrIQQ8ZhDdhZNyqhhdebK3VESaTHUIKssIHWIDNjMbDCIRgITBSeQJu4weGsQ+5Srbk+
YNrw627/IVQf7nbmvQymWA2JhTMgP06osnI6lKn7INy4IlyjtSlRL66HtZQaenP+2/9SUxvSUT1b
e9sAK3f99zyfGyiKgFdMXxwN7czDYGRoaHZqzicTbTgwzVnm0J32SSCZi6Kjw6clTFBtsZ9mn6lH
AwuftpxLYMFCc8Ko4mab66fRNGgp+0MlGY/yqcXF1Qbplw5ihpmsqVKORJ2Jw0V5p08VZFF3kOjj
O3IqxLv8UbYon1puhMSBO8jeXI2tFso37yV4L0CtHXyr1WFuVd6adRzCC/WB9GN3+0b5LzIshmDt
Rkn4e+yRV7Nye2ldUIik9w3qVzeDHdptmqcuoTo3MlkJTCw9pf+nfbDkcoVI/Ngw517xy2NW20+u
av8i1N69FNRnFIm3/joP0ETOhdguCFoWtT/mfdXD2RWFBzby9ZU4vxf8i1XEwjMPA2vn3h1JCOPF
1t1HFhCMNvoCBLNuhy3QP7v56Xy11w2n1RYeOrRZWVEifPyqOznr2TzDlt2zxKaM1RQ8IDAq85xd
jLUYME9vqVH2kv7y+C0toEjcbUxWWRLPnwqeaJzCWHwJv54ACohlxRHo4LBB95pUZbm+T4VhU1mV
gbCglTsqaE/AKj2Ji0vWvpBUFmJRwsnj4c2szSF7jCWz2WK5BdNTX+ZkNfMoID3Z9KCMen1FySqb
gPeTcSIlNEtL/VoLUk7nKsdNksSib9eWb23XaYiCtA78WudpbvX2IfraNnqlqCnI/Rz8N3TC+qb5
a7xC0Zdj4Sab7p72S4Q+9CTKfHyP/E2opmgniHBkYnLBkvdujQufmU8IHjSFvRm0570c/ScGLbTe
yAfZgP/Pgoy9nfWu976CmVwqfnx+XbxDq7UE9XM6ORxEsYwU9qrB7W8Xpt6ZW0CBNfxXbKiYGGgA
0f8jdOnbI/IzWUE3czHwqWMFYt8xIsNQ3RlqkuRafpgvoBifNewfQqfbRGzsc3urAYekrIiSkqki
O8jCQb9iTy92kLN2MvJisleB+a9JqjEL7gOFu2mM780vBoNd4MPfR6YysYR/hUoL8a0NUCqoY6Pz
NDOnyROwFFSF4hTMrrVecueAyRK4AIxYtVqT41AiMBUwBXzx2Cm7o9ACgG/VL3wSoMp2fVn8JneA
V+L52mCn5pu24wnrjj6pJnZvqCcpCaxPAog+/9K/oW0WMXBAMQ1MiGhgD04BzKSdBdQ+bXhOxlOJ
r3d5zNbYXYxJz9FrhRUvcgZ0Hr7xsjSrmPM1PlkRyw1rweGSrmCpegDNGMQldEz+1IcIGbycCFEC
LQzUi8fON/sgjQvAhMA96Sw4jy/LHf5/tgwbqffDr6TfPp1yPpH+p9m3+f4lUbrnFafwawNNkQL3
IJnXv2Eg6m5r7yv9nDuxU1lWO5dK2kXRpf1f34x3TlI04oKIhUIEpJPAfTqhPbqaKPgJmKfh6XoO
qDI1v+GcVQ3+JaPfetUM1aUmMbJeUItzQqLEzDfv+ad77fScW8NJ1dzsrBn7yGmF5JVaTS+PVarp
SCcdJYoV5KZLN3YWW9KStL6aI9oD4Y/Je9GmEVHa1FvgaP8KPEtvAvr+wz1IDWKnMMuHL0WKhkXh
FnV5VEh15s/eDXKIZq7NbMzBXl8EOHj9akaos5GuiZOJRgMvWNpAD7zjxnibY3D/Z0pVRnY/vZ3j
gBmsEIUiCA5gU+ek+YXoOGr6MEBgeg8+wA2nXpVEGLVhkDuSmggrafdca+6Nxts+x+wn5+m7bXlR
qeKMwgY2VgImUPvnUn6DGOgSnF853eGuRAtRlJfmn7uHBXvUcR2+eVBh3p+sPW0X+eO1UnmVuM8t
ME7OfVpcO4InFwPKyvFOC6f5CLLn43MWUeN1SoVL7HkS5iu405bcsibifWMjM8S2DRwkDR5h24z/
IGjk0zcimYjkhpUn0imIq55K7sLJHJoBl9afyX2kHxiZHKboonUjy6q5KK6ai5qh7zkNHFoV7bPb
/ZTO2QC1JsMevvrQykG/zRXzafAsXIvpIVeSBAnHHQZSsXY9SlrVaq12TIYzZ9GLR3+hYSdDFBRg
SsLP5A5U169xTiWysftPx5V8FvWzuOl79cWoqvjrxzxl8oqw7E0vaNaNn/P2WrGQ1uSAZ++CFbwE
xM65KSUzdi2GkJx18V2sAFD+HR6OPJbBuRLHvRzrQvf9R9ARzc4XTrgr6KzZyCicHA2Z5ydHbevC
oBhGUcBX0f7YrSqdkAhBnT09gsm/IxaFKy9Np1UPcAO4x2qyBEeOb3JsicTvGYUpNwYUgMQ9MkAo
BozFwffEdxVZRX5fSIb8xvRZ30QTQgIpLjUTR20HUmJe2oauCvRPai/M1swyQHUmZjv0r0Vp3n/5
ze5MlVao6gm+T/MHiqlCqtrnpvf/ZbsTx6n0r64DK1kVHyLT1bAP+6Q+hrkFzwxT9vIzngPMO2zO
BntpDuGiGBuohkDq8+1iSBNLsfaHarZ77FGb5OeoA4z8bw1G8EAKs9oQNnLIhlNffvSALDJA455W
VimwZ9sLWfdf80Zm0xwwLFg869dmjmN0Rqzbvi71bGIBR7+vSYM0kxKdxcQkU1Q2K0e+m/2TlwpF
r8u/OAAPrM0JL/33txxfT5G2UhTMPEAMeUa9yKU/hZxYNNU7cXt6ewIzBm6ZSqhxyl5t+peK9vp/
OADZyEn2tcCx8zuZKD4X2JTaak62To3uR7QK0MmS+5rrDvBSArdgFfKvHyVbD2kpQJZfk+Lcau1E
aRNF9u4+Hx4MhueEtIZEIV1bfuOYjWQPXVutRgBdkheCsXf+VjdurKe4TnmIdvzBaj090+ciQRUP
Vx2mBuYhqqIGQsrRXnlQ7RVsoE4UEEzNjsHCl9WEI7NX4Kr+LxBKbHzTXyQc8j26PDHUdle+iejI
1rUcKa1MZ5RDjjvWdxgdUVTdPml/CHiyXWLb0MNRg30/zxU3vAmp0rI63VHGfP+QqMPFaaMFUHIy
A50bE70ToIjMpb/3he2npgv7ShCNFrw2gAKdZgjZ1a0uoLDerQrxnYjF5LbIHGYjNNiuEqRxQiGF
Gdv3WgZ/gMIJZtIGv6tCo4qrzooMiRJa2VzUPdQPvoKNLkk5Upne5VW9GYOFIt8r2NdaIjGznjRE
bPtOsRxbFStT3DmpkT3apFW1v0fQ5DJHh7ygUCgBa9alvu0O5PXokzgqpvUpq5PFkexl4RTwR+H2
bToMeBGeIRjFes45/GqXSFKqPmVEpIcHkLhz1f2uo4W3cKkQWwwKbtNAhlNOqq1IlAwW01USUGSg
DoSw0kqXR9/9Z8VwYqiAvQCKmzrS/5izKlh5ajy/ktBQkRIM/MkFCWJ/9ZcKtE63SI7YYgyYJ338
wMPqHEvtrb0/eeb0VKQw1/l3+9YpvKvblEfNPUAEW1OljgrVMLf3ssRbIGnqrXAXYPEi13y7Iirr
0jPFioehih5VwivCZA4OSkicBItgJkocGGol6+xriqpj7CYmDNCXsR25mcQlhY5HulqolQbLBRf9
v3TYwNeqU474RZKoyzsrwGOr0m246T5LJznHyaXTWCsvk7c/XJ66EeaSVPNJtDtaSeUaydNEb20S
NLQXPDLXy/6sdD9um0X0fkauq6coAJwlGQTesKDnYOLQeGJTSEFy2L/7o8xd26GKS3Ps3KHQBKLr
RRDE7mjP3Mabei7I5lzilxOUvwIj3lA0x7av8bwDZ/+iHc3HHRwBZ3QxSjnXENusqXI/kgY5fRTk
XfZJoycMPJn3RbFjxeHBpGRSg1kLELkNRHatyCZbUOOtRBdD8LzVDHqKeaif0AcS0zxUGpBbvVzU
NI6W/lRikdxohVFQYtCYX6gENxqUJH/egNZEfFIJFyJQP/qknPN2aTakeFjAxWhyx98FzTwuk5TO
2s8u0Y5r7cyLq8py3eSnDglG0c1Yisuchl7gXOQ9d8C5Zo45yXaiwOsIO8no6p7fq6jbC8/tdUGV
GTpFk4WMBB4npwB1tP/4/MTXrZ7ZUYn1JxQc3PD7YA2EIZJq3cKMjZOUNNDQwCmvP/3j1BzOzZtE
xegC1psr+dvv+5W7vj/G12xnipa/U7QiIB9hBPWOjhKbdTk3hqLGmPV1Of6+I0gibD1L2QBy9aZw
n5OfYk1IP3pVtMiAaSaGnvBwARIuWRjntJjDr9NLcK/nSp1fpxXxRYSYpQ8JNXswFH04gugUXM54
luzoQfizsT+PEeLiwC+XkGOm34WyAD5825Ch1npgkXuWnTUm8YHauZ5TYYHp1iQjFdxUttFATLZ3
G253Mn+Zc/e43XzPTbnJHsTlQlVx9Fdat1kCO/xWZhBo9DxFneu4F0iWPtgOJPPqyW082Vp/7HXE
5PKF2+QTh3ZCPZGNsazMntemnneRvIr57P+rVl6aHq51M9mx369+cGOnqpEF1/uQbaoqvzzmSpJ6
D7AjsqZw2v9QZl3BhGkaQ8m3kiRLEPc2dXBgajKS3eCT5jXLmHwScVZN/wQNRz7yz1McbmEqIGDU
YZ2EKdziuz5cA9nK1JdqQBIvudOHkWagk6RZE8AZV0otmucd9NYf7xEcTNoaHIOKJc7DzQ38o7mv
PqHDi95n6UvCC4NsxyRo6MNExhPn9QJzrKBvA10RwX/ZCCyGWthgSzYpN859v6RQw7rSjLgWdJBn
Usa63SjLun7yjKJacBAZo9n+KHO0AtF7X3v2iHHzJFu1GHJ+ZhxiXNsL/r5+12SruOAOkrHaWh8M
L6dyHTYwCV00k2252wYhmSrRDrAwLzangiiNAeD1BDYqEJmMvENMiw+8w0IMI9RDY4Oe2UKhC0Ag
4PRPvMLytQYpKQe0qeUm9PlPE43s0D14EggkEj9MJdf9hbgq+qHINes5JsvPzvIqItTBrEGAcekq
tvObTaiVGEvymDj/UhmEPRhVwYxT4EnlYKE7khxXrNTfLUbWLs+/1VKc/AdCDRt1wT8Ksdz9Y7+c
tANSSx9uxm8CzyB2wVB4I+s8aOk0j5VMI131GP5yZ3rOpNWyp5HLP3ty0z+djtSAFCBNF45PYJY1
Cwg2AIJYSghjvXeZeyQAkfUxEjhjt0+wDPZoDxOtWBR0lSPHu0CBBXpXDC3UC+SsMeLM6/60z+/C
DmFa9m4RGU2rhHdkZGZ8iQdiZl9BhiYDW2E6pycXtQZDRPF0ry3TqotajCfIIEo0F8ebRQAy7vwd
yYIovVK/UiHsf0BNV94hvFz2t5Npjttrzvh7u2Oel3GXGvPzTV1Kn4NskANeelJFax8CPwp2Z++4
c1HT4hPuNM1C4Kz6lb4teCqp0kp1hZgDkcE7S68603a1risHutkE5I2IxhnqkvdzJJVQAtPmnbr2
pl+lI6n9KytHgdItiym2fhoQXKDx8vmxqaX9T9gvBJT13BE03Uoaq+SKMWNjt7daKiYPhtee4Gfw
RZlSD692WDzT743PddUTyBqbG2W1eTzGkCfXt+wqP1bYsx7/0AruF0Y5Aj22HJdwhVY7hnpRy3MW
GyS7O73EdD3XbXOy4wPzTxMmei8yNHqq/d67z4JWFZHsNUhBKAkkaQGUm0SP7elbjLXGozq4FdKb
n9Tr9664TQzBt3D8F7jhfjPA6a1CfZZ+W2IOyBdQPGuCIl5FgjcW7Yzk/+nVdPKD10BnjAaQDh+t
2UySmEiocL7MFy8SQwve+eCrEHwGu57g+l6mkpuLnSNoxBhulxRRg09v4pIhuJZ8u7Ct/zh0jK0f
a6Hs77o+Ud3OyHQ6m/LtiytrxCojpE7Wq53ytf0d1i4fUEMp5f4PRcl2T31B2oKy87WTymCt5uOO
yqeDaI0qhhiRrc7nffkitBqK/rn0WNJVKj2BXJXbKuAKuKiFvya327YQD4XtiovDI6HbhOXFtNMP
TSp9n9y4TchSZIR5RUpz+9kgrfzauqP9A5iKULfKBiE9dUuojDmHtKXGtIusi9OL59KWjuzdUoju
UFBPtnBwkmdUyWcNZ5D+spJJjw3hrlHsLho+FhHFCmcC2u63oyTKqpCfRUFJS6FWt8rBqFoe90iZ
i4it+91JAGbeF2N3CwJsG26DyP41BkbA+H68JqW0Mnf/aoTT2XqKciVcA2UzOL7gUnIz9vAF9dU2
YRVx4v3ht5ITo4sBoJc9BJnh04CioxjDpfwl8+aZ0ADWRhS4MdfjyH+AXXaiHVt9OfL7DAulD4ti
+vsg/D55zkZSfGSf+0Aq50YcL2kNqvrJg61s5CpJNeEbeOcB1Puix5HRx9pr/mwkN6/uRKY3Fqsi
kd70lqKMXwmW5RQuPdQQcWXB84C2/5n17TnqgxYRmD0D+Rgd5ImB6B8yCeI5GzXSiZN4GQ4gh3Rr
CeUOKcZaHEHXIFZF1hE9SEQRECRknRTqE8PurXSJEb7cvw5ouDMKOE7bFRui1ZnSXp30N9c5Npxf
P20KUD0n/E1JsX+GBTlT9Df+QZauMrVkZZDlzrh/JTb9ZgOkqjubekhRb8jKP8As8G+dCbwo152W
r+19qJA0JhACUCuVWy0//E98wFHoDOC9KP4dgdVx/M343ZQEsWEAtMqgPlIWZCiwh0n2bJDfIEZq
d6PwAnUPk4SQ1ArQF/E+O5tLnCyCBWwgAjq6K7ExazRHJPIOzF7bkaigycuOOYx4GMOSLTK3C8Rh
/miKHUkNF5GvdwZm1jMVz/A9w15V24vqiyFhLRV0LCqALQfU0HACGrPGZcO6/4Ju1HE1mSEwwgCl
KaOgFSbTKRL7f1MbKUzlsg/uNK5mdvoViX1oByjpKqqzUTu4GvxCdohoVCC0MgAFyd4C/h3/ZwOs
ebNLacI/7L4MoLsPfskbDP8k+aJLUmdkh3diCl3Lat14sJZVudVbxGvj3NPfiL1bzLqGi6molqxm
47ngvzWPcYHhg6xpaRkZswdRAdxfcV/N1672Y9fZhcl4uWseIRFmc78O9H9UlUbTmNhJ98MkTlgw
Dmg/dkI4P5Jjfu2uGmDivfwzr7sJyIGDUbKT1CBvX6iQ2R/jZvTIqn0nHqNfqjm6Jm7u5pLLt2vR
Tp1DTS1+z2LjnRq/ki/LDzPqgZDKfKtL1BBFK8xsahLJX9V/wu8C4kYcP04ZnyZ/C3JMuA0exYz3
76cx9LiGl7DeweJotG/QhbX1y5Um9e74YD3iT0YOSem4Di3AIcjV8GEyW2H4/U3q1mwma3P05nMQ
qRPFY2NkXI4KvMxpnbOBAOqwsoPP9hoHxNoOokWkwvJEowl1nxcwFQ7r7WbVwDMTSc6MmSa3gF/h
oVzpljrV+LH7f+ri1tmg2RWi0hHa3Fg5y1SMrFm3TuznZiVjklTgDvmeLO3r4c1VZve4KUgJm8fM
Li0A253Fqlp/2kmSv8XKIMt23nfHRgqaHseVko49aYSdXek3A8DIXpWrW78fXwUspYh0vhGrO+do
TrKxYb7t+6CzB9CjptU0RwA4NsgCn8NQ59USKmME7iXOywNO76mh+HF9K7RyqKI5P/KRXW5wF296
jXdzFE/twfwF72QF0J6HRLDs9c7MScZtUbcPY/GyVZ6qFTNDMjo9Ms+Wi5PETYNBpSlSSUBwc+3B
sHw6drAC1MDiIcXL1ZIZDvRNcP+wXlqTpE5397FqnvrPNgTMgRgTXh/Lhwhb75S/0p5fdnai6Bem
n71xp40E2o4uIvl6qPICXmVRLdUkUgUbs8jNVQWG7Nu2FKZsdODiuxP0u2i5idEhOt7M9RWm5LR+
2z9oMQ92kPuSSil7nklRLk6ecQjhQLp26vwzmUPpunxG6FbmYDVGxSborn50kVBjoNL/GFy7jOyv
5ekEwotzTeMgDKeM8PBSuLA1ocsuUL5M4nD3YeUe8UDuZ9aUkL3gH0EUvsQgYdgdu3tbE39+z8rQ
t+jnttScvSUb8gJL3QfdC65+nhoGRKiLF4onC4cOE4cX2w470+hBNHfvTumxQ0wVFPXX7lwaiyBZ
nPHvNtYpdUUUC6nJRWMySoXsgoJ/DEYDlwb0LrkC4P8crvQRiJwHKpsD5yphB5YHigYuJhUA75Uf
zZEDQb48FY9ZnCg9AeiXCp8okW/BqDiekyp7R2mr/+jJVOmLPxid2AOe2K51IoSSry32mZhN2lRY
v4KhLuAaGy9W1JK5sFdhcU0mcCwdkM4LARdP2e2lUMbR4zUE3iQDsiudlhp3rMNxgoLz3SPeGV/h
7geMnaCbGtKmyHKE1Ovsw24EmQyjbMF/r5aAoAQHuRuszU58podYD31Zbr/2IvmggUHgUq5vnLQV
Kd4vw7QpBnXHrn3yaRnj/gziyX4UVA7dc9zukCEa3lB7mtZUjMe9wy7rA27s4P3ke4ADKoaU1NZB
L0ET0IAcpHO9aXKKI4RTbY/BxNohldc2oQPnQu35oWffOJhVOPnLMTH9YKctQVo19JKCU0mlq7W7
coi9dGDwUa4eZwkgf1Eosgx7c+IcXjOA/hz62QoDKCJ74hc3Z25AfPPs+R1OWzh6MeCBPIUHOrX7
4V4iBMjcE5+/wIZ6DCsM676MjZgytqs+ZjM7VwQJ8K32CQOuK4++K81rtW3b/0AmdDTiQAEXyxct
G2BkNTrwbenQFRnYeWDvulzQrjs2VOStilUdxjJ1pi64hvsCc0QRYXEo2OfC+EBCeZUi6jji+RWR
YlXinYQvAgG5+xnSR+vxxPFfMmk5rsq8dSBgs4vZ+hkGX8zs1ZigqrRzy8ZKasWO2bOzZX1+OZx6
4anOaDoxySwWxfM5bCb4HRcGsdLgJljJ77tzoQ8UOi9FRstm0zmuqSaFJVySOQCZJWrX0Xglrn4a
mMXtFrkCzSDVVNH9oYN0Y6n5xtAS9EONRcRY5yFUmQZqwvo5L9ipohD8JBjs50bwrDdrw10q84MM
4LOIjmJzJLGK4r+u0c4X5nuBFFzKyZsc5f+JcKJMcImNomki0qimqwFmOsOshtnVqqhC+Vuk4k5k
/6x/eYE9Wft8zTUGp0pTSsclSM0P40gUrwWZugSbSDVSVNGioNoQtPiWZt2bxudTCDCW+ggZFR8/
I7E0NCHPwMxM6YxLkANPa43Zo80b5KbNHFDsiIpGaSAoDCVa1fQTjPd6mYdZZMYDSkmA9F7XP+Nb
5AxXzBQBQb0X9hNpXdUhrC3V7mZR2j+hhe9xHlSCsssbNrmHA34txIW2PZ5tpFglVO8jpYPdE90z
7nZUdAWBzEqG9g88xtx/V0HHlapml5AKijfa0/q7b0BjND6dOjxhuV3xynOyqiIWOY1LNtDU5khK
Tdx/PA1NG0vNla8t8ub8gW6KOhDOhmxgC0ncb+VssZM4kh/S/Czy2yx7bhkgehz9J8AA5dYWPGRs
8yRfGArIMQ9L2VgApJ+CL0J1C9MkMRcFwShwuR6BlMDJeJan/uYpW+cj/PvcEng9T+yuAhG38Ryf
scASpV/NbqvgNuQMKa+DRzqQR0iUi5wQTsT0giMKr1R7fbPyYgdxjjtozeLlb+VczMAsXyXRVlO6
Xitz8SfdX4Slgdd2/7cvtSK1I1xBR2wXcXrlRdqwhbknomNMv2zXysDEEXXIOuZaNw39pq1+OUZa
DtB6iuM9/OieGOIB/O6+4nm8qi51VqC6slzGDrP3WOlA8aatG2/HIEuDjAyooJp7DOcBR1sjvwB9
/mUYK7lpG6051ZPQ2/TSlKKqJk4xX14CLUpwTiFa0HOd39L2SYrhzNtZZBjlJpQWBHiLaIKw2W+R
5ui6qqYZROFIXwPhWzH1DYw8b+AWo6YO5xYEbgqqSE8zjhGENBeVg9/HU+f0GyU7VnVg1x708z1B
wf6VYc4LlBmxwD2PtZU93E4vdhmGVu/VosHU8hcG+LTwUa6EjRL7huisW0CwvjpEmllotOOvBrKz
Vwr75Q/FTbXZd1rpEhUb0CE7zx6uUokrUT8tmwhzmXTMP71R66bWznoicpGICsE8MMeyRJFwPwN7
IqmekBOi2CawOGHoUGynJXJsM/i8ztmGWZcV4Ho+CCGweiOI0pF/u87y1XDzZN6kLUnlaaSl0E1E
51/KEwlqeFe3pVCJ1aslFMRcYd/qhVj+ju3hGXe9/2JRnQOtE9nwkMhySR3wWOcHNytykCi93xR8
LpSdbUClwW1+cg+92quZ1jOlVwRvOkGfb1hi1kgbsik4L23nJcniurUVTqBC72bGr7VsV+sMiMUq
8IS/l6ANcNVixpqyio5sq/MY0O1jYjRrEQmAAdPXyPHtja5QNlzuwDF1q8HmF9H/xfn9bWUyvNEk
2rYo1QJSePL3U8Ryyk9GA4ojU+wT4zZkfj6LF36xCoAJvXE9Yvop4M++mVSCEvRUZrsCDqiaNT2O
MG+UAAQndWYPLO+xNtDoZ+G44kgrSwu3LdSQlpHpcceN70j1BDLUcJzv82BRCzG/zgmz705Sv22d
aGwMz/VcsJ/4Ix73GcLe2KhP/qSCm13CaLZHdY9ta9UusbgmFDEIaSzyyfCpAfT1WmLyLQjwvqO+
pGutUHAbXdD1PR72Z4nbbzKgMHSnDjLfZWlG7h9hjLYJzTqN/DM8XGkmfc3cnVSXPX/uUevh+Wg4
kcaRGwFz25bZruj5s9+NKrB5MdN/4T3dGYmNaQTxgv/mH+jSu1CA+23iGSAp9AP2v5urtIwxIIfL
QP95QsA6hkZv3lHAPxGaMMZxbwOAhwaoViL5Hf9DP6Zgn5YbCIooRYMZsRWt0agTZnNSI8qvckjj
+7d4oDYH57jNiVxAXpcA8wzMvVj3sNlXFtdQXQNKXdhAEg8EOosahqSTCMjqvSno+BTttvQ69LT2
9yg0mS9bsUM0/ILJVZ42r0yH5NUj7RUk1hf1GBiTUJxPm1wDVG1E1ybkf8XIAqp7EVenECiXdD6n
FqS3k2UtLmaXb1BroJ8U78qRdpb+/HfYYmvPhfxrXit718H1oQGFktKc4VPWRabLhuP+lAw7S1aY
CosqSr1JKMjHprqiV4RYIJ0EJfu2RkgIq6b0q04Z/vbHJtw5XE78EIHMG4EPSeo/VUG2OVPoXzUP
EAAZ7eI+BDOgK+jZt5nlfTSf5JI0bIl1Ha1f0ru+ayfn2gPB7uYcO+HypgKCgbH6rmZWYWxf1qT1
zq4hfKoo9Q3PDdcJSx9m+7keSOarUHHRT6Xc1P4we3m6+c+PVkAw2cx9gyrFJ5/NCuI+XtK2/Tee
+vQL/QUBg85LQgFd4mYSsmxTBnVLFENmgAmnyAyknBDXr+S1k/mlQ+R6lgRATly8xExHydIVq7nu
fCD7Qvg93qrhL3qvokNC7FeZIE/q5/33Ehvqn4zFXUy2FHsqYDHkAsfkKB/ccqkbvryc8yANGjDU
ie/7rSVBD96MWbxFUMdPUWvonWiWGHC3nuRM5BE9goeX19BKF3X1sH/UmmCgVw6Ye0NKtoNB4urN
Cc3u1QwxumaQGE496xYvgOIVhxTL1p4LfmpPcp4lXcaZ5fV0UN+0f4o40pCnjv8XngWSJ24rG7Xh
RmA38Xh0pTARMbITiZYUPIaoEUNbuNvG2C/VlWoA0WUB6j4eQq4mEg+naC2/RBRx7nIB69zwE1oI
zP1hJb6LGKDDjl/qZBnkV44SIXkCA4CEj5kYQ585eilz06lnNKbe215MpbHL4yw5CDWDdKl/Jl1L
GigAvFH5BJbHllSYuoXfmWJlFrmLtc02lol70iKHlOv8x4CyFpDUnfvegMldsgKIx2UCat6p9uL1
cvlS1/LTEdkL5PvokgqkukKh3lQElrprLT2mTELIR5JdmmO/ahlorl7Iq2HUKJJ1t6JGEpPDDPU5
2sn0lHFS3eskt+7y2Nfbni6T1ylGkS9X+JZnUDEf+tCACOrGDEuKkIF7FlAG9WcLo3zOPBV7ZznS
OJzjv/KipViQcvUP7C4KQ19dww6WBpgukxwAA/p+3e6w9d12Ghy3MEBDZBtwlblQNFU9DZZhqEZV
79aK7L0LO+K7S8YG/plm5zhCm3RMzGZY+hHaDh38FcZBF+sQ8qhaAvFAzGt/tdmbEMtPxzR/qyVu
b9b7pBojgsy2HUMDo73m1v1WpoN1obaaqVMmP4mgBSOEiz4oCa7HtdBBNXn1KJrW+DeKgN03+Gje
CKCyunl3+XHgEIieW6JLCiqYqz61caOTJR5WF8YGEtAFX0WEToqxB9r8hf5ds+hMgbL8ytETCD8k
UQ+MhdKyAs+hikhEir/UNxpFVlgXGrKlRtq4MQ3OOBeH9Wgu9zY+hReMcG143kHU2Vf7Jsu+0RS2
uxB00/zil2mFF3JfeOxC8/jaJ++sYAs7xc6OOuj2RDOB6grRX8jXK03rCzC4pLVDoKqdq4eziC2U
719rB0WO2+/5T+NQKU6cWvTqIt6MlF/U+Lzjyd4j5jnew72TmfbwCTY7XyahLotLVH4jhaBv2tcp
K+nm9u3G+9gTKs04Wqi8VtnqxSTTOORYt9UEre9ctxDCnpYpOY/9Y/RQd+C1ZY3S2/nx6WZxu4cs
UnaQPGEAbb4EFF8Uga3AqUF/XtLGCoiKQvi5UGDJv7NCAoj6x2jHSYFJafb4S40Uoq5TJvCH2/dO
beM1oewOICTrAT008gjZ1kM0CpdfJ3judx6iskbJEN8qyTbtGGKnIG5sFUH4OCnDW1nCsXdtYTlY
BNEpdCxB5l9kz07CLdXjzdLv/osWaMb46nkjh1oQ8k4BkIzkiafTWie68S6sunW1caLS3z3HCuY9
dJbFrV8HPram6QtwwaPhvvw6ek/u6CIaySlUJxtMiTaAJkzN03uvqrGwceU1HISaGppyQoYu2rbj
6PI06alA83ZvqrQ55xzstOJL0DzJF7Qif5W4wup+KZanqc2HXs+GMlCRQ5o8jmD7s0leO+QqdhPr
oNIdDca/AWLZjHk2oKYh60G862+vVb+wcTkvOnH7/N9O4GcQdKEQdqfovVpl/cXjVQfU6XDBqNRy
TVA/p26Jj8j+QLDmKrRpQiJLr2KyKBGo71vsbLd0HyQjVW8vfep33t9SkQcE14mn1Okfk1iU6P/e
bSDaE56q588yH52FU6djwtAqftl7CupMFt+s2HtcyHqzwwHiuhdlWbBcvNR5QhHtG8mszIyzYMMn
KiulUFcJa1TuJ88OB8eD6lcIZxKNl0o7QSzri/ASCHxsfE3dhiWIqjUz6ipKMFrmJ2uvRnzMJLBY
lmmLwaPn1Vau98xAZZFLrjw3KOqOmo1enwN6XjxyxMfHBXGjBE7O+WHRDTG9xe7eyIhMga0jM+tf
blUd95U4aQGN/tuOcqaBSir7A/yrVzfZvpR1D0AEemLn10C5+F43j/DrXPPo98nz5OEW50O2a68g
uUf3U549uut5giFwcthIl2QhCsHZAfhwUpcpGc1IXejbinBvhNxCHTbymIKFbRpix/1E7s1ZnUMg
woldrnQXO1YoA5szH/22iXGq0JamBRt+jrpxutv1teCqtfPYC99Ua+C7/QO7E38N6G16SfNLz0QF
WjyiDGHt6b1oD1ns7YgAKjpgMbKClJAOCpwKHY1n60kEobn6uaRGOANkV3nP9YNin+hCbjHJBU3m
SyncCkHEMFZ8Y5joj79NZ3z2sTO6EO5MySQoRrZmoDx7RYDJwJ5pmEZcRtzogKKWEetlHJX+ourE
LzpOgRa/qX4VV8z/+oh84hMzEvD88/uDsgpU5jqIJiFixlY/Nzz5oHa20RqjO1R0bKbd7vwZdkU3
GUd71OYSUwCt26+YPLXNkzscX8vu7PqkJJhFi1WrVdxbacqiffyAyK3QPI05MgyFL5MBJXc1VkGF
a18xfvy/MRs18p/a1zz7GgsX+da6LXwnjf8ZqLRZkxUuR+ksLh9pTk8VKLBam9BE+qcRdJq6oAej
7b0DcwloS0WcCCN050271hWNUgP5AA7w/AeAnmkMUtpJTiz/GeMcy/Fu9QHMs8xfKVeydHZbW4m4
ZBXKxwSMHQpXjq07IGA57LpYvPPQdK0TV+SsztG4MOur6urTCOQqLciDxGTP/aoLSQsWSwxalVAX
xUfHjG1XRNFiNI4bQlLAZ38zKTMquuzaN4+QRUqYFQ2wYv3JKMScsTHqdKIvWHjAq1LkEmcgKp8H
GHWEHgs6iPXoV0JOzAyHctGsy8FofoldlR8LgkLOw7J8taTU3Olit3KTgdwUpxsXzLWTFh6OpHtZ
/i4mSvzZhK+IMO7qbVU7lsyvwsgCYdobQDj+Ws+HURitLcv8fJEBty7q4uI/jSt6R7NxmNd0BFvA
EEJVNYlCxZsRq78orCKer1diujb1CmqdbnYftEqfZIYrnQHPQe5dHYK3D5WxCT+YkU9OKJ0aaZkJ
vHpz+4z+gK0W9eoAotF+akoKEGRhvkjqVSmjFyCl3B2NWmZVwvT+dZapW+W841wprg6BkJR34jl4
f+IgTZhPo08iFy97j0BUpgZnD6K9xBMKMSJ61DZBN/ODi6YlTSGd1VGtJnK6zBYQ+xjAPT0JYWmC
7bPcWsowfkiRl4jcFTX1T8KpUQghbU3yxdelDS2TBtOKacwWMGsUiB0ZEGp5xlnHzcSLRakeUhKg
RXld+x6LmWI1vfIMu25rWrt4ztS4ffSCc1kWy6zaYOKqTL9YFw6zWkbfImbSHRO412UzD3pFa8o5
XIXObh4toXWhzEbvluDgCdzh1cvtCY4cuyglZT0XwAukfAmvlT4rFygyTjAHKVUvfczTAx7arWOn
BTwO8y1Zo4YNARB8GXwcGba3YotqnDMMNEoXQOCq/cTBH4CCek8EAWEDtCrVVfxIaVakjkjk+tBG
chesBVtNMjwCYxZc+/Nh3a5T21jR0OUU9Q+q4513FbkKdzk4RgLsKHe0VS3ddIlfB9hvewmnd/Vq
ZUiynSal9OI2SPyE/cPTEj+KLQmJl6iXp6zmfNVFG59bI2wBCG5XgM4uVkdVexw15nHcNgxYae5E
USELIn0eJqNTxM9vefpz1PbXhm78PLE46oRYSvltsxCdKh6umTGSwL/3mDwzYhDIfSVj1LWGimVc
egPUa5sLrmLyKixrm563c0uRI8LPl0ZKPkGiZah+VACPNcXOEjuFUtE3DGj95PlE+rNzeM4VVhgP
3tgb9wy755TBmtmiuA/3TQfl4l1YRHIwjVF0fuk9uaDtO65lBnORT10JHO6mlh11T16KZ63AScAE
Jw9s7Sdz+pc2NaH9N6MzGCIqwpOrnst6itvrU1RCzkuTF8BCxnQNjjtpyVFTQ6lQZNu/I1dv433L
kO202oyncE144bVm/qvODFYA2LsG8C0Ri5q1CUnHmf2cOpB+Y+dpkuqp/XHzF/TMDdz/gCJUlscG
ipaY+Am25igAIX3J2MBvRooyWnlo+iRLhDErk9Pa0t7e+p5sA7Oj/KscWkxHS5yXeEVhPKxRYMOe
hW2IWMO4kQKYdS1AFcYOtM9oWRfpU0EKezcjqMK4nH+ojHcdXwPMkiCZlz6Wt3F5RR8FZEywDTbI
50+SeSxKXZGSqYoV35TsKvI+bnV+oPwdx7RlzAXbEmRBMJHPlHwQX6OLBIm+SBQ2YT2JTWLkGdIc
I0Dum7ER2LPsFMb0+/ZnVrjI0IWuqjGXRdQtYWIGX1RDzCvtlWSWkrVbLjtFW05PnLJtqQBxbh2o
pEKXau9pZvZ0aH7qDZwkybtTnKxqa9cl15/i9RRE6768384D+2LJERx79hXSph1ECOrJMyhVjmxQ
h/t/86j6VIepnXVVkELjA5078BqO6iux17iOaV2FsP6cdHJdPVpEw4Ydh7wEyrfsmv1LzAOXDaTM
9HYCvMQhAVbeGYBEgn/4WsvXDermie5yuxel/4e0wcyxJ68nDA6NmD7ch3sZzTWqXJB3sA165z41
J3JjJgB4PWNiR8BkdxWEulG+9HUet1UFWnz2aU3zdaqTltYe/6j5FDM7GIqpBm2pcmf3nIa1+Jvl
lg9OOgUryKhhsKKYODYxPUF3B9bXqHhKAFBfnRaoOy/Xxg3gFqhY6YQN7e5OP8k685AtOCOAHzfl
Vwa8M7F3C9Lb3tPATuNSQMFfOoExENH0mZoK3DHlXlgIX4Fp1xQGPApMoPEdxFFBbILz3I0zoM4n
XvOKF5qERHsVLdzQF1ImUU5QwLy58V2lZxORIU+ffDDUyX8Z8m89QutyVByDukzBrpzrJfl1s03v
9SW2/ebc5QdA1JMd2l0N/pI56Zoq3hkcUr2w/03jm635KUmbTn2Q4JDMTKABOiChYnFITQKtzRQP
v+EWBRLDVyDRHFtsrSz4cx8q95bQfJSZ8JUHVKPQikj0cOQuRTwmtRrhlE5qOyw3FDiuu/6maqe7
AOXXh9M7szC4u9hF/6ur/UPvVJqXF525kn+CEXsCu9oh/OJE+wJNSRmPjgamN7QQ3lK8BSvfnitt
pHWTYM33EFdw7+Sr1j3RmlEEzQmqa7nhxHfvPDRX2I9nq6fRp0WqsapMFohKd+6+J5ziaGPI3cnD
hSwXzP4qnWtQwXrBMdkqm4WthWWn+3R5FfkVXHWk0lforefnnJ3bbi0Vto8cwjMhvsLy//O5Q4/v
+sl07QW1VyfwuQzoTMmGtiSfADRe4FyDYEs48dECNf7eRBnIpzfGVaQyJxG7MwY+iif9BJ9+WqEM
tyJZGvFTIKjP26lF4kT5eASM5NRkPfyqT1A13NfC1+bgkcAyHZbT1HMveKxGPtC9ALbgb6mqGdT3
Ei2h51hobgdhFpdOA3BbAu7S+ma55c1Ewhjvp/srIFMFf/e1oOHcKv9ZZVHUKCLaPGWQ5+pzKdO4
ZRojI/tnw2w/7/SrbhD+Tzss3JT8ANjJUz7qOeOEf6x0ylupYtbzcQelt5NAoI4f34yCVuBV5Mav
Da+mlilpS+4/fgmjJTPEtrRSXIw8zwFjfRreF+1g/HaiDTM4L2brqkhnSboR7zMpD3ObrJRC6ckv
73uiUxM6tJ62spdnn5c3MRFQ5krOW/TnHTAtHYbWATZ9EMzeCDmiwPeUJo5VHQaVehUMuB6v3LuF
krCJiAw8TLnFa/XMMt25zke9JhqUPuHKw8pQFvflZX5IS9/KIZ4VVtWuMk5XQUcgpc2q/cHK0Kdw
sjW3ovTXdDdEK0gX7NgORBgnmEa2cTuW3aeKNXKad0hTUifItPQt3u1N4hZoa5P4P7AZ7ZTfi+9n
T8ZfF1qRPN2tt5Syih08iMi9izAR0DNpCe2+WBHshqRLACZWIh7KKwL/19Biy1WwodlJ+uQQAeyY
qIfFLcLFGMCOvdhDU8WEqVZutSfXK9KJdZLs5sET8R+UelcuEcOO1PRUxnbPBR2jYXQmF4JzPeXZ
q20Y9xrN50vdGXsOLZrZ8kr1JlqpNQL2rTsuhQ9mo8jlTP2hax8EWwt5xvhBx5mkM9ZdAJx7k3H8
5Ka2EB9fjkvXPemDrQ4d7bZPCZUTvrMitavCvPdjpxf4pWTixX+uwK0svmNfblI2E0/wQqb5/pbM
joS65F49y+D3hK/SdX+1C8c3NbFoo9OlMZ5qR9tNVG/RYkiTYzNGW4vOLN5fm+e0zcb6ZrOqivYy
VyCfYbOJw0bJcs0FVvzjLEZUXVBx1E9BPRPtIoKp+RaS8ObQ3pTOnix0g8k1kiyZdJeZuh8D/El7
VV/yNE4Z1RTaHDdKzgPQw7Z3qooKKQeP/ZZi9++35iTyOvLI579+Hh4e3s0HB3PbDy8E/i39q+8m
S87LU3DT67Q2bq7N46PjS3P/qIjb6nGDCXMHDVrWIRpP/SWCveV2ulndsTUjyLbHZax2fhl/5iit
nEatzO8fS4PQM44C2RPHGhdo6juJnG0vrNILI+ByARw4K3qZ08dmlLNBGE8VsO3m81yQCtrw7BiY
IjCU76iPJ09LEBt0Dks4fzl/NvUdjRZ95sGyZzpJD2+3u7bUkbv3zKp13+tMQ99fFfkr5s8oRbci
9GWO0oWB+LBlXQl4IKQvqEQDq1cpImxnasqJvVMfCW4Xm9YrpBk3QvhWtR6K8D3t7kaJYUy4Lg4y
KTtNOPaeN9SUamJxnpuv6At3Fia9TwTHqvwVUJTDQJYd8X85Sfo8XrQiBJqOZq+f/Gl5xTt+eWic
4+fXIsYoZvWQkH4mX3CSWrEstiw4DBIVnwihZqMVtCQbJ5oAEzgGHJ65qvg9OqjCu7TqYDKBMDJY
Uwu+pvtTcUJD6ktENy7Ho8/rp6mbv5+yiLeT3790xwDmegjtFrUUWA6Etsb0za6diNdZyppWD4oI
rQZ1I8uTeYmcwYh2qRNqO7Hvxm2lGUAbsKjcfmr4zH0892NdZyO53mhzc/iumcfBTk85q807kVzU
62AnjApil2bN87C3/U/fiX2T/cCraJR0qIai51bJLjHmSJneDK4HRBUN0hyeoWRFCwzEQ4O1W/DZ
wwZt+TyvcJS+APpOVIjz/3GgrNwrSwoViJfoTfHWUH1Tkx0jKyyIQie6SazfIDm6qWIJ7fBQLALO
61/f70jCWvF32psY3HLoRwGBFcgIj/fPbCSpi3urrP1MkvkspGxehrSGtiZZFcY91SbgvioiwhLq
6G8prjGIQrmfendkuZldw59TwCXr2dl3Vb7YE75kobpjp5hXTHTHlbZ0K809PgXEJLZOxBdvjn+7
fDXAE19mVAie7TfJw4LsFQlEcOgxm/7YuTz8Al/+gQ3wJgkRhCzSLnZwgv+ue8aR0rnjJ/vLTSIt
fIwh+BqaY25b+Mak3vpQtRq1aq2CRvV9FvZeoEP8ffVqQrdWkcXPNHtghhb/BwEWzoUARERS6pjr
BZqwSAuLTf0bulNRMMPMCed7iRHdTNbYFS/D/T31t26XBNEYLx3P8RIiFclcHfdVqBTMpTbK5HeQ
KPHB6Vo6QhSWMkF/WXROXbsvsMGpdzWJ+YaqXB2Kf9Vgf0qnqJEc7C2oDHJoV3MgAMohcD8F9lxY
puvsQxNeFQHdK3eAiaCG54wgfU0rFvyh601zh/GNwiRG56y7tKxzDfndRxdUVW/z/VUzWWXsIvhI
8IATRvzRx0PpZ66+wUO8lxu1KYCcqSMPc35USYXGGz4vQxBGU1xoNsyAuP6jcIkwrSZn3SZhNU67
IhdI4abUsWCufYr3EIJV6et3hBIkt7A4iVtHJnnJAnTgVncS2wZ5T/rU/H/tOlCyODNaKCAOhuWc
qi/GVS0ZNxvOB8cpKoLKr+3LIakJCs/NEjd4OCOR4ke81NUNxnHMtVNsMQh/Ptwi2rulj0OB3676
kUlTSBTP+IrWefOnaC4+vGPJdN9t70GF8uoeAWVD96Ak1YMf2QLc+O8WY2RcOv2wyzlCy4X4oBEY
93jri5wPLT/K/UpJt4CaWpF605xmXaEvaMQRHzg1Pv64YUeEdj4HdLEgA7KN7c4NQXPwRtmKPNxM
g88r2xVLDvtW95sQmyL7ceqTaVqRYC9mqm5gwZYvGw9bmNA9VSMDS57GpIUrZuV/w7xr0Vm44CqJ
rNZY5bnrMhrkv3Xgv6gD4x2O8o/f6orTZoVafw39KJRznX+gZYOsUBE2hBMXuKybNCCfQbVpidiY
ZDv4WZWRVbyeMjW7v43CTwgrEMLFmK6IGXDBRuM9V2aZA6zugfhifGzSUoM45ZgKZXA+540ranlh
Z6maMtRgj67qt7yOLzrRn6LZ7BpHEg/3iGrO5XNWbes4v28AQSnj0Pio1gnpiD0wlaKeHQ5fCR6p
mESnIVWmeGaSympH2gNvTEWCtjfhddaiXbMyM7+KUom/65WHodW4mBQkgmClq1NZDN3yp8IdE4zF
X7UMIDdsrMTbL48k9vrTp7Y7kruT5Tt8gypsXkLV1qf4H2msZmP4Nc4gMfvwXaEE0F8qh185CVWX
pTpgSc1+lqACQgvdsCyX5MCH7fJSpt4zqy3KLvVGY2tNgg6eyhaN0yG1lOcueWIZgXYDxf48JAXx
niP+lzXUNRFM7e9r/p7iR+KhlyCzFD/SjeSc+Oyv+mI9gplZLzNnsZoT/VPFZTrTQ5seZww1OlfK
sJ7zO+P+U9fmsrQGvTZ63L1a0WF9KBbs7fOpv7loLUKc7/ew2KBGp0qqoP4CvXm2D8VVUrFxTgLa
B605MxgrHWXWDAxc0j62FWwajoVSRQN2IungVz6NmFEgzoSHKdniFRfslvDDxcocqNNHh1VrDXsT
ScAosuTQTLFPlRHJXz4prHUkXdk3isKB9QJrZSO0yQWCTV5T7sbdA+gJD9pITKXTsEdGNfuMr9Hj
lOxnoHX1CPeQn7Vs//oy2ty5yzQAxBdqW3JYyfS6J56S2W5dyNeRQ/QpS+ivW64PBeW5rbJnbxdQ
KbKl0mvC08MysPyBObqoG4MVRbLU2UVr75351cNm3kAEXEsACxZwqE9RKfyAKXBBri4zTXp7fbaq
/jnrlXykYQ+O17WnuBp2jBVKCmHIQCz8A2OfCTe0eSmCWiiUbAyaGRJ31WhFiAeVA8726Ltj7ZDR
fsgOLQVSj7FKhWnU8aIgq9UjgSOJ5uwpCYQREEO8TWG6fE6SMoco/3lVz8YlwBxMcyaZiY51BAnw
iJnGGFMcNK4H+e0J2J4JLhFA6EQ6DKisX4RgZ3dAqrI+0bYKDmKxd/C4ldkjtZXSVIFXlTLDKSOR
6Bo62hyDtYKBVwr/iIqwbZXVFSX8VWMNY2ItcuK7+8Y1XcQteej8dT7x4MtTXa2MgQ3h12P75Cjp
UBrNC/x9MpVGISHEfIB6RXRHpJLTQpjSbHqEwCnWFDdOMj+Ix/L3tNl129NZdukManOcaKWj3VtM
vZQIuZhkzJQfpK4kus3oGbadSqy+7+2MRhGYP1Fjjgp/tbuLP5vKROW3eziqtyIXZaoHD9PtlWHP
OPIoktyQqq2iVsXv5qvEA1hJ4HlHh7qNm5CHUSAdrbnDkrwtHJaARtu7eQWKNeulAg7UGRhuacVT
aHZstdSceDyLeAGStinm/bfbLJvq9jpQvm6u0UJLEMaQQmeB4QIWL90O1Rd424xjJFh3jjgISVoA
c2GoVeCrnNTulqhYW4u8wdKTvs55dsX3NwV3eIO3ZucT+OO/DMvM9AIzx9Q4C4j/zGEoK9Hx9Ngf
+GQuCVTWfCam5+xend2buA6qxYkIV/b8SMug/ow7dWQ8m6SfEBZF3AJlW7IS7gWN1IrtkQiHDFod
N1jWD2GxXCpliIsXLzweGYLkLtlzm/vvz2UK2CoTM4s+2tMUqxBIo7iOGDSXZrdKKyYg89FBffwq
+/w8NW8XRpksCa9RIoizX0vPTlpFugDyBnaMqlbHdowOIsxmIT4JbQnCijIPuUbeqxwiD7vk5o+r
EBTWu73WhdOGe2jRXFWpz5Kt+lMIfsDG4WEGonzFm2izxOliXceuTWiALyUo5BSLnKKSUhv9aWrx
lWSVKUEQ+tl33wBoPzln5T8N/jr/pmyLbdY9dS99hNRr9pPhnbuju7K9w5GSMqxjZiW7i52AkCkF
nvXiANVahxhKgl4NdhJ/9vEA9YPwvyyTWJD3fdoHjAc+IJ1gsd9+nauFZsZIaV4L4Age1QHIUuT5
d/P7Hk1FRJ+ZKs2jjBUjw7Ig1wX8K3zVdA02KDnNID3+x3tnsNZ9m/BW9SKiJrtvLIEIEvGXoPbf
r7LOLMEoT3SCvcr1/qrCpBl75R0J61bFeS/J8D07alo7pCxqsGxhwLooRgroFI4oRCLL+vH++016
/u3GP4L+4bEZb2hzXzAD1yJP7nq6c6EZqldVCRB1lSoK6HRUllhHDJk8QGCMCnwR2GmBho3Ochse
rEzN84NjlkugDnyMBLf3luPicGiaxJ2FhuXXYRLAfpGKYbuqNN811PiWLYIYE+Q63JxhAzqqb+Pz
FPKykXPbG30SriKQiPztZL/G8bb3PO3w7kz/Bq+Yvau8Xoz9PORBDdOQUm+SfNJ6dtquUe9q0FEO
ZKQJZlxzrWJfv8iX65hc3wdt1CtPRuow6MhGO8+N30Hx4Poh7yINTRkbKq6vE92cWQ2/HIP1z/et
RNXRRws0x1IwD1vJozgw/616BtXTnw7X1gAyCN52i/yj7mAGl+dN9eov7HPAhF+eisF9JnJvXrO4
sA+V1crzG0r5GrEuPnb2MDUqlDTAIRae2O6tIKISrNkaDu6hcsV4l3KeylUSp/R+t3Ak7Zu/nAP/
yPmFbmiWditjIf6UNb3ZTmv2rQoefpADYoyZJhdIryZqBM62B8kQOLB8fRIlulMvxi/6lpM1XQ8q
ykGp8DDVLjB43zYGleGZQdgsy/HfhBVK4wJPHgILxhhoKmv1EA+JvNEvu5fmMz9zb2wAUlaZc1JE
mC/D3e3y1LDp9B0pqMdiz8YNetk7YapApiorXtWB4bGohcn8IroQfb6wPBJjOktg78m8yiyfqx1N
xhn/Ves+D+WmvjPzTUASuF39kI3GVF10jarwuCDlXkei63Fgy/VplqV0ap09qrQk7D5DDUP9o2cL
61ak1CbnlYuMTrxaazPP3YMwwDA3dLfZO5uo1DMyfJr0cx/09yf5kqmJE2r6q0wg21Fp23etmmjt
VM4UDMAw9jj54TFvh89ZoNMR42EC6kq9MVTCSGNMSnLINuBJikuBZ+CaibqJ7F8oTtll52huqAyX
bQaLR1F0lNv5X6A1HgZa8QmatM6eOGoWVKmTasO9ZQngcKqNN3g4q0pWVSnNgObw/scaEY3W0Cpv
31gr3De7eBFmAh51v6sx1r/DzdPHh6y4GyRX2FfjLjEYg/kFgcZjA2WSsMsa2r2b8hg+bJPrrtZ3
E9XZFEOnj3C+hT4bRQ3+3gkfua5rQGsCfQ9EKMcrtTU9Ak5Dw+iydMdQqojtckJC/j3MMz1BjWJV
sEe8lP6FNKnwIZKZEoQGtSVXaXcLr1BHn7ShQ4TlkIvHHTHWBXvRqDUWbxfxLsqvAD8qxNfABF5Q
AcYZf9J/2OtEv4V6b9VQlqiNKjHeX5BzY3/20bb0PN2Noh/nw7JKW904YGUgw1zbJzd4kVpWdBu9
Wr3QkHml95aiB6dzBix+A2Q8/pOu4a6PK30XupglPyp+J8cgpPjZId4xlva5Pg5/DS3B63P3mwH2
fMV7c3e4zI9cCGdTmchvyWtZg99sVmuSPS8HaWgLe2j8DG3yMIwHjlHs6/oninK2pBYT2cvdeQ4r
ljY01wFwPAIeqT3YXO2BKkK44igV8ULJ4cEs8SY/9/i/Y/HFB+dTbxFKpWeOFUTp38ghx0/2BzJU
RA1rYh4Tj87qS75ZhceBjZBfO84nELCt9c1RB/NkDBaerkOTfPjnJSAPVnBHDy0ExpavMwiCf6k9
osI+5kqgPsTwcgdxwzpEi/muPTBAXQj3aHqjb0fQUO482nwZXFFQ5I20nlQWPJ9I1MjEfl/4CB0F
WexPV5vAFCiDLRgWEdSH2gosqpd9tBSYLa7r+OhU1qfaArcPGp0BJhCeBOMEiGwwGirvzAxPNYXD
EoOI4nihlOEG/whtojLTCLt1d5Q4kjkUsKv+sG/vSS9Z3p5Z7qk5xl8suUFVnGJIRv0wD7Tu0UTv
vycBCpCmxcQklZPiU8q6MHAlnUJMLwWim/TtK570idHs3FDosOKCdFfMJvt1pcuZVFLM9aB4d7zo
PzCeMgo2dofQJgHOk1jrG7VdEWHP33Q2sVc5LdefQWb6QXeu2IzKpwbl2+nMN2RNv2cn9A9qu6Yy
oFwGYvU2F+WfJZJpLRy4F0XEBx8ds/U9vHHD4JU4UhO2EH0e9J+WvlBRLifNmzS5xWrLDdGT8EKv
k1ASdpLpAHq398BxNbDDgZaYgmiFYsZbRXaJZ+MY4Tt/gnHE4Fl+baLHiUr3dsmPfxEOkBQgHSPN
8Fk7TX5ZZ00I3FP5rxzHI1CO+Sk7zXrYSYh8Nkgr6Tiusa6yyeayQUDMweKR9F3SWBE/jJf5ITJJ
1jutE/IalbhcHlGJVl4JqSI5sF3/vrwwqqWahZIPRhnRrPpaBqbZ0VAA5R0Zz07U9DsUfFxP1AMB
giOF7uOqWlVoYIsZANpoKumU2n+eIDxGyXzaC9yPuriGS9y2F/iN3lCH0nQgQup+6+/ky8u7tIRj
+DrGsSRbmkKwTJwhciudeU0kHALr5hBB/RjEOe4hV//h2SfLIMU4+I/Mt3wEJTARC41LQsW3/GQD
FGC0TWNxp97qOZasea8HHqJoQNr8CjkpJxt9RFjyAJKeTD706kM12J8zcqosZNUetiLqy7U/njLz
KnjshU1GROsnN6l/akSgkAQwfv1U6cq/Q671GFCIP3VtUFgJv4TLZsB5mugcTQoi1eKGfnAhWODf
/X8n1WKRj/fkEKY9vP3632VyFVDltWTtjecDK7XGPfwqcx0znTPhNhesXRj95ezQJ3bZ6zS0+YbQ
WWEXaFZG7OzphiyXejc6FbD6eSYpx6eK/7UzazCm9K0j4D2QyQ3AE6zOwtSbZD9D+WoLT1GQU+eO
mMjSKk76qhymKuuEOKDv37INC73us3sy1Qe2nDpI9ZRHRDiujh1q9Pnjes9yaPDA4B7Br/sz/jwT
1HMoAMOt46tfUMA+3lCvb7Vhxxpp4az3wTdswxlad5fliryK12kO/4Em3gK/fZY6BIaWG56k5ttN
CzEoEYV6TPzSO/tDzYXWsGWnB3X/NnU87rePlnRVeMZTLfJ/xrUmY6iRBKA1NDZMv++kMVCwUDKD
4YjIWpzfanNm5sOqQvfUjoBYPfUj0fnArRoU/aJOhl7vqD/EDqs3nyFQ/EV/3bi9WlR1M7sSK1hz
mON9Hc+9X74LuE0LQNqyPB5AH6yzNK9JrnWlzeDU2quRlKCt3u51s3Jw53l4gntLADjq3enghTOS
1zH197LXeCHUs3TW5CO8McRdVsLrjNxy0QbHNIi1MiDExePhIrPs/Szj2JAiVjE5UALwDGYt1Oz+
QMhkPiZ+g137fUO1kIIO0vG8biTv0gGVf/1kiqBEVvhBJj+TGnZkKWxwcl/4i5lf+q4/bdiHD1pf
f3WrTWVAmCgWmEq8cOBJ1TylUea7VJxqB5r14QGBqey0dUEC43bYGiYLOw0Y0Jau18Ai/cY25CeH
xo1ZBFrFmAqBu9KSz7A4vXPFUW1pAP12Hoxj0fU3GeVEZY00CMyMNkkK2vvbvmcBZdgP6BiX8fsm
aprp3tyoTdjDzuoylYGwt2PqUan+3xye+QjqjT6XiSSrU41ZuX/o5YNmNHgvgLeEZ6Wn4eusknw0
5IY5dBGtj7MEeN2KAw+kTAyopAX6QN2GWnKuE2iX+/E0022DVB+QMdw6AJPPc7j3TyP3G3xpkuuJ
tigB4yM1LW9jekbEfzrqnVGQZGt98pJTd0XT5r2wW18arnpLqj9gnXtWtVRo6IR7e90SvkYVK5SJ
RWHMIYXfFB/dlroBaRhAg09iES2BCKmZlxGwVszTf3Tm5fqHdCWl+y/Birpsvx40/mJOFFkNALbt
trdu42eUd7UT3Cdv7L3CdMQRsCK5174zALQ2DArjhzli/97SGmcox8904R3ZtH0EGaypbSiziuQ2
liNW9erixKbWHcXbqnO7Ippua+eHbGiTbCNlcWOA2z3qlk06D2WKUI5XaaV6ka9wEJHsss+TgjKd
roBG4vjCy+vMpqgP4nZDnguiHCKA49xOV96L9oaIy1NB7AeLWFRJNFyA4/6l8XUK9ZpusgtTqWin
WCzvyiLMuCnxcYqZXujqP20A2zJPx1w06WNeOMYFm6Y0f6tG5/w1Zc8rdUTbU/7sr5r/COFL63E5
AmZVcUgM3icV7HW0NlNiVwlBUA2P1RlHpmBS+FFG+9UcbSF0a3dEn+IV+e3DyzVl+kZEHTpoBR6B
gabia7BLOVDZQe1lKC6wWJQeTCaaycgJzZrHc4xWzqbgra8msweAdgr5o2ayKsNvyck7g3bSDYUt
dFaA1zFIOc4rlc3lwKjsXvKzCV6L9/Nm5aw8vbYxjCHlLPoq3LV6VXPVkvYXb3NS//MaaUrl5GHv
QoLaBGHHa2sim2gigE+TueTzVp2q7TyEAovsh2mNUalc8BWmSRt8zBSIEiiSXjFd85cqcsIHFyMK
wYUIZ96+/aANVLKBOe1cN10uKStBCyES6QdsSDi3+BNmzTO39af5sFNx+uL2Otxyi/RSAI/pxhXz
i3QcQ9v4svACVrSO9FgyY+9vhaVO+GRxvzErC7RvFS7fkS9e7d31AgQvmMjAEv+0KVWWlcXT3KXa
KFRFaQpqH8yJvQ0dh7jnSuJ+8k1xhcAJzBH9krLBV5JdJUlwW6na/YM9c21n0kwfvhWivJCCBJ6w
frT6Z/mr1jrDNcGF6eEIB2rgEUC8vX6UXKr44oIsVjqeOA91IJyMgQIOlquHHGZ3dBvSdePBmCun
661AMOwod5778ZPwp/yTPjkUruEgwReLYQS6bfgoz8Ux9IXcg4jOTKpeVfYpuuLt7hZ6tyNNWR+W
MdPebueuA9UIARlereR5kd7fd5lWo3zW37F24sqzTR/60dy2QLs5lrTaXeB5r/1nHcqNjMVvTe0N
W1yIL2BLvKaBP7dC1Ad6iUEPMH/03R9NzLdx+ma5nAGB7a82+nj8mvpzUm9ZhCDJdnFcmHISS2EQ
3a1hvcbnZYqlYVdvpULIEm+k0p6tm+c28smbssTWjrUNvq19gAoL/mKnqGI07VfeGrn+TC1mH7//
wuTCSxPo+wMQBv4nPZlBYVuXJLI5syIkvtCnLqW8XW0Z1X/ul0bPI+UXJetA/FddxkBehATnDhxR
6JpKsTL6AOcXL696bM73vdvZQ6B0ugCKuEkayRY7yDED4KN1CgrTQK0ZKh7ONoOFqnRX+htB+RDT
RVIvd2lRYYB4ylFVpBBkl7ZmJAe0dPFdpZonhw/LXxGe8TurUng3bejyQTxiq2HMyev5dX9aOcIl
zPKCi5xl1alovYz60m+HSMy2VRQ+DOdgfKCNE7/HTGchAhfAEhQkqsS1OUROx4jgbbGwhzqnhqp8
27TPwdrulSwSLi2vGKn8mowinM+YcGawoz3dptzxZeKdSWYA1Ro/nnNW1EpX+qF7MY0UrAp/5g1Z
46Rcio3JcJK5gGtmRPP5cUcFJByfkoe2wUqg2yKFhPrUTihaeVr/zzLJgZcwyRsOOH1DsUg5/rgo
33n31Wjce1v9GxE6AqwCpiQSmHWR7VLdlthfkoSoK0bSmQOgb8QQekr3Z/X9vQLlzPRpaUTmumPw
BpozAIDmoBjaGiHfl4GDi+ucGKMvjTjRvMlMMu0tTxXlBiez+7wfmMrrJ6uyI7C89yz5l5ZW62aD
RQgzMqytB9dUEZ2IvLyW1LeXp50CPsjNQQ6r5rCrmB4N7I15i1aTLi8lDUa+VAHjYk12dggkQ4ID
5HzdRggqbz10oO1Jrly3ZBhDJqXYWUiSWcKXCwFHcY81t7sSwxSN6lKDKfvBmbZAme4RFv/0yHTk
3JjVB/z9P6soxRlpJLDd1MTNuQk52moWoa4zgyVsYy8ZryiBtzS/xnQu1gIudUhhOO3Mr53WtnJ0
J4f7H+w92Hl+s8wlYi7OjpcZNOnXz2BRP1maJ4hQrBXgbZkkh8oHi6qh+KLpXvkiQ5cg1LshgF1O
BvOOb2ut7pBRyY1IaAtflhUI2mlqe7Wt8wM51kgFSAIP8mt8GCW8iOop89KVsfS3NSqoriZctEmN
Mqkoj5UBaJwRpKTyxgcwLijbxKyFBSbBPS1iaeKHkZzNcI5WyA0HToLn3AfP+rwEm1hTYyGYaQ0B
RbdCBNQoSuDOFE9Fwvs6lq4X5aEu9qOP0wolJj+oMv2v/N9912Q1zUZom+ZXPgiYDqZaV10kwFEu
LoQRBydTMbwlQ4SgZQHmap3AKAA30yqJmso9oJwLtLdfMqVv5Ezn+GZwd0fxa/OPTqCS3gJu8bVY
Hjtk689xxm2jWL9Mf6dLKca21YJKBHp2r9n5EzUo75nN2LEbL3BL77i2KsAiTnwb1okDJMVMIMHY
W2DZDVQGm4F9cQsrWUPliKv/0Ryr4CcAy3BZjDv3Y9WZPyqG4mMpO2QZLOhvvIV3z28CAuOv479J
4K5nrp//4IDtgNdBKR9QAHnEqQn9NHMJpNZ0cyNZ7fXyD4whKS80rHkdalkuHonKAZX1QoBGr3JH
uY//VvWFmyHhYiGh6KyUCS315EYP25sCVH3i/EnSxHKHRBqZ10Sge4XvPSdKNZ2yPQudemnisxOG
0k9KWTdYAnmgcu0qFcIXBdw0KjKr5GAZrEh8mhaMFMvdXE0/E8POzcB8dUstcZcgZ8e4oJieM3rk
RMRIIumtCV3pLheKraphW7fMUozRgpPM/+oX3vOyJdnZyGi1995Iji7acgTLLa1tSIfC+dHNSgsL
ezHuMexIRGdVEwZBuPW8xzIhrIWkAFtgXBXe2ZbNKYfc3HiauXkqG9pivGluCdBT/LKcIwJfmtIs
qSzvTsM2FCp4PyDMoVee/B63PfviCaJPGXsvK4rCshCgFZ/kpRmxgxnpwuYM6dAFkP/jNOAPoSae
ijWkSX3r+sjq14/ZO4IuzTh9x8iyKWoNC3gO2m4jBFcmjZAMAdN5lR3rQqRZoLsG4PSgroMsy1nN
7OiWPvNKH+wjLyepvgNSwKTOv/PShMe4P2x8HgB0LoXswZa+IELG46w+leP5TmDFOrE6FGOfo3Yt
lWCjS6CQi1CYi9vqaXK7WXd8qWexbTgtzoX4AJiUNGIVPe8IsI4oz6IxMd31ldfYeo7tjNTTbl1p
ph9OAh8nJGDjrQ+SHRDh3jbJ+iaXtWldRV5dW/9lu8Rw+f7VuYrXNM5FgyRlAMCqGQeFGoWgIM85
6Q4yG5WqrTv6w5NxpnJVEbWp2t0aiPHLTUzzFv3oaP8394lzOLS3RCWTCvkQK8CSeZdilGTZvecf
hmGvSD5QGX/jhzxwyMDNPCVjcwEx5XIeoAXOhavTwl9BSJ5ulpR/85RWT7qZBrZmzxUCu3dkLm1k
Ky/op+0zbJjqC58WRTwFwvsM9KXus4Dhu/9SzefCoOlDD8AkgcVm56NttTGP2frDMp9s57gVNSaQ
LcXL3v2mNwfiIqZ7KQzZ5OKweXvsk82BTPH5TRkoylLa0t51ucM4UWkW6oUav/+C430ylQwY/H53
hJmmq/QKPJ3dzrJxbS+9W/hixl1HFh+mOxAMQmKwTKCTTkf60RPtJUi5cszOmAe8NXhPR/V6ar7+
FgjAdq6YGD7fW4yV0Htq1OSGYzP6wzprl37JLnvTNsB9akkDYQ0T592qQompNc/cqj1ZT9RGp0yG
VGdkhySszuS8ktK5K6yohfPtHO7duUKhP0E5W1wPgVTz6CohZIOYhHYOM94QyuvTJnvPxFH1Q7eH
pKDqmnOcMEABOYYffG6PwpdSXmiieOsDIWtSbZq92hOqP0zCPMrrJ/I7YROZTloDZ42IJsVl3SCp
1fS+rNn2Et/kmTFaa+rlr0p8lKXA6rQG9XsT1zUc69c4tNRwnaprYguSM7C/AcWIdfRikudprOj+
UGm4NnJLyPsWUEo/qkx9IezcgQyFw0UG2RKK6umh/u1TNOMjs8SEwynTRfW9Vb4EZ3Fza8xk6MFY
duAZdUydhBGEYFHYwrTiIQNm4gR5qAy2695TZEgod1guaFqKTZQn73GmLmsZIb+qg5OtBLy7/4cR
xQ40dMWn/7Ga8YBSN2gyDNn7qH0bG+UkoM4PoIXQAGiUW+wGlaFIAcJoijcu6xwIvxaaZHXIz2Tg
tVTf4QC+qx63PipJHBNmXXWg28atJwgrKGC8vTGoQstXk/U6hECsf1OOFevlwhbc0PQgF/+XBEeh
PW5gyTE4nYjs42LD8GFWCyi2MStMISVKs/cpTTJ1b8ovBXt2Nrx70heTcVOYunyBJ+BEnLzTmW4r
PMeNrfp/tber7D1J97e9VJekp/NrZgOogz3fa6z/BA//b6ldAaXIVfQu+joZEppDVfZkBcj0Q6Zz
oNzXKdFZVZOFgWzqy0n+HjcPkFpGdR8MNiOIVAsagOJS4URlMGFoPulyJ5E++V89ymP4qz1nd+u6
eeKdxoL4wCJC1jfncZfglj9DRWrqnp5noNEf9kaaea5uHVe7HaUxDRAbq/HO575j5SYwPVHxUx8e
3VJWd2D4Eoqbff6MsAjSPj8UC0QEvujEIXKV+U/ssQ2iydb0NxpIv6DL1hyWXKuUKFWrzIjeW8AB
hUw8OEE4OuA5/YFEvxvdoeYx9lk8p9rEUD2tdhILucOF5/mqBXsRcmLtz36lnfiRVHxqgoHNXHjY
LopCHU51ThVUcY+vkxu3m7cYtaxH+cyfb7dtcuns2xFDNHNQSBHOa8jdBmzTd7F4hfehMNgydkFj
oeISMyPUm2POM8Baroc4wAAIEIZinlizPf+4njI61bh+xVee1Kk+cpMioQ9ygWXGMPOytfubtUuC
ysD0ab7k4Gqu41mVXxxBQUFwP7xEX9VHj7wqyyfnqrIM3u6Jy35+H9BbZqAxJb06jM4gjF+i/Z/C
lUoXCwrL18HbQrerj9zS1ZH+K3VBG3ufuJc97FAyU0vJ9/yPTH1R2QegDzAKLc+9sSgOFnwtOFcq
JP9w1P9g6GMj/gPZso6s35bAooaM9s/1M01SPhUPDnbo9phicSkW7dfc5xsroCMAsRKQVcYEchk7
0pOahfAuEsG/WPNhuYPkNG+mur6XLCAu4g3pDgDTiUXVk3Sj3wmqPk9BKi2jelZOoj6K3EngNNsU
OOxcUImPDqmlUnj+7vu9VwgjoaYibsevuyzwrg1hpPf7roFsqMTQ/lLPt0ahF/ymbiEdFU6qqKnY
UJufdJ+XyIYYWumRwbBDCqhDfGLAmp/gRPYkebpOtcjPdzvAZMe9rDQf+oyWmlWTBkd3Po7AJTzT
N009DphjBRHFHgmo95CARGFQuuLKMkds92TE3AIQi7HDzYbkE2mlQo7s3RgLayXD9hb5UsA6un0G
QuQj4elnlGmr3/QpLPz7c4V6qdJhM9zjl7226LUMVJ2v9hbkVnvlMJkSNj1xOzLdfWmp+0lrM9+6
HJnTUGU26JfIe56DF7aBJ9xQMZrWooQECZCliBfWEGF5vqUD2gU0S7daG51/k8KTJe2CDJ+HD0UO
ZoANS5N46CWe6iXpXrr3nqqh6GH/xR00JG2ciGI800otOBEdR/RC6l58T3KlkyC3N2Ra1mKWDDNb
p7aDYaq7bJjDoZLMq/t8KsNBJMj2oOx67TAI9OFs+GOgti8oRjCFMe30aWbFv0ZwOb5CfSqfJmQj
UNjuroqVqFqvsLktiJQVh4pvrb28Z+6nmoRiBmPsT0Yuh2eJtdhw9+jD38DhqZwk8QEswmW6L/N7
BgSFBmhQPEbLap5ibZn8C0wkeQIc0kuH8Ypa40wSrp+q/1yegoQotu1m2/CazSpewbCzopX8cXsP
CaoN3CMSmjeTz5+zZdOchRHaJlXN1YVAPOCmAQhDCluQaZeI/WZ22dAtkLDReeqKWfeTHtIo+2Qo
XPx+M6xGTLb2q1t1bZxHckMoNA/8cRylYr/VvGKKFNzKgecZEcp+MQwOAUVwY3hsnS8Q+iSQEH9L
jgR758USD6Ylr/+KqJ3ADimDdUKdXvpw1AFfeSyj4maS/EUZPuICSwrm8K2n58OdowiReer8WVVU
+WULRN359O7Q+CYbYAsqHtpCIzkfD5/xnwHiI/6GeBHX0B+WWlPYvg+yYtrmtZ+xJmHqFkdi2MlW
oDDG9ID2RM0/e28bezrh8p6X54cVXeFAeRIUw1z+oP6FEnykGb94N8d/35Nl3+bAFlhSjJyfddHD
BORqw3YD0uGfutbwC8veHjkVdxeK6uE1jKckdzhenW0h+3jmwgd5AZ6fOJVzRvpylcTtXNq7Y7Mh
ZIRSZa8dxO8S1tBdY2JWps812CKXPbR0D7x0ef2uHSR4oRThKkQqsadg8JeJOohZXs9SHcLkjSHZ
KiMHSpS3gec93CGVirVf7Lkc1fePBrDyrbYpe5HjoBwqB+1jUFDQE84/NfFrMsuHtJ23gOy1pHCn
64HdvYxrtD8tM5UZMaMI4YYe833PvoP2iCJDs9egSUce6oN+mOmoNjhbzBfbAinxfxSW9FtlLeYV
8K6g22Mwtq6aIVxTfi3elzGsn5/ENFhbyuFlzAlnzWyzjN3bSplvWLZOvmsSlnQTSngcfAlaSMCg
/b3lYsTnEId40vvd7jjb9SvDYs6ilqVOcnGS8iSyXMqim8rFx6Jabu90LzzK1RJ/KiLb5Dh66ZKw
XKJ47rLObNorQVPS3+sNoeWt0SOnR5ZNP/yAFCMBkfAQW/+dOOA/pO4ZfDGa3TuSmoMrySMQd+eJ
dTNbSkI5q0B5V4s11V9sUz+WBWdvoV0O0ZB1RCWYd+qx5EY0VVS0xzDHAgcLiyw27sk0wBFkyjwS
Hdl1lvIjH9Q1+8TtkNulptmWBEwQVX10pNoSfZESAvJL4rKcoLMHC88MPD0mXDQNdCKNr3v79Tbu
uFbWTs7pmQR8VfCsFAraVvqGZ4mjfNCOeHYee2BDebPauhc/CZKB85ys6OE/qGwQI6XgnViPWh1W
mC3qnw/R/vEbLQjWstg4xwV2yAZPY8FFXRrVR9zEVopPZ80R3R2Gl69i4l0Ue5NxIN7jaPpqI6hq
v0SMCkyNzs159OGdk71JhBWinvKuzm6W6rsnNEXoZZOywFi67WS76hD0GdHUUhZ4IkRy902PaMmi
Ps5polTdpH5t7zng2eMMQ7XNC1TkQN3LiUKjqxHHRY2r/pGgjXuptcvQRn+g+booCPbpPe//QgEl
d868gwbATvnovmUwqx2YlzCIahdn67eI+33GpNi2rr7gGmLZq8xz5GVjeKH9CG1TjB3eoNVh/Sfa
ERkflIPiw6zvYNOJB/pjjpd6GTQtndxUDxjsw/f9OJApc/O7JjIbYkLI98yk4buHjult10lEzxn6
XBUDF3gFIH63iiu+hnTwHnd+A5gcerMwEY4214AyQt/awKIB0Ev5CIU5ntXaN0JzyoE9/9CFZka9
XPCvUqLhKGwCemmS9vvsRH0liWgZhifz9QRGzfwR4Lnqde79AqQBWnEGQv+Swe9IdAx6UEX/8N8M
uji9ZT7TDkLwwIaPWJw7FMWLyFcmGXJLJSrj6Kq3Z0SsrhGe85j2p19Y1dYKgGa6N1IlLzhWl4IL
A1YGpa5kWty3OsLnhFDP6bHmiAs/cg8eZr12MD/JzNEu9A8HDXLlBkEI42sTkBWoA/pjwn7GUcsO
dmgOeAYJezS65qkkdI5SaQl3DI34PUWZzv0Yzpn+x4p+PlNCyA3qtWubuB4zTgEIKiWWwbzPQqc7
RKJgYgIF6tIZ2/UZj7X2q69nS+zFi8QlLYbYp5HrXkj57FwQpWcIx/IDoE8OQI7CqzrdYqSVGynh
nYcA7bZHr5n02cZO5gjKP8StKImsRDdAb21tUT7aLnvNW87TJPLzB6hQ6ZU9nr33t2O60+jLH7O4
P630f3s4kdeZMw6Tu8TsyyIbbVx9GHj7bdI5EqLh9+yveg5e2UM8oTtyC5AdIaBgcwArsdfmmlXI
T7e2h8K5WIu5XMt3s8UtNXFPr0AwcQ+lWYINC60mDN2vFjyQP6aF1VpOBIk9H9UHrcS175PYadjk
znLXOLGeRXl/6cImmJSco1HAA4acBrApt5EyuSpUD4Yqt+YdQvq825NuPB8xeqVW+T7T3W/6eirO
vozGhURQjFstwbePuWn/DXoO6Dme0nt7cODPyyqgWdwSYnHhiAdRz5++tuaqDe0arrsRBiAFv7Yu
u0fcaIbyr8c+Dy5uXWm/F+3HDGgplVV7UjfvtzhWXmVWVjngfb5jOFrJkmoQXr5ZNbN42BpstpsK
HnVQ5LNSFwk3FJH34A63uVx+93xZYosUF2dSzDKqy7DV912WsTnCJN/POIn27AtlFy1Hpkf+UbxG
n/rbsBZUGvmPQ9lrBe+QBOX3RigENGIixsdkwNy86PjcpXTaX2bazVr1peBrzUgl4+9kN+0d9BdG
XZQS+w6UXhksKyL5gsNTAFG9w8CxZl6a+8k+RqtnYUw1RZLXEdR/GYrCWEkeZJXPRCjRSN8shdw8
DQ7Pp1KPypXtPW98ugjWJn5xQU3Y9k+0Fp+24g7klw0tee1tXa1/CSZtJ0hta94ZVOdqQu3vScPY
3vBkvaSmhLmnu8t93r4/GQfQf4X9cxunA7FamelxqrSWutV2fHSwba8eseGJ53gmFqJ+3FmI+WSW
2p6WoSalHN4zm0HfAhytTQV7h/DtuqyCz9Zjq7kbYAS632g795K1yXnIYm7mreVgMg2Z+mop3vUd
DJ4w3wIZqhX/fwBLh6krK7W7CRfDrdpXcRHtPB3lBCSu/XBcjOFYZId9Xxb6/86k2dpoQKwAM73+
wOX+ALZbfv6DDW9itiy+POV/xG2l8HNdYUka0aTvSF7XUp3nuXXMDWu3+35ynUOzifkrbOCk0Tlm
4Ato6g37byKkh5r9hl2spbpnGuzJ0Jjn3/gmS1rxs3DDfnEglwBS3oaywQNHsxCeMy4tzD2+Kxvj
wNH95WVhXXhagGzM1v967K/5NNcg8c7ZDni245LqEp64ANPUrrLy8Cu9AAqGWEJFe9aZ6EIR9sgE
IPPGxf6g8gqxZ9Zsya5YaOPXmwnNMhyxsR7I7lYwwLIO4tzoeUKBfc1IGLPo9g9qmHi/F5fAcVLO
jquOzCcLO+IccouFtFC6sBiYGnGNtHZ9qO+J7DcmKREcf9ICf5uz7H55oMJbqcJzmKcKjhuf3i90
NN5rIXUg/NFKCMN+G7JF2j9FzJ/iGLnmRpirmhfODC9sneaSawyNalYT+7k/WN/mL3rFdjN0lyic
hlj8V2Qa8u9nKggfFWE1xx5lS7Dt0GE6IHEONWxT5US+aI87969rE1/yd/Kgyfalifa5fZkD5RGa
kigDmjUmjqONtVadOL+Xil754iStD7Wfam+ER682BWJ9v6bFmfoP9zbKFRyrm9wbonCDEUQbOycM
DGEPvbI09fmr/F2afA0so3LELqcNA1apTajF/Ji3/NWBd+92m40lv5tlSVk5ECLWcDZFT3z9wg9G
OJgZw3lPdt8EvIZeEKFDMhgrIz7xWJao8RMyNBWWELKEfkWSPMvlnq++5PqaI+t+9VujWojOmobj
2BMvruhfwRWzWtGEcWAMWIjHhr3KER8whfviQ932Q5HoeE7wOh9683D31jASmYI0pHq184IQZDXB
yPfZBICcN0jRjYqJpdYFRBryxaISAUcYlTR+JASw2ZEUDbODEtOlY1lsxZIbW53K0WFGoI3/XDQa
H4sN2ZSTOCtWqz4lsWZHrIAH4VHZI82aHdOZaweIbgpI13ZoDR5xA9x8Rvcuj78hPnF4Qe01z2gN
6zubIr7xWGH3PPdAThEN1S8gUqJVCTOZnYqds0YZqSJ/qh7A8rqyFGnoNNXRRFSL5HZp2Xkh7srn
tipekeNXb7L/y1IIaefmXwzwJSRKm62xi0GrPWXyASd72CTi9DTfRXc9/qKBPiacWKM0OtohA2Xp
+sGgSkDFd4Qp6X2pu+eYqIhtyehISFhWJ4HPfuO94pFiGYdJUPLEleh/yFl9dS+2LiaCIjkc5pgt
AS/Gx8D4uEEUyO8mkRkMlMQSu/wH8cOPjls9In1WhelmJkBZaobk+5Bjy8JtXXV7jAqxhCu7XwK7
dQcRKcU7tChHAIxwCGuiV/q0Per7rrI79H6fLPPT7m/b2NvHxv7K5KihdY1Es21kb8jPW56Zpg71
JYyW7DXZoiTBZGDnqncPfnkBBOOp9JfzVyU0KAYgBSUEHNZr0tc/8jG/fa/8n/C/VFDTcQxvxEAS
VLIadM51YI3Mu7uoq1ixNMzymfJfVPPSiurLghb59p75ohqJ8R8fgId95nAzJasidarE6sXT6fU0
qCHka0xMGzi5PPRYDnmy0/a1yrBasiWQcMYsQsqmEcyRGCbBwcsYpr0mZdpDZejvVsh7iHe29xcA
qND7kmCEEcnVKSmvDNGMdCKQXFFLEnTiLKvT6fzGGfAy8Rn/9YT+uo7OfSNiRpM7i6i8fgSUOqTB
ArJ8zvtI78meSLTpc7CcgFaBks7rWo2NNpGw3GeKc5aapnOKR/2gRy3LULZCJB1RpndbsONYNbT6
fB/izcz+hZQJNqH2HY/z2siN9V4/++xb/gwHkAmnOUTLv3xo86BVuXeWFqCFsMFkNaB/n8EznSvY
dfjOaQ2wcjRXgp4Fr38WMdH6wJQ6ZMz7SwGKLHxvcZDFQtb1I13qkx5hvYbdiis895at4jPCIf2S
dlmyApDWq1/cyzwVITo1qxrJ1x5YhVDRdJmCqLD1to8JBla+Ig0KruDWJFEgCb7h6pLZ4XdlCwih
mJ3CEXYJ1L/BO5tVCVUcmnly4SF4X2EUtV1Vuw9JCRvgLqT3vBBCPOju84dOJD9+GnGFXbrhFfjt
XzL5d2NEro80mLZhxc2teTLhewk2OJo0cj8+Lws69ouN4aiGo0UVb+3ikxA4dXnvBNM+svMGbEa/
GTIbiRdXCHovcRRToR6l8dI5BysHY+ntzwDFKIZx989QcqWfZvNOVubkg2OGfyJopcYKE1Ri29kc
2ZSk2Qey1Lq4R70XldDRCzHp4QJ92+1lMZUFy1ARwz33/H+ufqhj2fJWy3Vbv2ebhP78boYvqS3B
NvQHW4wIuARfsDdFLFk2THYOVJVZCjBzdhyIYRX3rwEKhd7O3C3BjyGKrYF6DFHFY+C5XB1B+x2H
b+2faAfr9G9ReUrpuNwj9/PGethOAk7B2kJCCaDHlv+IRqTU05xaj8jqsdoFLElaB8WYfh4LFnwr
hrCLdsyj3VyNG6U33ccoT5Qeh/k/CburgAQptHS79owW1HqDHzntU1oTFFcUQ40Sf7Ad58SN4qG4
yOTwCls6VbD7+xRTGFxA4Deh5RBLHxpI4fZpnqx1aVtS2W8NduIIlTRGq2t7lKP6+yVRYT6//OzW
gudCE2cmntyVBHDqs9xSQCjXcXbvJyX/HRhn6l5YF6PKQQ9VMYojz3hBzsH++0XvvycTDjWecxWO
0qvVQFW9qMdRQoW19fc4UM1LuHyEy6fKnpdJDJ4IR8vvOWHYCz1+3wOMcHtj/UloTQ9LpzjFjF+/
/pkhBtMwIdrnVah0qmZLMBTZKGd18BxCYrQR2YOEOIqqJ+6/3hOLytGU2uJZ08q/1qKFHbEuDG/B
h542hepAtG4oNL0TEaLcV+K6dzcwtv+ATx+gkQrqyl/5gJ5SrQ41oUgpSRjsLm5/5A729GlTwlpe
0SliHWsLxe+e2IS6oRmlu5b4rhIdegkAVN2TPAWa1Sp2HngVbtLcgatH1nFDBz1n807wg1ip4Gbp
DV95zuxee43evlfMJabL20aoU+vP8M3aZaFggpnLjoNY2CCCKI8BwQnH2fyO//girgc9dDrLpY3S
kffeEnDDTuPHN5x3mwILEGGqwRzW3uYyuIZKZoJFVyIQwYbssoV/+IVArEgVcf5Wtm11C7F1Sytf
1Y6qyvpGUbUGCAd1Ex57UoUAnSUqtS7iDUxNGvA9c/JbffbsjWsZqkeJw0arz3jGajqhIwdwu/fN
iVkGD+En6j29xd0Xgqn3Jc0rhh1dBo5bCIaeiCbFQUT5b1pgX63uW0cJDKLkzjGlPaJ/YlnJJdwR
25dOi6noTiqNnr96cUwTFuyKUkOwMeiwMkBjJo/kTk3Lr/+f4laXtxVeDGfh5YXUiNtdXK7aWXoY
U7w/YZk3HQjFXYLaVGT7v0YjH7u03IlS5WJMoUrx5ZUQrlHfAw+wJwD/HTn7H+Y5UKS6fPJ5mEQC
yHnYmllEn+R0/hHBmyCHAO4OvP/MB6VgUfGIl4EC2amn4+qoNCIs+lCgCCDPOiePHlbrcHrPzuUv
eqNQdOlH0kc0XSlWL5P97aSUqHzMZjuS026P83chuUsV2fRP0KrYcDNXvLjR52tIU2KkC3iLw9WZ
UzzRN1bWSROUcg/hkyHXohJ2W5PlbFVtclfklurrnEL3YojeG8XNLHQ62PUCBEdxOoOIDoB7n6JR
Stw3zSmXuhNZkOkb4qvF5LY6OUfZ0CZRw+wepRJ7dANz+ZTpnQHR8mlzvzzmr+8d1bFEut/v6b9a
fuNIk7s88OunMI/TwrUaWT1r5Zkyi5oD0yibwLNGuwaU8Y61yRzabiz18a8EikLUJexyOuclZR5I
n+/TLediGVIIbvvfC8bcFvpyItkaRmQGgDppWvmkRxOhZL6O0N25UlmB2ap0lKgVeVuGXQ65PK9H
+n2TgCmSh22DgtP9egK58Ynm4nWAEwA1/nDEJBkZR6OL7jz3ngf97DWz58nuLwBm3CsI1c9FHC/I
6pDhYG/VW7zQJBIUWZFqNrF6jAmau3ujJaZWIHoN2y/o83Ju5NiO9N/9a2rn9uBYuvbQd1Ny+v48
iSkzgKv4ehzzUG0pbzsJCU2/0luNn667Os6EHpXRfiQpAHoK7iNuSzjlb9Ad7zyhN8UK9L7gOnOo
P6JlCAZnRr8q3e+rnxPo9e1T4eP4Kntdj9vJYQiRk81VpEGWkwNeL/+IE2sBx8OKVSybqgj/0vup
aGlU6oORAQIPOQsbZMZJQMlCnkVx9HQkKHmdfV9c3Nc+qfj7nqWLV70A5Dm9SkKaOuW96muTdT11
H6qLMJOP4gHb8UErBlijdEZ9tOzl7UWYxxob9kEIhIb1sjvOiRRB1Bp9E1/13EyY1KPdVI3na4wM
fVDhwXNVdDdsKUvkdc5ssy6BUaTTtY8+fNfFFeZgHKDvrzNMgBRgLzEsIuEglOxyJpYQxSuWRUAh
JDxeXP0gDEAIwWFvdgWE5Ho6CJJ3A69CMnTd543mL+HVjRgK/t7NgND9IQMXED+e9AUAQA8ugPO8
DGr/CXIq5smsCwYUSaXRqalYJoDvxvo/iwIrgc8VyU236Z1ZIscj/eF3XgARn3qOdbuq09/aIYMS
BvwmGKn3zM6Adb9ggSHKkNj5ykGnejkf8w1L8VhA/SrO5siRZI4ysAeBeBFqd0ixNEEtvVDwKc8w
3k1+YecMKRl/hInH8Y7GZx1+Ouux6O0sIKqkCSaGBbV1KmJucObmcFM38U4BtylR2fIJrR8B0t4v
Fy/dvFErY0PTEAorcileX63inatNJPzey7PUOkOHgsx5BrEUyyr3i2Jh0hnDYxNpr5Yd4tFXOSJI
SXEBCklhfDP1UB6jn9Ak0ngJVWFJ7QUZkvUHRBEEDefDOKH9T/axIwqxquo7ltQMrrFcAKPgm+0m
2QjU/v+fN0IGXt0fDWWTov4BHfFUi4RYW4BP8tKDxHoE/Mp5Q/qdmKWpsooXCWCzU+/f/cjZ5Jxs
Bsnxts4YaqogPXAjCNwypZSXM8V5442Af2AriQNrYabjGVfdQ2qUIoGoQx26D/qjOGAlnxfxOe1l
wb1TRMLPjIjVxDFS4ggU2bXR9blYxnCGkMp9Bd3HycME1j3fpyQKljr8bA2qKeVTkhqJUQeSWd0Y
FXTiGp1TNdQVZbrFbO0uinFQsgz096bvzi7KjQGCfKy2X1cky+q8SfWwXHnMVsqLsxQv29aDBbPp
YuKyqkeiXVoW14KIS+KmT3Y0JcgD5xKz6Bd4X3Z+eiQy2eQob4I+aL1UEhDFQ2pgxLOvqC/SuBq4
2+jtNkoEaU/9hKD2R5XEVleDr080MyKSyAtCxFOJlRi05Qb2O86lG62JR687wW/mlmzx9gggICyc
QIZ3S80twST6vVbnnbQKde2xPvQRVzU8Bmgb9d7YF+yqeoPvrf6PUjMwEp21nxUupX/2CaYgDVKe
5kI8stbro1FOMEjeGU5SdTZHxowAgjFRbxGz7ixhtdU2j5yharCQHKqARRyQ5Qm4tZcTUOaZj/ER
tNZnDkOBf6mOx3F1CyedLeLbWmiLKJD1UiqHlaocZe5TsCwTAgAZkI3zb8XljQlCl1i+Err/byAD
e6+aB2YHIJXUD78xFV0KdaddqffJQ/S69yqtWHso0G/FnzNH4cfE9IcOsSMgPM7hnU/UPLaA6HUH
EzGgVb+Tmy/xrpBeWV8Rux9p6KslrWmZ6+dhmGQeBtMTtm5xjIL+ftZs7MS99NI1rVFkWLDxpe81
jG4NuYjQQvwKJIPEDHRYW2NLONdnrdBtjd+JoFEOrolebj9kD9P63Ja3aOBbwn2x7KEziGTyPg57
20VDeRgTib55K7GZmXuz716Oc3wMunRON/byon59VcVMB42AQ2OqhfnHMQ21LE7y2E6CBgxWUzKD
m2kY+s2MogkamONL7CQ+HHAXQMqgqNE0eMdx2CA9KLyT6blcJ/mKUIRg/4G514VNFOF9mxHy+Mvf
yHe375IlE4yuanrDopN8gtmC2IFGSMswY3tfKVpd7R9d8ysC4M4Ump1EMenrNYV84DeF+p4eA4KK
Q3GfA7krhSjoyRgS4cZwtMI9rP36kpG2z0/vWeJR/uQ+yhinje5O8vu0bPVAS17ZG8mzXP8kY7vt
1Xk9aOZFSdDOEePs4sJ+sr25cDp9cobKcKrbYV13LMeW5fYCdCE8vDvkv8WgNbYDnWxnccDEllit
bPZ5EZiGIBqZ0gz678N8ht4mVlPSyPUQBM6943DIlsWk0VIR6Iyea02wBYE54FWS25AA9j3MjLhS
BaD9a55bawCfYWGVMsE1kv27dj5ePgwmz8NPzwmNP18X0RitiWhT+/++VYdFfrcdj83NogZhAd9K
Bnvci8KqccnPL6ZeY3ZJygi9n1tsBNERMLY5Xt5cDpbJAUtSHQsCa37d7O/uSTOSks0rCsxj7tiN
/QG7bY4sea2FTM2NoY/vOTJ+I+Wc8hLRkH/q95C1cd/MSkJB+DiEiz8I3uyFOe+aigg8+JGpeTAv
9BEmAKTsoJhb1a4tq+aD1snNlwCcJA8iXo1qWT2q6jjUSQjH+vESrJf0Gwd6Yku2Ces8gEz3tRhn
SWrHvTKdHMZL0YcXFHMupGHyTRySDB5Es1pc3P3L4hmMzZ8UFNkplW2/Q2H1mfePP6gQ7f65395j
R9LT7DwOT6ZyGg/g5hCkDP7WiNIcdRs+PKnrN1Lunaaa3keF6hcLGEQOC929/OXOMbMGo70iRsED
H2gYnQL+zc6wGWJmUPabJ5Gk0Hi04llg5PTWtD6cpABwpNScdanRoqzlGlGl+s5JTPQWqiLFbaUv
/cUMDiDypX5bULQdkqwQ5rMWgmfGvFF8sd3bUNT4UQ4Ornj8aAIcDcmawO9r6b4CqiX0z+75+7t3
aqXj6tyZmZ/9JGXgVGXpzZbIjx9cQDtudqg+87FViI7HungESEi8Q+4+EJ+BtAw6p0JLyeeukrMt
TdtEFRDfAqi8Z8V9PMNoZ7GAGi4tJ0tHrNRTHMoTyE9qCiFQSdA+AnlXrYQGTl46PVo++ilz9Ejw
PPooO7mTvOwkWxZ3vIAFYW3YO2QACzusUAoTPftgmEaVZJqghHt0QVfVuAeyZotttPEqVyNR37W/
HOJ2sddUV9M8UWHVAgaJceZ8mQ3KPuF8wZ34FvdEiurD2fDMVfPnUqxTcYe/Yz8qUmYVaB5JlGEo
GCSpkX5OkIO4nxPMRe8u+TW+nRy3CxlCozvX/kDkU2pBIZbewf9W7j/JxBeU0+hYxDnlXapkShhE
kgopHdc62ic4Efgv1c1/tPS5KC/duoz+639ovivMHqA39ToIGFfW4NSJBa251E/wxDURVIJTzz9X
w82NZqKsCHHMbkQ9XEIvXGEyLjdyjzgvSYAWLoV0AGTPEhr3TX2GIhfdVF8MCBvUB4ug2y9V11sD
bPqWpiQPRAt3ztKm2s5zZF8yDXzCgKP6WbajUd5juZPIxVIqFLGMHPqC3TXC+4QeWYrSQ7hE9QyA
I0ZeLQ6nJJJgdnTooCVQt8F6krJ2qqPtyZDvBrByLaaHdWwBby/pIHrbBmZOXRUyy/28za2d4kP/
8oKMyiE0JHwrrUQ/XkIzzQg90i5XXqZQwcfg1XrjwrFIne3ccNipS547YaMijNyP1LDxmpEK/a3P
43LnuyEFHuU7TSlONPsjeyRN1s4UT0dF7IWnIVuICwLDfTZHHbLs0Dy8MJVJupOgubW7yuuQT3dZ
2bNshJyERjekqpKnkY0ll5NEzJYqZsn5Y9U9Xy26w8J/ugUOO5IeRdneYZ850XOr4uVlCp7NG2JX
XM+PQTDNgn5eX7KzJPCqSHbYveZXJB1K7g8dhMWOUUEadc9J3Z+4D+CHqKpZlnkpiZsq7yVJQyP+
/3OAyraKfe10bZLbNXNUTXo7gq5wsPA7B2pnsUkoI/v7a4OAX/0QQSQMkIIMQI1HvOn5sHQnMRnO
hI/wGz/9auWdvo95x7YQfvH7JlCnRmZomscY5GflSeJL/icihpfdTJTimEG5IthV2hhGYRsUejqA
hXiLbG5fwv/owC61e2JbrAvVqjz14X1ZqcyOHmFAHwKB52CSUEwn1RpVlqU7CNR6ndR+1e34oc3E
LEtfORgCvCMjBIK168uLO3W0uQl5NkUgreNJuaIsE0GthPf/VkitCFDT1OwLRC0NsQ7szeHVE6Bz
yecld1463GMp/SsUkpLKkJEaFh3Ui1hEeLgf0wp7AqgOY5vhTnw305ZKDLeCzYgmrvAgVfyewJQA
0y4RnZwTDYTcVrjZB6D+hU1ZvVZ8BVDfHqs/cWpu5FsH4W5YEzhtxzXccogU6p8jhCU3Ldxhaz5g
nBknbRTTl3dkUlsnfHQ77ufdSG0dmCRQKLsxXcjQGCTZf9/NQXTPaAgeV/GlSLGEI53nLU5WRBOY
N7aT/IRtFUw3lpH6HN58zZCCMAFBDpGQkfX8j6b/Q1KnQqt8USV5O5LqrPRKJaTCotNaPiV1TL/C
rmebdwUtubkGwq9+HRlYZxZ91Tk/1Y92H00Td0YF1OLvL8kATEsm0VUWWerrP1AO3Iutk6NnTiNE
zp9hv74eTA4r6wh5+KlCka3S37mGFOVE7cf8yIvFBDgRCbsLd/PEQ8Bqs7cMPPTOu+WcGDCDYDvp
xnqpwx50m3tLHl5OeHslCzXCxj9VRGtQL9BEUssQUthq/Zl3r/yW8LoSxm/Enk9N3Qg/q7PTnEUF
YePPtebmz0rLlcnR4Rv+GXCjwxB6EGJs8C6CQaRjHC4o4C8MyBqiT8PhCEHauT0GtG9E++j7CxHp
aiHFhEfpVvb8B3Jd3Hw9gpqjZVos3tEtU4yC7TgI6A4uRNgTWWBnX/MBef4UISuruN9eTX8Rut4C
FWk2Yc1CeakwXaEDm5YSdIWOVOpJTfwcq0Ts4Xi2LA3bMcSY5z38rXBi7uBXvFPjuKi3jk6nfI2N
7gN9cRLOFrF+PQMM9GkGdI6KBYAHr6wxxOd0gq+IizUamv9OiRAPShkK7ALxgcKgBwbzVN9L72GR
OBcucvlPob2a01GA/9FAZX6EQR1zk6dDxRW7DUKgNM0mISgHRhcL4W7wd2TXsdPQng5arpTLwg2X
VrWzs0015vAC27Kk97/4fjSobFalGLwLmCu87JGlfitGrxrsFhiLtV5XpBboDnDH+exTbp4aIs67
msexW4UsAyB7SNy6tANg8w67TIISmd7VjHPZaTAJ5Gb8IFMLkLXSXP8kDPzR/OXzoOY5o5YzEJC7
1fyvOiettmzSbtuFpKI4XcOsbRf4I7hKZF7tmWwzoyLppV9YJUKk9ycTsJsUNHZMrS5EpPkRwRYT
jHswKg4tExbKNaxYy29dGmDc7O7JXb5g+iMHq0UlRaBomALFcz7wlNg1fdFaoTWKN7GtiD/6dalc
CKttqjKVjA27VZrFwjj7Ne/BkwIoOWzys+mc93YU4WM0xA6KzF3zkYrf5in8L4s1QD/yLa2ElPh2
wNzI43S2T/vNmSF+ZP+kh8x7qz5ghbwGnN+yAgrU4KseNtzm8sJIDGblWUfjNzgzOWZIawh7LEns
3L7JdMzh3r2eh85rZdgwZvFLINoNvks9fcyNepgbC6QaRAmKWtoIhXGG5llBB8NkkhEIM5jf5tXq
fABOj556uH4GpEUDtDCRUZ+wg8ft8F6yEfwk8p5jAfQuWuy7o2J5G12wJPGjC4MDxeON/gzIlCdq
Byf2LisHyafKHZdgo3or3SjA0yF4RvhwCyKTNT+uwyBP8uocvygPOYnYgUIi1FQ6y2lzaV/waZ7h
JWjnTQBze796W3tqAkKXw0FTHLEXhN0N1C8WgUmhU6BDqxq+UeMnwi1VQypeoXCNCnRQrhhb8Gda
vzM2coaKpCypSXChV4DqlsGu7j5xx0KACwejeEEs5V2ewgqmat5qRAnXPBUlFI5vHGPiHRA5/vhV
R67VTkOAY/QWJ1oHyvvUq2R+Uegq3TaKBNhP+uXnJwTX0TyM7sjTso7eF0ZW+O6NqarDJDCXiEtj
g6Ojhe8mwci8rs61DtuvNRLSoxvC9ZajrMPcHI8aAm39P6K79HMQkmwr/ZRzrdBHLBoWDm/NaOqx
KlpmeAtkSjaNaEu95oBCBGiPl1SCcj/resUEPE08p93GINbOWDL4Fb/4uzZqVYuwZ2IuQ01J4xnT
KzgWv2P1QELWQj7ziwl9LIGSFESOPNZ7xfcyldDKGpms7mJkj9Vw6QPX1y2LsHIEux9fFyvcAUSk
W7R8X0FVmA5s2/ahA6gwh77CxcjxMsLRzEP9iM67CwOiYXZ07/sUUxyJfqbT1ejcqOLFd9FcfLsJ
NS8c0yKdFr6sGz5tBgO3ivTNK8dB9n32U2/WHHwkBAR2gubMcO6Fya1izlTPoPuh56JENqXGH0p0
gE1PwA6vWzNTiRdjEhLufs1v2s1DK8rECDqX5BmbdSatdU2LvbUfKLTkofeMwp6sUbxj4GbCPX/o
STDpQRq7oLWqLxI891FijsixpHPZuf7mN3ekSLlsqOVipxIvU8KXDOMV3Ho7ST5fftFy4Ajxop0E
2htXgaOeTYkaVlVtd3r6Cp10hkKfVMPCkmh7WPz97eqOWjQDaBPNGaERI6I8+cfO3qXvYbBGjqiB
FxRCycXCzmT8Vl3S6gScIY4s6AuleObM9ttn1OXwbi08WrLxCT/aJDjAPxXtfmATa1AHnkAAR9KE
smqDnkKG4c3apfxR3lCv1Ba6oSM/mWS82vtq33fcahr9zLVjLxcyRkQsSQnAxwGkRvNiCmyYpbLO
Ip95uQmFeuq8HOCLif2sL0eZqs27HrVMr9XSXAVEGCLgoJiVmrveYDoSQ70kzKg8mEYd0fQodhK+
4HBvM7iUZqZk1YSScHE1KaGskSE0UWtlUZCunwb+MapHfW4GVewCRiWf2U+2brk6EbFcduw9sz0K
tsvNkTIf5+z4mN+WSY+mpDobQ7UJIPJCkh2dn8omlUFBqJ+dPR2iX3oJUL0pHMJaiPRNzVoBJ87O
yrC8FSw2MwjqkRtthZtnr+t835505VMIq5dkdK1FkCNBt2t46HEg7mVbCkfh8QmMX043YEIRiXGU
A7BK1Dn8FNo5UfcmX1OHmf4oug6yrG6ylrcbxKmY8yt+Gk6fd3PqsQQpziN22NP6huqnkRhcKk9j
LfmTdOKDBJvTEO5ACFDsTQ7g1yg+GRq0oWNoOXttrHAFG1KYP+rxDRM4WqwsL9gFqGIpRJnezkUG
R8FeFDHDIK7zJ2CAVHYo3J/PMEgTGL1hte/6eUL/9eCAUQx0skpXSkrugD5da6yJR/kPD13eAFpl
1FIS2XysythLE3RU/J9B3V9gd9Dr0JyxS5oiIRyKxz77dokmTRo25Bkz2r7l/3Ov/OoG1Ra/biv4
tjmYykJTzrgHym+SdrLWu5ptYmwzzEWcP6TPXsY/eqmlsOnhfM2Eg/SSJB8vt19nmKPY0VUxwlp7
caJOS8LSCHvqcSgV0OJXgaGlZCiiL10Z76csPJ+y6NaGxz34iZze6Hob/QWgY5fuXVbJZCbZJLEk
qlrA4lJrBl/RZsS9b32dGtuTdlmdTdHHt7DOFwXILj5X/3CU7theC0KV3YtlfExLTNqi0qXLBrjz
8jnBNeMLTB/c9qWYaqV+BLONs41oN96vbC3DwSXBk7szuhJbue2PBuCJxr73KXelbafDDNbBQN8v
2fSOe1BUAFWc/5nfWKDfCL8FV3RUdNAZlmWIKOCbOGOwXaK/o9rUpiS6VtDF2Rp2a0X/dhV4NZDv
YdL42iDlaUh7+uEI4ZY5ZnzdClpN1+Bd5bvKpGdlDeTw2iD0k+C2QdvoNcbOdENaicGyVlL/zR2x
Z16xxptL3g37IcSHoWf4v7JnHNiwc0Kk8xun0ddA/54ThOzLiEobxOOQGmF7W7a9QOh88aUL7ue+
uqwPdtS69shLv2FUDp6St04Or5ufDTPX7j0h+rdxFoTqeAeKU7R5PJIrGKANv2cOMXtUKbry//xc
q6r9Jfy/owScPVJbXbd96YxtdMR0lTzaIBIKZx9f4xGVqoBTM4YhQr6u8DMJaolL6ZdaFsRXyKI9
4RN0jP5RH51kVgnD9dlwYOE1FCRsThC6AxvWOrvfXp02yN2DfK1bx7exlAnPeR6M/xn/9+nyFzE5
sL7BDrojmAugCpYu/Vt4aXPEhdH+Xsu9cUu9PFoAidtQ+l9JwJwlGrQaFSkW4fN4L1LQG+udD7GL
pGpNrMKRh4f7s+wclUm1A5wcTMt/+tvb3EwhXUzDvuQTOS0vKrodCa78hibpYwTnpM11sIUDFj7N
k173rJ9HIMjJIn3SH2tyIKA0hZ1QD7tD5qo+3W3N90CA/7TpL9fHTuWx8ltkClVzQjXjk7nOGmdR
Ehlbn1ztcYknyLNCOI397szg/MlbgojHwmqGcpxqcVPspT+WYcjqttdPUucEWN8zKPyhADgPJzkZ
n76ShBSo+ld/V4xShZllqLF80WkXHAdtfOX8/OcW6ovujyxXWfpoKbKiFvGvzubMuYgXa5Q4BTVN
Nr/GkjOy4n0BU+b1RZ7SGP09UV3MJVDj9uvr7brpJgZa56mxbVMol0dwaQFeaA0nY0+DWGo0aYw3
rGOc941Yigl36XDNPSxHDw1iO7wVqXoT7jy/My124K2ST8eHJOlU27eM6i8RZUvXgwgGH47zRFjq
ofw1ah6MnKpdR4esekAQcktfblNm2phw7FdhTfUfyUSqn0ZTABtdE8TmKrEfLjtpPZNer/buFXF/
na8o5l4/sHu+9pnKF9fxZEvjKjMccEpF7A8xabYN1Ftf1XGlcdbBWtNJKwc4krtRRs9NkF+ZXayy
6PXMhe01X96Geygg9KVg170XPLSzUe7+uHaAH/79f1rwwsKcSnIyoDutB9bggGHr40TLe/7fvUc+
VMfDLHycisik+m4cO7ob3uV2du/8s0IeyrJwPXWoyYVHhKQLlJUi2UevmtXH1v/Q2OH67fFCeKps
ICkBenfVfum9Jz0RRFeD+qkDkQ+r95/ekDmHWbmiETgeC8SipdxlxwLr3gPB27IMYmrc4YDvVW6z
h3dbBobXwm7TZbmm8T//IG3A8b5LzcKOj3Tg7b8rsuy0ooLsSxkPpS9/PP0htayEo/VNlJTegl/a
NtoeGwI8gLGzTWWhN24c7A1AyGcJ6QxFD3Hgk6pbfxnOrg/TWgKXN00S/zwdKAs/elsKbIyEY41G
c+8ox4Eh0t4K+MUiCN7C9i5MtvBNwKBqL22lBJ/PSwXRvuTamTn1u0/CkKawqT/5jrGTXlq6lAfi
1Oa1jrxq8RSKGJHCWo2+Z/SbVLKRX4XFzUIxsyAukEDkiyy39k5K2lPDuJ5yauDHgz4w4zrrRAl9
4dYJDMr+dVwnZo6UCl8euc7ZWhY2AfLpD210xn/6m7Y759lo3S805i2QMwYk8yJuggpC4cfW6dRX
9plhjU0nwYDskWV/MEBzNYggZCa3mqfNgjwpCQPWD0Rdul2e9+eZRYH4O6JG2wGNSSRXl0cCFWS9
b8N6BOatUHoPruSPryOiJzxNQMXOpiMuLFTCzN85xmGCs/4Ac+iJHxTWkwbDhMfCM3eEuheU4GP3
kKxnlwoGS6tZUuWcIySLejJplpwFVntZRfQ6z+Uv4JaYPfqhtl12MLCRY19IlWb2HsPM4cP/q23j
uR3a/wTftin4U9YutdS+bLyg82gFczSK6wkb+PgTycyrhqfx2edc68o51nqfHKA/h70wiWCvPCEo
R7GzipJCHz6bRT3duNlUgJflJ0fr58UAJeZLIqr+Bq4C/e7YWq3eaCJTMSDQ7Ylrnw8F2tC0OI6+
qx5T+0r5gJdqnPt3BSCu+Yf6MKErMsPy+Jjt3mMWjqXhGEpzyZGrSl3X1yJM8F94XyhRZT2rGsDQ
DtU2+JcfG80IcJdZhXCboqLUb5L/oWizwvoCOKOR7+5zVfEi1QHEfwqNbFrz03aHNaXOn+EmdkXK
bMvUrUI3tl8FSENqWfF0jyJv2OTQjDESVlRh4z78PzlWfsVyD6lMsD/DAJ6cMNcpXj5cQkDFc4NF
4IPXH3aqYwOvwrKIZU5ew/kaxZtUZk/cU4DXi/CiDbAGwGsrWdiiyw8d2nT7kL7Aru3/FPYC3ihY
OMFoIVYceJY02FFehNPjAXWzlSjPhhBRoasZgIDEN4w/AtCfOKpfz4uWvk+qbd+V2KpUR/AjOspM
AuIQhQKQsyCgTKCaWeymzUMSwukCYhZ8kjNzeV0esk0xGLZD+VNJzKWv0YoV0pTVLSkiqjMlJyNX
k7XUSESdkirD1Fk2NkpO4hJ2iiyLxFw/nUwPyBO3AUxcOoB0VIz1nkKilEjWRRVQGcszLX4IjWv8
FR4GrSFWf2xnfzH2y+V8nHPHwov8mGggjd0WsVqcAJpnAbAEvVJuuZql6C/H8tZXLfStEFw/RSjM
dN5+k9BEwWZ9566lARUOur7UIYog11S7VfYb2mOqHnmxHpbKyNgX6zSxDW5yR3vDu4ENXivJoKwu
nl9Ys+X12LyAFNSpXSsOupnPTzUXd7BA8TGW0Fby+eIFceBD13lpGG5zDXcVp3Wu+VRB7o16WHjC
kDbUPpOytoD5wi5gdrZsoVb7t8F4gHcyWY96DNVL4QjrGf8JWkrDSXdzESkEkLp9bksqssOkNbg3
JOD3YdsFRQzAA4e1SVmGnFlP1/CaxMyahtllYsPBz7hxvMZtdsGb8IpwM5f70+o5J0pckddQ52fU
L9kdcVTGD8Nnpi1tDSwVaRWxnFb+S40aGO4IwAPxsJtDtDQOfWDUIkpNq/7zZ1U05VvYTi54t/OQ
FCIJ/9fomzVPxFkbvIZpCgEK9Q66szbCjrHAfdGGk7dmpw7LLV0jU/YJVZkhnHZqaZyiiEradVd7
oyz3wC0jn2IDrt9CZnHN+Uwh2Km9kAGrDOqYUv3x1etp0WiQ9ASAoupAENpa/1TWsdk+VS1JP4e+
ONyaBh4FQJ99owLuHGJCGlCZuWfNAMSNfq8OJdeHwoyGHAmgV0oiJncMQqcbYVb+Hk8GrmITVVO7
anlG2L4qaS6U4L8GOgOifO8X43Wv3LBSO1lPpM0cuv5hHLNt8r93Xm0rCWxxXwVoJp9RWz+yMnpV
a6SDo5ZZ5b/97g3UmRz2StHnQuuKfOeosfusAZfR3T7+q/ipTZdNleBTx9t23j3izfTuNDDzOdfT
u2m4BoSYKDDYu1oAaOzvkaQz6YlHlWuIv/Jo1P6LFy0DC5bA2JiWh7r3l8S93itfOQXpqpvTKfPn
eVdZo+WP2FUpZgyOT8MiRbBz+SrHBai3mbaZYEvbJTRmGLnpZ6XEXr6f/r4Wbuo2wXMjtxFq9VAU
mr2wfN9dujqIq7q7KBWxN4MrWCxZGVEbiBABTw/BnQvypLWyQ2PqyZf0CrTowo0cAUHUQnU0z0H5
67sfHqmYNkFXIoXuggHeskRNnnivEyEfYgSfDPq9S66om7DG6r8DvIUeRjqGH8l0DLjV9Qh96ivn
xrSOnGepQ9HK36HSvZt8K13+Xwk6RurB4+QpOlSmuvCwPvpWu4MQThSA9eW0/qiYUt0bA3VUbmmr
ToPgtBsPTNc5/goBJ7PnRWAA7B3U018rDMB1m8JyBeTDV+CxSiUwrJBKO3T/HVVi0jiKoTBYd+Ie
/CiKe+/lSBguK39OK/JcNucraoa+QHwfaN0O4k6O2EX725J4GjbAdmyWlMcK3TcCS3FsegN3sJ+H
GIdWRT9KEI0BvJPwTqXUMnbog1rCYr+nFXl2RLmHi2AIqWuECPm62uwfZ7Ax6LnjbO3bJrxGPfXE
KZk7uW6WzP0B7eunuudeQHzSq9pzg4c6TAc3xToqgrVLNnRsIxFs0t8ZzUZ3ADDEHaQWJWH0qzTo
ic5OzxDmKZENrVGp2T9T3t1PvmJxiDuINP9uP/9iYmHAqYecZ5m67FGZB1eEiQV7MBS+0C+oDHpM
PUhO4yxgVKP3SP8aJaey7mNnVPntxO83V7bTlWNt7btjMCqwQ94R6o7QQLOTgHh2iV4f8trtPIqA
2Ntb1oFVxaaVOzXB/ry26JOsMSBE/ms/AQw1fBKmz8h4MAW6HW0ZhpS5z8KDnrZQgYWRPRlNQcMf
KG2Rji2o6JAzMHFZvw57l4Q6rdBMbSC8JCvWbKWE7TrJgJuG5Ntjj1oTjY/AWWNn0mgHQISv5ZBR
dD420sF+CqqrMbOhWIvh57+L8EpTZk9bG1gDQVspjDyUFzInJufRuVJwZP0Yf/R85k7I1I99ne9O
i5TbTPZGB+yLLGTEG0jrZHsCUDhUvO0XhRGOaOOwkx+v4+qjqheJAe9QtqxiDEHOCMvs+WWU6S1r
Tu6ajmdR7ubC15m8L2178Fb2MDKP8COQLQwsf01OU4vPROgmQLwru+Hm0xuU5fl/Y8BMDSOzHmQ8
etA4xOgIAynGcr86te9XOglrwNfNN0OGc3Fy/iEhT3nQWu5G1rXgOrn7XiYZIZiIYL2a8cnI9t58
fLiHeoWGyqdoxbiTQOleXtQKTIcQno/9PJ+Ag5PAoQIllwsLtBZN4Exs46ndg2jBFnRtNtM8bxN4
j2gOE7xvNHWFTN0Mb59Js336eGaN1DIjspC0msKTUP3/Djce6+IHK3+ME42y+/6Uq7sqvgvx1fz+
8RuFdU3YTyAf9pabNR6df9dyhDbqMn0UmgKdqkPowy1mmTa+5Fono3EdxFIcYTbzay1nTsQkS4aa
viqYtzaoXBC+vcsWXhlUdFAphOlTHgDeP1i+n76ch2bNHHXiFAel1A4QKcs9PgSOLslMNAk05c2p
1DfLktS05FtQtX0WPEDjuS9R9daef6sbRrS0L1DAWwLn7gyHN/6dvuBHyO3ToR+geGU4CvqMmiJg
TT+Ig60X12txxUF0MBzeYp5xqK20/j1NiOHi95/8bxcFWKOg8DlT93aTlnFB0Lb8rA52K2I2CMOM
n2KyqBBu+ZlI5hIjfqvnWJkX9GKaLqWvK8LdNd1RQtAddJsflK/ovXRDN9LvR0N8R6XZrUAK+Bci
QgxAUB1UCitM4DKWvdTJvdTPAvKzFoff/S0DJTOJbesoORH+6fA8VtqK3RE5n9juIzILnX/P99n9
rVhuuKCOhPxzf4RyXDkGYmUTdohj/Y6fJsK6Yv08ZemHpMl6XhCUApNNVe2EigV8QRflAVdKWpPK
dkx5pyAVjIKw19Jnt5xo7w5hzUHpyUezLwAiSh8jQRB49wDEOEKhSzCBKYvqVf39uHenlUzr6wx9
qTZ4yigcSnq2B0NmasUfKY4Q1roRfz6v6Jfr4x7l0jkUbGM6HDIbXQfxBChLuYmQ7eHhYm5J8O0X
/Kg+5FIdGeOTI9TqCNNwgAqxTCydpD8A7XoiC7x+BbTb39FtRPkOpAhr/Jx6yE8w5/fdWbCNH7Xd
D9tJHCs44R3HR2F9RATUcUrDYzSqOf8/CDpmw7++A28pI1lHinMlm4b+9EvyaREzXSbwLqOUIVEb
EEgV8TgPu0SVDeZ+zO3H4M4lTMk1ipACHAWZu0q8bxWcBXsnzGIg/03j8FwMqYkqcKNFbNqxO0iW
V6NThWCdRRp5W9QoASG4WZVgpdzLSqzxG2+rBcx/L+HsSzYzFXXbtq3JXygsnTtdqEhIhuvCEdkb
K3PVije9pCGu+iMvTEamN3eOMzMF7Nvl8OyDbm2Zqh0SHXtEIuVpyB+Hw/D4KBquNR3J38mZ+JPZ
TY/OWu87Ms+PP0I3F0jbaXfuT7ueLefysblm9UBvkYKPW3vSMBwa+h6VYyE0sAsyELBjQoc/WPCt
/V6dvUbT+5D/oVSDOcUZxnyHP32XdMKjD2ZlSAiIxlByGlXqWDZXKTRx2Vw6GxLwKewcRU+uJkaW
pujnOJxD5CAPPegXTiBz2cOO+TjWAdjW6kXJEzU3fxy2usWMYDFhxX/7/mVJ6lLwzah81gYd9lFW
ABNIJ6YD8gmPKUX8vWoplfa3mKbebTEJb+zl/Nt3G5dELnBw/z0gDU6yoLtSi1j1Lywnknwdl7sx
VvvgD1xc21+95y3Y5U5HdIQu6k7EVA6qRczs+xhhyotvtlH6T4vKCz7QQm18OfK2pp6DlB/Y79eH
01+Se83CD1Mu9SeGeGpclRjC3i+Cz7BuPlV22jJ87Fd/ymeiBznNbiFgSR+4G09Kk9NyDTn9kkSn
I88mN2jkgfe7hilYFSnmVwiCwFOdX+x/S6buR+XeQ+2CVsrky4QXcV3rcIr6mLBMIItSSWKgOjXQ
++pH+pw1NIXNHEgsreHKBBT31KFKGRVM34qynpDHJGH+zoJIouLqXdtuTufl827Cnli+exPYBoGJ
OIZlJCKFdO8GFOLslYqXJKW31Lwa8d6EWZfhgySpM6bHj9yHA0bgHcWqoENXXgsebpB7LB7ml5JQ
oo3AW3Pr9DanMEGesME4jLHz+RMKJ95HGqKICDflKZiiS3CLBSTYBNVq7zIUOAX/inP3XIpTEE1n
I7/wn9zSS06K8p2NAnQkwuGYR7QgJz2ASPwUuufQzQyfdF5orl7PK+4vFk/N+Yh4//I8ufLlGgMQ
GB0THODWt8IHu5fh/WjcaHTSsDruB1G3YGlhyiWPsyRYJSDZ5TtxOGoVzw3SEtH3jP19tpLvfez9
Hiu5LCnDxPCJGDiJ/0ueLEP1wlf7h8WYOT32ostNlUnvRqZPzpjCRTzN6KFmxL73RQtSyavJwMoa
BnlvZx3GJKYexbzeRBU3lcdwQkQTSrg2Kwuz0eEqMt1YYucXu/KN7woBQN4YolJ9ZWHk8hVIZHED
ozZSgtV3jF8iOUWdNfi3HMhhPLqm1DsMTgu2j6MZVxl0dbSOvBX5cqdTMUWe3cpkxBFyfrWKzI1N
Nk8ljco3r2MH9kxXVYc2pHqe/EwEqF+8VMSgw1fn2i70fiUcevWTsZk8rE5RHnSLOC7mJtV5Fq3Q
LQN7qAzTJlm3n/2rptrxuu1XBcI0pjpy5wQHY+DwLdtc6qDTxnIBR9oYYQrq5daW0OFmP/5qnoYM
wUYduyyDpUrST7M/hxxPXoIHHA0yTYhdNSapvpZol5RXZj9nSGM5Qo+Jmi541KwkE7NXlekDZ2L+
Mwn3uOHpU45ajfKsghaipTgHS2+G0Vq1QNPXXqvgaaEtj381LnSzOUomt7liLdQIP75n6pUmGvCC
Ssmit8iNxFUD7FJ0dSQsNC1RwyJzIYkQwHeF3MuIopIFD5rnNU12VW2l+cLKBlIbLAsgXzEp7seY
rtE+LG2NIatXsJtzwmiDjgph0glRyVtp4CCOKtr0kHHM+gGGXug3S5rAnQBt1EIZ6V+55jvgKa4N
ngA/74sqxY2k7SFCLD+l/yHcGSLpeHic8ix1+VUXl3nWQi9r20nTzyWxGEhUN9YjUNYYjHZV7Dk+
HftMMy1QkArKIEd8DeK2LYMNNiWMYRZy5DW6nmibyZpBHE6B1lIS5SBu6KvYDRudswRkM6UQkKdE
xoNvELB3tHqiDvj9e6lK7dGJ2V2ZDbyUCI4jNO5jsqtx64X7jrM6pa/0w9EWZyhhzDUPYWHbs8EV
eOzj5S0k774Lg6i0uj3G6Yjmy/w7+iK+q6ePOmSLWYii+1ohfO14eLjsqxrBsAT0p2bpl1v6TWyI
AlEjeOSPExGbxvw2DyBCC0EwDTwBypE2fOKuA/i4ZnmqjtwNyE55a5TfjdjnUN3Hv5Bmk2Rt+NqB
rA51MxcrALv6jRZUxugwrKwB1h/NdgPPoi/K/O84FuYZlY5OGYgs1FEajJ+lnm/7c9g2ECRZr+zG
FAG3efC43wg8WR9VmRe/0G44WsUhtzXdLNMJtPGN5moxcgXd5a/bcQSfwT4iB7+ABhzhhvVMrMTj
BQRI9ShTcXzNtV5GBGDOKqlvpV89S6VBuh227nATAYZphoRDRg4uwUa/MfRD7OnQ6whMDiYcCe9K
x+zhWEm5HbgQHkFFnSilGfXD1M8v97jxDSgacy7gRpabPr1n+XS9Mai8XSjDBGbCljhvER4KNW6Y
5Khvjqe8noABCN09zKhqhl14V/3DlD3J+7JBEkwd+UMx3LRytYDOuh6LJc8kFCZXoWlkZtvhxcL6
juUg8iSl7T3qfwGXMHKMy65RV607wBBI0399C6bGuNEtCq8DpStnsuoh8YFjy1CvD6dq2wTEo74g
e5yvI/yLQGs6W+RtzEd/h88YxvmDlOJR1sDz7IB7Dp+RbjPzpBvSDeg48XT/1H7eWoaYXpPAbSym
kDcub/WlDbJ1iW3B9k1XHWqwkKVBR1xb3l7jgbQq9CnLZfKD43VAlmO5n17tdDHvGu4kKIAkSHzo
zI7ivnv2Rnvjs6sMgGeEAjNQDRjn9TdmYj3sbWcYE/sQV1nlXrmH1cT0NRRo2siS5ImIRCYTTuyT
P05W6J5FE5UhRiNXnRYVFkWcW+dndUH6oTXXg4MYHizw8gDiQwyCjPzOCpiP98fvBCKEPeHoOqiV
ZaG2I0h4PZgRx2XP4wwvhVLYfaYS9a6B5dMU5W5ew6SuKZNnh2u/n0fya5OIWPI/Qj1rS4h7NT4H
EDbc1/4H4udKD2LNdRsaWdQKEMcmeWI3aDRSbzp8rQGSsy1klVKBh9UK86YmLcNJkmAYg5M0HkST
BPKa5ucVmx8h8yH7/8gx0HtMma02zJRPynBQEhoDSC+5AOO/L9WsOwqS1Uc67iqkVSXNP9uKu1tb
1vKi3wRKcC8u+nHM39Lj0F/QPkJJbv7uNVfH+w4wVuLpz50/GEutedlDqtyZ7DhjgHSJKPl+RjnE
N3LOBUHma5sPsIg3JTPde54r8gBubrwoH/tSthtynAfspR3QchCcYukms4s3QU1loflS1cMVzLXC
e197mzIr8fkDw20UvmcAMPCpAcxlsYoXWYgtcGxszfcmzRKD633PlEPjHm8W5K0IQUEv3kAHWEzg
OEfXhY4+5XCHyKox3e9G/dUbShh+jCw3PUhzQ//jpE0bEIDaHTZyRRmLx8Ov8l6QscqKXlpU/HMj
lTol5GojRG58ChJLZsLA+/ggR36aKMNajMVZ6tyKJDuM8Sc8T76UhaQSETQK7mYuKa5bGFEfaKou
E0oBlfCfri8NeMVpUhct95ybQKhpPg2kUzbCKEt1XBEQJFjBW3xWfgHkZUaAKxoS9ifop2RR/CVA
gGfnqUnNnpmw70y3JviCGZF25X1PZncRZa7WFVjgQwoZEvOgRM8RyFPajP30IepZUbfH9T9kqa5u
I+noEeziOGoKwoj6LjDtrTUIEpU37c17Be10kTyzrScdPT/1gROCyEenZbeW2p733X7dF1Jf754w
RBswKHy9yFdlx9BIkpjE209vF2oSODQKjzLn66oDWU+TUE2AU5sF6gJv/1CKrRuV0U2k33fdtgKe
KJyva7g9Bu8aWKhKHS60f8vfOkT7X4aybHXLfp0PtyFv/YsPqtSHskMQjZ2CuDXY8/ZOlDsXA7aZ
qchgcYh5gYpBXoHAcOmY3x+ivFuEsm9w2hPW7l7Tb3uD724NiuhFwPAIP5eqLIyMXtpioC0pqdSW
zYA8/jgMnxWYvFHOhZwc5Cpk4ChrU/v3BFBlAKLwCZ8huaNECF0EyDDOvQe75W6EJ1VeoaelhxAe
p1lM14vQQhQldXDuwoR/u279+54u1rYzGp79iFiOYHnXLjA4eOi6wQk3w23ssMbexhkLnY2NCAE8
l4F8bM0xPtAWahF/G1IzUuq778qBxlY7aaEOSqqg4yV8tDYIrFvoOUQaw3FEWmh//3UFchvUSXID
DXUnggI8nr28qOR0xG8qLCaf/tUbv59dtLfIp/OQmwIBI3JAn0ynnNIF3xEX87vl87f+A1uDaeBZ
E7aNgUSivk5dhyzWw0WQqcphYSvDc64ZJoXafkg+Av4OrNGx/bNcUjAmaORPxvmQp7n4CQJotV1u
rdI+UU1HecNW+U2chvdkoF04FmG16xJGi6h0I7tql0uLF21AbRUnWoOzGMjoKwC0cxFOCHLcmzrP
VofGxJq2fHjIULlWKH5Fa/r0SpJ2yX1k3hKEpcKqtyin5vcxFAk+D6FO/Zp+pRkeSGoOzgC9ymKL
xLFL8yi73UyIiaxXhNRMb9r3f569Wjdh/jnLOhPqUDBd8/8rXrgyppC5oPNteHeDhbUyr3QPuPDZ
NmmyGKFHat1wYVtLJ3hsgcPQFjpnL9NtpFXBjt84CDNgrfpfCgOIm91kHn8B+WsiqHRBbT2CREpZ
fdW8wmm3KtDz5OgGeYKCvPb03J1aNaWi6Xo04gR9UAZ+443io+RF44y822tFwr5c4wMJ3IKKXu3A
P2gxRrx1+o/t316n21BA9woTJGrZ3bYO0hgRRnWBItyKaYzhkrXOoWxneG5TO3z7y8oHyCa2DDas
M0UM1GEo1gDrJgu51koURw65WnDuTd2on82XdSm47eqHrR3m6CP5yxHTAwnHrspD9t6HALPK4RBd
0AaRshssSuGcQCJD+cXWeDMWa8HKAfFE9ziksuFZyB7FO2Xn7JdEGNPAl7EGbGaaRnX4wtb75UJ6
ONSW/B8DOaGl4qKy5vc/2+1LwUuj1YqKffBfi+CKO7+9kIQdkugUeWM5dfR2MR+nu3ikwoQzTMh6
9tp/5EsPUrK4ntV5zhITtR4OcyQIP1f0lSHhMmYAeOTo1ydls1QCx3j21Rhi35qC3F6jAio74oWN
QJq5ZmAqdADUHTRR3MpLRH7haDPV1rYPmIVxS6J7XDinPhBXIt6GFlDJe+U0DlKZht1NzpqUB8oM
i9Z83Hi8sgVz/VQoeXb7Y44jiPvtzeb8Wn7sJERaXzouX6ljELF7oaI+ke1qgzDEuOJ6eM8c1Kd1
egMfmLpJqS89woWGT8ON/h+xB1Yxu2c0BKAaVmyjHV5YUMLcFSqcCm//tUVOAR12IqsrquF1sIXX
8+z0cHT7X1N97Lfqlj9/BeDjQ3KnpVlqWJJmSHW5LazXuJvpVWTGNAIpJQEpb6Z/9iR9oi1HF2U8
59qdH19ha963QkIi0soi2NbFHT6IlMGcs+EnnDfJ9W/30XuFY+B2ZRzXJcXrQGvc96+/G/ddspuP
KKEnL0HSYrEwsk30hRENTQwbMwmzMDD9x2rPUzW6xziJiky0uYDMSegZzsMc/Skczw6KpyNpAecQ
461q6YxN30fH1KzGFiSTGlc5cB80vzHD2zSoCvu31tzUVbUqcQwedn3+ADdoONM+UgTqu+cHrjFd
a0aiX7YWweDtv56SSvEOzgx9FdILDFe0nq3T6meUUKJRjzOHrn3Z6iXhuI/YjtZh+ZfxKw0JL4d1
soclbq9RkBGgAcrZFiT62TeEXEiD8HqpHzxP9eYDMsQopyyGqnPrdW+g7SHgN9gu+SMZi0oUcJGk
M01ufWg8JseQML9x55j1pgl+A8LQpV9HWVkQJ8PDrk6XxiipLWvwy0Llwqh9M1x4jsTFDT0daTSE
5qEmKAFS8lcczk+KE3Kp/jGps6+RX8zIB48OSkJzRModOfuljIQoSL2rjmub7gI0bc6tqve8GzkE
jc9BgItQhAQZFC9XGu5JvaA/oQ6iyxGFNK4hgEpDbbZzTdYUlGL9sXfaTZ69OtlMxSznUzvKhy28
AH6wWvxw/cboIE73lYKNRh54WOSK5BeKr6lEsOf/UeNPb8rwZjDveQOc7Z8HZViQ304g6RZgghc/
25ll4/SVHRx5FnZQKCKCzha4TXVR170PFu1Q/b2Ar/kBv7NjdFbsgFhfAq0eEOC/BtgXLdtiQR87
6Qb8POiPfvaBg9owCTiaoOFWcvDsa8lnORoqamuLxXd0346kEUBozx1tCSMsOzMRabMFGxNITnfB
5CKnXf83AYhmbB0x7E/QYsOPXbSW/YPNKPuDtoELuJT88C8U6O/HaWyF3qajv/GWV3TOck7cmmCt
bJ/AtR+hAe9i+4fM8G3SRNOKe7zdw+T4bkgl+2QN61CjWZdqRwqwEG+Rzm3dQ8sY0CgK9IWlIRIB
c6LtQdhuaFCgRVtm4UET2urGfM36TN0UD4FT4K9cIM3qFW28DY4dQtr1SJlRGrP1s2tALcmgRMo5
4ZuIdPrFVhv/jKuU+jzB5RWAAmb/smN+uByovNG0WfdzLSw8VZK3IdxXgTX0aHfX0Eff4ZcyeshI
7YhqOmyxqrNf150cm/yL5WzED3bFBBA/fygDW3+qN1wULg+DGZpml4t8GPdmdtRjYlLmrXeDFl7B
Pdx2arllGWNL6cw6cTG8WxRBJ3Dsz+WBYX7ogyr3WN0KzorPw0xXtdUKEqP2hYIEBfCc8QXU4cpD
aOHHFwFr4YO3Utuz7YZ8RNRbml/+VP1Lsfg2adgfvdEbfQ1YAZ4pWuxmRXxQOBNE45NkSp+2fxM+
1CNlihAfBFg0eBwghrUCjwJB7Z5H+CsxD7MfXSlyPpUC5jFfLGYiKSiY7dDYTEvWz/1LoUPUyV89
AlG4/9P1jFsiGDnGZqBbQCoYz7qwy2jQxJrg6Ev2kdnRrSjea6COQpPMsZlrBzyxlrF9175sgIM+
i1MP6ZxobtM2AFGAZDSJb2ChtCcFSx/xa4V6SfSxPRPaRMnyhTmq0IklW6IV0FSrMATuW5ijjWs3
uQhe3dahilLEeGydTmjMLT52+4voOuvRpGKjrML6zih9C+0TICFXYDYSMPr1oKP2Y2HCNWZ+KJ1H
h+Jr5slNPg9e8QS5N4t+Q7vEegbv/AQRefbfmTzpAh8N7PcEh7CXyf1561l/1MNx+y20SHYdqR9E
lpYdKoZ2jPOs8cgp2JsQiISzor/lhgmiM7I/zW8riZV8TR5ikdMHqHJSBSPO7S/yBjsRkvnVnrfT
r9lUYFii66WqgSm9YZA4CBjbweTOVBLVvKGRukUyVOV8nEvH0N7FAb2MBC9yI7VDmlGgbaYqDQ0L
PccXsgMt7S7asolBFOifikySOXAzJVWXBwsv+pnjbScbdRbmmu4h7MniA+ZYc77WNMM5BaMn0AkO
vsBx5T/Kwd9lr8QwGctO8WvCpuJmil/nM2jEL6hCOdLB+fYrj4AExtJNbs2sWnYckVjjhGD1e3zl
F/l2N+5k0nlW39bLXBo9b/dpo8MY+Xpjy0IdghP1IEG6Eoz1ssI/buZrEvOESCkP7Gv7dwlJ9kGz
cSsOPLzOhAuOWL1PcV0JaHwmndyiBM/snaP2XXoK9rexnwnke63503qCd9DP4Jh34IwwDxb7zWT2
PYvDgmCzyKgTGbI4BpI83hFl+0zEXFxB6p4g32YvwCKszycIIVWf5Xe8rG4gNlp2svAJi89bGsEx
9JRPl+aJcdPsfw0tjMjl/MESbgjTe4KGbjxDmBvGfgbrw0TTpoVMeESG4A7T+/AT28hWpMQVmATy
GPzIK9A5egwVpJlP0GjOJ0SlkhXg9VhraJxBfowQrzQBvnjGdMDuEoICKxZTKmymEPOoIjoeUiHT
vrZs4C76ilDHzmC1Ovh4pHH94zx21KdEGPDomPpyVLJnSjv75cESnetF5YRO5+YwTwpUsjZLdy6h
zLIpDKskpW+4Qc1LP4c5XmzuAgaGXGpyAZSRFdK3A02GGVoFvC90XaEprYqQxkbiM8QhVZff/HIz
DvyHC4FlEB1ZNRawg1HGMLr0Dm/do3Oq+lbmoxLHlbCGAUcg3jY2H2bTTt4CLsrgLC3AHmKvZG6B
eG0sy7Ue2DJ55n0MU4mSpHvrgj4barhDbNYTKepnhQCaAbpl5h7j3hzU3jkLbbo2FYKgg2KoB4do
33pXhyljfHYX9PIyYTA+gHtIWCjtLeZOjFL2MWl0kslD/w2aDXKA9NlHxQNm22o3do4L4atGat/T
wxfcm/qy71dc7ZKK872BDYuv+rczj4oGXxMFIPOh5zVJjbYeWodLvIA9FOT3BwvvppOD+l6eQ4Vy
STIlbmY1ApAh/KEFDvlh9SzGYsFm2fIurWUrDWK1NqIsS+BR3b1qcfIcbGDkVK3aZ+tB7vJQa820
9TmnHEyN1wGBEviTXVYDi9m5iQVkmjWUHB9V9jI0elFoj9SZwtWRRPAJYZjhlFe63K+EhgZVZ7K4
QE1+3tVrFgcNj9iSv994UmusJnidcJCJaXcB4UXDsXY79rxjxv/wwPstny4g2CiWfj4hCH9giVl4
v1upZxoODYJhyRM/q4/xHcTKvMLJazjq7fLqd6O/bhcqF6O1HFnPxAgpkjQh2RmNyheC3pNPxjw7
rI71cGdT0p50ejxifYzIDZS5LCzGGMa38kPNv5PgIb8GvMnRiSYHnw4/Av0g11pF7cA7284Mo11C
y8G0MhOCFzSfmwRO3fhKsQNbqPKbD0e25v5KuaDpM0OzkH1GDoVrS3W7YMsGYw7oiu41lM7thge0
QdUYDyrn9mxwLuzTs5folk8Ngc6/zRBSsMd0xsP+jgYluFjvwb1srZ6RSvavTGaRwboh4+gIgF4/
yWmUPvTa2aQ1f1i+Eeyzd3lGPlrtvYXTz1w+OoucdBO6Ab/usSVnEwr+RkSUbG3reYB2dG79gbUc
9YGduPOn4uNwAb41uyNHp2ampp0estF7c28g1opvLsaC6c8OZqvaHAuVlGikJwFqbdVd1Dk7GLp5
6qorDoS6UuNhUjSrf+xQQ9zjmHqjl8oUsI67p4FzeCPuRTELLFBOCJG7M8j0nPv9ETvq9dtltRuK
lJtVIqGEia/zPupRBvr+v2O9I8fL/9okBs4Ex+byarqKVFWqRY/2wzzZtEcqqA1PIxu5Y7TVYsSt
xnDXgOTYJP7J0KJa8ZhU61zik3rhoTQ3TSUAVfRhr9zwuDCX6RC9/K2h4DDx1HQSfdsWa3MXzYZZ
fd+jXCagAx7PHbstUs4lk5g1xMUjRwu272MAxefdKIXfkPanN7/LaEfXagvZXeO6jZNndnZW4hjM
QPh2oWERJiewfTXxZA/CXewXjXFGAOtj8Wt22iZ9e+xlmegJ0JImuewaeau/GWJf37lq74lsUHyY
CkHGFi/vknQz2uuMgIi0dZRVVfvKckgTe5yWzxT5NSrFkCA2aBDe3tFTTApdmQdihXktfuF+lETT
L3wzCJt21KDbLE+mRvyafUNdfe3XwzgS6iXhbJ1AL/v/aJD3uxcLn4GEk3QP07br22QiTXB+DIBk
jgtXiZROUmPhFCv2A0c7h4zJqxoJ59OwCuyJga/bBAJGUzgsIipz5YPKltsdEgsDj8Dnal7iAVfw
rLRUVEFNtpRogrWYVLJN/W1XlPNJ/epRq7B6ff8Cra14JwKHwjv7zxRrFmukpsrKDeVeOHOTLusF
aswcb0nUnRtJJRbVZcthXl1XojspcWmwc3sGUytb+IRFU1e1t4nbBfTfHOcH1faFfBQONNUArWrL
r0AtgDrrOMvC+cGHiFmFrRP0vrm4c6XKqaSy2UoGY7V/+TCEvvsutN7EyZ879ReuoYDQ/HMiWVvr
yohOCWMA3OtdvgrsbpOBA14G6EqW28rB3eusAGSOi58GeUw6Ks291Bj3fSVRcJ8gydcQb3+T2Eod
8VGTtUWqBtHEsLJyzCN5lUHbHCaTb0dSREFAJAFCcy70iIJC0VLhqmrgLlpIIg7wCJd1tbcQvOpS
OecB/BPM1rqTyEVAHj0KtcLEOVlUJvPdK5JPyPRN9Nh26a/QDV2b6RDs3xilmQVFyJ0zSyqHAMT7
QkNhcr0lgU7rakRJPrGnxgrlcS3rH0iQfDxnrDHWiO81+EmDMM9Z02n7PbKFtmT1YXSlDew6Xst8
17WZOJ3VDpOTp8jP+zquOT+tl4xJvP4WxlnDCzoAO+E7xoSV1DY8KHgPuNNaETwLxs2Oh64sbBYn
Ou23yplsWdKxQ6tUfwCcGzl9MbHPWcs/+RACL+2j6XDIpSsvpSY4wrtbefXg/9oQ68+LOp0xY0oM
HXrrtDJDpNwSierHkAhvw5rA89hxAso06ASjYK4gyEpFLlPrtJ1nmhXSuexfMZJPvd6fs4KwlQT+
bBksSu4OiRd9vgYzrH1pRIsalLKaOxFLwwsAwvxJh8wBI1ds58igZgWH5qNZvfqAtPbYIOReMu51
GEZGPgMCPLMQRIQtdfJHJ9yQ2S1KnbMw/GrqYS7CMuYqdh/kQTUdv1ny6MYKjxeSnE2iG6nL2vWH
uRgMOCTiTNAxYmuhLIob2vrNMyEiclcGPPMB3VbrKO1axNA8OTzw07uaP4DzUSLNZTTgPb527WWk
ACxEN4O4/bzsbJTzsnwX6VxNu+VYxIc3D9GIYju9PVT9qokb7xKi1TWB+hozVOqTtQWpoJyFDtJn
pGxqX/Ol+o3rsMrO0/yu88wXvJytsyD8sEvbSby3NB0nuU+Bm+n0OkSG5PvRS7sMnQaKHDr+x6ap
N7xXpQ8P3MLCHD7/1FE2C4R+aPohy9mLvCJ9EaH0wEjNnYYN3rIqw5Xh/fxUVxIsVGYk+i0dzQ9q
Bia+gGjonh9C3a3KFr1Zsx2jlyx69P47vznV0CCqxPEmsh3EEmTHlxZ/TQswrId1g75DIV4wD0j/
LVUGO6uv5WTtHBH50GvlKmiBkIfmuyxLnQU16H3woFQdQlO8kTkAvUbhYOwYeQJH8DN946ZbzZi6
NkAPqaAqaUUiAgrn6fuIUbiWO+Uf2SViYq4zsT5wXaIK0D01DeXhhclVi/73qIkW0Qc+oDDrd9ml
fhT3qGdF+nEOt1BbEQICetZzAXAUVcaX7HOgVI/ycfQewKPcY0Onn1KfN7tysFmz7uQVJjgxPLBn
jb9V63eQkZUFpVtAcO9mBsZLsyuhPtqQ7XxO5JAeQ9b0VdudTRxTcSVWwVZOQEdsngpSX9l42u+O
+d1e7m4ArCyrbcJufk9IfKE/q6//bOqb6RjQbAdg3pGB3XM3Zp2nidnB9VgvfvricX7kXxfC1NDr
n01py7icIpFRfjRiayDfS6ydGob/IxdzH083IWfRnrN1eFQ1C2kQQg40zJRHRGCy9Sq62wcybAo5
fY5/tVslBg5uT7C6zvkgvvakCFWFbpOh9UvhcGwpl1x4MPgmlHJ3l65VORHk9+rB4CAqlYdFUqP5
gzWvdL3rLLhhvTvPh+9NoAP50/cuxGX5yjBJ18olvduuMj0ey+Iy2ZcFrRp+1QLKRpF1CkfRGB8A
DRvuuKlliMn84dLL5yez+C9ph88ykfkQw5d9UCs30YFCtmJjbqmEyHuWdGiQYAqLnge8KvdkCE3D
zreZ1h94ZDPGHQh6+yZULWmwIfNuu9d/bQO59KbPjA1neS9TxV4iGzqNxS2AuVmap7W/LpVEwClB
eLhAe//WK7FGR/2NiBPLTRViOqzu4HMB6P4vTC7fZ8p9SqCIayh6UArVmMZajHO3FOblbKd5KRoF
PTIq5hiPxAifv6s2BqT1xHAH6zSm7tZnII8Ci0Uf5xNydLWZ7KLZSjKV1Lnmi+dxwLSaXsne4elh
SO0gVaHHzotPJa7n6BTXzqCaWBIl2cOp1O2Tuhq9ZXlN18UEbr49C0fq8KaTXGAuDl1MjmFCLg2w
CUfBnOcFTE8jIUn2aHfpu68hfYpy1XBlDMGT1Ef4PfJDLPJjgCxHJ4sECV24zEXr+ghLV/xfGl+t
S5PyzdPp6TwUmQ829hZxgKZ/zYU06P2ENuIVgpUYxlep8dGw1ENsqcFNG3haQFei7KRIEINxKETB
2wo8i8eLYOiLEhnA5mneb7mFJCXE3iI8HZ+RsWNofrTwKxxHT+oTKpYAgzolLBv8jqQpOtyNxzks
9qEO6fbnszNfXfnFnEGojOQKdEep2Az9bTYclwOOaROOW7thX0ns6BLEJAp0UBkzdocyW7fTRe7e
XLbaZ2Fub1o41PDUyXmQhiKx2ZZ7CwD8K2wtq65ZvrDzhIAUTNnSQsOEYQ7e9RW2ZSRQKU3TYr0S
5ccXbDTVfnRfFXipJmsLympkm2YqD2cRZOCYGvWgy69xGLe2bOVgPTZk6xJ/Znd5aw9s4klQtskJ
lpqyr1cafhCLKi87IhVVJT9soza/fFjVgFnn6xBEGPQh6OWftrTOTv2jK3yOfqtoSg3bI3x2Faxh
Z7Jz7812kh/zWXcZ2BSRhpaOf7Cc6LkZpNTyL1aIaHKF+DgCcP4RWOdgipSLCQ9ZOb8cYwEOYOLV
Bo6lxImVFa5fDLO99Yjpsn+0s11gKRJ64IJOGNqNgjN9i2856GuEhwj/yMidgSVG0sT+e0cFUtn2
NaNmXMwu2fS+3+pRdk24ixpWKghxqwLigInZx/bNIFOLEj0HIO+L+UaLxbPbvzrOpXvce02exP8P
dUQwQYdkGln0dhY2TYSYhV6cF7Cf4jYMF+8gAiMmwXmIPnpuZ1oK+H9j1AoIB9FpsibhKBtIoSeE
LmkevPxQaMFSVy6hmMiXXujRMh7YYAPmsbbJL5bdXrF9Q8iB/4T9ZGUTIDW0FbY3J234mNph+0dy
LLOfKikRa7h0tWmsmAyRMRuoYZOC4vMEY/ix/aW0N+B2+0l6Gf8oYjAhpX6cyXc9L5XCKVNBmMQc
NW81DXpTPVeUfAuBUYT80OTpP2gOH0BjGGqceVa3d5imYS2gZMssMbYDX+Qguug/DO8eFGxS94MZ
5gHgdJdifyeZVcZLFWO5060ptuZyS3Ijr1IP/AFW6CUGxSH12MEvu62/SVWlnI77bxP2yw5kjt6m
+ctkVUuSpSCCRF/+EVuDRcJtvDVKmcPIgQjWXoXQWu1ZoQSNgjhJcIL6ezdGMlo6vBgfJieMsB6f
WznOnI57/bOJMX25Ah6IdWHVzfi8vSiI4N0DHNfkyYihe6jgpwSin2VF4VydIP2t31wSO+LB5Mnn
ipzFwqLhFtgvgeSRzeAI+2VlPuw1tHX/6Erw/Q1yevOjleP+jH169QHClPLcrdn/nsAoi/Oyf3+5
mtcQzc4HBzR2EYONuz/LbTjglrnTD97aPuTnX//8f/iuqRNvAABwr8EeygKuDfDD9t3ag0W/vLG5
5doIOu6gwkbpoNBV+aGBu6bj+xJugj21kSsTAIDx5phzkR+gPxzpOL2CXW5kFfNzvB9/9OppbJLu
oCqMH8XVCGroJAFLRSfdon+VZv0B2NfPNO0shq7SzGdcF2/PJsKnJQuoDjzSJoM7e+UObgO31KkN
kFvxb9IisHxtL/RDntxPFk4ma/wTgtBCviPiWRVBNQCK3Gu/eg0+GJi0MIST6J6r6tmcvUlOY0GU
T3tK/CvTbMtNlzJ3fyc2VKwduGSJXNR0nCs8shc5Nej7xQinH6oC5q2+FxWNdEXy5VQEj0QihiSu
2ahLqbkjPwYAUreOWEIweFS3Ot6gTw6wsPaL782NFASlzIg/aVFg6ys2n+BvjkoOMiIgm8bR743x
Wz2o8iB37fnVzi7kyABwy+L7TaKM4swrxzCR/+miegyirXJkED54nVRIkzLD4wQUgICMEmJ6vO7U
xCi8fEWZOgeZYyHBpXNNKW3W+N08rJZzJXRmvfwou2OkSv14CqbUoTI6Tiqg9Vv1z97oG1k4paX7
LMjy+fcGgoGRBF8l3xedikMoyvL2y0TYh46ZS+pOCC0e8hgtsthbM2X5O5XwdwSzJNETeKAzT3Wa
WX3k0HUEFlWfJG+B7NduxshoSNHneRaRXOOxstVm60FQVWn0lOBXAAuGjgJLExBQ0C+rxQRdWMWR
QAA84rp1/fDmYExewc3mKcG0cHN0mKmaBH1LiBt53TISLzJ3/zQmCGcmejapLp805n0yR3d1e3A6
upItz5swWR13QWWPFhCO4bL50aKBZE9cokZ44o7vKLKYw6HTYryENOMMgarnl2u1Imv/i9ucJxR0
/XnpfYm3ciMzQFBNfpMmUX/3xy3XqgwuR9g3j1r/RZACY/vytheGCYsU9ps72ZpEX0vun44eOwHv
PqqxlwLFqkaNWVuy2yd5ZJi1lovignRTsh4CWZXO8/jrGZ/Ihjr9K7/6lg7OzL0z2bZ7q8ag2ggk
pcg2aiWm2xbA9d4+y58Ml2wUR6WjZF83K5Ng0p2Il8wa2J9g7KedPLelwb/klTw1iJ3dsyu9Aun+
v+BXOKJP0Sw64/1JGABgbZON3NTIKG4vZmXDbVUiiUkpAYw7FdUV9y2vFgln8uUcKDhNFJGhUPz0
y1uQUBvARkxGY+QTdVthyYM8Tkb97AfHOh93KXpSC0kIiFKq5dFa7A/LouOrdfAiby2s5oiajxdv
u1K06BAaW4wRQOVGfezHO8Rr/H1VBjBlk9hCRn/DvBkAKV8wskqjxRvnxs2X0o3JYblav88C74MG
uGPPmPhLGIPap3mdrgMw3/1/1Rlu4ombYDsgPW8xEtsqzOf0qxdOkhZLT4FZ9QsngSTnhdrfPkri
KVsR8PZM36TPLPxZIMK6J6J7NzMNnXjWAg2JNZfFqWck6tPaEllBWawK3OS24LYJJPidjeldzsSY
CdwQm32BxayE3Vo5J5l1ROpo0wY5ADDrgINuJiHEZ1VjFV6eQUdJi47+YzmhGZcjENosrVF7dPN5
ixPRxUl+FkrYZkGWQVzaSzXc9/zugAADCbWMXhZURkpgQf71pantmzSQU/9QZSZgsZAz/Tx8twQ7
okqxSf6UIDw5jgAN1l61h2Y+bsV45ReAzw25nir15Y5S73OJn+y1i6Vj6EA48DG87FQi+XX5g8O9
yIKppcLGkpcEPY/JTV4ju+avvbBu+3sQ0uu2zdTzCdlohIFC0RxzmXhB0i8DtJNp8chOV46Mmv3P
PlGUJWi184sZi16Bb2Or3P7kg3V7R04WNw2h9Jcar3N/hobdG+yzKKOYT90i7zVt78ub21WP3yPV
8Xbt0l5UuGAGl1FOknEHv9k3nAGAsHiT0eXnP5grwrl6pqO6WhoEcW4w9kLhW3i5/ah3oUitsZPs
i4pM4k+o8gkN6UCvjR6QhfFc8F5lm8xObYjClAGHlG7HBxK+kqlVlPmxSpheBx1azcPluiOVhAL9
7P3TETSLOGmzB34udSPy74YQAG4HVgg/TJPseO11WdPJvuyKaKhZA6yUYjypZliERSbzidqgXlE0
L0/sO0uANxpjKP9aGpQ1DSWxrtYrt6yD8CMldESj0wIkDBLbg0yf7uIs65IoHzdr7BBguxWfnUnB
E+7+pxfq07lFeQX67k7nmYVQZxgEMdvREniQ1kc3XMBb1zFMF2vLzFDnLmfrqFQohEB83kSSN4eL
UT5/dzq6FiY47PNftAFIL+vOAKhQxuZYd7dbUgxHxJPbCIaOZkJcd1Sw5vwbgezc2OoOLHxVK4tR
ILDTlp9A6PzF0KW3wugdJByIl9K0auf4OOHYS1Th43Fgkn+2jtrEbk3W50fnH5D5oSSnY845bHyZ
mDJAp2XolCDVYrX8nSE1O3Ly1ILDMi+ySV1yk4zaNlN7D0qDaiid1YKZq0CEsF/SXn2vKzh+Po9C
Ys4drIot2pNONh/DMK0JVtb3PdOfOkBGd93O78TMcwUHsrc7f71TMJzLM8vah/k8yHzUdb9p64RA
9TpxFi/0ji6BSa0Yy/qrZG0Wjc2rmPVtqmNwTQjRr+rJz6Kg+z4JGLFxhvQXpTfTTjzNnPU30fQa
NWLC3OYyxr2X1AAXvsXkZ+NpAjbbRsfz5C8pgxDCTghZeSXb1SN9wg5PTxB3K4+ZZEsPyGD1W2/T
fh4tNyx2wwIWe8fq9ZLwisIugDZ+yyMivV+6AIqvFkGIKFwxVxJ2W4hRv3cReOvH7fqfT5N0hbZ1
OM4tLmlU5u30/Hh30as664QgA3ntZ3Rj13Pfk1dY2NjXrxALGFJi8f6ycFROp7jTwv8WYL+7B6Sn
bMxqcajLoPsWTAcs7ha9XRyz96hZrF+pHsYHJkCYW6W6V0po/1ulYddOR2nyDRrVStYdDbmn1nSR
9G/knKspBqs6njZolZ6gjmuwzqQ6Fvqduf1tqpQI2vZM2ZE7sTOOs5onm1F1JZ9AM3ywdKuTGP0W
sD/4CUM5FvhmtoDoKPAjoOXMnt/ye5eWTGGXT0Pw71Wf0EsxB/Ym/AkHTgnly57lhlCJo5coeNcx
DQLWsoCe2yjBGCWbwx91SMWEV3AprkpW7rHOkjZgDk9i0DDNod2bkEpBChZm8u8WOzKjFOTBvXAv
pzJsDz68KTO0cP0Phi4k9nNGi+dhJQH0DXjvpHE4aUHcDm2nBQHx+u+YqogFMlDj/NgyHVzefuFu
quJExKqQc1+6VqLEf97NEvB0TQ+5rKtD4VuXQqU8Pj9qAp4AVmqyEW7qZjszKaJCcVCYWoA2Rudo
IFv+8ngZwU9dyE7EMpzjeY7mk0yVc/M8mmR+I2TxbytCL7Lscu4nolF3gDi0u/LHN+klS02FZ+cS
Wu6DpotqAcGJA9IkKcCH/pJHGjhXHmEkcp774v4ny7X2Xx97UPMNHCiVS9iLPEn9gsgbnBvNj+qe
5LkxZG8mBSH2r03U3NIThMz3ehgCcjT1UcuMDQzXRzG5ZCIuL47ph7CxqAiWVVpvAn3TDC/kPw2k
t0cUymdbCcuZrHDA3KoTKwhCAP3Rc8j0/A5dZ/HkBQxPmaG0eP4ySyA1HCTvMZoz5iIms+yKCJ34
LVREmuGA+ccNJIEJB2eRBjfbGI+yQfRtFotXlnXg5QE9yG3gZOt3JcFcvkKS3lkR3Jw57yKkv8Br
l12Rd+Pjv3pF+dRQxS//BNWKhc5V6gnz4RSdtjHCCiT+JOLled5hqYEcwpx7+90WTLK+G/QirxgM
nvUt4HDMZ+CEmooXEg0/NupQXMQzuow8w36gcnh8g9U5YTKWbE2o0CAs83SUukOWHu7L8WiXs1k8
IdVlOAmFSLNLLAVq0cSdA7SaDlIUGXruyUM6TKzsnhMxsksJafDtNdsR1ExLwn7bYyv0Pj4rceW7
C3rnyZ6+V6XjhXaDxT5ZmS5dNrj8h5tb3chywbZQ8mwC2VEs0F4BZSslBGyeRSiyET+scqrGJmE8
Ny37FI/sWPM9wa1mmbZ43AFgrAwq1CqoeZTygU1InI8c+cYDNhIGhzkpPMmeMR2+p6W9XfvYyuDG
Xl4TFtLK8hkMGJSya1W3xxso9uz8wNGZUwx+Fg0/iW1TxYIpGx0d6gqoppUcp4z/klQgHV02Dr1h
qY6kjqFlbVhj4yd4lkvAXV+GavmGzSLCTimFEaTwd3S3+H87sHCVrHQ/NVTgfXW5AqcbOIFVSkb4
dbXOsW+mY8f30KpBM3wDQEKRK0VJBTRdRQM5dyTLgP6Dqjm7qu2Iyu/R6zh3OEwyegJOXpStmXoe
CUPsCO7BR5Xx/+wsOSkRE0nQHXUUn8wnobajJva2KQxhSXl9WyXXfb7ajtqqCUx/4lj3jrj3fkHu
+P8ZeMTgOc4kZ8xe4Z/usM9jN4ctHQJh8ylHU2P/y52J5cyKRrN1zZlsKgZ9fh1Z3zF6IQUDLqyp
gUd38CxB0BweQ+/++sw6FiYXTHPSoJMZKABA1Iu7BfuFHF5knKBl8lfJWgRbEOmXXQYmDxI2BeGK
Oy7h3wLLKNgkea3k6yrV5StRhsfgSp/3DF40rEmbzWrGTWoNeu/vbiX+pVL6hBGTRdmFZ/HrnSoV
U9v/aq+nskKPbQM7km6q7YzuND1zlOHzJNmim2wQN0sOISHrTFss/OVwS+4u2FwLAq+MqYFEOdxx
10LctSTMVNpuLv0B3RPUPT2y5/RbEpiCkvsQBqukckBBK90FpWHcPkFMbqyFlyGfaSAEuPm75z3O
06EWVmeQwLVbJJabG13N7Z+PqjaTEVLmB4UtN+YwnODcXksEB7TYGxI0t85woHUDiDWtH1gTiO4n
n0PfLboNgadwfbXeaF7Oe8ckikXUZi0qLk+FpgO22xXXL2xbka4Nc+b0raAlo/AmgqaV7vYvaDwq
FOE8nR1J02HJo2BI47uRznAUsOgPJ3xnNu7hx3WVpgF1odnL3KEMaHUJFz1/clhbpZrJq6BqjFWN
ZeDcgWen8J1fNP1a8JEG9EFpRCguH+eWSokpPaJeZGRtI+Jzt5x2OOj5j5ZJR/xF25e0adxotD9I
jdBdQAhucr7Ue8nm9kTU7HITyqNOiQW387PajZWP3F566Ym1N7twlcuYjh9EgR3wG2cfU72VNIO4
lbIXz0QTfEdpilAbEBf1DxoeI37daLWSmKbaX47jSY0m2OE/rAHX8OkorVbr5Szaen4vQnxghYZK
OBwoWeoTWC5Ii5YXMRWyOkBNge3Ck14RoEOzlDOxmfqj6vBcol47t6hF+gz6FmZ+oAPCxCiEVp28
R6h6/9vVN9IcmMaY1CWNY5Hvx93a6K3IXkKc7Lr0KJiO2thCuXkTVjUn29uCgNRfNp3NeFH4J3JS
1G9xjMOimJzmfavzgUd4i61vetZH7Ju42jOrtznK7dpdsVgvAZ4N1+x3xcJxO+ipra/M2UEHkVxo
he5ZJRAT3ePqiY7hzS0CZ3NwtPf6u6qaWjg2i+K1OqTOZ9A50HQ4gAq1Ml/Lfil/RNFtapOcbRa4
MJXgR4FhxU0ZH1dbuE7pB93jqZK/FxvNHy3o1AWunkTt7m7HEvZT4xzBPXhz7jmk6y+64avnykzI
75DVbyVQzgOrlgsKonkhTVReqr2KkWG7jakheW25o1KtpNuw4ouNYq4QVOYLlf1Pl/f85yAhoiCf
AiNQzGmqc1H61qPAGyVooPjI3Vv6PDofcMMVocAFsvqQfvCvUoNTDLtHFgFgDRLorZGxy5yOE25n
0Rr0G9su0rt9T4Hk1PGpa1VfO0SzT8JVNRtc4yIacA+uCFQV91eTgbPRA6R9l//9niD6m5VE3/wZ
+lx8b1BRl3PDktzcYAWev0pg2lEkA3DRawrwWVpv41GyDvz+jhzOPFFkRBWFal7ngZlkoSThxgPq
1u4Kt7E+ds3Ks5QQOOJWfHBuOhEo9BVoQo1fR6xY1Rh97T63aXsuKQGTtT6RBvd4H1zn1DEoshfU
S55WJu/Uzi2zi4ltcPHQ2v2p2ZT8vQggsPOOAOgG9975BuzZFjIxGfkYdP+pwY5q7Y3m5vj4czS3
9UEV/81O++NPggS9uDol0WIAcv1NQVG3eMgwYYVMZpXXDoO71elixjE92HV9YqyKTWarNOEkELHT
LLLhi7ccOi0kQk1KhfBJpr2BUBwLOUD/dfjQpr3xcajkcjrqrzVpHKX71YnQND7Dg1ZBnHaGie/Q
dUUkT7pvbCOhsS0Y7zLrAWN2v/fda4SlfbPFkaXNnCijL1Lynw7dBR3ik83Cn7gFAL+b/FdVHcxy
BiE8N18Y3sWXHK/9YIQiGwzHBfWkOynB1qeU2HjxXoI9eP4iqr/6p9UVsHKb2jWa71mUtuKNgS1j
JF7LSWD49HXFy/YlxHhDXOJfifprrVYdMsDf77cs+x83BaLduvG+vUsuEyCXaE9b7eQcAVjgsAZ+
S+ATerCpYHpxLuj1RQhTSsr1NyTAXi3gcpS7Pv26A5aZqA+Im/34Mb2jDhllSNDPZg5czzSEUJVt
hugRTpXBIFJ7CRuCFzJYM9eDVFPQ0mPnluxxZ9LeuxuF7r1yFG1M92cXreEWTIbxIRZZ9oOU1fl7
i9aFuh9dvBOLqs/rTQDqQTIplwZxryivTthjckiMU9TezqKqqwG6aycpAhvivLrVBEdJ0AE2JnOO
QBGg677fmr2DkX931tVJQ8TEtLzMmzHKkj8Ii8EnayVy/YyEUNyhxK+4WyAnDJPxOX6jTzR6Tzgl
45eu1L8S1PX4FtUnAPDUPuJrUKZM9ekKOfDsRqahPKqXIWi/DB53b13sqWt+saqthMVL8QR7NXf7
FrpARfAbsA+GGFRWHKK9FxZ/Nq+4HSh0u6NvndB+OiZHAuQd9ek7etpzhoSH9kXMuWZq1lHSgQW4
X97+IuvWa1FaXie0i1VxlchDCajw1rWBV9pJOsKFqXka2GWGD14rDK1vgDxuMG8CVZ3KeKi5Dn9b
mHzj+ddIunefeZCECAg0fWs=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1 is
begin
inst_blk_mem_gen: entity work.design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "blk_mem_gen_v8_4_1";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1\ is
begin
inst_blk_mem_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_20 => ENA_I_20,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_21 => ENB_I_21,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(29 downto 0) => Q(29 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b => ram_rstram_b,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "blk_mem_gen_v8_4_1";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3\ is
begin
inst_blk_mem_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\
     port map (
      D(12 downto 0) => D(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(27 downto 0) => Q(27 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "blk_mem_gen_v8_4_1";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5\ is
begin
inst_blk_mem_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\
     port map (
      D(13 downto 0) => D(13 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__3\
     port map (
      A(12 downto 10) => B"000",
      A(9) => Q(1),
      A(8 downto 1) => B"00000000",
      A(0) => Q(0),
      ADD => '0',
      B(12 downto 0) => i_primitive(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => S(12 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112 : entity is "c_addsub_v12_0_11";
end design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__2\
     port map (
      A(12 downto 0) => A(12 downto 0),
      ADD => '0',
      B(12 downto 0) => B(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => S(12 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113 : entity is "c_addsub_v12_0_11";
end design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__1\
     port map (
      A(12 downto 0) => B(12 downto 0),
      ADD => '0',
      B(12 downto 0) => A(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => D(12 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136 : entity is "c_addsub_v12_0_11";
end design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv
     port map (
      A(12 downto 10) => B"000",
      A(9) => Q(1),
      A(8 downto 1) => B"00000000",
      A(0) => Q(0),
      ADD => '0',
      B(12 downto 0) => i_primitive(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => S(12 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137 : entity is "c_addsub_v12_0_11";
end design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__5\
     port map (
      A(12 downto 0) => A(12 downto 0),
      ADD => '0',
      B(12 downto 0) => B(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => S(12 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138 : entity is "c_addsub_v12_0_11";
end design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__4\
     port map (
      A(12 downto 0) => B(12 downto 0),
      ADD => '0',
      B(12 downto 0) => A(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => D(12 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__4\
     port map (
      A(15) => Q(1),
      A(14 downto 7) => B"00000000",
      A(6) => Q(0),
      A(5 downto 0) => B"000000",
      ADD => '0',
      B(15 downto 0) => i_primitive(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__5\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__6\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => D(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36\ is
  port (
    S : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xst_addsub_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__9\
     port map (
      A(15) => Q(1),
      A(14 downto 7) => B"00000000",
      A(6) => Q(0),
      A(5 downto 0) => B"000000",
      ADD => '0',
      B(15 downto 0) => i_primitive(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 4) => S(11 downto 0),
      S(3 downto 0) => NLW_xst_addsub_S_UNCONNECTED(3 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__10\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xst_addsub_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__11\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 4) => D(11 downto 0),
      S(3 downto 0) => NLW_xst_addsub_S_UNCONNECTED(3 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__3\
     port map (
      A(15) => Q(1),
      A(14 downto 7) => B"00000000",
      A(6) => Q(0),
      A(5 downto 0) => B"000000",
      ADD => '0',
      B(15 downto 0) => i_primitive(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__2\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__1\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => D(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91\ is
  port (
    S : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xst_addsub_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1\
     port map (
      A(15) => Q(1),
      A(14 downto 7) => B"00000000",
      A(6) => Q(0),
      A(5 downto 0) => B"000000",
      ADD => '0',
      B(15 downto 0) => i_primitive(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 4) => S(11 downto 0),
      S(3 downto 0) => NLW_xst_addsub_S_UNCONNECTED(3 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__8\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xst_addsub_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__7\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 4) => D(11 downto 0),
      S(3 downto 0) => NLW_xst_addsub_S_UNCONNECTED(3 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1 is
  port (
    \out\ : out STD_LOGIC;
    TREADY_S2MM : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1 is
begin
inst_fifo_gen: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3\ : entity is "fifo_generator_v13_2_1";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3\ is
begin
inst_fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1\
     port map (
      D(5 downto 0) => D(5 downto 0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[6]\ => \goreg_dm.dout_i_reg[6]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \out\ => \out\,
      p_19_out => p_19_out,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i_1 : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mctf_tvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7\ : entity is "fifo_generator_v13_2_1";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7\ is
begin
inst_fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => Q_reg_2,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => mem_init_done,
      mux4_out(1 downto 0) => mux4_out(1 downto 0),
      \out\ => \out\,
      prog_full_i_1 => prog_full_i_1,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \^m_axi_arvalid\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1\ : entity is "fifo_generator_v13_2_1";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1\ is
begin
inst_fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1\
     port map (
      E(0) => E(0),
      I147(40 downto 0) => I147(40 downto 0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => \^m_axi_arvalid\,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss is
  port (
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    D_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    mcdf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4]_9\ : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss is
  signal a : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal diff_pntr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \diff_pntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal geqOp : STD_LOGIC;
  signal \gin_reg.rd_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_11_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_12_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_13_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_14_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_15_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_9_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_1_n_2\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_1_n_3\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_3\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  signal \pf_thresh_dly_reg[0]_2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pf_thresh_dly_reg[1]_3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pf_thresh_dly_reg[2]_4\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_pntr_roll_over_d1 : STD_LOGIC;
  signal rd_pntr_roll_over_d2 : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_minus_rd_dly : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_pntr_roll_over_d1 : STD_LOGIC;
  signal wr_pntr_roll_over_d2 : STD_LOGIC;
  signal wr_pntr_roll_over_dly : STD_LOGIC;
  signal \NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\Q_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EAEAEA"
    )
        port map (
      I0 => mcdf_full(1),
      I1 => \active_ch_dly_reg[4]_9\,
      I2 => p_0_out_0,
      I3 => \active_ch_dly_reg[4][0]\,
      I4 => p_0_out,
      I5 => Q(1),
      O => Q_reg
    );
\Q_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAE00AE"
    )
        port map (
      I0 => mcdf_full(0),
      I1 => p_0_out_0,
      I2 => \active_ch_dly_reg[4]_9\,
      I3 => p_0_out,
      I4 => \active_ch_dly_reg[4][0]\,
      I5 => Q(1),
      O => Q_reg_0
    );
ch_dpth_rd_wr: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11
     port map (
      Q(1) => a(9),
      Q(0) => a(0),
      S(12 downto 0) => ch_depth_minus_rd_m_wr(12 downto 0),
      aclk => aclk,
      i_primitive(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => wr_minus_rd_dly(0),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[0]_i_1_n_0\
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => wr_minus_rd_dly(10),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => wr_minus_rd_dly(11),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => wr_minus_rd_dly(12),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[12]_i_1_n_0\
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => wr_minus_rd_dly(1),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[1]_i_1_n_0\
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => wr_minus_rd_dly(2),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[2]_i_1_n_0\
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => wr_minus_rd_dly(3),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[3]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => wr_minus_rd_dly(4),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => wr_minus_rd_dly(5),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => wr_minus_rd_dly(6),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => wr_minus_rd_dly(7),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => wr_minus_rd_dly(8),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => wr_minus_rd_dly(9),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[0]_i_1_n_0\,
      Q => diff_pntr(0),
      R => Q(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => diff_pntr(10),
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => diff_pntr(11),
      R => Q(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_i_1_n_0\,
      Q => diff_pntr(12),
      R => Q(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[1]_i_1_n_0\,
      Q => diff_pntr(1),
      R => Q(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[2]_i_1_n_0\,
      Q => diff_pntr(2),
      R => Q(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[3]_i_1_n_0\,
      Q => diff_pntr(3),
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => diff_pntr(4),
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => diff_pntr(5),
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => diff_pntr(6),
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => diff_pntr(7),
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => diff_pntr(8),
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => diff_pntr(9),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(0),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => wr_pntr_roll_over_dly,
      R => Q(1)
    );
\gset.prog_full_i_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \gset.prog_full_i_i_10_n_0\
    );
\gset.prog_full_i_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => \pf_thresh_dly_reg[2]_4\(0),
      I2 => diff_pntr(1),
      O => \gset.prog_full_i_i_11_n_0\
    );
\gset.prog_full_i_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => diff_pntr(7),
      O => \gset.prog_full_i_i_12_n_0\
    );
\gset.prog_full_i_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      O => \gset.prog_full_i_i_13_n_0\
    );
\gset.prog_full_i_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \gset.prog_full_i_i_14_n_0\
    );
\gset.prog_full_i_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => \pf_thresh_dly_reg[2]_4\(0),
      I2 => diff_pntr(1),
      O => \gset.prog_full_i_i_15_n_0\
    );
\gset.prog_full_i_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => diff_pntr(11),
      O => \gset.prog_full_i_i_3_n_0\
    );
\gset.prog_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => \pf_thresh_dly_reg[2]_4\(9),
      I2 => diff_pntr(9),
      O => \gset.prog_full_i_i_4_n_0\
    );
\gset.prog_full_i_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(12),
      O => \gset.prog_full_i_i_5_n_0\
    );
\gset.prog_full_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => diff_pntr(11),
      O => \gset.prog_full_i_i_6_n_0\
    );
\gset.prog_full_i_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => diff_pntr(9),
      I1 => \pf_thresh_dly_reg[2]_4\(9),
      I2 => diff_pntr(8),
      O => \gset.prog_full_i_i_7_n_0\
    );
\gset.prog_full_i_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => diff_pntr(7),
      O => \gset.prog_full_i_i_8_n_0\
    );
\gset.prog_full_i_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      O => \gset.prog_full_i_i_9_n_0\
    );
\gset.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => geqOp,
      Q => p_0_out_0,
      R => Q(1)
    );
\gset.prog_full_i_reg_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gset.prog_full_i_reg_i_2_n_0\,
      CO(3) => \NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED\(3),
      CO(2) => geqOp,
      CO(1) => \gset.prog_full_i_reg_i_1_n_2\,
      CO(0) => \gset.prog_full_i_reg_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => diff_pntr(12),
      DI(1) => \gset.prog_full_i_i_3_n_0\,
      DI(0) => \gset.prog_full_i_i_4_n_0\,
      O(3 downto 0) => \NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gset.prog_full_i_i_5_n_0\,
      S(1) => \gset.prog_full_i_i_6_n_0\,
      S(0) => \gset.prog_full_i_i_7_n_0\
    );
\gset.prog_full_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gset.prog_full_i_reg_i_2_n_0\,
      CO(2) => \gset.prog_full_i_reg_i_2_n_1\,
      CO(1) => \gset.prog_full_i_reg_i_2_n_2\,
      CO(0) => \gset.prog_full_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \gset.prog_full_i_i_8_n_0\,
      DI(2) => \gset.prog_full_i_i_9_n_0\,
      DI(1) => \gset.prog_full_i_i_10_n_0\,
      DI(0) => \gset.prog_full_i_i_11_n_0\,
      O(3 downto 0) => \NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gset.prog_full_i_i_12_n_0\,
      S(2) => \gset.prog_full_i_i_13_n_0\,
      S(1) => \gset.prog_full_i_i_14_n_0\,
      S(0) => \gset.prog_full_i_i_15_n_0\
    );
\pf_thresh_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg[0]_2\(0),
      R => Q(0)
    );
\pf_thresh_dly_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \pf_thresh_dly_reg[0]_2\(9),
      R => Q(0)
    );
\pf_thresh_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0]_2\(0),
      Q => \pf_thresh_dly_reg[1]_3\(0),
      R => Q(0)
    );
\pf_thresh_dly_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0]_2\(9),
      Q => \pf_thresh_dly_reg[1]_3\(9),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[1]_3\(0),
      Q => \pf_thresh_dly_reg[2]_4\(0),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[1]_3\(9),
      Q => \pf_thresh_dly_reg[2]_4\(9),
      R => Q(0)
    );
rd_minus_wr: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112
     port map (
      A(12 downto 0) => rd_pntr_pf_dly(12 downto 0),
      B(12 downto 0) => wr_pntr_pf_dly(12 downto 0),
      Q(0) => Q(1),
      S(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0),
      aclk => aclk
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      Q => rd_pntr_roll_over_d1,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1,
      Q => rd_pntr_roll_over_d2,
      R => Q(1)
    );
wr_minus_rd: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113
     port map (
      A(12 downto 0) => rd_pntr_pf_dly(12 downto 0),
      B(12 downto 0) => wr_pntr_pf_dly(12 downto 0),
      D(12 downto 0) => s(12 downto 0),
      Q(0) => Q(1),
      aclk => aclk
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(0),
      Q => wr_minus_rd_dly(0),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => wr_minus_rd_dly(10),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => wr_minus_rd_dly(11),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => wr_minus_rd_dly(12),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(1),
      Q => wr_minus_rd_dly(1),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(2),
      Q => wr_minus_rd_dly(2),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(3),
      Q => wr_minus_rd_dly(3),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => wr_minus_rd_dly(4),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => wr_minus_rd_dly(5),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => wr_minus_rd_dly(6),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => wr_minus_rd_dly(7),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => wr_minus_rd_dly(8),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => wr_minus_rd_dly(9),
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_dly,
      Q => wr_pntr_roll_over_d1,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1,
      Q => wr_pntr_roll_over_d2,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0\ is
  port (
    p_0_out : out STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0\ : entity is "axi_vfifo_ctrl_v2_0_17_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0\ is
  signal \^a\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \diff_pntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_inv_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg[12]_inv_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[9]\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_9_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_1_n_2\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_1_n_3\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \gin_reg.wr_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[2][9]\ : STD_LOGIC;
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_dly : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wr_minus_rd_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal wr_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal \NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ch_dpth_rd_wr: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136
     port map (
      Q(1) => \^a\(9),
      Q(0) => \^a\(0),
      S(12 downto 0) => ch_depth_minus_rd_m_wr(12 downto 0),
      aclk => aclk,
      i_primitive(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => \wr_minus_rd_dly_reg_n_0_[0]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[0]_i_1_n_0\
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => \wr_minus_rd_dly_reg_n_0_[10]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => \wr_minus_rd_dly_reg_n_0_[11]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[12]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3553"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => \wr_minus_rd_dly_reg_n_0_[12]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[12]_inv_i_1_n_0\
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => \wr_minus_rd_dly_reg_n_0_[1]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[1]_i_1_n_0\
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => \wr_minus_rd_dly_reg_n_0_[2]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[2]_i_1_n_0\
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => \wr_minus_rd_dly_reg_n_0_[3]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[3]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => \wr_minus_rd_dly_reg_n_0_[4]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => \wr_minus_rd_dly_reg_n_0_[5]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => \wr_minus_rd_dly_reg_n_0_[6]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => \wr_minus_rd_dly_reg_n_0_[7]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => \wr_minus_rd_dly_reg_n_0_[8]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => \wr_minus_rd_dly_reg_n_0_[9]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[0]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[0]\,
      R => Q(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[10]\,
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[11]\,
      R => Q(1)
    );
\diff_pntr_reg[12]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_inv_i_1_n_0\,
      Q => \diff_pntr_reg[12]_inv_n_0\,
      S => Q(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[1]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[1]\,
      R => Q(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[2]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[2]\,
      R => Q(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[3]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[3]\,
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[4]\,
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[5]\,
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[6]\,
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[7]\,
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[8]\,
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[9]\,
      R => Q(1)
    );
\gclr.prog_full_i_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][0]\,
      I1 => \diff_pntr_reg_n_0_[0]\,
      I2 => \diff_pntr_reg_n_0_[1]\,
      O => \gclr.prog_full_i_i_10_n_0\
    );
\gclr.prog_full_i_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][9]\,
      I1 => \diff_pntr_reg_n_0_[9]\,
      O => \gclr.prog_full_i_i_3_n_0\
    );
\gclr.prog_full_i_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \diff_pntr_reg_n_0_[11]\,
      O => \gclr.prog_full_i_i_4_n_0\
    );
\gclr.prog_full_i_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][9]\,
      I1 => \diff_pntr_reg_n_0_[9]\,
      I2 => \diff_pntr_reg_n_0_[8]\,
      O => \gclr.prog_full_i_i_5_n_0\
    );
\gclr.prog_full_i_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[0]\,
      I1 => \pf_thresh_dly_reg_n_0_[2][0]\,
      I2 => \diff_pntr_reg_n_0_[1]\,
      O => \gclr.prog_full_i_i_6_n_0\
    );
\gclr.prog_full_i_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[6]\,
      I1 => \diff_pntr_reg_n_0_[7]\,
      O => \gclr.prog_full_i_i_7_n_0\
    );
\gclr.prog_full_i_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \diff_pntr_reg_n_0_[5]\,
      O => \gclr.prog_full_i_i_8_n_0\
    );
\gclr.prog_full_i_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[2]\,
      I1 => \diff_pntr_reg_n_0_[3]\,
      O => \gclr.prog_full_i_i_9_n_0\
    );
\gclr.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ltOp,
      Q => p_0_out,
      R => Q(1)
    );
\gclr.prog_full_i_reg_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gclr.prog_full_i_reg_i_2_n_0\,
      CO(3) => \NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED\(3),
      CO(2) => ltOp,
      CO(1) => \gclr.prog_full_i_reg_i_1_n_2\,
      CO(0) => \gclr.prog_full_i_reg_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gclr.prog_full_i_i_3_n_0\,
      O(3 downto 0) => \NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \diff_pntr_reg[12]_inv_n_0\,
      S(1) => \gclr.prog_full_i_i_4_n_0\,
      S(0) => \gclr.prog_full_i_i_5_n_0\
    );
\gclr.prog_full_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gclr.prog_full_i_reg_i_2_n_0\,
      CO(2) => \gclr.prog_full_i_reg_i_2_n_1\,
      CO(1) => \gclr.prog_full_i_reg_i_2_n_2\,
      CO(0) => \gclr.prog_full_i_reg_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gclr.prog_full_i_i_6_n_0\,
      O(3 downto 0) => \NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gclr.prog_full_i_i_7_n_0\,
      S(2) => \gclr.prog_full_i_i_8_n_0\,
      S(1) => \gclr.prog_full_i_i_9_n_0\,
      S(0) => \gclr.prog_full_i_i_10_n_0\
    );
\gin_reg.channel_depth_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \^a\(0),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \^a\(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => rd_pntr_roll_over_dly,
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
\pf_thresh_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg_n_0_[0][0]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \pf_thresh_dly_reg_n_0_[0][9]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[0][0]\,
      Q => \pf_thresh_dly_reg_n_0_[1][0]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[0][9]\,
      Q => \pf_thresh_dly_reg_n_0_[1][9]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[1][0]\,
      Q => \pf_thresh_dly_reg_n_0_[2][0]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[1][9]\,
      Q => \pf_thresh_dly_reg_n_0_[2][9]\,
      R => Q(0)
    );
rd_minus_wr: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137
     port map (
      A(12 downto 0) => A(12 downto 0),
      B(12 downto 0) => B(12 downto 0),
      Q(0) => Q(1),
      S(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0),
      aclk => aclk
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_dly,
      Q => rd_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1_reg_n_0,
      Q => rd_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
wr_minus_rd: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138
     port map (
      A(12 downto 0) => A(12 downto 0),
      B(12 downto 0) => B(12 downto 0),
      D(12 downto 0) => s(12 downto 0),
      Q(0) => Q(1),
      aclk => aclk
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(0),
      Q => \wr_minus_rd_dly_reg_n_0_[0]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => \wr_minus_rd_dly_reg_n_0_[10]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => \wr_minus_rd_dly_reg_n_0_[11]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => \wr_minus_rd_dly_reg_n_0_[12]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(1),
      Q => \wr_minus_rd_dly_reg_n_0_[1]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(2),
      Q => \wr_minus_rd_dly_reg_n_0_[2]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(3),
      Q => \wr_minus_rd_dly_reg_n_0_[3]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => \wr_minus_rd_dly_reg_n_0_[4]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => \wr_minus_rd_dly_reg_n_0_[5]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => \wr_minus_rd_dly_reg_n_0_[6]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => \wr_minus_rd_dly_reg_n_0_[7]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => \wr_minus_rd_dly_reg_n_0_[8]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => \wr_minus_rd_dly_reg_n_0_[9]\,
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      Q => wr_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1_reg_n_0,
      Q => wr_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1\ is
  port (
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mctf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4]_0\ : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[45]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1\ : entity is "axi_vfifo_ctrl_v2_0_17_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1\ is
  signal a : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal diff_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal geqOp : STD_LOGIC;
  signal \geqOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_n_1\ : STD_LOGIC;
  signal \geqOp_carry__0_n_2\ : STD_LOGIC;
  signal \geqOp_carry__0_n_3\ : STD_LOGIC;
  signal geqOp_carry_i_1_n_0 : STD_LOGIC;
  signal geqOp_carry_i_2_n_0 : STD_LOGIC;
  signal geqOp_carry_i_3_n_0 : STD_LOGIC;
  signal geqOp_carry_i_4_n_0 : STD_LOGIC;
  signal geqOp_carry_i_5_n_0 : STD_LOGIC;
  signal geqOp_carry_i_6_n_0 : STD_LOGIC;
  signal geqOp_carry_i_7_n_0 : STD_LOGIC;
  signal geqOp_carry_i_8_n_0 : STD_LOGIC;
  signal geqOp_carry_n_0 : STD_LOGIC;
  signal geqOp_carry_n_1 : STD_LOGIC;
  signal geqOp_carry_n_2 : STD_LOGIC;
  signal geqOp_carry_n_3 : STD_LOGIC;
  signal \gin_reg.rd_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_out_0 : STD_LOGIC;
  signal \pf_thresh_dly_reg[0]_10\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \pf_thresh_dly_reg[1]_11\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \pf_thresh_dly_reg[2]_12\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_roll_over_d1 : STD_LOGIC;
  signal rd_pntr_roll_over_d2 : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_minus_rd_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_roll_over_d1 : STD_LOGIC;
  signal wr_pntr_roll_over_d2 : STD_LOGIC;
  signal wr_pntr_roll_over_dly : STD_LOGIC;
  signal NLW_geqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_geqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\Q_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EAEAEA"
    )
        port map (
      I0 => mctf_full(1),
      I1 => \active_ch_dly_reg[4]_0\,
      I2 => p_0_out_0,
      I3 => \active_ch_dly_reg[4][0]\,
      I4 => p_0_out,
      I5 => Q(1),
      O => Q_reg
    );
\Q_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAE00AE"
    )
        port map (
      I0 => mctf_full(0),
      I1 => p_0_out_0,
      I2 => \active_ch_dly_reg[4]_0\,
      I3 => p_0_out,
      I4 => \active_ch_dly_reg[4][0]\,
      I5 => Q(1),
      O => Q_reg_0
    );
ch_dpth_rd_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2\
     port map (
      Q(1) => a(15),
      Q(0) => a(6),
      S(15 downto 0) => ch_depth_minus_rd_m_wr(15 downto 0),
      aclk => aclk,
      i_primitive(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => wr_minus_rd_dly(0),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(0)
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => wr_minus_rd_dly(10),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(10)
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => wr_minus_rd_dly(11),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(11)
    );
\diff_pntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => wr_minus_rd_dly(12),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(12)
    );
\diff_pntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(13),
      I1 => wr_minus_rd_dly(13),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(13)
    );
\diff_pntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(14),
      I1 => wr_minus_rd_dly(14),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(14)
    );
\diff_pntr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(15),
      I1 => wr_minus_rd_dly(15),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(15)
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => wr_minus_rd_dly(1),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(1)
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => wr_minus_rd_dly(2),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(2)
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => wr_minus_rd_dly(3),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(3)
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => wr_minus_rd_dly(4),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(4)
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => wr_minus_rd_dly(5),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(5)
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => wr_minus_rd_dly(6),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(6)
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => wr_minus_rd_dly(7),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(7)
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => wr_minus_rd_dly(8),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(8)
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => wr_minus_rd_dly(9),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(9)
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(0),
      Q => diff_pntr(0),
      R => Q(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(10),
      Q => diff_pntr(10),
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(11),
      Q => diff_pntr(11),
      R => Q(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(12),
      Q => diff_pntr(12),
      R => Q(1)
    );
\diff_pntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(13),
      Q => diff_pntr(13),
      R => Q(1)
    );
\diff_pntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(14),
      Q => diff_pntr(14),
      R => Q(1)
    );
\diff_pntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(15),
      Q => diff_pntr(15),
      R => Q(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(1),
      Q => diff_pntr(1),
      R => Q(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(2),
      Q => diff_pntr(2),
      R => Q(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(3),
      Q => diff_pntr(3),
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(4),
      Q => diff_pntr(4),
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(5),
      Q => diff_pntr(5),
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(6),
      Q => diff_pntr(6),
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(7),
      Q => diff_pntr(7),
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(8),
      Q => diff_pntr(8),
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(9),
      Q => diff_pntr(9),
      R => Q(1)
    );
geqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => geqOp_carry_n_0,
      CO(2) => geqOp_carry_n_1,
      CO(1) => geqOp_carry_n_2,
      CO(0) => geqOp_carry_n_3,
      CYINIT => '1',
      DI(3) => geqOp_carry_i_1_n_0,
      DI(2) => geqOp_carry_i_2_n_0,
      DI(1) => geqOp_carry_i_3_n_0,
      DI(0) => geqOp_carry_i_4_n_0,
      O(3 downto 0) => NLW_geqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => geqOp_carry_i_5_n_0,
      S(2) => geqOp_carry_i_6_n_0,
      S(1) => geqOp_carry_i_7_n_0,
      S(0) => geqOp_carry_i_8_n_0
    );
\geqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => geqOp_carry_n_0,
      CO(3) => geqOp,
      CO(2) => \geqOp_carry__0_n_1\,
      CO(1) => \geqOp_carry__0_n_2\,
      CO(0) => \geqOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \geqOp_carry__0_i_1_n_0\,
      DI(2) => \geqOp_carry__0_i_2_n_0\,
      DI(1) => \geqOp_carry__0_i_3_n_0\,
      DI(0) => \geqOp_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_geqOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \geqOp_carry__0_i_5_n_0\,
      S(2) => \geqOp_carry__0_i_6_n_0\,
      S(1) => \geqOp_carry__0_i_7_n_0\,
      S(0) => \geqOp_carry__0_i_8_n_0\
    );
\geqOp_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(14),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => \pf_thresh_dly_reg[2]_12\(15),
      I3 => diff_pntr(15),
      O => \geqOp_carry__0_i_1_n_0\
    );
\geqOp_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(12),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(13),
      O => \geqOp_carry__0_i_2_n_0\
    );
\geqOp_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(11),
      O => \geqOp_carry__0_i_3_n_0\
    );
\geqOp_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(9),
      O => \geqOp_carry__0_i_4_n_0\
    );
\geqOp_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(14),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(15),
      I3 => \pf_thresh_dly_reg[2]_12\(15),
      O => \geqOp_carry__0_i_5_n_0\
    );
\geqOp_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(12),
      I1 => diff_pntr(13),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry__0_i_6_n_0\
    );
\geqOp_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => diff_pntr(11),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry__0_i_7_n_0\
    );
\geqOp_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => diff_pntr(9),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry__0_i_8_n_0\
    );
geqOp_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => \pf_thresh_dly_reg[2]_12\(15),
      I2 => \pf_thresh_dly_reg[2][14]\,
      I3 => diff_pntr(7),
      O => geqOp_carry_i_1_n_0
    );
geqOp_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(5),
      O => geqOp_carry_i_2_n_0
    );
geqOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => geqOp_carry_i_3_n_0
    );
geqOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => geqOp_carry_i_4_n_0
    );
geqOp_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => \pf_thresh_dly_reg[2]_12\(15),
      I2 => diff_pntr(7),
      I3 => \pf_thresh_dly_reg[2][14]\,
      O => geqOp_carry_i_5_n_0
    );
geqOp_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => geqOp_carry_i_6_n_0
    );
geqOp_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => geqOp_carry_i_7_n_0
    );
geqOp_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => geqOp_carry_i_8_n_0
    );
\gin_reg.channel_depth_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(15),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(13),
      Q => rd_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(14),
      Q => rd_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(15),
      Q => rd_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]\,
      Q => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(13),
      Q => wr_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(14),
      Q => wr_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(15),
      Q => wr_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => wr_pntr_roll_over_dly,
      R => Q(1)
    );
\gset.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => geqOp,
      Q => p_0_out_0,
      R => Q(1)
    );
\pf_thresh_dly_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg[0]_10\(15),
      R => Q(0)
    );
\pf_thresh_dly_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0]_10\(15),
      Q => \pf_thresh_dly_reg[1]_11\(15),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[1]_11\(15),
      Q => \pf_thresh_dly_reg[2]_12\(15),
      R => Q(0)
    );
rd_minus_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18\
     port map (
      Q(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      S(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      aclk => aclk,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      Q => rd_pntr_roll_over_d1,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1,
      Q => rd_pntr_roll_over_d2,
      R => Q(1)
    );
wr_minus_rd: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19\
     port map (
      D(15 downto 0) => s(15 downto 0),
      Q(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(0),
      Q => wr_minus_rd_dly(0),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => wr_minus_rd_dly(10),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => wr_minus_rd_dly(11),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => wr_minus_rd_dly(12),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(13),
      Q => wr_minus_rd_dly(13),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(14),
      Q => wr_minus_rd_dly(14),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(15),
      Q => wr_minus_rd_dly(15),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(1),
      Q => wr_minus_rd_dly(1),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(2),
      Q => wr_minus_rd_dly(2),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(3),
      Q => wr_minus_rd_dly(3),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => wr_minus_rd_dly(4),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => wr_minus_rd_dly(5),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => wr_minus_rd_dly(6),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => wr_minus_rd_dly(7),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => wr_minus_rd_dly(8),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => wr_minus_rd_dly(9),
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_dly,
      Q => wr_pntr_roll_over_d1,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1,
      Q => wr_pntr_roll_over_d2,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56\ is
  port (
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mcpf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4]_1\ : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56\ : entity is "axi_vfifo_ctrl_v2_0_17_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56\ is
  signal a : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal diff_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal geqOp : STD_LOGIC;
  signal \geqOp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_n_1\ : STD_LOGIC;
  signal \geqOp_carry__0_n_2\ : STD_LOGIC;
  signal \geqOp_carry__0_n_3\ : STD_LOGIC;
  signal \geqOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_8__0_n_0\ : STD_LOGIC;
  signal geqOp_carry_n_0 : STD_LOGIC;
  signal geqOp_carry_n_1 : STD_LOGIC;
  signal geqOp_carry_n_2 : STD_LOGIC;
  signal geqOp_carry_n_3 : STD_LOGIC;
  signal \gin_reg.rd_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_out_0 : STD_LOGIC;
  signal \pf_thresh_dly_reg[0]_14\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \pf_thresh_dly_reg[1]_15\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \pf_thresh_dly_reg[2]_16\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_roll_over_d1 : STD_LOGIC;
  signal rd_pntr_roll_over_d2 : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_minus_rd_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_roll_over_d1 : STD_LOGIC;
  signal wr_pntr_roll_over_d2 : STD_LOGIC;
  signal wr_pntr_roll_over_dly : STD_LOGIC;
  signal NLW_geqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_geqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\Q_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EAEAEA"
    )
        port map (
      I0 => mcpf_full(1),
      I1 => \active_ch_dly_reg[4]_1\,
      I2 => p_0_out_0,
      I3 => \active_ch_dly_reg[4][0]\,
      I4 => p_0_out,
      I5 => \wr_rst_reg_reg[15]\(1),
      O => Q_reg
    );
\Q_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAE00AE"
    )
        port map (
      I0 => mcpf_full(0),
      I1 => p_0_out_0,
      I2 => \active_ch_dly_reg[4]_1\,
      I3 => p_0_out,
      I4 => \active_ch_dly_reg[4][0]\,
      I5 => \wr_rst_reg_reg[15]\(1),
      O => Q_reg_0
    );
ch_dpth_rd_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63\
     port map (
      Q(1) => a(15),
      Q(0) => a(6),
      S(15 downto 0) => ch_depth_minus_rd_m_wr(15 downto 0),
      aclk => aclk,
      i_primitive(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => wr_minus_rd_dly(0),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(0)
    );
\diff_pntr[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => wr_minus_rd_dly(10),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(10)
    );
\diff_pntr[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => wr_minus_rd_dly(11),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(11)
    );
\diff_pntr[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => wr_minus_rd_dly(12),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(12)
    );
\diff_pntr[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(13),
      I1 => wr_minus_rd_dly(13),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(13)
    );
\diff_pntr[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(14),
      I1 => wr_minus_rd_dly(14),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(14)
    );
\diff_pntr[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(15),
      I1 => wr_minus_rd_dly(15),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(15)
    );
\diff_pntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => wr_minus_rd_dly(1),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(1)
    );
\diff_pntr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => wr_minus_rd_dly(2),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(2)
    );
\diff_pntr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => wr_minus_rd_dly(3),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(3)
    );
\diff_pntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => wr_minus_rd_dly(4),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(4)
    );
\diff_pntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => wr_minus_rd_dly(5),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(5)
    );
\diff_pntr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => wr_minus_rd_dly(6),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(6)
    );
\diff_pntr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => wr_minus_rd_dly(7),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(7)
    );
\diff_pntr[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => wr_minus_rd_dly(8),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(8)
    );
\diff_pntr[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => wr_minus_rd_dly(9),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(9)
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(0),
      Q => diff_pntr(0),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(10),
      Q => diff_pntr(10),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(11),
      Q => diff_pntr(11),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(12),
      Q => diff_pntr(12),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(13),
      Q => diff_pntr(13),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(14),
      Q => diff_pntr(14),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(15),
      Q => diff_pntr(15),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(1),
      Q => diff_pntr(1),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(2),
      Q => diff_pntr(2),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(3),
      Q => diff_pntr(3),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(4),
      Q => diff_pntr(4),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(5),
      Q => diff_pntr(5),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(6),
      Q => diff_pntr(6),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(7),
      Q => diff_pntr(7),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(8),
      Q => diff_pntr(8),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(9),
      Q => diff_pntr(9),
      R => \wr_rst_reg_reg[15]\(1)
    );
geqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => geqOp_carry_n_0,
      CO(2) => geqOp_carry_n_1,
      CO(1) => geqOp_carry_n_2,
      CO(0) => geqOp_carry_n_3,
      CYINIT => '1',
      DI(3) => \geqOp_carry_i_1__0_n_0\,
      DI(2) => \geqOp_carry_i_2__0_n_0\,
      DI(1) => \geqOp_carry_i_3__0_n_0\,
      DI(0) => \geqOp_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_geqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \geqOp_carry_i_5__0_n_0\,
      S(2) => \geqOp_carry_i_6__0_n_0\,
      S(1) => \geqOp_carry_i_7__0_n_0\,
      S(0) => \geqOp_carry_i_8__0_n_0\
    );
\geqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => geqOp_carry_n_0,
      CO(3) => geqOp,
      CO(2) => \geqOp_carry__0_n_1\,
      CO(1) => \geqOp_carry__0_n_2\,
      CO(0) => \geqOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \geqOp_carry__0_i_1__0_n_0\,
      DI(2) => \geqOp_carry__0_i_2__0_n_0\,
      DI(1) => \geqOp_carry__0_i_3__0_n_0\,
      DI(0) => \geqOp_carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_geqOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \geqOp_carry__0_i_5__0_n_0\,
      S(2) => \geqOp_carry__0_i_6__0_n_0\,
      S(1) => \geqOp_carry__0_i_7__0_n_0\,
      S(0) => \geqOp_carry__0_i_8__0_n_0\
    );
\geqOp_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(14),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => \pf_thresh_dly_reg[2]_16\(15),
      I3 => diff_pntr(15),
      O => \geqOp_carry__0_i_1__0_n_0\
    );
\geqOp_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(12),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(13),
      O => \geqOp_carry__0_i_2__0_n_0\
    );
\geqOp_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(11),
      O => \geqOp_carry__0_i_3__0_n_0\
    );
\geqOp_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(9),
      O => \geqOp_carry__0_i_4__0_n_0\
    );
\geqOp_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(14),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(15),
      I3 => \pf_thresh_dly_reg[2]_16\(15),
      O => \geqOp_carry__0_i_5__0_n_0\
    );
\geqOp_carry__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(12),
      I1 => diff_pntr(13),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry__0_i_6__0_n_0\
    );
\geqOp_carry__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => diff_pntr(11),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry__0_i_7__0_n_0\
    );
\geqOp_carry__0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => diff_pntr(9),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry__0_i_8__0_n_0\
    );
\geqOp_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => \pf_thresh_dly_reg[2]_16\(15),
      I2 => \pf_thresh_dly_reg[2][14]\,
      I3 => diff_pntr(7),
      O => \geqOp_carry_i_1__0_n_0\
    );
\geqOp_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(5),
      O => \geqOp_carry_i_2__0_n_0\
    );
\geqOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \geqOp_carry_i_3__0_n_0\
    );
\geqOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => \geqOp_carry_i_4__0_n_0\
    );
\geqOp_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => \pf_thresh_dly_reg[2]_16\(15),
      I2 => diff_pntr(7),
      I3 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry_i_5__0_n_0\
    );
\geqOp_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry_i_6__0_n_0\
    );
\geqOp_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \geqOp_carry_i_7__0_n_0\
    );
\geqOp_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => \geqOp_carry_i_8__0_n_0\
    );
\gin_reg.channel_depth_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(15),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.channel_depth_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(6),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => rd_pntr_pf_dly(0),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(10),
      Q => rd_pntr_pf_dly(10),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(11),
      Q => rd_pntr_pf_dly(11),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(12),
      Q => rd_pntr_pf_dly(12),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(13),
      Q => rd_pntr_pf_dly(13),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(14),
      Q => rd_pntr_pf_dly(14),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(15),
      Q => rd_pntr_pf_dly(15),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(1),
      Q => rd_pntr_pf_dly(1),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(2),
      Q => rd_pntr_pf_dly(2),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(3),
      Q => rd_pntr_pf_dly(3),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(4),
      Q => rd_pntr_pf_dly(4),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(5),
      Q => rd_pntr_pf_dly(5),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(6),
      Q => rd_pntr_pf_dly(6),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(7),
      Q => rd_pntr_pf_dly(7),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(8),
      Q => rd_pntr_pf_dly(8),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(9),
      Q => rd_pntr_pf_dly(9),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(0),
      Q => wr_pntr_pf_dly(0),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(10),
      Q => wr_pntr_pf_dly(10),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(11),
      Q => wr_pntr_pf_dly(11),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(12),
      Q => wr_pntr_pf_dly(12),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(13),
      Q => wr_pntr_pf_dly(13),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(14),
      Q => wr_pntr_pf_dly(14),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(15),
      Q => wr_pntr_pf_dly(15),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(1),
      Q => wr_pntr_pf_dly(1),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(2),
      Q => wr_pntr_pf_dly(2),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(3),
      Q => wr_pntr_pf_dly(3),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(4),
      Q => wr_pntr_pf_dly(4),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(5),
      Q => wr_pntr_pf_dly(5),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(6),
      Q => wr_pntr_pf_dly(6),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(7),
      Q => wr_pntr_pf_dly(7),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(8),
      Q => wr_pntr_pf_dly(8),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(9),
      Q => wr_pntr_pf_dly(9),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => wr_pntr_roll_over_dly,
      R => \wr_rst_reg_reg[15]\(1)
    );
\gset.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => geqOp,
      Q => p_0_out_0,
      R => \wr_rst_reg_reg[15]\(1)
    );
\pf_thresh_dly_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg[0]_14\(15),
      R => \wr_rst_reg_reg[15]\(0)
    );
\pf_thresh_dly_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0]_14\(15),
      Q => \pf_thresh_dly_reg[1]_15\(15),
      R => \wr_rst_reg_reg[15]\(0)
    );
\pf_thresh_dly_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[1]_15\(15),
      Q => \pf_thresh_dly_reg[2]_16\(15),
      R => \wr_rst_reg_reg[15]\(0)
    );
rd_minus_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64\
     port map (
      Q(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      S(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      aclk => aclk,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      Q => rd_pntr_roll_over_d1,
      R => \wr_rst_reg_reg[15]\(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1,
      Q => rd_pntr_roll_over_d2,
      R => \wr_rst_reg_reg[15]\(1)
    );
wr_minus_rd: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65\
     port map (
      D(15 downto 0) => s(15 downto 0),
      Q(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(0),
      Q => wr_minus_rd_dly(0),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => wr_minus_rd_dly(10),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => wr_minus_rd_dly(11),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => wr_minus_rd_dly(12),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(13),
      Q => wr_minus_rd_dly(13),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(14),
      Q => wr_minus_rd_dly(14),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(15),
      Q => wr_minus_rd_dly(15),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(1),
      Q => wr_minus_rd_dly(1),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(2),
      Q => wr_minus_rd_dly(2),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(3),
      Q => wr_minus_rd_dly(3),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => wr_minus_rd_dly(4),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => wr_minus_rd_dly(5),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => wr_minus_rd_dly(6),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => wr_minus_rd_dly(7),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => wr_minus_rd_dly(8),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => wr_minus_rd_dly(9),
      R => \wr_rst_reg_reg[15]\(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_dly,
      Q => wr_pntr_roll_over_d1,
      R => \wr_rst_reg_reg[15]\(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1,
      Q => wr_pntr_roll_over_d2,
      R => \wr_rst_reg_reg[15]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2\ is
  port (
    p_0_out : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2\ : entity is "axi_vfifo_ctrl_v2_0_17_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2\ is
  signal a : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[13]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[14]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[15]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[9]\ : STD_LOGIC;
  signal \gin_reg.wr_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal \ltOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_n_3\ : STD_LOGIC;
  signal ltOp_carry_i_1_n_0 : STD_LOGIC;
  signal ltOp_carry_i_2_n_0 : STD_LOGIC;
  signal ltOp_carry_i_3_n_0 : STD_LOGIC;
  signal ltOp_carry_i_4_n_0 : STD_LOGIC;
  signal ltOp_carry_i_5_n_0 : STD_LOGIC;
  signal ltOp_carry_i_6_n_0 : STD_LOGIC;
  signal ltOp_carry_i_7_n_0 : STD_LOGIC;
  signal ltOp_carry_i_8_n_0 : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[2][15]\ : STD_LOGIC;
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_dly : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \wr_minus_rd_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[13]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[14]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[15]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal wr_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ch_dpth_rd_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36\
     port map (
      Q(1) => a(15),
      Q(0) => a(6),
      S(11 downto 0) => ch_depth_minus_rd_m_wr(15 downto 4),
      aclk => aclk,
      i_primitive(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => \wr_minus_rd_dly_reg_n_0_[10]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => \wr_minus_rd_dly_reg_n_0_[11]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => \wr_minus_rd_dly_reg_n_0_[12]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[12]_i_1_n_0\
    );
\diff_pntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(13),
      I1 => \wr_minus_rd_dly_reg_n_0_[13]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[13]_i_1_n_0\
    );
\diff_pntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(14),
      I1 => \wr_minus_rd_dly_reg_n_0_[14]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[14]_i_1_n_0\
    );
\diff_pntr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(15),
      I1 => \wr_minus_rd_dly_reg_n_0_[15]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[15]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => \wr_minus_rd_dly_reg_n_0_[4]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => \wr_minus_rd_dly_reg_n_0_[5]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => \wr_minus_rd_dly_reg_n_0_[6]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => \wr_minus_rd_dly_reg_n_0_[7]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => \wr_minus_rd_dly_reg_n_0_[8]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => \wr_minus_rd_dly_reg_n_0_[9]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[10]\,
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[11]\,
      R => Q(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[12]\,
      R => Q(1)
    );
\diff_pntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[13]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[13]\,
      R => Q(1)
    );
\diff_pntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[14]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[14]\,
      R => Q(1)
    );
\diff_pntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[15]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[15]\,
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[4]\,
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[5]\,
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[6]\,
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[7]\,
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[8]\,
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[9]\,
      R => Q(1)
    );
\gclr.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ltOp,
      Q => p_0_out,
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(15),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(13),
      Q => rd_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(14),
      Q => rd_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(15),
      Q => rd_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => rd_pntr_roll_over_dly,
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(13),
      Q => wr_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(14),
      Q => wr_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(15),
      Q => wr_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3) => ltOp_carry_i_1_n_0,
      DI(2) => ltOp_carry_i_2_n_0,
      DI(1) => ltOp_carry_i_3_n_0,
      DI(0) => ltOp_carry_i_4_n_0,
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ltOp_carry_i_5_n_0,
      S(2) => ltOp_carry_i_6_n_0,
      S(1) => ltOp_carry_i_7_n_0,
      S(0) => ltOp_carry_i_8_n_0
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3 downto 2) => \NLW_ltOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ltOp,
      CO(0) => \ltOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ltOp_carry__0_i_1_n_0\,
      DI(0) => \ltOp_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ltOp_carry__0_i_3_n_0\,
      S(0) => \ltOp_carry__0_i_4_n_0\
    );
\ltOp_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2][14]\,
      I1 => \diff_pntr_reg_n_0_[14]\,
      I2 => \diff_pntr_reg_n_0_[15]\,
      I3 => \pf_thresh_dly_reg_n_0_[2][15]\,
      O => \ltOp_carry__0_i_1_n_0\
    );
\ltOp_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[12]\,
      I1 => \diff_pntr_reg_n_0_[13]\,
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \ltOp_carry__0_i_2_n_0\
    );
\ltOp_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2][14]\,
      I1 => \diff_pntr_reg_n_0_[14]\,
      I2 => \pf_thresh_dly_reg_n_0_[2][15]\,
      I3 => \diff_pntr_reg_n_0_[15]\,
      O => \ltOp_carry__0_i_3_n_0\
    );
\ltOp_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[12]\,
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => \diff_pntr_reg_n_0_[13]\,
      O => \ltOp_carry__0_i_4_n_0\
    );
ltOp_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \diff_pntr_reg_n_0_[11]\,
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => ltOp_carry_i_1_n_0
    );
ltOp_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[8]\,
      I1 => \diff_pntr_reg_n_0_[9]\,
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => ltOp_carry_i_2_n_0
    );
ltOp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][15]\,
      I1 => \diff_pntr_reg_n_0_[6]\,
      I2 => \diff_pntr_reg_n_0_[7]\,
      I3 => \pf_thresh_dly_reg[2][14]\,
      O => ltOp_carry_i_3_n_0
    );
ltOp_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \diff_pntr_reg_n_0_[5]\,
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => ltOp_carry_i_4_n_0
    );
ltOp_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => \diff_pntr_reg_n_0_[11]\,
      O => ltOp_carry_i_5_n_0
    );
ltOp_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[8]\,
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => \diff_pntr_reg_n_0_[9]\,
      O => ltOp_carry_i_6_n_0
    );
ltOp_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][15]\,
      I1 => \diff_pntr_reg_n_0_[6]\,
      I2 => \pf_thresh_dly_reg[2][14]\,
      I3 => \diff_pntr_reg_n_0_[7]\,
      O => ltOp_carry_i_7_n_0
    );
ltOp_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => \diff_pntr_reg_n_0_[5]\,
      O => ltOp_carry_i_8_n_0
    );
\pf_thresh_dly_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg_n_0_[0][15]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[0][15]\,
      Q => \pf_thresh_dly_reg_n_0_[1][15]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[1][15]\,
      Q => \pf_thresh_dly_reg_n_0_[2][15]\,
      R => Q(0)
    );
rd_minus_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37\
     port map (
      Q(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      S(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      aclk => aclk,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_dly,
      Q => rd_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1_reg_n_0,
      Q => rd_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
wr_minus_rd: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38\
     port map (
      D(11 downto 0) => s(15 downto 4),
      Q(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => \wr_minus_rd_dly_reg_n_0_[10]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => \wr_minus_rd_dly_reg_n_0_[11]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => \wr_minus_rd_dly_reg_n_0_[12]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(13),
      Q => \wr_minus_rd_dly_reg_n_0_[13]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(14),
      Q => \wr_minus_rd_dly_reg_n_0_[14]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(15),
      Q => \wr_minus_rd_dly_reg_n_0_[15]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => \wr_minus_rd_dly_reg_n_0_[4]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => \wr_minus_rd_dly_reg_n_0_[5]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => \wr_minus_rd_dly_reg_n_0_[6]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => \wr_minus_rd_dly_reg_n_0_[7]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => \wr_minus_rd_dly_reg_n_0_[8]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => \wr_minus_rd_dly_reg_n_0_[9]\,
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      Q => wr_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1_reg_n_0,
      Q => wr_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82\ is
  port (
    \gclr.prog_full_i_reg_0\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \greg_out.QSPO_reg_r\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82\ : entity is "axi_vfifo_ctrl_v2_0_17_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82\ is
  signal a : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \diff_pntr[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[15]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[9]\ : STD_LOGIC;
  signal \^gclr.prog_full_i_reg_0\ : STD_LOGIC;
  signal \gin_reg.wr_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal \ltOp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_n_3\ : STD_LOGIC;
  signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal pf_thresh_dly_reg_gate_n_0 : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[2][15]\ : STD_LOGIC;
  signal pf_thresh_dly_reg_r_0_n_0 : STD_LOGIC;
  signal pf_thresh_dly_reg_r_n_0 : STD_LOGIC;
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_dly : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \wr_minus_rd_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[13]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[14]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[15]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal wr_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
begin
  \gclr.prog_full_i_reg_0\ <= \^gclr.prog_full_i_reg_0\;
ch_dpth_rd_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91\
     port map (
      Q(1) => a(15),
      Q(0) => a(6),
      S(11 downto 0) => ch_depth_minus_rd_m_wr(15 downto 4),
      aclk => aclk,
      i_primitive(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\diff_pntr[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => \wr_minus_rd_dly_reg_n_0_[10]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[10]_i_1__0_n_0\
    );
\diff_pntr[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => \wr_minus_rd_dly_reg_n_0_[11]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[11]_i_1__0_n_0\
    );
\diff_pntr[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => \wr_minus_rd_dly_reg_n_0_[12]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[12]_i_1__0_n_0\
    );
\diff_pntr[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(13),
      I1 => \wr_minus_rd_dly_reg_n_0_[13]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[13]_i_1__0_n_0\
    );
\diff_pntr[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(14),
      I1 => \wr_minus_rd_dly_reg_n_0_[14]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[14]_i_1__0_n_0\
    );
\diff_pntr[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(15),
      I1 => \wr_minus_rd_dly_reg_n_0_[15]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[15]_i_1__0_n_0\
    );
\diff_pntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => \wr_minus_rd_dly_reg_n_0_[4]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[4]_i_1__0_n_0\
    );
\diff_pntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => \wr_minus_rd_dly_reg_n_0_[5]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[5]_i_1__0_n_0\
    );
\diff_pntr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => \wr_minus_rd_dly_reg_n_0_[6]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[6]_i_1__0_n_0\
    );
\diff_pntr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => \wr_minus_rd_dly_reg_n_0_[7]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[7]_i_1__0_n_0\
    );
\diff_pntr[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => \wr_minus_rd_dly_reg_n_0_[8]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[8]_i_1__0_n_0\
    );
\diff_pntr[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => \wr_minus_rd_dly_reg_n_0_[9]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[9]_i_1__0_n_0\
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[10]\,
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[11]\,
      R => Q(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[12]\,
      R => Q(1)
    );
\diff_pntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[13]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[13]\,
      R => Q(1)
    );
\diff_pntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[14]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[14]\,
      R => Q(1)
    );
\diff_pntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[15]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[15]\,
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[4]\,
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[5]\,
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[6]\,
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[7]\,
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[8]\,
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[9]\,
      R => Q(1)
    );
\gclr.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ltOp,
      Q => p_0_out,
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(15),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(13),
      Q => rd_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(14),
      Q => rd_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(15),
      Q => rd_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => rd_pntr_roll_over_dly,
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(13),
      Q => wr_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(14),
      Q => wr_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(15),
      Q => wr_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3) => \ltOp_carry_i_1__0_n_0\,
      DI(2) => \ltOp_carry_i_2__0_n_0\,
      DI(1) => \ltOp_carry_i_3__0_n_0\,
      DI(0) => \ltOp_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ltOp_carry_i_5__0_n_0\,
      S(2) => \ltOp_carry_i_6__0_n_0\,
      S(1) => \ltOp_carry_i_7__0_n_0\,
      S(0) => \ltOp_carry_i_8__0_n_0\
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3 downto 2) => \NLW_ltOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ltOp,
      CO(0) => \ltOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ltOp_carry__0_i_1__0_n_0\,
      DI(0) => \ltOp_carry__0_i_2__0_n_0\,
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ltOp_carry__0_i_3__0_n_0\,
      S(0) => \ltOp_carry__0_i_4__0_n_0\
    );
\ltOp_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gclr.prog_full_i_reg_0\,
      I1 => \diff_pntr_reg_n_0_[14]\,
      I2 => \diff_pntr_reg_n_0_[15]\,
      I3 => \pf_thresh_dly_reg_n_0_[2][15]\,
      O => \ltOp_carry__0_i_1__0_n_0\
    );
\ltOp_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[12]\,
      I1 => \diff_pntr_reg_n_0_[13]\,
      I2 => \^gclr.prog_full_i_reg_0\,
      O => \ltOp_carry__0_i_2__0_n_0\
    );
\ltOp_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gclr.prog_full_i_reg_0\,
      I1 => \diff_pntr_reg_n_0_[14]\,
      I2 => \pf_thresh_dly_reg_n_0_[2][15]\,
      I3 => \diff_pntr_reg_n_0_[15]\,
      O => \ltOp_carry__0_i_3__0_n_0\
    );
\ltOp_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[12]\,
      I1 => \^gclr.prog_full_i_reg_0\,
      I2 => \diff_pntr_reg_n_0_[13]\,
      O => \ltOp_carry__0_i_4__0_n_0\
    );
\ltOp_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \diff_pntr_reg_n_0_[11]\,
      I2 => \^gclr.prog_full_i_reg_0\,
      O => \ltOp_carry_i_1__0_n_0\
    );
\ltOp_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[8]\,
      I1 => \diff_pntr_reg_n_0_[9]\,
      I2 => \^gclr.prog_full_i_reg_0\,
      O => \ltOp_carry_i_2__0_n_0\
    );
\ltOp_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][15]\,
      I1 => \diff_pntr_reg_n_0_[6]\,
      I2 => \diff_pntr_reg_n_0_[7]\,
      I3 => \^gclr.prog_full_i_reg_0\,
      O => \ltOp_carry_i_3__0_n_0\
    );
\ltOp_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \diff_pntr_reg_n_0_[5]\,
      I2 => \^gclr.prog_full_i_reg_0\,
      O => \ltOp_carry_i_4__0_n_0\
    );
\ltOp_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \^gclr.prog_full_i_reg_0\,
      I2 => \diff_pntr_reg_n_0_[11]\,
      O => \ltOp_carry_i_5__0_n_0\
    );
\ltOp_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[8]\,
      I1 => \^gclr.prog_full_i_reg_0\,
      I2 => \diff_pntr_reg_n_0_[9]\,
      O => \ltOp_carry_i_6__0_n_0\
    );
\ltOp_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][15]\,
      I1 => \diff_pntr_reg_n_0_[6]\,
      I2 => \^gclr.prog_full_i_reg_0\,
      I3 => \diff_pntr_reg_n_0_[7]\,
      O => \ltOp_carry_i_7__0_n_0\
    );
\ltOp_carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \^gclr.prog_full_i_reg_0\,
      I2 => \diff_pntr_reg_n_0_[5]\,
      O => \ltOp_carry_i_8__0_n_0\
    );
\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg_n_0_[0][15]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[0][15]\,
      Q => \pf_thresh_dly_reg_n_0_[1][15]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => pf_thresh_dly_reg_gate_n_0,
      Q => \^gclr.prog_full_i_reg_0\,
      R => Q(0)
    );
\pf_thresh_dly_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[1][15]\,
      Q => \pf_thresh_dly_reg_n_0_[2][15]\,
      R => Q(0)
    );
pf_thresh_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => pf_thresh_dly_reg_r_0_n_0,
      O => pf_thresh_dly_reg_gate_n_0
    );
pf_thresh_dly_reg_r: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \greg_out.QSPO_reg_r\,
      Q => pf_thresh_dly_reg_r_n_0,
      R => Q(0)
    );
pf_thresh_dly_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => pf_thresh_dly_reg_r_n_0,
      Q => pf_thresh_dly_reg_r_0_n_0,
      R => Q(0)
    );
rd_minus_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92\
     port map (
      Q(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      S(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      aclk => aclk,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_dly,
      Q => rd_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1_reg_n_0,
      Q => rd_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
wr_minus_rd: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93\
     port map (
      D(11 downto 0) => s(15 downto 4),
      Q(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => \wr_minus_rd_dly_reg_n_0_[10]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => \wr_minus_rd_dly_reg_n_0_[11]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => \wr_minus_rd_dly_reg_n_0_[12]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(13),
      Q => \wr_minus_rd_dly_reg_n_0_[13]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(14),
      Q => \wr_minus_rd_dly_reg_n_0_[14]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(15),
      Q => \wr_minus_rd_dly_reg_n_0_[15]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => \wr_minus_rd_dly_reg_n_0_[4]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => \wr_minus_rd_dly_reg_n_0_[5]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => \wr_minus_rd_dly_reg_n_0_[6]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => \wr_minus_rd_dly_reg_n_0_[7]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => \wr_minus_rd_dly_reg_n_0_[8]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => \wr_minus_rd_dly_reg_n_0_[9]\,
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      Q => wr_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1_reg_n_0,
      Q => wr_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_bram_top is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_bram_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_bram_top is
begin
\blk_mem_gen.bmg\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_20 => ENA_I_20,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_21 => ENB_I_21,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(29 downto 0) => Q(29 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b => ram_rstram_b,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0\ : entity is "bram_top";
end \design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0\ is
begin
\blk_mem_gen.bmg\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3\
     port map (
      D(12 downto 0) => D(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(27 downto 0) => Q(27 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_top is
  port (
    \out\ : out STD_LOGIC;
    TREADY_S2MM : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_fifo_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_top is
begin
fifo_gen: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\ : entity is "fifo_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\ is
begin
fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3\
     port map (
      D(5 downto 0) => D(5 downto 0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[6]\ => \goreg_dm.dout_i_reg[6]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \out\ => \out\,
      p_19_out => p_19_out,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i_1 : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    tid_fifo_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mctf_tvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\ : entity is "fifo_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\ is
begin
fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => Q_reg_2,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \goreg_dm.dout_i_reg[0]\ => tid_fifo_dout(0),
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => mem_init_done,
      mux4_out(1 downto 0) => mux4_out(1 downto 0),
      \out\ => \out\,
      prog_full_i_1 => prog_full_i_1,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \^m_axi_arvalid\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\ : entity is "fifo_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\ is
begin
fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1\
     port map (
      E(0) => E(0),
      I147(40 downto 0) => I147(40 downto 0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => \^m_axi_arvalid\,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_memory__parameterized0\ is
  port (
    ENB_dly_D : out STD_LOGIC;
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized0\ : entity is "memory";
end \design_1_axi_vfifo_ctrl_0_0_memory__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized0\ is
  signal doutb : STD_LOGIC_VECTOR ( 32 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1
     port map (
      D(32 downto 0) => doutb(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(0),
      Q => \m_axi_wdata[31]\(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(10),
      Q => \m_axi_wdata[31]\(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(11),
      Q => \m_axi_wdata[31]\(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(12),
      Q => \m_axi_wdata[31]\(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(13),
      Q => \m_axi_wdata[31]\(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(14),
      Q => \m_axi_wdata[31]\(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(15),
      Q => \m_axi_wdata[31]\(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(16),
      Q => \m_axi_wdata[31]\(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(17),
      Q => \m_axi_wdata[31]\(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(18),
      Q => \m_axi_wdata[31]\(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(19),
      Q => \m_axi_wdata[31]\(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(1),
      Q => \m_axi_wdata[31]\(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(20),
      Q => \m_axi_wdata[31]\(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(21),
      Q => \m_axi_wdata[31]\(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(22),
      Q => \m_axi_wdata[31]\(22),
      R => '0'
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(23),
      Q => \m_axi_wdata[31]\(23),
      R => '0'
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(24),
      Q => \m_axi_wdata[31]\(24),
      R => '0'
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(25),
      Q => \m_axi_wdata[31]\(25),
      R => '0'
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(26),
      Q => \m_axi_wdata[31]\(26),
      R => '0'
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(27),
      Q => \m_axi_wdata[31]\(27),
      R => '0'
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(28),
      Q => \m_axi_wdata[31]\(28),
      R => '0'
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(29),
      Q => \m_axi_wdata[31]\(29),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(2),
      Q => \m_axi_wdata[31]\(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(30),
      Q => \m_axi_wdata[31]\(30),
      R => '0'
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(31),
      Q => \m_axi_wdata[31]\(31),
      R => '0'
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(32),
      Q => \m_axi_wdata[31]\(32),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(3),
      Q => \m_axi_wdata[31]\(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(4),
      Q => \m_axi_wdata[31]\(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(5),
      Q => \m_axi_wdata[31]\(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(6),
      Q => \m_axi_wdata[31]\(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(7),
      Q => \m_axi_wdata[31]\(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(8),
      Q => \m_axi_wdata[31]\(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(9),
      Q => \m_axi_wdata[31]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_memory__parameterized2\ is
  port (
    ENB_dly_D : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    curr_state : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized2\ : entity is "memory";
end \design_1_axi_vfifo_ctrl_0_0_memory__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal curr_state_i_4_n_0 : STD_LOGIC;
  signal doutb : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \gfwd_mode.storage_data1[39]_i_3_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[39]_i_7_n_0\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[39]\ : STD_LOGIC;
  signal tdest_fifo_dout : STD_LOGIC_VECTOR ( 14 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of curr_state_i_4 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[33]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[35]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[39]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[39]_i_6\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[40]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[14]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[3]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[4]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[5]_i_2\ : label is "soft_lutpair61";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
  \gfwd_mode.storage_data1_reg[39]\ <= \^gfwd_mode.storage_data1_reg[39]\;
\curr_state_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(5),
      I5 => curr_state_i_4_n_0,
      O => curr_state_reg
    );
curr_state_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => curr_state_i_4_n_0
    );
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5\
     port map (
      D(13) => doutb(14),
      D(12 downto 0) => doutb(12 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
\gfwd_mode.storage_data1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(4),
      I1 => tdest_fifo_dout(4),
      I2 => \tlen_cntr_reg_reg[0]\,
      O => D(0)
    );
\gfwd_mode.storage_data1[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(4),
      I1 => tdest_fifo_dout(4),
      I2 => \tlen_cntr_reg_reg[0]\,
      O => D(1)
    );
\gfwd_mode.storage_data1[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \gfwd_mode.m_valid_i_reg\,
      I1 => \^q\(3),
      I2 => \gfwd_mode.storage_data1[39]_i_3_n_0\,
      O => D(2)
    );
\gfwd_mode.storage_data1[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => \tlen_cntr_reg_reg[0]_0\,
      I1 => \tlen_cntr_reg_reg[6]_0\,
      I2 => \^gfwd_mode.storage_data1_reg[39]\,
      I3 => \^q\(11),
      I4 => \^q\(10),
      I5 => \gfwd_mode.storage_data1[39]_i_7_n_0\,
      O => \gfwd_mode.storage_data1[39]_i_3_n_0\
    );
\gfwd_mode.storage_data1[39]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(5),
      I1 => curr_state,
      I2 => \^q\(7),
      I3 => \^q\(6),
      O => \^gfwd_mode.storage_data1_reg[39]\
    );
\gfwd_mode.storage_data1[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \gfwd_mode.storage_data1[39]_i_7_n_0\
    );
\gfwd_mode.storage_data1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \gfwd_mode.m_valid_i_reg\,
      I1 => tdest_fifo_dout(14),
      I2 => \gfwd_mode.storage_data1[39]_i_3_n_0\,
      O => D(3)
    );
\goreg_bm.dout_i[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      I2 => \^q\(9),
      I3 => \^q\(8),
      O => \gpregsm1.curr_fwft_state_reg[1]\
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(0),
      Q => \^q\(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(10),
      Q => \^q\(9),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(11),
      Q => \^q\(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(12),
      Q => \^q\(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(14),
      Q => tdest_fifo_dout(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(1),
      Q => \^q\(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(2),
      Q => \^q\(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(3),
      Q => \^q\(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(4),
      Q => tdest_fifo_dout(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(5),
      Q => \^q\(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(6),
      Q => \^q\(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(7),
      Q => \^q\(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(8),
      Q => \^q\(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(9),
      Q => \^q\(8),
      R => '0'
    );
\tlen_cntr_reg[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(7),
      O => \tlen_cntr_reg_reg[3]\
    );
\tlen_cntr_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \^q\(8),
      O => \tlen_cntr_reg_reg[4]\
    );
\tlen_cntr_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(9),
      O => \tlen_cntr_reg_reg[5]\
    );
\tlen_cntr_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \tlen_cntr_reg_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\ is
  signal dout_i : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_9\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \grss.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \gwss.gpf.wrpf/p_3_out\ : STD_LOGIC;
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => p_0_out(8 downto 0),
      E(0) => p_8_out,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      Q(1) => rstblk_n_1,
      Q(0) => rstblk_n_2,
      S(0) => \gntv_or_sync_fifo.gl0.rd_n_29\,
      aclk => aclk,
      \gc0.count_d1_reg[7]\(5 downto 0) => rd_pntr_plus1(7 downto 2),
      \gcc0.gc0.count_d1_reg[6]\(2 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 1),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_12_out(8 downto 0),
      \gcc0.gc0.count_reg[8]\(6 downto 0) => p_13_out(8 downto 2),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      p_3_out => \gwss.gpf.wrpf/p_3_out\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_9\,
      ram_full_fb_i_reg_0 => \^out\,
      v1_reg(3 downto 0) => \gwss.wsts/c1/v1_reg\(4 downto 1),
      v1_reg_0(4 downto 0) => \grss.rsts/c1/v1_reg\(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => p_12_out(8 downto 0),
      E(0) => p_8_out,
      Q(6 downto 0) => p_13_out(8 downto 2),
      S(0) => \gntv_or_sync_fifo.gl0.rd_n_29\,
      SR(0) => rstblk_n_4,
      aclk => aclk,
      \gc0.count_d1_reg[7]\(7 downto 0) => p_0_out(7 downto 0),
      \gc0.count_d1_reg[8]\(3 downto 0) => \gwss.wsts/c1/v1_reg\(4 downto 1),
      \gc0.count_reg[7]\(5 downto 0) => rd_pntr_plus1(7 downto 2),
      \gfwd_mode.m_valid_i_reg\(0) => E(0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \^out\,
      p_3_out => \gwss.gpf.wrpf/p_3_out\,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_9\,
      ram_empty_i_reg_0(2 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 1),
      v1_reg(4 downto 0) => \grss.rsts/c1/v1_reg\(4 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_axi_vfifo_ctrl_0_0_memory__parameterized0\
     port map (
      E(0) => E(0),
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_12_out(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      \m_axi_wdata[31]\(32 downto 0) => \m_axi_wdata[31]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0) => dout_i,
      \out\ => \^out\
    );
rstblk: entity work.\design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\
     port map (
      Q(0) => Q(0),
      SR(0) => rstblk_n_4,
      aclk => aclk,
      \goreg_bm.dout_i_reg[32]\(0) => dout_i,
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      m_axi_wready => m_axi_wready,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1) => rstblk_n_1,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0) => rstblk_n_2,
      \out\ => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\ : entity is "fifo_generator_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\ is
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => p_0_out(8 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gcc0.gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gcc0.gc0.count_d1_reg[8]\(0) => p_12_out(8),
      \gcc0.gc0.count_reg[8]\(0) => p_13_out(8),
      \gfwd_mode.storage_data1_reg[31]\ => \gfwd_mode.storage_data1_reg[31]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_1,
      \out\ => p_2_out,
      p_8_out => p_8_out,
      ram_full_fb_i_reg => \^out\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_3\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_21\,
      v1_reg(3 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => p_12_out(8 downto 0),
      Q(0) => p_13_out(8),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.rd_n_3\,
      \gc0.count_d1_reg[8]_0\ => \gntv_or_sync_fifo.gl0.rd_n_21\,
      \gc0.count_d1_reg[8]_1\(8 downto 0) => p_0_out(8 downto 0),
      \gc0.count_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_1,
      \out\ => \^out\,
      p_8_out => p_8_out,
      prog_full_i => prog_full_i,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_16\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_17\,
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_18\,
      ram_empty_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_19\,
      v1_reg(3 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_axi_vfifo_ctrl_0_0_memory__parameterized2\
     port map (
      D(3 downto 0) => D(3 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      Q(11 downto 0) => DOUT(11 downto 0),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_12_out(8 downto 0),
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[39]\ => \gfwd_mode.storage_data1_reg[39]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \^out\,
      \tlen_cntr_reg_reg[0]\ => \tlen_cntr_reg_reg[0]\,
      \tlen_cntr_reg_reg[0]_0\ => \tlen_cntr_reg_reg[0]_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\ => \tlen_cntr_reg_reg[4]\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\,
      \tlen_cntr_reg_reg[6]\ => \tlen_cntr_reg_reg[6]\,
      \tlen_cntr_reg_reg[6]_0\ => \tlen_cntr_reg_reg[6]_0\
    );
rstblk: entity work.\design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\
     port map (
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      aclk => aclk,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rstblk_n_1,
      \out\ => rst_full_gen_i,
      p_8_out => p_8_out,
      ram_empty_fb_i_reg => p_2_out,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic is
  port (
    ram_init_done_i_reg : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[31]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[1]_6\ : out STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    addr_rollover_r_reg : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_0 : out STD_LOGIC;
    \aw_len_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \packet_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_1 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg_0 : out STD_LOGIC_VECTOR ( 66 downto 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    mcdf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4][0]_0\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_1 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_2 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    PAYLOAD_S2MM : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic is
  signal CHANNEL_DEPTH : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal D_0 : STD_LOGIC_VECTOR ( 27 downto 15 );
  signal \active_ch_dly_reg[0]_5\ : STD_LOGIC;
  signal \^active_ch_dly_reg[1]_6\ : STD_LOGIC;
  signal \active_ch_dly_reg[2]_7\ : STD_LOGIC;
  signal \active_ch_dly_reg[3]_8\ : STD_LOGIC;
  signal \active_ch_dly_reg[4]_9\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \^gstage1.q_dly_reg[31]\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_carry__3_n_5\ : STD_LOGIC;
  signal \plusOp_carry__3_n_6\ : STD_LOGIC;
  signal \plusOp_carry__3_n_7\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_n_4\ : STD_LOGIC;
  signal \plusOp_carry__4_n_5\ : STD_LOGIC;
  signal \plusOp_carry__4_n_6\ : STD_LOGIC;
  signal \plusOp_carry__4_n_7\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_n_4\ : STD_LOGIC;
  signal \plusOp_carry__5_n_5\ : STD_LOGIC;
  signal \plusOp_carry__5_n_6\ : STD_LOGIC;
  signal \plusOp_carry__5_n_7\ : STD_LOGIC;
  signal \plusOp_carry__6_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_0\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_0\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_3\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__2_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__2_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal rd_data_wr_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_reg_slice_inst_n_1 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s_axis_payload_wr_in_i : STD_LOGIC_VECTOR ( 32 downto 1 );
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_4 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_42 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal sdpram_top_inst_n_47 : STD_LOGIC;
  signal sdpram_top_inst_n_48 : STD_LOGIC;
  signal sdpram_top_inst_n_49 : STD_LOGIC;
  signal sdpram_top_inst_n_5 : STD_LOGIC;
  signal sdpram_top_inst_n_54 : STD_LOGIC;
  signal sdpram_top_inst_n_55 : STD_LOGIC;
  signal sdpram_top_inst_n_56 : STD_LOGIC;
  signal sdpram_top_inst_n_57 : STD_LOGIC;
  signal sdpram_top_inst_n_59 : STD_LOGIC;
  signal sdpram_top_inst_n_6 : STD_LOGIC;
  signal sdpram_top_inst_n_60 : STD_LOGIC;
  signal sdpram_top_inst_n_61 : STD_LOGIC;
  signal sdpram_top_inst_n_62 : STD_LOGIC;
  signal sdpram_top_inst_n_65 : STD_LOGIC;
  signal sdpram_top_inst_n_66 : STD_LOGIC;
  signal sdpram_top_inst_n_67 : STD_LOGIC;
  signal sdpram_top_inst_n_68 : STD_LOGIC;
  signal \NLW_plusOp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \active_ch_dly_reg[1]_6\ <= \^active_ch_dly_reg[1]_6\;
  \gfwd_mode.storage_data1_reg[0]\(0) <= \^gfwd_mode.storage_data1_reg[0]\(0);
  \gstage1.q_dly_reg[31]\ <= \^gstage1.q_dly_reg[31]\;
\active_ch_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^gfwd_mode.storage_data1_reg[0]\(0),
      Q => \active_ch_dly_reg[0]_5\,
      R => Q(1)
    );
\active_ch_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[0]_5\,
      Q => \^active_ch_dly_reg[1]_6\,
      R => Q(1)
    );
\active_ch_dly_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^active_ch_dly_reg[1]_6\,
      Q => \active_ch_dly_reg[2]_7\,
      R => Q(1)
    );
\active_ch_dly_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2]_7\,
      Q => \active_ch_dly_reg[3]_8\,
      R => Q(1)
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[3]_8\,
      Q => \active_ch_dly_reg[4]_9\,
      R => Q(1)
    );
depth_rom_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized0\
     port map (
      D(1) => s2mm_reg_slice_inst_n_3,
      D(0) => \^gfwd_mode.storage_data1_reg[0]\(0),
      Q(1) => CHANNEL_DEPTH(9),
      Q(0) => CHANNEL_DEPTH(0),
      aclk => aclk,
      \wr_rst_reg_reg[1]\(0) => Q(0)
    );
\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0]\,
      R => Q(1)
    );
\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0]\,
      Q => Q_reg_1(0),
      R => Q(1)
    );
\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss
     port map (
      D(1) => CHANNEL_DEPTH(9),
      D(0) => CHANNEL_DEPTH(0),
      D_0(12 downto 0) => D_0(27 downto 15),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]_0\,
      \active_ch_dly_reg[4]_9\ => \active_ch_dly_reg[4]_9\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(12 downto 0) => \gfwd_mode.storage_data1_reg[0]_1\(12 downto 0),
      mcdf_full(1 downto 0) => mcdf_full(1 downto 0),
      p_0_out => p_0_out,
      pntr_roll_over => pntr_roll_over
    );
mcf2awgen_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\
     port map (
      CO(0) => pntr_rchd_end_addr,
      D(65) => sdpram_top_inst_n_6,
      D(64 downto 33) => rd_data_wr_i(31 downto 0),
      D(32 downto 1) => s_axis_payload_wr_in_i(32 downto 1),
      D(0) => \^gfwd_mode.storage_data1_reg[0]\(0),
      E(0) => s2mm_reg_slice_inst_n_1,
      PAYLOAD_S2MM(0) => PAYLOAD_S2MM(0),
      aclk => aclk,
      addr_rollover_r_reg => addr_rollover_r_reg,
      addr_rollover_r_reg_0(66 downto 0) => addr_rollover_r_reg_0(66 downto 0),
      areset_d1 => areset_d1,
      \aw_len_i_reg[7]\(0) => \aw_len_i_reg[7]\(0),
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.storage_data1_reg[1]_0\(0) => \gfwd_mode.storage_data1_reg[1]\(0),
      \packet_cnt_reg[0]\(0) => \packet_cnt_reg[0]\(0)
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => rd_data_wr_i(2),
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => rd_data_wr_i(6 downto 3)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => rd_data_wr_i(10 downto 7)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => rd_data_wr_i(14 downto 11)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__2_n_4\,
      O(2) => \plusOp_carry__2_n_5\,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3 downto 0) => rd_data_wr_i(18 downto 15)
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__3_n_4\,
      O(2) => \plusOp_carry__3_n_5\,
      O(1) => \plusOp_carry__3_n_6\,
      O(0) => \plusOp_carry__3_n_7\,
      S(3 downto 0) => rd_data_wr_i(22 downto 19)
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__4_n_4\,
      O(2) => \plusOp_carry__4_n_5\,
      O(1) => \plusOp_carry__4_n_6\,
      O(0) => \plusOp_carry__4_n_7\,
      S(3 downto 0) => rd_data_wr_i(26 downto 23)
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__5_n_4\,
      O(2) => \plusOp_carry__5_n_5\,
      O(1) => \plusOp_carry__5_n_6\,
      O(0) => \plusOp_carry__5_n_7\,
      S(3 downto 0) => rd_data_wr_i(30 downto 27)
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3 downto 0) => \NLW_plusOp_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \plusOp_carry__6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => rd_data_wr_i(31)
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sdpram_top_inst_n_65,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_46,
      S(2) => sdpram_top_inst_n_47,
      S(1) => sdpram_top_inst_n_48,
      S(0) => sdpram_top_inst_n_49
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => \pntr_rchd_end_addr0_carry__0_n_0\,
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_4,
      DI(2) => sdpram_top_inst_n_5,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_59,
      S(2) => sdpram_top_inst_n_60,
      S(1) => sdpram_top_inst_n_61,
      S(0) => sdpram_top_inst_n_62
    );
\pntr_rchd_end_addr0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pntr_rchd_end_addr0_carry__0_n_0\,
      CO(3) => \pntr_rchd_end_addr0_carry__1_n_0\,
      CO(2) => \pntr_rchd_end_addr0_carry__1_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__1_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_54,
      DI(2) => sdpram_top_inst_n_55,
      DI(1) => sdpram_top_inst_n_56,
      DI(0) => sdpram_top_inst_n_57,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_39,
      S(2) => sdpram_top_inst_n_40,
      S(1) => sdpram_top_inst_n_41,
      S(0) => sdpram_top_inst_n_42
    );
\pntr_rchd_end_addr0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pntr_rchd_end_addr0_carry__1_n_0\,
      CO(3) => \NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => pntr_rchd_end_addr,
      CO(1) => \pntr_rchd_end_addr0_carry__2_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sdpram_top_inst_n_66,
      DI(1) => sdpram_top_inst_n_67,
      DI(0) => sdpram_top_inst_n_68,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => sdpram_top_inst_n_43,
      S(1) => sdpram_top_inst_n_44,
      S(0) => sdpram_top_inst_n_45
    );
s2mm_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\
     port map (
      CO(0) => pntr_rchd_end_addr,
      D(1) => s2mm_reg_slice_inst_n_3,
      D(0) => \^gfwd_mode.storage_data1_reg[0]\(0),
      D_0(11 downto 9) => D_0(27 downto 25),
      D_0(8 downto 0) => D_0(23 downto 15),
      E(0) => s2mm_reg_slice_inst_n_1,
      O(3) => \plusOp_carry__2_n_4\,
      O(2) => \plusOp_carry__2_n_5\,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      Q(31 downto 0) => s_axis_payload_wr_in_i(32 downto 1),
      aclk => aclk,
      areset_d1 => areset_d1,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]_0\(3) => \plusOp_carry__3_n_4\,
      \gfwd_mode.storage_data1_reg[0]_0\(2) => \plusOp_carry__3_n_5\,
      \gfwd_mode.storage_data1_reg[0]_0\(1) => \plusOp_carry__3_n_6\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \plusOp_carry__3_n_7\,
      \gfwd_mode.storage_data1_reg[0]_1\(2) => \plusOp_carry__4_n_4\,
      \gfwd_mode.storage_data1_reg[0]_1\(1) => \plusOp_carry__4_n_5\,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \plusOp_carry__4_n_7\,
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \plusOp_carry__5_n_7\,
      \gfwd_mode.storage_data1_reg[32]_0\(32 downto 0) => D(32 downto 0),
      \gno_bkp_on_tready.s_axis_tready_i_reg\(0) => E(0),
      ram_init_done_i_reg_rep => \^gstage1.q_dly_reg[31]\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(11 downto 9) => rd_data_wr_i(27 downto 25),
      sdpo_int(8 downto 0) => rd_data_wr_i(23 downto 15),
      we_int => s2mm_reg_slice_inst_n_2
    );
sdpram_top_inst: entity work.design_1_axi_vfifo_ctrl_0_0_sdpram_top
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => pntr_rchd_end_addr,
      D(0) => \^gfwd_mode.storage_data1_reg[0]\(0),
      DI(1) => sdpram_top_inst_n_4,
      DI(0) => sdpram_top_inst_n_5,
      D_0(0) => D_0(24),
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      Q(0) => Q(0),
      S(3) => sdpram_top_inst_n_39,
      S(2) => sdpram_top_inst_n_40,
      S(1) => sdpram_top_inst_n_41,
      S(0) => sdpram_top_inst_n_42,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(3) => \plusOp_carry__0_n_4\,
      \gfwd_mode.storage_data1_reg[0]\(2) => \plusOp_carry__0_n_5\,
      \gfwd_mode.storage_data1_reg[0]\(1) => \plusOp_carry__0_n_6\,
      \gfwd_mode.storage_data1_reg[0]\(0) => \plusOp_carry__0_n_7\,
      \gfwd_mode.storage_data1_reg[0]_0\(3) => \plusOp_carry__1_n_4\,
      \gfwd_mode.storage_data1_reg[0]_0\(2) => \plusOp_carry__1_n_5\,
      \gfwd_mode.storage_data1_reg[0]_0\(1) => \plusOp_carry__1_n_6\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \plusOp_carry__1_n_7\,
      \gfwd_mode.storage_data1_reg[0]_1\(3) => \plusOp_carry__2_n_4\,
      \gfwd_mode.storage_data1_reg[0]_1\(2) => \plusOp_carry__2_n_5\,
      \gfwd_mode.storage_data1_reg[0]_1\(1) => \plusOp_carry__2_n_6\,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \plusOp_carry__2_n_7\,
      \gfwd_mode.storage_data1_reg[0]_2\(3) => \plusOp_carry__3_n_4\,
      \gfwd_mode.storage_data1_reg[0]_2\(2) => \plusOp_carry__3_n_5\,
      \gfwd_mode.storage_data1_reg[0]_2\(1) => \plusOp_carry__3_n_6\,
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \plusOp_carry__3_n_7\,
      \gfwd_mode.storage_data1_reg[0]_3\(3) => \plusOp_carry__4_n_4\,
      \gfwd_mode.storage_data1_reg[0]_3\(2) => \plusOp_carry__4_n_5\,
      \gfwd_mode.storage_data1_reg[0]_3\(1) => \plusOp_carry__4_n_6\,
      \gfwd_mode.storage_data1_reg[0]_3\(0) => \plusOp_carry__4_n_7\,
      \gfwd_mode.storage_data1_reg[0]_4\(3) => \plusOp_carry__5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_4\(2) => \plusOp_carry__5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_4\(1) => \plusOp_carry__5_n_6\,
      \gfwd_mode.storage_data1_reg[0]_4\(0) => \plusOp_carry__5_n_7\,
      \gfwd_mode.storage_data1_reg[0]_5\(0) => \gfwd_mode.storage_data1_reg[0]_2\(0),
      \gfwd_mode.storage_data1_reg[0]_6\(0) => \plusOp_carry__6_n_7\,
      \gfwd_mode.storage_data1_reg[45]\(0) => CO(0),
      \gfwd_mode.storage_data1_reg[65]\(32) => sdpram_top_inst_n_6,
      \gfwd_mode.storage_data1_reg[65]\(31 downto 0) => rd_data_wr_i(31 downto 0),
      \gfwd_mode.storage_data1_reg[66]\(2) => sdpram_top_inst_n_43,
      \gfwd_mode.storage_data1_reg[66]\(1) => sdpram_top_inst_n_44,
      \gfwd_mode.storage_data1_reg[66]\(0) => sdpram_top_inst_n_45,
      \gfwd_mode.storage_data1_reg[66]_0\(3) => sdpram_top_inst_n_46,
      \gfwd_mode.storage_data1_reg[66]_0\(2) => sdpram_top_inst_n_47,
      \gfwd_mode.storage_data1_reg[66]_0\(1) => sdpram_top_inst_n_48,
      \gfwd_mode.storage_data1_reg[66]_0\(0) => sdpram_top_inst_n_49,
      \gfwd_mode.storage_data1_reg[66]_1\(3) => sdpram_top_inst_n_54,
      \gfwd_mode.storage_data1_reg[66]_1\(2) => sdpram_top_inst_n_55,
      \gfwd_mode.storage_data1_reg[66]_1\(1) => sdpram_top_inst_n_56,
      \gfwd_mode.storage_data1_reg[66]_1\(0) => sdpram_top_inst_n_57,
      \gfwd_mode.storage_data1_reg[66]_2\(3) => sdpram_top_inst_n_59,
      \gfwd_mode.storage_data1_reg[66]_2\(2) => sdpram_top_inst_n_60,
      \gfwd_mode.storage_data1_reg[66]_2\(1) => sdpram_top_inst_n_61,
      \gfwd_mode.storage_data1_reg[66]_2\(0) => sdpram_top_inst_n_62,
      \gfwd_mode.storage_data1_reg[66]_3\(0) => sdpram_top_inst_n_65,
      \gfwd_mode.storage_data1_reg[66]_4\(2) => sdpram_top_inst_n_66,
      \gfwd_mode.storage_data1_reg[66]_4\(1) => sdpram_top_inst_n_67,
      \gfwd_mode.storage_data1_reg[66]_4\(0) => sdpram_top_inst_n_68,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_pf_dly_reg[13]\ => \gin_reg.wr_pntr_pf_dly_reg[13]\,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(0) => \gin_reg.wr_pntr_pf_dly_reg[13]_0\(0),
      \gin_reg.wr_pntr_pf_dly_reg[15]\(0) => S(0),
      \gstage1.q_dly_reg[31]\ => \^gstage1.q_dly_reg[31]\,
      \gstage1.q_dly_reg[31]_0\(31 downto 0) => \gstage1.q_dly_reg[31]_0\(31 downto 0),
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i_reg_0 => ram_init_done_i_reg,
      rom_rd_addr_int => rom_rd_addr_int,
      rom_rd_addr_int_0 => rom_rd_addr_int_0,
      rom_rd_addr_int_1 => rom_rd_addr_int_1,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdp_rd_addr_in_i_1 => sdp_rd_addr_in_i_1,
      sdp_rd_addr_in_i_2 => sdp_rd_addr_in_i_2,
      sdpo_int(0) => sdpo_int(0),
      storage_data1(0) => storage_data1(0),
      we_int => s2mm_reg_slice_inst_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    storage_data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : out STD_LOGIC;
    pntrs_eql_dly : out STD_LOGIC;
    \active_ch_dly_reg[2][0]_0\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    sdpo_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    ram_init_done_i_reg_rep : in STD_LOGIC;
    \init_addr_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\ : entity is "mcf_data_flow_logic";
end \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\ is
  signal \^active_ch_dly_reg[2][0]_0\ : STD_LOGIC;
  signal \active_ch_dly_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \active_ch_dly_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \active_ch_dly_reg_n_0_[3][0]\ : STD_LOGIC;
  signal depth_rom_inst_n_0 : STD_LOGIC;
  signal depth_rom_inst_n_1 : STD_LOGIC;
  signal \eqOp_carry__0_n_3\ : STD_LOGIC;
  signal eqOp_carry_n_0 : STD_LOGIC;
  signal eqOp_carry_n_1 : STD_LOGIC;
  signal eqOp_carry_n_2 : STD_LOGIC;
  signal eqOp_carry_n_3 : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_12\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_13\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_14\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_15\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_16\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_17\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_18\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_19\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_20\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_21\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_22\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_23\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_24\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_25\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_26\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_27\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_28\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_29\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_30\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_0\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_1\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_10\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_11\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_12\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_13\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_14\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_15\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_16\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_17\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_18\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_19\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_2\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_20\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_21\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_22\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_23\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_3\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_4\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_5\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_6\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_7\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_8\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_9\ : STD_LOGIC;
  signal lsb_eql : STD_LOGIC;
  signal msb_eql : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_carry__3_n_5\ : STD_LOGIC;
  signal \plusOp_carry__3_n_6\ : STD_LOGIC;
  signal \plusOp_carry__3_n_7\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_n_4\ : STD_LOGIC;
  signal \plusOp_carry__4_n_5\ : STD_LOGIC;
  signal \plusOp_carry__4_n_6\ : STD_LOGIC;
  signal \plusOp_carry__4_n_7\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_n_4\ : STD_LOGIC;
  signal \plusOp_carry__5_n_5\ : STD_LOGIC;
  signal \plusOp_carry__5_n_6\ : STD_LOGIC;
  signal \plusOp_carry__5_n_7\ : STD_LOGIC;
  signal \plusOp_carry__6_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_0\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_0\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_3\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__2_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__2_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_0 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_10 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_11 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_12 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_13 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_14 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_15 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_16 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_17 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_18 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_19 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_20 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_21 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_22 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_23 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_24 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_25 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_26 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_27 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_28 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_29 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_30 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_4 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_5 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_6 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_7 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_8 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_9 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_1 : STD_LOGIC;
  signal sdpram_top_inst_n_10 : STD_LOGIC;
  signal sdpram_top_inst_n_11 : STD_LOGIC;
  signal sdpram_top_inst_n_12 : STD_LOGIC;
  signal sdpram_top_inst_n_13 : STD_LOGIC;
  signal sdpram_top_inst_n_14 : STD_LOGIC;
  signal sdpram_top_inst_n_15 : STD_LOGIC;
  signal sdpram_top_inst_n_16 : STD_LOGIC;
  signal sdpram_top_inst_n_17 : STD_LOGIC;
  signal sdpram_top_inst_n_18 : STD_LOGIC;
  signal sdpram_top_inst_n_19 : STD_LOGIC;
  signal sdpram_top_inst_n_2 : STD_LOGIC;
  signal sdpram_top_inst_n_20 : STD_LOGIC;
  signal sdpram_top_inst_n_21 : STD_LOGIC;
  signal sdpram_top_inst_n_22 : STD_LOGIC;
  signal sdpram_top_inst_n_23 : STD_LOGIC;
  signal sdpram_top_inst_n_24 : STD_LOGIC;
  signal sdpram_top_inst_n_25 : STD_LOGIC;
  signal sdpram_top_inst_n_26 : STD_LOGIC;
  signal sdpram_top_inst_n_27 : STD_LOGIC;
  signal sdpram_top_inst_n_28 : STD_LOGIC;
  signal sdpram_top_inst_n_29 : STD_LOGIC;
  signal sdpram_top_inst_n_3 : STD_LOGIC;
  signal sdpram_top_inst_n_30 : STD_LOGIC;
  signal sdpram_top_inst_n_31 : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_36 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_4 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_42 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal sdpram_top_inst_n_47 : STD_LOGIC;
  signal sdpram_top_inst_n_49 : STD_LOGIC;
  signal sdpram_top_inst_n_5 : STD_LOGIC;
  signal sdpram_top_inst_n_50 : STD_LOGIC;
  signal sdpram_top_inst_n_51 : STD_LOGIC;
  signal sdpram_top_inst_n_52 : STD_LOGIC;
  signal sdpram_top_inst_n_53 : STD_LOGIC;
  signal sdpram_top_inst_n_54 : STD_LOGIC;
  signal sdpram_top_inst_n_55 : STD_LOGIC;
  signal sdpram_top_inst_n_56 : STD_LOGIC;
  signal sdpram_top_inst_n_57 : STD_LOGIC;
  signal sdpram_top_inst_n_58 : STD_LOGIC;
  signal sdpram_top_inst_n_59 : STD_LOGIC;
  signal sdpram_top_inst_n_6 : STD_LOGIC;
  signal sdpram_top_inst_n_60 : STD_LOGIC;
  signal sdpram_top_inst_n_61 : STD_LOGIC;
  signal sdpram_top_inst_n_7 : STD_LOGIC;
  signal sdpram_top_inst_n_8 : STD_LOGIC;
  signal sdpram_top_inst_n_9 : STD_LOGIC;
  signal \^storage_data1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_eqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_eqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \active_ch_dly_reg[2][0]_0\ <= \^active_ch_dly_reg[2][0]_0\;
  storage_data1(0) <= \^storage_data1\(0);
\active_ch_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^storage_data1\(0),
      Q => \active_ch_dly_reg_n_0_[0][0]\,
      R => Q(1)
    );
\active_ch_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg_n_0_[0][0]\,
      Q => \^active_ch_dly_reg[2][0]_0\,
      R => Q(1)
    );
\active_ch_dly_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^active_ch_dly_reg[2][0]_0\,
      Q => \active_ch_dly_reg_n_0_[2][0]\,
      R => Q(1)
    );
\active_ch_dly_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg_n_0_[2][0]\,
      Q => \active_ch_dly_reg_n_0_[3][0]\,
      R => Q(1)
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg_n_0_[3][0]\,
      Q => Q_reg,
      R => Q(1)
    );
depth_rom_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128\
     port map (
      D(1) => s2mm_reg_slice_inst_n_0,
      D(0) => \^storage_data1\(0),
      Q(1) => depth_rom_inst_n_0,
      Q(0) => depth_rom_inst_n_1,
      aclk => aclk,
      \wr_rst_reg_reg[1]\(0) => Q(0)
    );
eqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp_carry_n_0,
      CO(2) => eqOp_carry_n_1,
      CO(1) => eqOp_carry_n_2,
      CO(0) => eqOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_eqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_13\,
      S(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_14\,
      S(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_15\,
      S(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_13\
    );
\eqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => eqOp_carry_n_0,
      CO(3 downto 2) => \NLW_eqOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => lsb_eql,
      CO(0) => \eqOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_14\,
      S(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_16\
    );
\eqOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \eqOp_inferred__0/i__carry_n_0\,
      CO(2) => \eqOp_inferred__0/i__carry_n_1\,
      CO(1) => \eqOp_inferred__0/i__carry_n_2\,
      CO(0) => \eqOp_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_17\,
      S(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_18\,
      S(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_19\,
      S(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_20\
    );
\eqOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \eqOp_inferred__0/i__carry_n_0\,
      CO(3 downto 2) => \NLW_eqOp_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => msb_eql,
      CO(0) => \eqOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_15\,
      S(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_21\
    );
\gptr_mcdf.gch_idle.pntr_eql_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0\
     port map (
      CO(0) => msb_eql,
      Q(0) => Q(1),
      aclk => aclk,
      \gstage1.q_dly_reg[15]\(0) => lsb_eql,
      pntrs_eql_dly => pntrs_eql_dly
    );
\gptr_mcdf.gch_idle.rdp_dly_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay
     port map (
      A(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_12\,
      B(12) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\,
      B(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\,
      B(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\,
      B(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\,
      B(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\,
      B(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\,
      B(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\,
      B(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\,
      B(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\,
      B(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\,
      B(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\,
      B(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\,
      B(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_12\,
      Q(0) => Q(1),
      S(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_13\,
      aclk => aclk,
      \gstage1.q_dly_reg[0]_0\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_14\,
      \gstage1.q_dly_reg[0]_1\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_15\,
      \gstage1.q_dly_reg[0]_2\(14) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_16\,
      \gstage1.q_dly_reg[0]_2\(13) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_17\,
      \gstage1.q_dly_reg[0]_2\(12) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_18\,
      \gstage1.q_dly_reg[0]_2\(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_19\,
      \gstage1.q_dly_reg[0]_2\(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_20\,
      \gstage1.q_dly_reg[0]_2\(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_21\,
      \gstage1.q_dly_reg[0]_2\(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_22\,
      \gstage1.q_dly_reg[0]_2\(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_23\,
      \gstage1.q_dly_reg[0]_2\(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_24\,
      \gstage1.q_dly_reg[0]_2\(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_25\,
      \gstage1.q_dly_reg[0]_2\(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_26\,
      \gstage1.q_dly_reg[0]_2\(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_27\,
      \gstage1.q_dly_reg[0]_2\(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_28\,
      \gstage1.q_dly_reg[0]_2\(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_29\,
      \gstage1.q_dly_reg[0]_2\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_30\,
      \gstage1.q_dly_reg[31]_0\(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_22\,
      \gstage1.q_dly_reg[31]_0\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_23\,
      sdpo_int(31 downto 0) => sdpo_int(31 downto 0)
    );
\gptr_mcdf.gch_idle.wrp_dly_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129
     port map (
      A(12) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_0\,
      A(11) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_1\,
      A(10) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_2\,
      A(9) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_3\,
      A(8) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_4\,
      A(7) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_5\,
      A(6) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_6\,
      A(5) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_7\,
      A(4) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_8\,
      A(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_9\,
      A(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_10\,
      A(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_11\,
      A(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_12\,
      B(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\,
      B(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\,
      B(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\,
      B(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\,
      B(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\,
      B(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\,
      B(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\,
      B(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\,
      B(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\,
      B(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\,
      B(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\,
      B(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\,
      D(16) => s2mm_reg_slice_inst_n_7,
      D(15) => s2mm_reg_slice_inst_n_8,
      D(14) => s2mm_reg_slice_inst_n_9,
      D(13) => s2mm_reg_slice_inst_n_10,
      D(12) => s2mm_reg_slice_inst_n_11,
      D(11) => s2mm_reg_slice_inst_n_12,
      D(10) => s2mm_reg_slice_inst_n_13,
      D(9) => s2mm_reg_slice_inst_n_14,
      D(8) => s2mm_reg_slice_inst_n_15,
      D(7) => s2mm_reg_slice_inst_n_16,
      D(6) => s2mm_reg_slice_inst_n_17,
      D(5) => sdpram_top_inst_n_57,
      D(4) => sdpram_top_inst_n_58,
      D(3) => sdpram_top_inst_n_59,
      D(2) => sdpram_top_inst_n_60,
      D(1) => sdpram_top_inst_n_61,
      D(0) => s2mm_reg_slice_inst_n_18,
      Q(0) => Q(1),
      S(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_13\,
      S(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_14\,
      S(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_15\,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\ => s2mm_reg_slice_inst_n_19,
      \gfwd_mode.m_valid_i_reg_0\ => s2mm_reg_slice_inst_n_20,
      \gfwd_mode.m_valid_i_reg_1\ => s2mm_reg_slice_inst_n_21,
      \gfwd_mode.m_valid_i_reg_10\ => s2mm_reg_slice_inst_n_29,
      \gfwd_mode.m_valid_i_reg_11\ => s2mm_reg_slice_inst_n_30,
      \gfwd_mode.m_valid_i_reg_2\ => s2mm_reg_slice_inst_n_22,
      \gfwd_mode.m_valid_i_reg_3\ => s2mm_reg_slice_inst_n_23,
      \gfwd_mode.m_valid_i_reg_4\ => s2mm_reg_slice_inst_n_24,
      \gfwd_mode.m_valid_i_reg_5\ => s2mm_reg_slice_inst_n_25,
      \gfwd_mode.m_valid_i_reg_6\ => s2mm_reg_slice_inst_n_26,
      \gfwd_mode.m_valid_i_reg_7\ => s2mm_reg_slice_inst_n_27,
      \gfwd_mode.m_valid_i_reg_8\ => s2mm_reg_slice_inst_n_6,
      \gfwd_mode.m_valid_i_reg_9\ => s2mm_reg_slice_inst_n_28,
      \gstage1.q_dly_reg[0]\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_16\,
      \gstage1.q_dly_reg[0]_0\(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_17\,
      \gstage1.q_dly_reg[0]_0\(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_18\,
      \gstage1.q_dly_reg[0]_0\(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_19\,
      \gstage1.q_dly_reg[0]_0\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_20\,
      \gstage1.q_dly_reg[0]_1\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_21\,
      \gstage1.q_dly_reg[0]_2\(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_22\,
      \gstage1.q_dly_reg[0]_2\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_23\,
      \gstage1.q_dly_reg[30]_0\(14) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_16\,
      \gstage1.q_dly_reg[30]_0\(13) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_17\,
      \gstage1.q_dly_reg[30]_0\(12) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_18\,
      \gstage1.q_dly_reg[30]_0\(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_19\,
      \gstage1.q_dly_reg[30]_0\(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_20\,
      \gstage1.q_dly_reg[30]_0\(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_21\,
      \gstage1.q_dly_reg[30]_0\(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_22\,
      \gstage1.q_dly_reg[30]_0\(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_23\,
      \gstage1.q_dly_reg[30]_0\(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_24\,
      \gstage1.q_dly_reg[30]_0\(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_25\,
      \gstage1.q_dly_reg[30]_0\(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_26\,
      \gstage1.q_dly_reg[30]_0\(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_27\,
      \gstage1.q_dly_reg[30]_0\(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_28\,
      \gstage1.q_dly_reg[30]_0\(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_29\,
      \gstage1.q_dly_reg[30]_0\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_30\
    );
\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0\
     port map (
      A(12) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_0\,
      A(11) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_1\,
      A(10) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_2\,
      A(9) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_3\,
      A(8) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_4\,
      A(7) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_5\,
      A(6) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_6\,
      A(5) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_7\,
      A(4) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_8\,
      A(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_9\,
      A(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_10\,
      A(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_11\,
      A(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_12\,
      B(12) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\,
      B(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\,
      B(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\,
      B(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\,
      B(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\,
      B(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\,
      B(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\,
      B(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\,
      B(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\,
      B(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\,
      B(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\,
      B(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\,
      B(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_12\,
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      p_0_out => p_0_out,
      pntr_roll_over => pntr_roll_over
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => sdpram_top_inst_n_32,
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3) => sdpram_top_inst_n_28,
      S(2) => sdpram_top_inst_n_29,
      S(1) => sdpram_top_inst_n_30,
      S(0) => sdpram_top_inst_n_31
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3) => sdpram_top_inst_n_24,
      S(2) => sdpram_top_inst_n_25,
      S(1) => sdpram_top_inst_n_26,
      S(0) => sdpram_top_inst_n_27
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3) => sdpram_top_inst_n_20,
      S(2) => sdpram_top_inst_n_21,
      S(1) => sdpram_top_inst_n_22,
      S(0) => sdpram_top_inst_n_23
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__2_n_4\,
      O(2) => \plusOp_carry__2_n_5\,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3) => sdpram_top_inst_n_16,
      S(2) => sdpram_top_inst_n_17,
      S(1) => sdpram_top_inst_n_18,
      S(0) => sdpram_top_inst_n_19
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__3_n_4\,
      O(2) => \plusOp_carry__3_n_5\,
      O(1) => \plusOp_carry__3_n_6\,
      O(0) => \plusOp_carry__3_n_7\,
      S(3) => sdpram_top_inst_n_12,
      S(2) => sdpram_top_inst_n_13,
      S(1) => sdpram_top_inst_n_14,
      S(0) => sdpram_top_inst_n_15
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__4_n_4\,
      O(2) => \plusOp_carry__4_n_5\,
      O(1) => \plusOp_carry__4_n_6\,
      O(0) => \plusOp_carry__4_n_7\,
      S(3) => sdpram_top_inst_n_8,
      S(2) => sdpram_top_inst_n_9,
      S(1) => sdpram_top_inst_n_10,
      S(0) => sdpram_top_inst_n_11
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__5_n_4\,
      O(2) => \plusOp_carry__5_n_5\,
      O(1) => \plusOp_carry__5_n_6\,
      O(0) => \plusOp_carry__5_n_7\,
      S(3) => sdpram_top_inst_n_4,
      S(2) => sdpram_top_inst_n_5,
      S(1) => sdpram_top_inst_n_6,
      S(0) => sdpram_top_inst_n_7
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3 downto 0) => \NLW_plusOp_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \plusOp_carry__6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => sdpram_top_inst_n_3
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sdpram_top_inst_n_53,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_40,
      S(2) => sdpram_top_inst_n_41,
      S(1) => sdpram_top_inst_n_42,
      S(0) => sdpram_top_inst_n_43
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => \pntr_rchd_end_addr0_carry__0_n_0\,
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_1,
      DI(2) => sdpram_top_inst_n_2,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_49,
      S(2) => sdpram_top_inst_n_50,
      S(1) => sdpram_top_inst_n_51,
      S(0) => sdpram_top_inst_n_52
    );
\pntr_rchd_end_addr0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pntr_rchd_end_addr0_carry__0_n_0\,
      CO(3) => \pntr_rchd_end_addr0_carry__1_n_0\,
      CO(2) => \pntr_rchd_end_addr0_carry__1_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__1_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_44,
      DI(2) => sdpram_top_inst_n_45,
      DI(1) => sdpram_top_inst_n_46,
      DI(0) => sdpram_top_inst_n_47,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_33,
      S(2) => sdpram_top_inst_n_34,
      S(1) => sdpram_top_inst_n_35,
      S(0) => sdpram_top_inst_n_36
    );
\pntr_rchd_end_addr0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pntr_rchd_end_addr0_carry__1_n_0\,
      CO(3) => \NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => pntr_rchd_end_addr,
      CO(1) => \pntr_rchd_end_addr0_carry__2_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sdpram_top_inst_n_54,
      DI(1) => sdpram_top_inst_n_55,
      DI(0) => sdpram_top_inst_n_56,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => sdpram_top_inst_n_37,
      S(1) => sdpram_top_inst_n_38,
      S(0) => sdpram_top_inst_n_39
    );
s2mm_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130\
     port map (
      CO(0) => pntr_rchd_end_addr,
      D(1) => s2mm_reg_slice_inst_n_0,
      D(0) => \^storage_data1\(0),
      O(3) => \plusOp_carry__4_n_4\,
      O(2) => \plusOp_carry__4_n_5\,
      O(1) => \plusOp_carry__4_n_6\,
      O(0) => \plusOp_carry__4_n_7\,
      WR_DATA(1) => s2mm_reg_slice_inst_n_4,
      WR_DATA(0) => s2mm_reg_slice_inst_n_5,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \plusOp_carry__6_n_7\,
      \gfwd_mode.storage_data1_reg[0]_1\(2) => \plusOp_carry__0_n_4\,
      \gfwd_mode.storage_data1_reg[0]_1\(1) => \plusOp_carry__0_n_5\,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \plusOp_carry__0_n_6\,
      \gfwd_mode.storage_data1_reg[0]_2\(3) => \plusOp_carry__1_n_4\,
      \gfwd_mode.storage_data1_reg[0]_2\(2) => \plusOp_carry__1_n_5\,
      \gfwd_mode.storage_data1_reg[0]_2\(1) => \plusOp_carry__1_n_6\,
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \plusOp_carry__1_n_7\,
      \gfwd_mode.storage_data1_reg[0]_3\(3) => \plusOp_carry__2_n_4\,
      \gfwd_mode.storage_data1_reg[0]_3\(2) => \plusOp_carry__2_n_5\,
      \gfwd_mode.storage_data1_reg[0]_3\(1) => \plusOp_carry__2_n_6\,
      \gfwd_mode.storage_data1_reg[0]_3\(0) => \plusOp_carry__2_n_7\,
      \gfwd_mode.storage_data1_reg[0]_4\(3) => \plusOp_carry__3_n_4\,
      \gfwd_mode.storage_data1_reg[0]_4\(2) => \plusOp_carry__3_n_5\,
      \gfwd_mode.storage_data1_reg[0]_4\(1) => \plusOp_carry__3_n_6\,
      \gfwd_mode.storage_data1_reg[0]_4\(0) => \plusOp_carry__3_n_7\,
      \gfwd_mode.storage_data1_reg[0]_5\(3) => \plusOp_carry__5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_5\(2) => \plusOp_carry__5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_5\(1) => \plusOp_carry__5_n_6\,
      \gfwd_mode.storage_data1_reg[0]_5\(0) => \plusOp_carry__5_n_7\,
      \gfwd_mode.storage_data1_reg[36]\ => \gfwd_mode.storage_data1_reg[36]\,
      \gstage1.q_dly_reg[15]\ => s2mm_reg_slice_inst_n_19,
      \gstage1.q_dly_reg[16]\ => s2mm_reg_slice_inst_n_20,
      \gstage1.q_dly_reg[17]\ => s2mm_reg_slice_inst_n_21,
      \gstage1.q_dly_reg[18]\ => s2mm_reg_slice_inst_n_22,
      \gstage1.q_dly_reg[19]\ => s2mm_reg_slice_inst_n_23,
      \gstage1.q_dly_reg[20]\ => s2mm_reg_slice_inst_n_24,
      \gstage1.q_dly_reg[21]\ => s2mm_reg_slice_inst_n_25,
      \gstage1.q_dly_reg[22]\ => s2mm_reg_slice_inst_n_26,
      \gstage1.q_dly_reg[23]\ => s2mm_reg_slice_inst_n_27,
      \gstage1.q_dly_reg[24]\ => s2mm_reg_slice_inst_n_6,
      \gstage1.q_dly_reg[25]\ => s2mm_reg_slice_inst_n_28,
      \gstage1.q_dly_reg[26]\ => s2mm_reg_slice_inst_n_29,
      \gstage1.q_dly_reg[27]\ => s2mm_reg_slice_inst_n_30,
      \gstage1.q_dly_reg[31]\(11) => s2mm_reg_slice_inst_n_7,
      \gstage1.q_dly_reg[31]\(10) => s2mm_reg_slice_inst_n_8,
      \gstage1.q_dly_reg[31]\(9) => s2mm_reg_slice_inst_n_9,
      \gstage1.q_dly_reg[31]\(8) => s2mm_reg_slice_inst_n_10,
      \gstage1.q_dly_reg[31]\(7) => s2mm_reg_slice_inst_n_11,
      \gstage1.q_dly_reg[31]\(6) => s2mm_reg_slice_inst_n_12,
      \gstage1.q_dly_reg[31]\(5) => s2mm_reg_slice_inst_n_13,
      \gstage1.q_dly_reg[31]\(4) => s2mm_reg_slice_inst_n_14,
      \gstage1.q_dly_reg[31]\(3) => s2mm_reg_slice_inst_n_15,
      \gstage1.q_dly_reg[31]\(2) => s2mm_reg_slice_inst_n_16,
      \gstage1.q_dly_reg[31]\(1) => s2mm_reg_slice_inst_n_17,
      \gstage1.q_dly_reg[31]\(0) => s2mm_reg_slice_inst_n_18,
      ram_init_done_i_reg_rep => ram_init_done_i_reg_rep,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(24) => sdpram_top_inst_n_3,
      sdpo_int(23) => sdpram_top_inst_n_4,
      sdpo_int(22) => sdpram_top_inst_n_5,
      sdpo_int(21) => sdpram_top_inst_n_6,
      sdpo_int(20) => sdpram_top_inst_n_7,
      sdpo_int(19) => sdpram_top_inst_n_8,
      sdpo_int(18) => sdpram_top_inst_n_9,
      sdpo_int(17) => sdpram_top_inst_n_10,
      sdpo_int(16) => sdpram_top_inst_n_11,
      sdpo_int(15) => sdpram_top_inst_n_12,
      sdpo_int(14) => sdpram_top_inst_n_13,
      sdpo_int(13) => sdpram_top_inst_n_14,
      sdpo_int(12) => sdpram_top_inst_n_15,
      sdpo_int(11) => sdpram_top_inst_n_16,
      sdpo_int(10) => sdpram_top_inst_n_17,
      sdpo_int(9) => sdpram_top_inst_n_18,
      sdpo_int(8) => sdpram_top_inst_n_19,
      sdpo_int(7) => sdpram_top_inst_n_20,
      sdpo_int(6) => sdpram_top_inst_n_21,
      sdpo_int(5) => sdpram_top_inst_n_22,
      sdpo_int(4) => sdpram_top_inst_n_23,
      sdpo_int(3) => sdpram_top_inst_n_24,
      sdpo_int(2) => sdpram_top_inst_n_25,
      sdpo_int(1) => sdpram_top_inst_n_26,
      sdpo_int(0) => sdpram_top_inst_n_32,
      we_int => s2mm_reg_slice_inst_n_3
    );
sdpram_top_inst: entity work.design_1_axi_vfifo_ctrl_0_0_sdpram_top_131
     port map (
      CO(0) => pntr_rchd_end_addr,
      D(0) => \^storage_data1\(0),
      DI(1) => sdpram_top_inst_n_1,
      DI(0) => sdpram_top_inst_n_2,
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3) => sdpram_top_inst_n_33,
      S(2) => sdpram_top_inst_n_34,
      S(1) => sdpram_top_inst_n_35,
      S(0) => sdpram_top_inst_n_36,
      WR_DATA(1) => s2mm_reg_slice_inst_n_4,
      WR_DATA(0) => s2mm_reg_slice_inst_n_5,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gfwd_mode.storage_data1_reg[0]_0\(3) => \plusOp_carry__0_n_4\,
      \gfwd_mode.storage_data1_reg[0]_0\(2) => \plusOp_carry__0_n_5\,
      \gfwd_mode.storage_data1_reg[0]_0\(1) => \plusOp_carry__0_n_6\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \plusOp_carry__0_n_7\,
      \gfwd_mode.storage_data1_reg[0]_1\(3) => \plusOp_carry__1_n_4\,
      \gfwd_mode.storage_data1_reg[0]_1\(2) => \plusOp_carry__1_n_5\,
      \gfwd_mode.storage_data1_reg[0]_1\(1) => \plusOp_carry__1_n_6\,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \plusOp_carry__1_n_7\,
      \gfwd_mode.storage_data1_reg[0]_2\(3) => \plusOp_carry__2_n_4\,
      \gfwd_mode.storage_data1_reg[0]_2\(2) => \plusOp_carry__2_n_5\,
      \gfwd_mode.storage_data1_reg[0]_2\(1) => \plusOp_carry__2_n_6\,
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \plusOp_carry__2_n_7\,
      \gfwd_mode.storage_data1_reg[0]_3\(3) => \plusOp_carry__3_n_4\,
      \gfwd_mode.storage_data1_reg[0]_3\(2) => \plusOp_carry__3_n_5\,
      \gfwd_mode.storage_data1_reg[0]_3\(1) => \plusOp_carry__3_n_6\,
      \gfwd_mode.storage_data1_reg[0]_3\(0) => \plusOp_carry__3_n_7\,
      \gfwd_mode.storage_data1_reg[0]_4\(2) => \plusOp_carry__4_n_4\,
      \gfwd_mode.storage_data1_reg[0]_4\(1) => \plusOp_carry__4_n_5\,
      \gfwd_mode.storage_data1_reg[0]_4\(0) => \plusOp_carry__4_n_7\,
      \gfwd_mode.storage_data1_reg[0]_5\(3) => \plusOp_carry__5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_5\(2) => \plusOp_carry__5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_5\(1) => \plusOp_carry__5_n_6\,
      \gfwd_mode.storage_data1_reg[0]_5\(0) => \plusOp_carry__5_n_7\,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gstage1.q_dly_reg[7]\(2) => sdpram_top_inst_n_37,
      \gstage1.q_dly_reg[7]\(1) => sdpram_top_inst_n_38,
      \gstage1.q_dly_reg[7]\(0) => sdpram_top_inst_n_39,
      \gstage1.q_dly_reg[7]_0\(3) => sdpram_top_inst_n_40,
      \gstage1.q_dly_reg[7]_0\(2) => sdpram_top_inst_n_41,
      \gstage1.q_dly_reg[7]_0\(1) => sdpram_top_inst_n_42,
      \gstage1.q_dly_reg[7]_0\(0) => sdpram_top_inst_n_43,
      \gstage1.q_dly_reg[7]_1\(3) => sdpram_top_inst_n_44,
      \gstage1.q_dly_reg[7]_1\(2) => sdpram_top_inst_n_45,
      \gstage1.q_dly_reg[7]_1\(1) => sdpram_top_inst_n_46,
      \gstage1.q_dly_reg[7]_1\(0) => sdpram_top_inst_n_47,
      \gstage1.q_dly_reg[7]_2\(3) => sdpram_top_inst_n_49,
      \gstage1.q_dly_reg[7]_2\(2) => sdpram_top_inst_n_50,
      \gstage1.q_dly_reg[7]_2\(1) => sdpram_top_inst_n_51,
      \gstage1.q_dly_reg[7]_2\(0) => sdpram_top_inst_n_52,
      \gstage1.q_dly_reg[7]_3\(0) => sdpram_top_inst_n_53,
      \gstage1.q_dly_reg[7]_4\(2) => sdpram_top_inst_n_54,
      \gstage1.q_dly_reg[7]_4\(1) => sdpram_top_inst_n_55,
      \gstage1.q_dly_reg[7]_4\(0) => sdpram_top_inst_n_56,
      \gstage1.q_dly_reg[7]_5\(4) => sdpram_top_inst_n_57,
      \gstage1.q_dly_reg[7]_5\(3) => sdpram_top_inst_n_58,
      \gstage1.q_dly_reg[7]_5\(2) => sdpram_top_inst_n_59,
      \gstage1.q_dly_reg[7]_5\(1) => sdpram_top_inst_n_60,
      \gstage1.q_dly_reg[7]_5\(0) => sdpram_top_inst_n_61,
      \init_addr_reg[0]\ => \init_addr_reg[0]\,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i_reg_rep => ram_init_done_i_reg_rep,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(29) => sdpram_top_inst_n_3,
      sdpo_int(28) => sdpram_top_inst_n_4,
      sdpo_int(27) => sdpram_top_inst_n_5,
      sdpo_int(26) => sdpram_top_inst_n_6,
      sdpo_int(25) => sdpram_top_inst_n_7,
      sdpo_int(24) => sdpram_top_inst_n_8,
      sdpo_int(23) => sdpram_top_inst_n_9,
      sdpo_int(22) => sdpram_top_inst_n_10,
      sdpo_int(21) => sdpram_top_inst_n_11,
      sdpo_int(20) => sdpram_top_inst_n_12,
      sdpo_int(19) => sdpram_top_inst_n_13,
      sdpo_int(18) => sdpram_top_inst_n_14,
      sdpo_int(17) => sdpram_top_inst_n_15,
      sdpo_int(16) => sdpram_top_inst_n_16,
      sdpo_int(15) => sdpram_top_inst_n_17,
      sdpo_int(14) => sdpram_top_inst_n_18,
      sdpo_int(13) => sdpram_top_inst_n_19,
      sdpo_int(12) => sdpram_top_inst_n_20,
      sdpo_int(11) => sdpram_top_inst_n_21,
      sdpo_int(10) => sdpram_top_inst_n_22,
      sdpo_int(9) => sdpram_top_inst_n_23,
      sdpo_int(8) => sdpram_top_inst_n_24,
      sdpo_int(7) => sdpram_top_inst_n_25,
      sdpo_int(6) => sdpram_top_inst_n_26,
      sdpo_int(5) => sdpram_top_inst_n_27,
      sdpo_int(4) => sdpram_top_inst_n_28,
      sdpo_int(3) => sdpram_top_inst_n_29,
      sdpo_int(2) => sdpram_top_inst_n_30,
      sdpo_int(1) => sdpram_top_inst_n_31,
      sdpo_int(0) => sdpram_top_inst_n_32,
      we_int => s2mm_reg_slice_inst_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\ is
  port (
    active_ch_dly_reg_r_3_0 : out STD_LOGIC;
    \active_ch_dly_reg[4][0]_0\ : out STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    ENA_I_10 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]_0\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    mctf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4][0]_1\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\ : entity is "mcf_data_flow_logic";
end \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal QSPO : STD_LOGIC_VECTOR ( 15 to 15 );
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\ : STD_LOGIC;
  signal \^active_ch_dly_reg[4][0]_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[4]_0\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal active_ch_dly_reg_r_1_n_0 : STD_LOGIC;
  signal \^active_ch_dly_reg_r_3_0\ : STD_LOGIC;
  signal active_ch_dly_reg_r_n_0 : STD_LOGIC;
  signal \gmcpf_pf_gen.thresh_rom_inst_n_0\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_9_n_0 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_1 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_36 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal wr_data_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[14]_i_1\ : label is "soft_lutpair48";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pntr_rchd_end_addr0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pntr_rchd_end_addr0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  \active_ch_dly_reg[4][0]_0\ <= \^active_ch_dly_reg[4][0]_0\;
  active_ch_dly_reg_r_3_0 <= \^active_ch_dly_reg_r_3_0\;
  sdpo_int(0) <= \^sdpo_int\(0);
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => ADDRA(0),
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => \active_ch_dly_reg[4]_0\,
      R => Q(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      I1 => \^active_ch_dly_reg[4][0]_0\,
      O => active_ch_dly_reg_gate_n_0
    );
active_ch_dly_reg_r: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => active_ch_dly_reg_r_n_0,
      R => Q(1)
    );
active_ch_dly_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_r_n_0,
      Q => active_ch_dly_reg_r_1_n_0,
      R => Q(1)
    );
active_ch_dly_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_r_1_n_0,
      Q => \^active_ch_dly_reg_r_3_0\,
      R => Q(1)
    );
active_ch_dly_reg_r_3: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^active_ch_dly_reg_r_3_0\,
      Q => \^active_ch_dly_reg[4][0]_0\,
      R => Q(1)
    );
depth_rom_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized2\
     port map (
      D(0) => QSPO(15),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[45]\ => \gfwd_mode.storage_data1_reg[45]_0\
    );
\gin_reg.wr_pntr_pf_dly[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => S_PAYLOAD_DATA(15),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      O => wr_data_i(0)
    );
\gin_reg.wr_pntr_pf_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(25),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(10),
      O => wr_data_i(10)
    );
\gin_reg.wr_pntr_pf_dly[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(26),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(11),
      O => wr_data_i(11)
    );
\gin_reg.wr_pntr_pf_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(27),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(12),
      O => wr_data_i(12)
    );
\gin_reg.wr_pntr_pf_dly[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(28),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(13),
      O => wr_data_i(13)
    );
\gin_reg.wr_pntr_pf_dly[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(29),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(14),
      O => wr_data_i(14)
    );
\gin_reg.wr_pntr_pf_dly[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA0AC"
    )
        port map (
      I0 => ADDRD(0),
      I1 => \^sdpo_int\(0),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in1_in(15),
      O => wr_data_i(15)
    );
\gin_reg.wr_pntr_pf_dly[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(16),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(1),
      O => wr_data_i(1)
    );
\gin_reg.wr_pntr_pf_dly[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(17),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(2),
      O => wr_data_i(2)
    );
\gin_reg.wr_pntr_pf_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(18),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(3),
      O => wr_data_i(3)
    );
\gin_reg.wr_pntr_pf_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(19),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(4),
      O => wr_data_i(4)
    );
\gin_reg.wr_pntr_pf_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(20),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(5),
      O => wr_data_i(5)
    );
\gin_reg.wr_pntr_pf_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(21),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(6),
      O => wr_data_i(6)
    );
\gin_reg.wr_pntr_pf_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(22),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(7),
      O => wr_data_i(7)
    );
\gin_reg.wr_pntr_pf_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(23),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(8),
      O => wr_data_i(8)
    );
\gin_reg.wr_pntr_pf_dly[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(24),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(9),
      O => wr_data_i(9)
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1\
     port map (
      D(1) => QSPO(15),
      D(0) => \gmcpf_pf_gen.thresh_rom_inst_n_0\,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]_1\,
      \active_ch_dly_reg[4]_0\ => \active_ch_dly_reg[4]_0\,
      \gfwd_mode.m_valid_i_reg\(15 downto 0) => wr_data_i(15 downto 0),
      \gfwd_mode.storage_data1_reg[45]\ => \gfwd_mode.storage_data1_reg[45]\,
      \gfwd_mode.storage_data1_reg[45]_0\(15 downto 0) => D(15 downto 0),
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\ => \pf_thresh_dly_reg[2][14]\,
      pntr_roll_over => pntr_roll_over
    );
\gmcpf_pf_gen.thresh_rom_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized3\
     port map (
      ADDRA(0) => ADDRA(0),
      D(0) => \gmcpf_pf_gen.thresh_rom_inst_n_0\,
      Q(0) => Q(0),
      aclk => aclk
    );
mcf2awgen_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\
     port map (
      D(30) => \^sdpo_int\(0),
      D(29 downto 14) => S_PAYLOAD_DATA(29 downto 14),
      D(13 downto 6) => DI(7 downto 0),
      D(5 downto 0) => S_PAYLOAD_DATA(5 downto 0),
      E(0) => s2mm_reg_slice_inst_n_1,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I_1,
      ENA_I_10 => ENA_I_10,
      ENA_I_2 => ENA_I_2,
      ENA_I_3 => ENA_I_3,
      ENA_I_4 => ENA_I_4,
      ENA_I_5 => ENA_I_5,
      ENA_I_6 => ENA_I_6,
      ENA_I_7 => ENA_I_7,
      ENA_I_8 => ENA_I_8,
      ENA_I_9 => ENA_I_9,
      ENA_dly_D => ENA_dly_D,
      Q(29 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(29 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_40,
      DI(2 downto 1) => B"00",
      DI(0) => sdpram_top_inst_n_41,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => \^co\(0),
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_43,
      S(2) => sdpram_top_inst_n_44,
      S(1) => sdpram_top_inst_n_45,
      S(0) => sdpram_top_inst_n_46
    );
ram_reg_0_1_0_5_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_PAYLOAD_DATA(15),
      I1 => \^co\(0),
      O => ram_reg_0_1_0_5_i_9_n_0
    );
s2mm_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\
     port map (
      E(0) => s2mm_reg_slice_inst_n_1,
      Q(6) => S_PAYLOAD_DATA(14),
      Q(5 downto 0) => S_PAYLOAD_DATA(5 downto 0),
      aclk => aclk,
      addr_rollover_r_reg(6 downto 0) => addr_rollover_r_reg(6 downto 0),
      areset_d1 => areset_d1,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.areset_d1_reg\(0) => E(0),
      ram_init_done_i => ram_init_done_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      we_int => s2mm_reg_slice_inst_n_2
    );
sdpram_top_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => \^co\(0),
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[45]\ => ram_reg_0_1_0_5_i_9_n_0,
      \gfwd_mode.storage_data1_reg[45]_0\(0) => S(0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(1) => sdpram_top_inst_n_40,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => sdpram_top_inst_n_41,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3) => sdpram_top_inst_n_43,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(2) => sdpram_top_inst_n_44,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(1) => sdpram_top_inst_n_45,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(0) => sdpram_top_inst_n_46,
      p_0_in1_in(14 downto 0) => p_0_in1_in(15 downto 1),
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15) => \^sdpo_int\(0),
      sdpo_int(14 downto 0) => S_PAYLOAD_DATA(29 downto 15),
      we_int => s2mm_reg_slice_inst_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\ is
  port (
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    \gnstage1.q_dly_reg[0][0]\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ENB_I : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    ENB_I_20 : out STD_LOGIC;
    ENB_I_21 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rom_rd_addr_int : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\ : entity is "mcf_data_flow_logic";
end \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\ is
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal depth_rom_inst_n_0 : STD_LOGIC;
  signal depth_rom_inst_n_1 : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[0]\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[0]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[10]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[11]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[12]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[13]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[14]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[15]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[1]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[2]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[3]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[4]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[5]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[6]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[7]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[8]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[9]_i_1_n_0\ : STD_LOGIC;
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_9_n_0 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_4 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_1 : STD_LOGIC;
  signal sdpram_top_inst_n_10 : STD_LOGIC;
  signal sdpram_top_inst_n_11 : STD_LOGIC;
  signal sdpram_top_inst_n_12 : STD_LOGIC;
  signal sdpram_top_inst_n_13 : STD_LOGIC;
  signal sdpram_top_inst_n_14 : STD_LOGIC;
  signal sdpram_top_inst_n_15 : STD_LOGIC;
  signal sdpram_top_inst_n_16 : STD_LOGIC;
  signal sdpram_top_inst_n_17 : STD_LOGIC;
  signal sdpram_top_inst_n_18 : STD_LOGIC;
  signal sdpram_top_inst_n_19 : STD_LOGIC;
  signal sdpram_top_inst_n_2 : STD_LOGIC;
  signal sdpram_top_inst_n_20 : STD_LOGIC;
  signal sdpram_top_inst_n_21 : STD_LOGIC;
  signal sdpram_top_inst_n_22 : STD_LOGIC;
  signal sdpram_top_inst_n_23 : STD_LOGIC;
  signal sdpram_top_inst_n_24 : STD_LOGIC;
  signal sdpram_top_inst_n_25 : STD_LOGIC;
  signal sdpram_top_inst_n_26 : STD_LOGIC;
  signal sdpram_top_inst_n_27 : STD_LOGIC;
  signal sdpram_top_inst_n_28 : STD_LOGIC;
  signal sdpram_top_inst_n_29 : STD_LOGIC;
  signal sdpram_top_inst_n_3 : STD_LOGIC;
  signal sdpram_top_inst_n_30 : STD_LOGIC;
  signal sdpram_top_inst_n_31 : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_36 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_4 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal sdpram_top_inst_n_5 : STD_LOGIC;
  signal sdpram_top_inst_n_6 : STD_LOGIC;
  signal sdpram_top_inst_n_7 : STD_LOGIC;
  signal sdpram_top_inst_n_8 : STD_LOGIC;
  signal sdpram_top_inst_n_9 : STD_LOGIC;
  signal wr_data_int_i_2_n_0 : STD_LOGIC;
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[14]_i_1\ : label is "soft_lutpair47";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pntr_rchd_end_addr0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pntr_rchd_end_addr0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \gfwd_mode.storage_data1_reg[0]\ <= \^gfwd_mode.storage_data1_reg[0]\;
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \^gfwd_mode.storage_data1_reg[0]\,
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => Q_reg,
      R => Q(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      I1 => active_ch_dly_reg_r_3,
      O => active_ch_dly_reg_gate_n_0
    );
depth_rom_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30\
     port map (
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => s2mm_reg_slice_inst_n_4,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \^gfwd_mode.storage_data1_reg[0]\
    );
\gin_reg.rd_pntr_pf_dly[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => sdpram_top_inst_n_16,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      O => \gin_reg.rd_pntr_pf_dly[0]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_6,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_22,
      O => \gin_reg.rd_pntr_pf_dly[10]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_5,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_21,
      O => \gin_reg.rd_pntr_pf_dly[11]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_4,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_20,
      O => \gin_reg.rd_pntr_pf_dly[12]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_3,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_19,
      O => \gin_reg.rd_pntr_pf_dly[13]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_2,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_18,
      O => \gin_reg.rd_pntr_pf_dly[14]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA0AC"
    )
        port map (
      I0 => rom_rd_addr_int,
      I1 => sdpram_top_inst_n_1,
      I2 => pntr_rchd_end_addr,
      I3 => s_axis_tvalid_wr_in_i,
      I4 => sdpram_top_inst_n_17,
      O => \gin_reg.rd_pntr_pf_dly[15]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_15,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_31,
      O => \gin_reg.rd_pntr_pf_dly[1]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_14,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_30,
      O => \gin_reg.rd_pntr_pf_dly[2]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_13,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_29,
      O => \gin_reg.rd_pntr_pf_dly[3]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_12,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_28,
      O => \gin_reg.rd_pntr_pf_dly[4]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_11,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_27,
      O => \gin_reg.rd_pntr_pf_dly[5]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_10,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_26,
      O => \gin_reg.rd_pntr_pf_dly[6]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_9,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_25,
      O => \gin_reg.rd_pntr_pf_dly[7]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_8,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_24,
      O => \gin_reg.rd_pntr_pf_dly[8]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_7,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_23,
      O => \gin_reg.rd_pntr_pf_dly[9]_i_1_n_0\
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2\
     port map (
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(15) => \gin_reg.rd_pntr_pf_dly[15]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(14) => \gin_reg.rd_pntr_pf_dly[14]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(13) => \gin_reg.rd_pntr_pf_dly[13]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(12) => \gin_reg.rd_pntr_pf_dly[12]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(11) => \gin_reg.rd_pntr_pf_dly[11]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(10) => \gin_reg.rd_pntr_pf_dly[10]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(9) => \gin_reg.rd_pntr_pf_dly[9]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(8) => \gin_reg.rd_pntr_pf_dly[8]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(7) => \gin_reg.rd_pntr_pf_dly[7]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(6) => \gin_reg.rd_pntr_pf_dly[6]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(5) => \gin_reg.rd_pntr_pf_dly[5]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(4) => \gin_reg.rd_pntr_pf_dly[4]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(3) => \gin_reg.rd_pntr_pf_dly[3]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(2) => \gin_reg.rd_pntr_pf_dly[2]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(1) => \gin_reg.rd_pntr_pf_dly[1]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(0) => \gin_reg.rd_pntr_pf_dly[0]_i_1_n_0\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_1\(15 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\ => \pf_thresh_dly_reg[2][14]\,
      pntr_roll_over => pntr_roll_over
    );
mcf2awgen_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\
     port map (
      D(0) => \^gfwd_mode.storage_data1_reg[0]\,
      E(0) => s2mm_reg_slice_inst_n_2,
      ENB_I => ENB_I,
      ENB_I_11 => ENB_I_11,
      ENB_I_12 => ENB_I_12,
      ENB_I_13 => ENB_I_13,
      ENB_I_14 => ENB_I_14,
      ENB_I_15 => ENB_I_15,
      ENB_I_16 => ENB_I_16,
      ENB_I_17 => ENB_I_17,
      ENB_I_18 => ENB_I_18,
      ENB_I_19 => ENB_I_19,
      ENB_I_20 => ENB_I_20,
      ENB_I_21 => ENB_I_21,
      ENB_dly_D => ENB_dly_D,
      Q(16 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      \gnstage1.q_dly_reg[0][0]\ => \gnstage1.q_dly_reg[0][0]\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15) => sdpram_top_inst_n_1,
      sdpo_int(14) => sdpram_top_inst_n_2,
      sdpo_int(13) => sdpram_top_inst_n_3,
      sdpo_int(12) => sdpram_top_inst_n_4,
      sdpo_int(11) => sdpram_top_inst_n_5,
      sdpo_int(10) => sdpram_top_inst_n_6,
      sdpo_int(9) => sdpram_top_inst_n_7,
      sdpo_int(8) => sdpram_top_inst_n_8,
      sdpo_int(7) => sdpram_top_inst_n_9,
      sdpo_int(6) => sdpram_top_inst_n_10,
      sdpo_int(5) => sdpram_top_inst_n_11,
      sdpo_int(4) => sdpram_top_inst_n_12,
      sdpo_int(3) => sdpram_top_inst_n_13,
      sdpo_int(2) => sdpram_top_inst_n_14,
      sdpo_int(1) => sdpram_top_inst_n_15,
      sdpo_int(0) => sdpram_top_inst_n_16
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_40,
      DI(2 downto 1) => B"00",
      DI(0) => sdpram_top_inst_n_41,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => pntr_rchd_end_addr,
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_43,
      S(2) => sdpram_top_inst_n_44,
      S(1) => sdpram_top_inst_n_45,
      S(0) => sdpram_top_inst_n_46
    );
ram_reg_0_1_0_5_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sdpram_top_inst_n_16,
      I1 => pntr_rchd_end_addr,
      O => ram_reg_0_1_0_5_i_9_n_0
    );
s2mm_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\
     port map (
      E(0) => s2mm_reg_slice_inst_n_2,
      aclk => aclk,
      areset_d1 => areset_d1,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      \gfwd_rev.storage_data1_reg[0]\ => \gfwd_rev.storage_data1_reg[0]\,
      \greg_out.QSPO_reg[15]\ => s2mm_reg_slice_inst_n_4,
      ram_init_done_i => ram_init_done_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      storage_data1(0) => \^gfwd_mode.storage_data1_reg[0]\,
      we_int => s2mm_reg_slice_inst_n_3
    );
sdpram_top_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\
     port map (
      ADDRA(0) => ADDRA(0),
      CO(0) => pntr_rchd_end_addr,
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      O(2) => sdpram_top_inst_n_17,
      O(1) => sdpram_top_inst_n_18,
      O(0) => sdpram_top_inst_n_19,
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => ram_reg_0_1_0_5_i_9_n_0,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => wr_data_int_i_2_n_0,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(3) => sdpram_top_inst_n_20,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(2) => sdpram_top_inst_n_21,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(1) => sdpram_top_inst_n_22,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(0) => sdpram_top_inst_n_23,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => sdpo_int(15 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[4]\(3) => sdpram_top_inst_n_28,
      \gin_reg.rd_pntr_pf_dly_reg[4]\(2) => sdpram_top_inst_n_29,
      \gin_reg.rd_pntr_pf_dly_reg[4]\(1) => sdpram_top_inst_n_30,
      \gin_reg.rd_pntr_pf_dly_reg[4]\(0) => sdpram_top_inst_n_31,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(3) => sdpram_top_inst_n_24,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(2) => sdpram_top_inst_n_25,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(1) => sdpram_top_inst_n_26,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(0) => sdpram_top_inst_n_27,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_roll_over_dly_reg\(1) => sdpram_top_inst_n_40,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => sdpram_top_inst_n_41,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3) => sdpram_top_inst_n_43,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(2) => sdpram_top_inst_n_44,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(1) => sdpram_top_inst_n_45,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(0) => sdpram_top_inst_n_46,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15) => sdpram_top_inst_n_1,
      sdpo_int(14) => sdpram_top_inst_n_2,
      sdpo_int(13) => sdpram_top_inst_n_3,
      sdpo_int(12) => sdpram_top_inst_n_4,
      sdpo_int(11) => sdpram_top_inst_n_5,
      sdpo_int(10) => sdpram_top_inst_n_6,
      sdpo_int(9) => sdpram_top_inst_n_7,
      sdpo_int(8) => sdpram_top_inst_n_8,
      sdpo_int(7) => sdpram_top_inst_n_9,
      sdpo_int(6) => sdpram_top_inst_n_10,
      sdpo_int(5) => sdpram_top_inst_n_11,
      sdpo_int(4) => sdpram_top_inst_n_12,
      sdpo_int(3) => sdpram_top_inst_n_13,
      sdpo_int(2) => sdpram_top_inst_n_14,
      sdpo_int(1) => sdpram_top_inst_n_15,
      sdpo_int(0) => sdpram_top_inst_n_16,
      storage_data1(0) => \^gfwd_mode.storage_data1_reg[0]\,
      we_int => s2mm_reg_slice_inst_n_3
    );
wr_data_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[0]\,
      I1 => ram_init_done_i,
      I2 => rom_rd_addr_i,
      I3 => sdpram_top_inst_n_1,
      I4 => pntr_rchd_end_addr,
      O => wr_data_int_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    awgen_to_mcpf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    mcpf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4][0]_0\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstart_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\ : entity is "mcf_data_flow_logic";
end \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal QSPO : STD_LOGIC_VECTOR ( 15 to 15 );
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[4]_1\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal \gmcpf_pf_gen.thresh_rom_inst_n_0\ : STD_LOGIC;
  signal \i__i_2_n_0\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_9__0_n_0\ : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_1 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_36 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal wr_data_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[0]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[14]_i_1__0\ : label is "soft_lutpair46";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pntr_rchd_end_addr0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pntr_rchd_end_addr0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(0) <= \^q\(0);
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \^q\(0),
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => \active_ch_dly_reg[4]_1\,
      R => \wr_rst_reg_reg[15]\(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      I1 => active_ch_dly_reg_r_3,
      O => active_ch_dly_reg_gate_n_0
    );
depth_rom_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized5\
     port map (
      D(0) => QSPO(15),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => s2mm_reg_slice_inst_n_3,
      \wr_rst_reg_reg[1]\(0) => \wr_rst_reg_reg[15]\(0)
    );
\gin_reg.wr_pntr_pf_dly[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => S_PAYLOAD_DATA(13),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      O => wr_data_i(0)
    );
\gin_reg.wr_pntr_pf_dly[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(23),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(10),
      O => wr_data_i(10)
    );
\gin_reg.wr_pntr_pf_dly[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(24),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(11),
      O => wr_data_i(11)
    );
\gin_reg.wr_pntr_pf_dly[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(25),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(12),
      O => wr_data_i(12)
    );
\gin_reg.wr_pntr_pf_dly[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(26),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(13),
      O => wr_data_i(13)
    );
\gin_reg.wr_pntr_pf_dly[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(27),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(14),
      O => wr_data_i(14)
    );
\gin_reg.wr_pntr_pf_dly[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA0AC"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(0),
      I1 => S_PAYLOAD_DATA(28),
      I2 => pntr_rchd_end_addr,
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in1_in(15),
      O => wr_data_i(15)
    );
\gin_reg.wr_pntr_pf_dly[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(14),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(1),
      O => wr_data_i(1)
    );
\gin_reg.wr_pntr_pf_dly[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(15),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(2),
      O => wr_data_i(2)
    );
\gin_reg.wr_pntr_pf_dly[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(16),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(3),
      O => wr_data_i(3)
    );
\gin_reg.wr_pntr_pf_dly[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(17),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(4),
      O => wr_data_i(4)
    );
\gin_reg.wr_pntr_pf_dly[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(18),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(5),
      O => wr_data_i(5)
    );
\gin_reg.wr_pntr_pf_dly[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(19),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(6),
      O => wr_data_i(6)
    );
\gin_reg.wr_pntr_pf_dly[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(20),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(7),
      O => wr_data_i(7)
    );
\gin_reg.wr_pntr_pf_dly[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(21),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(8),
      O => wr_data_i(8)
    );
\gin_reg.wr_pntr_pf_dly[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(22),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(9),
      O => wr_data_i(9)
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56\
     port map (
      D(1) => QSPO(15),
      D(0) => \gmcpf_pf_gen.thresh_rom_inst_n_0\,
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]_0\,
      \active_ch_dly_reg[4]_1\ => \active_ch_dly_reg[4]_1\,
      \gfwd_mode.m_valid_i_reg\(15 downto 0) => wr_data_i(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => D(15 downto 0),
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\ => \pf_thresh_dly_reg[2][14]\,
      pntr_roll_over => pntr_roll_over,
      \wr_rst_reg_reg[15]\(1 downto 0) => \wr_rst_reg_reg[15]\(1 downto 0)
    );
\gmcpf_pf_gen.thresh_rom_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57\
     port map (
      D(0) => \gmcpf_pf_gen.thresh_rom_inst_n_0\,
      Q(0) => \^q\(0),
      aclk => aclk,
      \wr_rst_reg_reg[1]\(0) => \wr_rst_reg_reg[15]\(0)
    );
\i__i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_init_done_i,
      I2 => rom_rd_addr_i,
      I3 => S_PAYLOAD_DATA(28),
      I4 => pntr_rchd_end_addr,
      O => \i__i_2_n_0\
    );
mcf2awgen_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\
     port map (
      E(0) => s2mm_reg_slice_inst_n_1,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I_1,
      ENA_I_2 => ENA_I_2,
      ENA_I_3 => ENA_I_3,
      ENA_I_4 => ENA_I_4,
      ENA_I_5 => ENA_I_5,
      ENA_I_6 => ENA_I_6,
      ENA_I_7 => ENA_I_7,
      ENA_I_8 => ENA_I_8,
      ENA_I_9 => ENA_I_9,
      ENA_dly_D => ENA_dly_D,
      Q(27 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(27 downto 0),
      S_PAYLOAD_DATA(28 downto 0) => S_PAYLOAD_DATA(28 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_40,
      DI(2 downto 1) => B"00",
      DI(0) => sdpram_top_inst_n_41,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => pntr_rchd_end_addr,
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_43,
      S(2) => sdpram_top_inst_n_44,
      S(1) => sdpram_top_inst_n_45,
      S(0) => sdpram_top_inst_n_46
    );
\ram_reg_0_1_0_5_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_PAYLOAD_DATA(13),
      I1 => pntr_rchd_end_addr,
      O => \ram_reg_0_1_0_5_i_9__0_n_0\
    );
s2mm_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\
     port map (
      E(0) => s2mm_reg_slice_inst_n_1,
      Q(13 downto 1) => S_PAYLOAD_DATA(12 downto 0),
      Q(0) => \^q\(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      awgen_to_mcpf_tvalid => awgen_to_mcpf_tvalid,
      \gfwd_mode.areset_d1_reg\(0) => E(0),
      \greg_out.QSPO_reg[15]\ => s2mm_reg_slice_inst_n_3,
      ram_init_done_i => ram_init_done_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      tstart_reg(13 downto 0) => tstart_reg(13 downto 0),
      we_int => s2mm_reg_slice_inst_n_2
    );
sdpram_top_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58\
     port map (
      CO(0) => pntr_rchd_end_addr,
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]_1\,
      \gfwd_mode.storage_data1_reg[0]_1\ => \ram_reg_0_1_0_5_i_9__0_n_0\,
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \i__i_2_n_0\,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => sdpo_int(15 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(1) => sdpram_top_inst_n_40,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => sdpram_top_inst_n_41,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3) => sdpram_top_inst_n_43,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(2) => sdpram_top_inst_n_44,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(1) => sdpram_top_inst_n_45,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(0) => sdpram_top_inst_n_46,
      p_0_in1_in(14 downto 0) => p_0_in1_in(15 downto 1),
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15 downto 0) => S_PAYLOAD_DATA(28 downto 13),
      storage_data1(0) => \^q\(0),
      we_int => s2mm_reg_slice_inst_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\ is
  port (
    \gclr.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    \gnstage1.q_dly_reg[0][0]\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ENB_I : out STD_LOGIC;
    ENB_I_10 : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    argen_to_mcpf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\ : entity is "mcf_data_flow_logic";
end \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\ is
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal depth_rom_inst_n_0 : STD_LOGIC;
  signal depth_rom_inst_n_1 : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[0]\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmcpf_pf_gen.thresh_rom_inst_n_0\ : STD_LOGIC;
  signal \i__i_2_n_0\ : STD_LOGIC;
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_9__0_n_0\ : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_4 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_1 : STD_LOGIC;
  signal sdpram_top_inst_n_10 : STD_LOGIC;
  signal sdpram_top_inst_n_11 : STD_LOGIC;
  signal sdpram_top_inst_n_12 : STD_LOGIC;
  signal sdpram_top_inst_n_13 : STD_LOGIC;
  signal sdpram_top_inst_n_14 : STD_LOGIC;
  signal sdpram_top_inst_n_15 : STD_LOGIC;
  signal sdpram_top_inst_n_16 : STD_LOGIC;
  signal sdpram_top_inst_n_17 : STD_LOGIC;
  signal sdpram_top_inst_n_18 : STD_LOGIC;
  signal sdpram_top_inst_n_19 : STD_LOGIC;
  signal sdpram_top_inst_n_2 : STD_LOGIC;
  signal sdpram_top_inst_n_20 : STD_LOGIC;
  signal sdpram_top_inst_n_21 : STD_LOGIC;
  signal sdpram_top_inst_n_22 : STD_LOGIC;
  signal sdpram_top_inst_n_23 : STD_LOGIC;
  signal sdpram_top_inst_n_24 : STD_LOGIC;
  signal sdpram_top_inst_n_25 : STD_LOGIC;
  signal sdpram_top_inst_n_26 : STD_LOGIC;
  signal sdpram_top_inst_n_27 : STD_LOGIC;
  signal sdpram_top_inst_n_28 : STD_LOGIC;
  signal sdpram_top_inst_n_29 : STD_LOGIC;
  signal sdpram_top_inst_n_3 : STD_LOGIC;
  signal sdpram_top_inst_n_30 : STD_LOGIC;
  signal sdpram_top_inst_n_31 : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_36 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_4 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal sdpram_top_inst_n_5 : STD_LOGIC;
  signal sdpram_top_inst_n_6 : STD_LOGIC;
  signal sdpram_top_inst_n_7 : STD_LOGIC;
  signal sdpram_top_inst_n_8 : STD_LOGIC;
  signal sdpram_top_inst_n_9 : STD_LOGIC;
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[0]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[14]_i_1__0\ : label is "soft_lutpair45";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pntr_rchd_end_addr0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pntr_rchd_end_addr0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \gfwd_mode.storage_data1_reg[0]\ <= \^gfwd_mode.storage_data1_reg[0]\;
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \^gfwd_mode.storage_data1_reg[0]\,
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => Q_reg,
      R => Q(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      I1 => active_ch_dly_reg_r_3,
      O => active_ch_dly_reg_gate_n_0
    );
depth_rom_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81\
     port map (
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => s2mm_reg_slice_inst_n_4,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \^gfwd_mode.storage_data1_reg[0]\
    );
\gin_reg.rd_pntr_pf_dly[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => sdpram_top_inst_n_16,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      O => \gin_reg.rd_pntr_pf_dly[0]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_6,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_22,
      O => \gin_reg.rd_pntr_pf_dly[10]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_5,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_21,
      O => \gin_reg.rd_pntr_pf_dly[11]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_4,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_20,
      O => \gin_reg.rd_pntr_pf_dly[12]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_3,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_19,
      O => \gin_reg.rd_pntr_pf_dly[13]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_2,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_18,
      O => \gin_reg.rd_pntr_pf_dly[14]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA0AC"
    )
        port map (
      I0 => rom_rd_addr_int,
      I1 => sdpram_top_inst_n_1,
      I2 => pntr_rchd_end_addr,
      I3 => s_axis_tvalid_wr_in_i,
      I4 => sdpram_top_inst_n_17,
      O => \gin_reg.rd_pntr_pf_dly[15]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_15,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_31,
      O => \gin_reg.rd_pntr_pf_dly[1]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_14,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_30,
      O => \gin_reg.rd_pntr_pf_dly[2]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_13,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_29,
      O => \gin_reg.rd_pntr_pf_dly[3]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_12,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_28,
      O => \gin_reg.rd_pntr_pf_dly[4]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_11,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_27,
      O => \gin_reg.rd_pntr_pf_dly[5]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_10,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_26,
      O => \gin_reg.rd_pntr_pf_dly[6]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_9,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_25,
      O => \gin_reg.rd_pntr_pf_dly[7]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_8,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_24,
      O => \gin_reg.rd_pntr_pf_dly[8]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_7,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_23,
      O => \gin_reg.rd_pntr_pf_dly[9]_i_1__0_n_0\
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82\
     port map (
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \gclr.prog_full_i_reg_0\ => \gclr.prog_full_i_reg\,
      \gfwd_mode.m_valid_i_reg\(15) => \gin_reg.rd_pntr_pf_dly[15]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(14) => \gin_reg.rd_pntr_pf_dly[14]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(13) => \gin_reg.rd_pntr_pf_dly[13]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(12) => \gin_reg.rd_pntr_pf_dly[12]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(11) => \gin_reg.rd_pntr_pf_dly[11]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(10) => \gin_reg.rd_pntr_pf_dly[10]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(9) => \gin_reg.rd_pntr_pf_dly[9]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(8) => \gin_reg.rd_pntr_pf_dly[8]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(7) => \gin_reg.rd_pntr_pf_dly[7]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(6) => \gin_reg.rd_pntr_pf_dly[6]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(5) => \gin_reg.rd_pntr_pf_dly[5]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(4) => \gin_reg.rd_pntr_pf_dly[4]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(3) => \gin_reg.rd_pntr_pf_dly[3]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(2) => \gin_reg.rd_pntr_pf_dly[2]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(1) => \gin_reg.rd_pntr_pf_dly[1]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(0) => \gin_reg.rd_pntr_pf_dly[0]_i_1__0_n_0\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_1\,
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_2\(15 downto 0),
      \greg_out.QSPO_reg_r\ => \gmcpf_pf_gen.thresh_rom_inst_n_0\,
      p_0_out => p_0_out,
      pntr_roll_over => pntr_roll_over
    );
\gmcpf_pf_gen.thresh_rom_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      pf_thresh_dly_reg_r => \gmcpf_pf_gen.thresh_rom_inst_n_0\
    );
\i__i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[0]\,
      I1 => ram_init_done_i,
      I2 => rom_rd_addr_i,
      I3 => sdpram_top_inst_n_1,
      I4 => pntr_rchd_end_addr,
      O => \i__i_2_n_0\
    );
mcf2awgen_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84\
     port map (
      D(0) => \^gfwd_mode.storage_data1_reg[0]\,
      E(0) => s2mm_reg_slice_inst_n_2,
      ENB_I => ENB_I,
      ENB_I_10 => ENB_I_10,
      ENB_I_11 => ENB_I_11,
      ENB_I_12 => ENB_I_12,
      ENB_I_13 => ENB_I_13,
      ENB_I_14 => ENB_I_14,
      ENB_I_15 => ENB_I_15,
      ENB_I_16 => ENB_I_16,
      ENB_I_17 => ENB_I_17,
      ENB_I_18 => ENB_I_18,
      ENB_I_19 => ENB_I_19,
      ENB_dly_D => ENB_dly_D,
      Q(16 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      \gnstage1.q_dly_reg[0][0]\ => \gnstage1.q_dly_reg[0][0]\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15) => sdpram_top_inst_n_1,
      sdpo_int(14) => sdpram_top_inst_n_2,
      sdpo_int(13) => sdpram_top_inst_n_3,
      sdpo_int(12) => sdpram_top_inst_n_4,
      sdpo_int(11) => sdpram_top_inst_n_5,
      sdpo_int(10) => sdpram_top_inst_n_6,
      sdpo_int(9) => sdpram_top_inst_n_7,
      sdpo_int(8) => sdpram_top_inst_n_8,
      sdpo_int(7) => sdpram_top_inst_n_9,
      sdpo_int(6) => sdpram_top_inst_n_10,
      sdpo_int(5) => sdpram_top_inst_n_11,
      sdpo_int(4) => sdpram_top_inst_n_12,
      sdpo_int(3) => sdpram_top_inst_n_13,
      sdpo_int(2) => sdpram_top_inst_n_14,
      sdpo_int(1) => sdpram_top_inst_n_15,
      sdpo_int(0) => sdpram_top_inst_n_16
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_40,
      DI(2 downto 1) => B"00",
      DI(0) => sdpram_top_inst_n_41,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => pntr_rchd_end_addr,
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_43,
      S(2) => sdpram_top_inst_n_44,
      S(1) => sdpram_top_inst_n_45,
      S(0) => sdpram_top_inst_n_46
    );
\ram_reg_0_1_0_5_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sdpram_top_inst_n_16,
      I1 => pntr_rchd_end_addr,
      O => \ram_reg_0_1_0_5_i_9__0_n_0\
    );
s2mm_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85\
     port map (
      E(0) => s2mm_reg_slice_inst_n_2,
      aclk => aclk,
      areset_d1 => areset_d1,
      argen_to_mcpf_tvalid => argen_to_mcpf_tvalid,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \greg_out.QSPO_reg[15]\ => s2mm_reg_slice_inst_n_4,
      ram_init_done_i => ram_init_done_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      storage_data1(0) => \^gfwd_mode.storage_data1_reg[0]\,
      we_int => s2mm_reg_slice_inst_n_3
    );
sdpram_top_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86\
     port map (
      CO(0) => pntr_rchd_end_addr,
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      O(2) => sdpram_top_inst_n_17,
      O(1) => sdpram_top_inst_n_18,
      O(0) => sdpram_top_inst_n_19,
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => \ram_reg_0_1_0_5_i_9__0_n_0\,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \i__i_2_n_0\,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(3) => sdpram_top_inst_n_20,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(2) => sdpram_top_inst_n_21,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(1) => sdpram_top_inst_n_22,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(0) => sdpram_top_inst_n_23,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => sdpo_int(15 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[4]\(3) => sdpram_top_inst_n_28,
      \gin_reg.rd_pntr_pf_dly_reg[4]\(2) => sdpram_top_inst_n_29,
      \gin_reg.rd_pntr_pf_dly_reg[4]\(1) => sdpram_top_inst_n_30,
      \gin_reg.rd_pntr_pf_dly_reg[4]\(0) => sdpram_top_inst_n_31,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(3) => sdpram_top_inst_n_24,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(2) => sdpram_top_inst_n_25,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(1) => sdpram_top_inst_n_26,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(0) => sdpram_top_inst_n_27,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_roll_over_dly_reg\(1) => sdpram_top_inst_n_40,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => sdpram_top_inst_n_41,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3) => sdpram_top_inst_n_43,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(2) => sdpram_top_inst_n_44,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(1) => sdpram_top_inst_n_45,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(0) => sdpram_top_inst_n_46,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15) => sdpram_top_inst_n_1,
      sdpo_int(14) => sdpram_top_inst_n_2,
      sdpo_int(13) => sdpram_top_inst_n_3,
      sdpo_int(12) => sdpram_top_inst_n_4,
      sdpo_int(11) => sdpram_top_inst_n_5,
      sdpo_int(10) => sdpram_top_inst_n_6,
      sdpo_int(9) => sdpram_top_inst_n_7,
      sdpo_int(8) => sdpram_top_inst_n_8,
      sdpo_int(7) => sdpram_top_inst_n_9,
      sdpo_int(6) => sdpram_top_inst_n_10,
      sdpo_int(5) => sdpram_top_inst_n_11,
      sdpo_int(4) => sdpram_top_inst_n_12,
      sdpo_int(3) => sdpram_top_inst_n_13,
      sdpo_int(2) => sdpram_top_inst_n_14,
      sdpo_int(1) => sdpram_top_inst_n_15,
      sdpo_int(0) => sdpram_top_inst_n_16,
      storage_data1(0) => \^gfwd_mode.storage_data1_reg[0]\,
      we_int => s2mm_reg_slice_inst_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf is
  signal ar_fifo_inst_n_2 : STD_LOGIC;
  signal curr_state : STD_LOGIC;
  signal pkt_cnt_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pkt_cntr : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
ar_fifo_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\
     port map (
      D(5 downto 0) => pkt_cntr(5 downto 0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => ar_fifo_inst_n_2,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[6]\ => \goreg_dm.dout_i_reg[6]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \out\ => \out\,
      p_19_out => p_19_out,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => pkt_cnt_reg(5 downto 0),
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
curr_state_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => ar_fifo_inst_n_2,
      Q => curr_state,
      R => Q(0)
    );
\pkt_cnt_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(0),
      Q => pkt_cnt_reg(0),
      R => Q(0)
    );
\pkt_cnt_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(1),
      Q => pkt_cnt_reg(1),
      R => Q(0)
    );
\pkt_cnt_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(2),
      Q => pkt_cnt_reg(2),
      R => Q(0)
    );
\pkt_cnt_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(3),
      Q => pkt_cnt_reg(3),
      R => Q(0)
    );
\pkt_cnt_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(4),
      Q => pkt_cnt_reg(4),
      R => Q(0)
    );
\pkt_cnt_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(5),
      Q => pkt_cnt_reg(5),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_wdata[31]\(32 downto 0) => \m_axi_wdata[31]\(32 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\ : entity is "fifo_generator_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\ is
begin
\grf.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\
     port map (
      D(3 downto 0) => D(3 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      DOUT(11 downto 0) => Q(11 downto 0),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[31]\ => \gfwd_mode.storage_data1_reg[31]\,
      \gfwd_mode.storage_data1_reg[39]\ => \gfwd_mode.storage_data1_reg[39]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \out\ => \out\,
      prog_full_i => prog_full_i,
      \tlen_cntr_reg_reg[0]\ => \tlen_cntr_reg_reg[0]\,
      \tlen_cntr_reg_reg[0]_0\ => \tlen_cntr_reg_reg[0]_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\ => \tlen_cntr_reg_reg[4]\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\,
      \tlen_cntr_reg_reg[6]\ => \tlen_cntr_reg_reg[6]\,
      \tlen_cntr_reg_reg[6]_0\ => \tlen_cntr_reg_reg[6]_0\,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo is
  port (
    rom_rd_addr_i : out STD_LOGIC;
    ram_init_done_i : out STD_LOGIC;
    \active_ch_dly_reg[1]_6\ : out STD_LOGIC;
    sdp_rd_addr_in_i : out STD_LOGIC;
    pntrs_eql_dly : out STD_LOGIC;
    \active_ch_dly_reg[2][0]\ : out STD_LOGIC;
    mcdf_to_awgen_tvalid : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_0 : out STD_LOGIC;
    \aw_len_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \packet_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg : out STD_LOGIC_VECTOR ( 66 downto 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    mcdf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_1 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_2 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    PAYLOAD_S2MM : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo is
  signal mcf_dfl_rd_inst_n_0 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_5 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_100 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_101 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_102 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_103 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_104 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_105 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_106 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_107 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_108 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_109 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_110 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_111 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_112 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_113 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_114 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_115 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_116 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_117 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_2 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_5 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_86 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_87 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_88 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_89 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_90 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_91 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_92 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_93 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_94 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_95 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_96 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_97 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_98 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_99 : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal rd_pntr_pf : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^rom_rd_addr_i\ : STD_LOGIC;
  signal rom_rd_addr_int_1 : STD_LOGIC;
  signal \^sdp_rd_addr_in_i\ : STD_LOGIC;
  signal sdp_rd_addr_out_i : STD_LOGIC;
begin
  rom_rd_addr_i <= \^rom_rd_addr_i\;
  sdp_rd_addr_in_i <= \^sdp_rd_addr_in_i\;
mcf_dfl_rd_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mcf_dfl_rd_inst_n_5,
      aclk => aclk,
      \active_ch_dly_reg[2][0]_0\ => \active_ch_dly_reg[2][0]\,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg_0\,
      \gfwd_mode.storage_data1_reg[0]\(0) => sdp_rd_addr_out_i,
      \gfwd_mode.storage_data1_reg[0]_0\ => mcf_dfl_wr_inst_n_5,
      \gfwd_mode.storage_data1_reg[36]\ => \gfwd_mode.storage_data1_reg[36]\,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0) => rd_pntr_pf(12 downto 0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_rd_inst_n_0,
      \init_addr_reg[0]\ => \^rom_rd_addr_i\,
      p_0_out => p_0_out,
      pntrs_eql_dly => pntrs_eql_dly,
      ram_init_done_i_reg_rep => mcf_dfl_wr_inst_n_2,
      rom_rd_addr_int => rom_rd_addr_int_1,
      sdpo_int(31) => mcf_dfl_wr_inst_n_86,
      sdpo_int(30) => mcf_dfl_wr_inst_n_87,
      sdpo_int(29) => mcf_dfl_wr_inst_n_88,
      sdpo_int(28) => mcf_dfl_wr_inst_n_89,
      sdpo_int(27) => mcf_dfl_wr_inst_n_90,
      sdpo_int(26) => mcf_dfl_wr_inst_n_91,
      sdpo_int(25) => mcf_dfl_wr_inst_n_92,
      sdpo_int(24) => mcf_dfl_wr_inst_n_93,
      sdpo_int(23) => mcf_dfl_wr_inst_n_94,
      sdpo_int(22) => mcf_dfl_wr_inst_n_95,
      sdpo_int(21) => mcf_dfl_wr_inst_n_96,
      sdpo_int(20) => mcf_dfl_wr_inst_n_97,
      sdpo_int(19) => mcf_dfl_wr_inst_n_98,
      sdpo_int(18) => mcf_dfl_wr_inst_n_99,
      sdpo_int(17) => mcf_dfl_wr_inst_n_100,
      sdpo_int(16) => mcf_dfl_wr_inst_n_101,
      sdpo_int(15) => mcf_dfl_wr_inst_n_102,
      sdpo_int(14) => mcf_dfl_wr_inst_n_103,
      sdpo_int(13) => mcf_dfl_wr_inst_n_104,
      sdpo_int(12) => mcf_dfl_wr_inst_n_105,
      sdpo_int(11) => mcf_dfl_wr_inst_n_106,
      sdpo_int(10) => mcf_dfl_wr_inst_n_107,
      sdpo_int(9) => mcf_dfl_wr_inst_n_108,
      sdpo_int(8) => mcf_dfl_wr_inst_n_109,
      sdpo_int(7) => mcf_dfl_wr_inst_n_110,
      sdpo_int(6) => mcf_dfl_wr_inst_n_111,
      sdpo_int(5) => mcf_dfl_wr_inst_n_112,
      sdpo_int(4) => mcf_dfl_wr_inst_n_113,
      sdpo_int(3) => mcf_dfl_wr_inst_n_114,
      sdpo_int(2) => mcf_dfl_wr_inst_n_115,
      sdpo_int(1) => mcf_dfl_wr_inst_n_116,
      sdpo_int(0) => mcf_dfl_wr_inst_n_117,
      storage_data1(0) => \^sdp_rd_addr_in_i\
    );
mcf_dfl_wr_inst: entity work.design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      PAYLOAD_S2MM(0) => PAYLOAD_S2MM(0),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1(0) => Q_reg_1(0),
      S(0) => S(0),
      aclk => aclk,
      \active_ch_dly_reg[1]_6\ => \active_ch_dly_reg[1]_6\,
      \active_ch_dly_reg[4][0]_0\ => mcf_dfl_rd_inst_n_5,
      addr_rollover_r_reg => mcdf_to_awgen_tvalid,
      addr_rollover_r_reg_0(66 downto 0) => addr_rollover_r_reg(66 downto 0),
      areset_d1 => areset_d1,
      \aw_len_i_reg[7]\(0) => \aw_len_i_reg[7]\(0),
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\(0) => sdp_rd_addr_out_i,
      \gfwd_mode.storage_data1_reg[0]_0\ => mcf_dfl_rd_inst_n_0,
      \gfwd_mode.storage_data1_reg[0]_1\(12 downto 0) => rd_pntr_pf(12 downto 0),
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gfwd_mode.storage_data1_reg[1]\(0) => \gfwd_mode.storage_data1_reg[1]\(0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_wr_inst_n_5,
      \gin_reg.wr_pntr_pf_dly_reg[13]\ => ram_init_done_i,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(0) => \gin_reg.wr_pntr_pf_dly_reg[13]\(0),
      \gstage1.q_dly_reg[31]\ => mcf_dfl_wr_inst_n_2,
      \gstage1.q_dly_reg[31]_0\(31) => mcf_dfl_wr_inst_n_86,
      \gstage1.q_dly_reg[31]_0\(30) => mcf_dfl_wr_inst_n_87,
      \gstage1.q_dly_reg[31]_0\(29) => mcf_dfl_wr_inst_n_88,
      \gstage1.q_dly_reg[31]_0\(28) => mcf_dfl_wr_inst_n_89,
      \gstage1.q_dly_reg[31]_0\(27) => mcf_dfl_wr_inst_n_90,
      \gstage1.q_dly_reg[31]_0\(26) => mcf_dfl_wr_inst_n_91,
      \gstage1.q_dly_reg[31]_0\(25) => mcf_dfl_wr_inst_n_92,
      \gstage1.q_dly_reg[31]_0\(24) => mcf_dfl_wr_inst_n_93,
      \gstage1.q_dly_reg[31]_0\(23) => mcf_dfl_wr_inst_n_94,
      \gstage1.q_dly_reg[31]_0\(22) => mcf_dfl_wr_inst_n_95,
      \gstage1.q_dly_reg[31]_0\(21) => mcf_dfl_wr_inst_n_96,
      \gstage1.q_dly_reg[31]_0\(20) => mcf_dfl_wr_inst_n_97,
      \gstage1.q_dly_reg[31]_0\(19) => mcf_dfl_wr_inst_n_98,
      \gstage1.q_dly_reg[31]_0\(18) => mcf_dfl_wr_inst_n_99,
      \gstage1.q_dly_reg[31]_0\(17) => mcf_dfl_wr_inst_n_100,
      \gstage1.q_dly_reg[31]_0\(16) => mcf_dfl_wr_inst_n_101,
      \gstage1.q_dly_reg[31]_0\(15) => mcf_dfl_wr_inst_n_102,
      \gstage1.q_dly_reg[31]_0\(14) => mcf_dfl_wr_inst_n_103,
      \gstage1.q_dly_reg[31]_0\(13) => mcf_dfl_wr_inst_n_104,
      \gstage1.q_dly_reg[31]_0\(12) => mcf_dfl_wr_inst_n_105,
      \gstage1.q_dly_reg[31]_0\(11) => mcf_dfl_wr_inst_n_106,
      \gstage1.q_dly_reg[31]_0\(10) => mcf_dfl_wr_inst_n_107,
      \gstage1.q_dly_reg[31]_0\(9) => mcf_dfl_wr_inst_n_108,
      \gstage1.q_dly_reg[31]_0\(8) => mcf_dfl_wr_inst_n_109,
      \gstage1.q_dly_reg[31]_0\(7) => mcf_dfl_wr_inst_n_110,
      \gstage1.q_dly_reg[31]_0\(6) => mcf_dfl_wr_inst_n_111,
      \gstage1.q_dly_reg[31]_0\(5) => mcf_dfl_wr_inst_n_112,
      \gstage1.q_dly_reg[31]_0\(4) => mcf_dfl_wr_inst_n_113,
      \gstage1.q_dly_reg[31]_0\(3) => mcf_dfl_wr_inst_n_114,
      \gstage1.q_dly_reg[31]_0\(2) => mcf_dfl_wr_inst_n_115,
      \gstage1.q_dly_reg[31]_0\(1) => mcf_dfl_wr_inst_n_116,
      \gstage1.q_dly_reg[31]_0\(0) => mcf_dfl_wr_inst_n_117,
      mcdf_full(1 downto 0) => mcdf_full(1 downto 0),
      p_0_out => p_0_out,
      \packet_cnt_reg[0]\(0) => \packet_cnt_reg[0]\(0),
      ram_init_done_i_reg => \^rom_rd_addr_i\,
      rom_rd_addr_int => rom_rd_addr_int,
      rom_rd_addr_int_0 => rom_rd_addr_int_0,
      rom_rd_addr_int_1 => rom_rd_addr_int_1,
      sdp_rd_addr_in_i_1 => sdp_rd_addr_in_i_1,
      sdp_rd_addr_in_i_2 => sdp_rd_addr_in_i_2,
      sdpo_int(0) => sdpo_int(0),
      storage_data1(0) => \^sdp_rd_addr_in_i\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\ is
  port (
    active_ch_dly_reg_r_3 : out STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    ENA_I_10 : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    ENB_I_20 : out STD_LOGIC;
    ENB_I_21 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    mctf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    ENA_dly_D : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\ : entity is "multi_channel_fifo";
end \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^active_ch_dly_reg[4][0]\ : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_1 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_10 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_11 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_12 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_13 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_14 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_15 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_16 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_17 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_18 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_19 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_2 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_20 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_5 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_6 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_7 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_8 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_9 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_2 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_37 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_38 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_39 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_40 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_41 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_42 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_43 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_44 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_45 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_46 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_47 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_48 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_49 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_50 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_51 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_52 : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  \active_ch_dly_reg[4][0]\ <= \^active_ch_dly_reg[4][0]\;
mcf_dfl_rd_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\
     port map (
      ADDRA(0) => ADDRA(0),
      ENB_I => ENB_I,
      ENB_I_11 => ENB_I_11,
      ENB_I_12 => ENB_I_12,
      ENB_I_13 => ENB_I_13,
      ENB_I_14 => ENB_I_14,
      ENB_I_15 => ENB_I_15,
      ENB_I_16 => ENB_I_16,
      ENB_I_17 => ENB_I_17,
      ENB_I_18 => ENB_I_18,
      ENB_I_19 => ENB_I_19,
      ENB_I_20 => ENB_I_20,
      ENB_I_21 => ENB_I_21,
      ENB_dly_D => ENB_dly_D,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mcf_dfl_rd_inst_n_1,
      aclk => aclk,
      active_ch_dly_reg_r_3 => \^active_ch_dly_reg[4][0]\,
      areset_d1 => areset_d1,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      \gfwd_mode.storage_data1_reg[0]\ => \^d\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => mcf_dfl_wr_inst_n_2,
      \gfwd_mode.storage_data1_reg[0]_1\(15) => mcf_dfl_wr_inst_n_37,
      \gfwd_mode.storage_data1_reg[0]_1\(14) => mcf_dfl_wr_inst_n_38,
      \gfwd_mode.storage_data1_reg[0]_1\(13) => mcf_dfl_wr_inst_n_39,
      \gfwd_mode.storage_data1_reg[0]_1\(12) => mcf_dfl_wr_inst_n_40,
      \gfwd_mode.storage_data1_reg[0]_1\(11) => mcf_dfl_wr_inst_n_41,
      \gfwd_mode.storage_data1_reg[0]_1\(10) => mcf_dfl_wr_inst_n_42,
      \gfwd_mode.storage_data1_reg[0]_1\(9) => mcf_dfl_wr_inst_n_43,
      \gfwd_mode.storage_data1_reg[0]_1\(8) => mcf_dfl_wr_inst_n_44,
      \gfwd_mode.storage_data1_reg[0]_1\(7) => mcf_dfl_wr_inst_n_45,
      \gfwd_mode.storage_data1_reg[0]_1\(6) => mcf_dfl_wr_inst_n_46,
      \gfwd_mode.storage_data1_reg[0]_1\(5) => mcf_dfl_wr_inst_n_47,
      \gfwd_mode.storage_data1_reg[0]_1\(4) => mcf_dfl_wr_inst_n_48,
      \gfwd_mode.storage_data1_reg[0]_1\(3) => mcf_dfl_wr_inst_n_49,
      \gfwd_mode.storage_data1_reg[0]_1\(2) => mcf_dfl_wr_inst_n_50,
      \gfwd_mode.storage_data1_reg[0]_1\(1) => mcf_dfl_wr_inst_n_51,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => mcf_dfl_wr_inst_n_52,
      \gfwd_rev.storage_data1_reg[0]\ => \gfwd_rev.storage_data1_reg[0]\,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_rd_inst_n_2,
      \gnstage1.q_dly_reg[0][0]\ => bram_rd_en,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\ => \pf_thresh_dly_reg[2][14]\,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      sdpo_int(15) => mcf_dfl_rd_inst_n_5,
      sdpo_int(14) => mcf_dfl_rd_inst_n_6,
      sdpo_int(13) => mcf_dfl_rd_inst_n_7,
      sdpo_int(12) => mcf_dfl_rd_inst_n_8,
      sdpo_int(11) => mcf_dfl_rd_inst_n_9,
      sdpo_int(10) => mcf_dfl_rd_inst_n_10,
      sdpo_int(9) => mcf_dfl_rd_inst_n_11,
      sdpo_int(8) => mcf_dfl_rd_inst_n_12,
      sdpo_int(7) => mcf_dfl_rd_inst_n_13,
      sdpo_int(6) => mcf_dfl_rd_inst_n_14,
      sdpo_int(5) => mcf_dfl_rd_inst_n_15,
      sdpo_int(4) => mcf_dfl_rd_inst_n_16,
      sdpo_int(3) => mcf_dfl_rd_inst_n_17,
      sdpo_int(2) => mcf_dfl_rd_inst_n_18,
      sdpo_int(1) => mcf_dfl_rd_inst_n_19,
      sdpo_int(0) => mcf_dfl_rd_inst_n_20
    );
mcf_dfl_wr_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      D(15) => mcf_dfl_rd_inst_n_5,
      D(14) => mcf_dfl_rd_inst_n_6,
      D(13) => mcf_dfl_rd_inst_n_7,
      D(12) => mcf_dfl_rd_inst_n_8,
      D(11) => mcf_dfl_rd_inst_n_9,
      D(10) => mcf_dfl_rd_inst_n_10,
      D(9) => mcf_dfl_rd_inst_n_11,
      D(8) => mcf_dfl_rd_inst_n_12,
      D(7) => mcf_dfl_rd_inst_n_13,
      D(6) => mcf_dfl_rd_inst_n_14,
      D(5) => mcf_dfl_rd_inst_n_15,
      D(4) => mcf_dfl_rd_inst_n_16,
      D(3) => mcf_dfl_rd_inst_n_17,
      D(2) => mcf_dfl_rd_inst_n_18,
      D(1) => mcf_dfl_rd_inst_n_19,
      D(0) => mcf_dfl_rd_inst_n_20,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(29 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(29 downto 0),
      DI(7 downto 0) => DI(7 downto 0),
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I_1,
      ENA_I_10 => ENA_I_10,
      ENA_I_2 => ENA_I_2,
      ENA_I_3 => ENA_I_3,
      ENA_I_4 => ENA_I_4,
      ENA_I_5 => ENA_I_5,
      ENA_I_6 => ENA_I_6,
      ENA_I_7 => ENA_I_7,
      ENA_I_8 => ENA_I_8,
      ENA_I_9 => ENA_I_9,
      ENA_dly_D => ENA_dly_D,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      S(0) => S(0),
      aclk => aclk,
      \active_ch_dly_reg[4][0]_0\ => \^active_ch_dly_reg[4][0]\,
      \active_ch_dly_reg[4][0]_1\ => mcf_dfl_rd_inst_n_1,
      active_ch_dly_reg_r_3_0 => active_ch_dly_reg_r_3,
      addr_rollover_r_reg(6 downto 0) => addr_rollover_r_reg(6 downto 0),
      areset_d1 => areset_d1,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.storage_data1_reg[0]\ => \^d\(0),
      \gfwd_mode.storage_data1_reg[45]\ => mcf_dfl_rd_inst_n_2,
      \gfwd_mode.storage_data1_reg[45]_0\ => \gfwd_mode.storage_data1_reg[45]\,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_wr_inst_n_2,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15) => mcf_dfl_wr_inst_n_37,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(14) => mcf_dfl_wr_inst_n_38,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(13) => mcf_dfl_wr_inst_n_39,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(12) => mcf_dfl_wr_inst_n_40,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(11) => mcf_dfl_wr_inst_n_41,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(10) => mcf_dfl_wr_inst_n_42,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(9) => mcf_dfl_wr_inst_n_43,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(8) => mcf_dfl_wr_inst_n_44,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(7) => mcf_dfl_wr_inst_n_45,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(6) => mcf_dfl_wr_inst_n_46,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(5) => mcf_dfl_wr_inst_n_47,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(4) => mcf_dfl_wr_inst_n_48,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(3) => mcf_dfl_wr_inst_n_49,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(2) => mcf_dfl_wr_inst_n_50,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(1) => mcf_dfl_wr_inst_n_51,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(0) => mcf_dfl_wr_inst_n_52,
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\ => \pf_thresh_dly_reg[2][14]\,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      sdpo_int(0) => sdpo_int(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\ is
  port (
    \gclr.prog_full_i_reg\ : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    ENB_I_10 : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    awgen_to_mcpf_tvalid : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    argen_to_mcpf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    mcpf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rom_rd_addr_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstart_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ENA_dly_D : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\ : entity is "multi_channel_fifo";
end \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gclr.prog_full_i_reg\ : STD_LOGIC;
  signal \^greg_out.qspo_reg[15]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mcf_dfl_rd_inst_n_10 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_11 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_12 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_13 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_14 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_15 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_16 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_17 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_18 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_19 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_2 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_20 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_21 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_3 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_6 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_7 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_8 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_9 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_1 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_32 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_33 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_34 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_35 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_36 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_37 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_38 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_39 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_40 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_41 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_42 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_43 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_44 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_45 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_46 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_47 : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  \gclr.prog_full_i_reg\ <= \^gclr.prog_full_i_reg\;
  \greg_out.QSPO_reg[15]\(0) <= \^greg_out.qspo_reg[15]\(0);
mcf_dfl_rd_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\
     port map (
      ENB_I => ENB_I,
      ENB_I_10 => ENB_I_10,
      ENB_I_11 => ENB_I_11,
      ENB_I_12 => ENB_I_12,
      ENB_I_13 => ENB_I_13,
      ENB_I_14 => ENB_I_14,
      ENB_I_15 => ENB_I_15,
      ENB_I_16 => ENB_I_16,
      ENB_I_17 => ENB_I_17,
      ENB_I_18 => ENB_I_18,
      ENB_I_19 => ENB_I_19,
      ENB_dly_D => ENB_dly_D,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mcf_dfl_rd_inst_n_2,
      aclk => aclk,
      active_ch_dly_reg_r_3 => active_ch_dly_reg_r_3,
      areset_d1 => areset_d1,
      argen_to_mcpf_tvalid => argen_to_mcpf_tvalid,
      \gclr.prog_full_i_reg\ => \^gclr.prog_full_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \^d\(0),
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \^greg_out.qspo_reg[15]\(0),
      \gfwd_mode.storage_data1_reg[0]_1\ => mcf_dfl_wr_inst_n_1,
      \gfwd_mode.storage_data1_reg[0]_2\(15) => mcf_dfl_wr_inst_n_32,
      \gfwd_mode.storage_data1_reg[0]_2\(14) => mcf_dfl_wr_inst_n_33,
      \gfwd_mode.storage_data1_reg[0]_2\(13) => mcf_dfl_wr_inst_n_34,
      \gfwd_mode.storage_data1_reg[0]_2\(12) => mcf_dfl_wr_inst_n_35,
      \gfwd_mode.storage_data1_reg[0]_2\(11) => mcf_dfl_wr_inst_n_36,
      \gfwd_mode.storage_data1_reg[0]_2\(10) => mcf_dfl_wr_inst_n_37,
      \gfwd_mode.storage_data1_reg[0]_2\(9) => mcf_dfl_wr_inst_n_38,
      \gfwd_mode.storage_data1_reg[0]_2\(8) => mcf_dfl_wr_inst_n_39,
      \gfwd_mode.storage_data1_reg[0]_2\(7) => mcf_dfl_wr_inst_n_40,
      \gfwd_mode.storage_data1_reg[0]_2\(6) => mcf_dfl_wr_inst_n_41,
      \gfwd_mode.storage_data1_reg[0]_2\(5) => mcf_dfl_wr_inst_n_42,
      \gfwd_mode.storage_data1_reg[0]_2\(4) => mcf_dfl_wr_inst_n_43,
      \gfwd_mode.storage_data1_reg[0]_2\(3) => mcf_dfl_wr_inst_n_44,
      \gfwd_mode.storage_data1_reg[0]_2\(2) => mcf_dfl_wr_inst_n_45,
      \gfwd_mode.storage_data1_reg[0]_2\(1) => mcf_dfl_wr_inst_n_46,
      \gfwd_mode.storage_data1_reg[0]_2\(0) => mcf_dfl_wr_inst_n_47,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_rd_inst_n_3,
      \gnstage1.q_dly_reg[0][0]\ => bram_rd_en,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16 downto 0),
      p_0_out => p_0_out,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      sdpo_int(15) => mcf_dfl_rd_inst_n_6,
      sdpo_int(14) => mcf_dfl_rd_inst_n_7,
      sdpo_int(13) => mcf_dfl_rd_inst_n_8,
      sdpo_int(12) => mcf_dfl_rd_inst_n_9,
      sdpo_int(11) => mcf_dfl_rd_inst_n_10,
      sdpo_int(10) => mcf_dfl_rd_inst_n_11,
      sdpo_int(9) => mcf_dfl_rd_inst_n_12,
      sdpo_int(8) => mcf_dfl_rd_inst_n_13,
      sdpo_int(7) => mcf_dfl_rd_inst_n_14,
      sdpo_int(6) => mcf_dfl_rd_inst_n_15,
      sdpo_int(5) => mcf_dfl_rd_inst_n_16,
      sdpo_int(4) => mcf_dfl_rd_inst_n_17,
      sdpo_int(3) => mcf_dfl_rd_inst_n_18,
      sdpo_int(2) => mcf_dfl_rd_inst_n_19,
      sdpo_int(1) => mcf_dfl_rd_inst_n_20,
      sdpo_int(0) => mcf_dfl_rd_inst_n_21
    );
mcf_dfl_wr_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\
     port map (
      D(15) => mcf_dfl_rd_inst_n_6,
      D(14) => mcf_dfl_rd_inst_n_7,
      D(13) => mcf_dfl_rd_inst_n_8,
      D(12) => mcf_dfl_rd_inst_n_9,
      D(11) => mcf_dfl_rd_inst_n_10,
      D(10) => mcf_dfl_rd_inst_n_11,
      D(9) => mcf_dfl_rd_inst_n_12,
      D(8) => mcf_dfl_rd_inst_n_13,
      D(7) => mcf_dfl_rd_inst_n_14,
      D(6) => mcf_dfl_rd_inst_n_15,
      D(5) => mcf_dfl_rd_inst_n_16,
      D(4) => mcf_dfl_rd_inst_n_17,
      D(3) => mcf_dfl_rd_inst_n_18,
      D(2) => mcf_dfl_rd_inst_n_19,
      D(1) => mcf_dfl_rd_inst_n_20,
      D(0) => mcf_dfl_rd_inst_n_21,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(27 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(27 downto 0),
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I_1,
      ENA_I_2 => ENA_I_2,
      ENA_I_3 => ENA_I_3,
      ENA_I_4 => ENA_I_4,
      ENA_I_5 => ENA_I_5,
      ENA_I_6 => ENA_I_6,
      ENA_I_7 => ENA_I_7,
      ENA_I_8 => ENA_I_8,
      ENA_I_9 => ENA_I_9,
      ENA_dly_D => ENA_dly_D,
      Q(0) => \^greg_out.qspo_reg[15]\(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      \active_ch_dly_reg[4][0]_0\ => mcf_dfl_rd_inst_n_2,
      active_ch_dly_reg_r_3 => active_ch_dly_reg_r_3,
      areset_d1 => areset_d1,
      awgen_to_mcpf_tvalid => awgen_to_mcpf_tvalid,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => mcf_dfl_rd_inst_n_3,
      \gfwd_mode.storage_data1_reg[0]_1\ => \^d\(0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_wr_inst_n_1,
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\ => \^gclr.prog_full_i_reg\,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      sdpo_int(15) => mcf_dfl_wr_inst_n_32,
      sdpo_int(14) => mcf_dfl_wr_inst_n_33,
      sdpo_int(13) => mcf_dfl_wr_inst_n_34,
      sdpo_int(12) => mcf_dfl_wr_inst_n_35,
      sdpo_int(11) => mcf_dfl_wr_inst_n_36,
      sdpo_int(10) => mcf_dfl_wr_inst_n_37,
      sdpo_int(9) => mcf_dfl_wr_inst_n_38,
      sdpo_int(8) => mcf_dfl_wr_inst_n_39,
      sdpo_int(7) => mcf_dfl_wr_inst_n_40,
      sdpo_int(6) => mcf_dfl_wr_inst_n_41,
      sdpo_int(5) => mcf_dfl_wr_inst_n_42,
      sdpo_int(4) => mcf_dfl_wr_inst_n_43,
      sdpo_int(3) => mcf_dfl_wr_inst_n_44,
      sdpo_int(2) => mcf_dfl_wr_inst_n_45,
      sdpo_int(1) => mcf_dfl_wr_inst_n_46,
      sdpo_int(0) => mcf_dfl_wr_inst_n_47,
      tstart_reg(13 downto 0) => tstart_reg(13 downto 0),
      \wr_rst_reg_reg[15]\(1 downto 0) => Q(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top is
  port (
    counts_matched : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    mem_init_done : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    argen_to_mcpf_tvalid : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    argen_to_mctf_tvalid : out STD_LOGIC;
    \gpr1.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    I147 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    s_axis_tid_arb_i : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 0 to 0 );
    tid_fifo_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    we_bcnt : in STD_LOGIC;
    we_ar_txn : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
end design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top is
  signal \^gpfs.prog_full_i_reg\ : STD_LOGIC;
begin
  \gpfs.prog_full_i_reg\ <= \^gpfs.prog_full_i_reg\;
ar_mpf_inst: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf
     port map (
      PAYLOAD_FROM_MTF(6 downto 1) => \gstage1.q_dly_reg[14]\(5 downto 0),
      PAYLOAD_FROM_MTF(0) => PAYLOAD_FROM_MTF(0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      \gfwd_mode.m_valid_i_reg\ => argen_to_mcpf_tvalid,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[6]\ => \goreg_dm.dout_i_reg[6]\(0),
      \gpfs.prog_full_i_reg\ => \^gpfs.prog_full_i_reg\,
      \out\ => \out\,
      p_19_out => p_19_out,
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
ar_txn_inst: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn
     port map (
      I147(31 downto 0) => I147(31 downto 0),
      PAYLOAD_FROM_MTF(0) => PAYLOAD_FROM_MTF(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      WR_DATA(28 downto 0) => WR_DATA(28 downto 0),
      aclk => aclk,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      counts_matched => counts_matched,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfwd_rev.state_reg[0]\(0) => \gfwd_rev.state_reg[0]\(0),
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg_0\,
      \gpfs.prog_full_i_reg_0\ => \^gpfs.prog_full_i_reg\,
      \gpr1.dout_i_reg[37]\(28 downto 0) => \gpr1.dout_i_reg[37]\(28 downto 0),
      \gstage1.q_dly_reg[14]\(8 downto 0) => \gstage1.q_dly_reg[14]\(14 downto 6),
      mem_init_done_reg_0 => mem_init_done,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      tid_fifo_dout(0) => tid_fifo_dout(0),
      \vfifo_mm2s_channel_empty[0]\ => \vfifo_mm2s_channel_empty[0]\,
      \vfifo_mm2s_channel_empty[1]\ => \vfifo_mm2s_channel_empty[1]\,
      we_ar_txn => we_ar_txn,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0\ : entity is "fifo_generator_v13_2_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_wdata[31]\(32 downto 0) => \m_axi_wdata[31]\(32 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2\ : entity is "fifo_generator_v13_2_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2\ is
begin
\gconvfifo.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\
     port map (
      D(3 downto 0) => D(3 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      Q(11 downto 0) => DOUT(11 downto 0),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[31]\ => \gfwd_mode.storage_data1_reg[31]\,
      \gfwd_mode.storage_data1_reg[39]\ => \gfwd_mode.storage_data1_reg[39]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \out\ => \out\,
      prog_full_i => prog_full_i,
      \tlen_cntr_reg_reg[0]\ => \tlen_cntr_reg_reg[0]\,
      \tlen_cntr_reg_reg[0]_0\ => \tlen_cntr_reg_reg[0]_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\ => \tlen_cntr_reg_reg[4]\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\,
      \tlen_cntr_reg_reg[6]\ => \tlen_cntr_reg_reg[6]\,
      \tlen_cntr_reg_reg[6]_0\ => \tlen_cntr_reg_reg[6]_0\,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_mcf_txn_top is
  port (
    active_ch_dly_reg_r_3 : out STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : out STD_LOGIC;
    sdp_rd_addr_in_i : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    I147 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    we_ar_txn : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    WR_DATA : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \gpr1.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rstram_b : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    mctf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_mcf_txn_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_mcf_txn_top is
  signal ADDRB : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\ : STD_LOGIC;
  signal bram_payload : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal bram_rd_addr : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal bram_rd_en : STD_LOGIC;
  signal mcf_inst_n_54 : STD_LOGIC;
begin
bram_inst: entity work.design_1_axi_vfifo_ctrl_0_0_bram_top
     port map (
      D(14 downto 0) => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0\(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\,
      ENA_I_0 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\,
      ENA_I_10 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\,
      ENA_I_12 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\,
      ENA_I_14 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\,
      ENA_I_16 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I\,
      ENA_I_18 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I\,
      ENA_I_2 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I\,
      ENA_I_20 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I\,
      ENA_I_4 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\,
      ENA_I_6 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\,
      ENA_I_8 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\,
      ENA_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D\,
      ENB_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\,
      ENB_I_1 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\,
      ENB_I_11 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\,
      ENB_I_13 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\,
      ENB_I_15 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\,
      ENB_I_17 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I\,
      ENB_I_19 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I\,
      ENB_I_21 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I\,
      ENB_I_3 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I\,
      ENB_I_5 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\,
      ENB_I_7 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\,
      ENB_I_9 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\,
      ENB_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D\,
      Q(29 downto 0) => bram_payload(29 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15) => ADDRB(4),
      \gfwd_mode.storage_data1_reg[16]\(14 downto 0) => bram_rd_addr(15 downto 1),
      ram_rstram_b => ram_rstram_b,
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\gbmg_do.bram_dout_dly_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2\
     port map (
      D(14 downto 0) => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0\(14 downto 0),
      Q(14) => \gpr1.dout_i_reg[37]\(6),
      Q(13 downto 6) => I147(7 downto 0),
      Q(5 downto 0) => \gpr1.dout_i_reg[37]\(5 downto 0),
      WR_DATA(28 downto 0) => WR_DATA(28 downto 0),
      aclk => aclk,
      \gnstage1.q_dly_reg[1][0]\(28 downto 0) => \gnstage1.q_dly_reg[1][0]\(28 downto 0),
      mem_init_done => mem_init_done,
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
mcf_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      D(0) => sdp_rd_addr_in_i,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(29 downto 0) => bram_payload(29 downto 0),
      DI(7 downto 0) => DI(7 downto 0),
      E(0) => E(0),
      ENA_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\,
      ENA_I_0 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\,
      ENA_I_1 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\,
      ENA_I_10 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\,
      ENA_I_2 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\,
      ENA_I_3 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\,
      ENA_I_4 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I\,
      ENA_I_5 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I\,
      ENA_I_6 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\,
      ENA_I_7 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I\,
      ENA_I_8 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I\,
      ENA_I_9 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\,
      ENA_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D\,
      ENB_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\,
      ENB_I_11 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\,
      ENB_I_12 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\,
      ENB_I_13 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\,
      ENB_I_14 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\,
      ENB_I_15 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I\,
      ENB_I_16 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I\,
      ENB_I_17 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\,
      ENB_I_18 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I\,
      ENB_I_19 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I\,
      ENB_I_20 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\,
      ENB_I_21 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\,
      ENB_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D\,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      S(0) => S(0),
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]\,
      active_ch_dly_reg_r_3 => active_ch_dly_reg_r_3,
      addr_rollover_r_reg(6 downto 0) => D(6 downto 0),
      areset_d1 => areset_d1,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[45]\ => \gfwd_mode.storage_data1_reg[45]\,
      \gfwd_rev.storage_data1_reg[0]\ => \gfwd_rev.storage_data1_reg[0]\,
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16) => ADDRB(4),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(15 downto 1) => bram_rd_addr(15 downto 1),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(0) => mcf_inst_n_54,
      \pf_thresh_dly_reg[2][14]\ => \pf_thresh_dly_reg[2][14]\,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      sdpo_int(0) => sdpo_int(0)
    );
tid_dly_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1\
     port map (
      I147(0) => I147(8),
      Q(0) => Q(1),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => mcf_inst_n_54
    );
vld_dly_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15\
     port map (
      Q(0) => Q(1),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gcc0.gc0.count_d1_reg[3]\ => \gcc0.gc0.count_d1_reg[3]\,
      \gcc0.gc0.count_d1_reg[3]_0\(0) => \gcc0.gc0.count_d1_reg[3]_0\(0),
      mem_init_done => mem_init_done,
      \out\ => \out\,
      p_19_out => p_19_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      we_ar_txn => we_ar_txn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\ is
  port (
    \gclr.prog_full_i_reg\ : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    mcpf_to_argen_tvalid : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    curr_state_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    active_ch_dly_reg_r_2 : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    awgen_to_mcpf_tvalid : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    argen_to_mcpf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mcpf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rom_rd_addr_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\ : entity is "mcf_txn_top";
end \design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\ is
  signal ADDRB : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal bram_payload : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal bram_rd_addr : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal bram_rd_en : STD_LOGIC;
  signal mcf_inst_n_50 : STD_LOGIC;
begin
bram_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0\
     port map (
      D(12 downto 0) => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I\,
      ENA_I_0 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\,
      ENA_I_10 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\,
      ENA_I_12 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\,
      ENA_I_14 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\,
      ENA_I_16 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\,
      ENA_I_18 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\,
      ENA_I_2 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I\,
      ENA_I_4 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I\,
      ENA_I_6 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\,
      ENA_I_8 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\,
      ENA_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D\,
      ENB_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I\,
      ENB_I_1 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\,
      ENB_I_11 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\,
      ENB_I_13 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\,
      ENB_I_15 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\,
      ENB_I_17 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\,
      ENB_I_19 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\,
      ENB_I_3 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I\,
      ENB_I_5 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I\,
      ENB_I_7 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\,
      ENB_I_9 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\,
      ENB_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D\,
      Q(27 downto 0) => bram_payload(27 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15) => ADDRB(4),
      \gfwd_mode.storage_data1_reg[16]\(14 downto 0) => bram_rd_addr(15 downto 1),
      ram_rstram_b_2 => ram_rstram_b_2,
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\gbmg_do.bram_dout_dly_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4\
     port map (
      D(12 downto 0) => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0\(12 downto 0),
      DIN(12 downto 0) => DIN(13 downto 1),
      Q(0) => Q(1),
      aclk => aclk
    );
mcf_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\
     port map (
      D(0) => sdp_rd_addr_in_i,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(27 downto 0) => bram_payload(27 downto 0),
      E(0) => E(0),
      ENA_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I\,
      ENA_I_0 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\,
      ENA_I_1 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\,
      ENA_I_2 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I\,
      ENA_I_3 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I\,
      ENA_I_4 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\,
      ENA_I_5 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\,
      ENA_I_6 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\,
      ENA_I_7 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\,
      ENA_I_8 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\,
      ENA_I_9 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\,
      ENA_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D\,
      ENB_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I\,
      ENB_I_10 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\,
      ENB_I_11 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\,
      ENB_I_12 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I\,
      ENB_I_13 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I\,
      ENB_I_14 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\,
      ENB_I_15 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\,
      ENB_I_16 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\,
      ENB_I_17 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\,
      ENB_I_18 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\,
      ENB_I_19 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\,
      ENB_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D\,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      active_ch_dly_reg_r_3 => active_ch_dly_reg_r_3,
      areset_d1 => areset_d1,
      argen_to_mcpf_tvalid => argen_to_mcpf_tvalid,
      awgen_to_mcpf_tvalid => awgen_to_mcpf_tvalid,
      bram_rd_en => bram_rd_en,
      \gclr.prog_full_i_reg\ => \gclr.prog_full_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \greg_out.QSPO_reg[15]\(0) => \greg_out.QSPO_reg[15]\(0),
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16) => ADDRB(4),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(15 downto 1) => bram_rd_addr(15 downto 1),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(0) => mcf_inst_n_50,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      tstart_reg(13 downto 0) => D(13 downto 0)
    );
tid_dly_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54\
     port map (
      DIN(0) => DIN(0),
      Q(0) => Q(1),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => mcf_inst_n_50
    );
trans_dly_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3\
     port map (
      DIN(0) => DIN(14),
      Q(0) => Q(1),
      aclk => aclk,
      active_ch_dly_reg_r_2 => active_ch_dly_reg_r_2,
      curr_state_reg(0) => curr_state_reg(0)
    );
vld_dly_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55\
     port map (
      Q(0) => Q(1),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1\ : entity is "fifo_generator_v13_2_1";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1\ is
begin
inst_fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_wdata[31]\(32 downto 0) => \m_axi_wdata[31]\(32 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5\ is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5\ : entity is "fifo_generator_v13_2_1";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5\ is
begin
inst_fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2\
     port map (
      D(3 downto 0) => D(3 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      DOUT(11 downto 0) => Q(11 downto 0),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[31]\ => \gfwd_mode.storage_data1_reg[31]\,
      \gfwd_mode.storage_data1_reg[39]\ => \gfwd_mode.storage_data1_reg[39]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \out\ => \out\,
      prog_full_i => prog_full_i,
      \tlen_cntr_reg_reg[0]\ => \tlen_cntr_reg_reg[0]\,
      \tlen_cntr_reg_reg[0]_0\ => \tlen_cntr_reg_reg[0]_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\ => \tlen_cntr_reg_reg[4]\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\,
      \tlen_cntr_reg_reg[6]\ => \tlen_cntr_reg_reg[6]\,
      \tlen_cntr_reg_reg[6]_0\ => \tlen_cntr_reg_reg[6]_0\,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\ : entity is "fifo_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\ is
begin
fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_wdata[31]\(32 downto 0) => \m_axi_wdata[31]\(32 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\ : entity is "fifo_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\ is
begin
fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5\
     port map (
      D(3 downto 0) => D(3 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      Q(11 downto 0) => DOUT(11 downto 0),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[31]\ => \gfwd_mode.storage_data1_reg[31]\,
      \gfwd_mode.storage_data1_reg[39]\ => \gfwd_mode.storage_data1_reg[39]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \out\ => \out\,
      prog_full_i => prog_full_i,
      \tlen_cntr_reg_reg[0]\ => \tlen_cntr_reg_reg[0]\,
      \tlen_cntr_reg_reg[0]_0\ => \tlen_cntr_reg_reg[0]_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\ => \tlen_cntr_reg_reg[4]\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\,
      \tlen_cntr_reg_reg[6]\ => \tlen_cntr_reg_reg[6]\,
      \tlen_cntr_reg_reg[6]_0\ => \tlen_cntr_reg_reg[6]_0\,
      \wr_rst_reg_reg[15]\(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top is
  port (
    DI : out STD_LOGIC_VECTOR ( 40 downto 0 );
    POR_A : out STD_LOGIC;
    I147 : out STD_LOGIC_VECTOR ( 40 downto 0 );
    M_AXI_ARVALID : out STD_LOGIC;
    POR_A_0 : out STD_LOGIC;
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prog_full_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid_i : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \active_ch_dly_reg[1]_6\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntrs_eql_dly : out STD_LOGIC;
    \active_ch_dly_reg[2][0]\ : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    prog_full_i_1 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_rstram_b : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    \active_ch_dly_reg[1][0]\ : in STD_LOGIC;
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC;
    mm2s_trans_last_arb : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 39 downto 0 );
    TREADY_S2MM : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top is
  signal \^di\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \^i147\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \^m_axi_arvalid\ : STD_LOGIC;
  signal \^q_reg\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 30 to 30 );
  signal ar_address_inc : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\ : STD_LOGIC;
  signal \ar_txn_inst/counts_matched\ : STD_LOGIC;
  signal \ar_txn_inst/mem_init_done\ : STD_LOGIC;
  signal \ar_txn_inst/mux4_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ar_txn_inst/we_ar_txn\ : STD_LOGIC;
  signal \ar_txn_inst/we_bcnt\ : STD_LOGIC;
  signal argen_inst_n_1 : STD_LOGIC;
  signal argen_inst_n_6 : STD_LOGIC;
  signal argen_inst_n_9 : STD_LOGIC;
  signal argen_to_mcpf_payload : STD_LOGIC_VECTOR ( 1 to 1 );
  signal argen_to_mcpf_tvalid : STD_LOGIC;
  signal argen_to_mctf_tvalid : STD_LOGIC;
  signal \aw_rslice1/p_0_out\ : STD_LOGIC;
  signal awgen_inst_n_62 : STD_LOGIC;
  signal awgen_inst_n_66 : STD_LOGIC;
  signal awgen_inst_n_68 : STD_LOGIC;
  signal awgen_to_mcpf_payload : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal awgen_to_mcpf_tvalid : STD_LOGIC;
  signal awgen_to_mctf_payload : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal awgen_to_mctf_tvalid : STD_LOGIC;
  signal curr_state : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\ : STD_LOGIC;
  signal garb_n_3 : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\ : STD_LOGIC;
  signal gs2mm_n_1 : STD_LOGIC;
  signal gs2mm_n_10 : STD_LOGIC;
  signal gs2mm_n_11 : STD_LOGIC;
  signal gs2mm_n_2 : STD_LOGIC;
  signal gs2mm_n_9 : STD_LOGIC;
  signal mcdf_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mcdf_inst_n_13 : STD_LOGIC;
  signal mcdf_inst_n_16 : STD_LOGIC;
  signal mcdf_inst_n_7 : STD_LOGIC;
  signal mcdf_inst_n_8 : STD_LOGIC;
  signal mcdf_to_awgen_payload : STD_LOGIC_VECTOR ( 66 downto 0 );
  signal mcdf_to_awgen_tvalid : STD_LOGIC;
  signal \mcf_dfl_wr_inst/ram_init_done_i\ : STD_LOGIC;
  signal \mcf_dfl_wr_inst/rom_rd_addr_i\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_0\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_1\ : STD_LOGIC;
  signal \mcf_inst/sdp_rd_addr_in_i\ : STD_LOGIC;
  signal \mcf_inst/sdp_rd_addr_in_i_2\ : STD_LOGIC;
  signal \mcf_inst/sdp_rd_addr_out_i\ : STD_LOGIC;
  signal mcpf_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mcpf_inst_n_0 : STD_LOGIC;
  signal mcpf_inst_n_20 : STD_LOGIC;
  signal mcpf_inst_n_21 : STD_LOGIC;
  signal mcpf_inst_n_22 : STD_LOGIC;
  signal mcpf_to_argen_payload : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal mcpf_to_argen_tvalid : STD_LOGIC;
  signal mctf_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mctf_inst_n_0 : STD_LOGIC;
  signal mctf_inst_n_1 : STD_LOGIC;
  signal mctf_inst_n_17 : STD_LOGIC;
  signal mctf_inst_n_18 : STD_LOGIC;
  signal mctf_inst_n_21 : STD_LOGIC;
  signal mctf_inst_n_22 : STD_LOGIC;
  signal mctf_inst_n_23 : STD_LOGIC;
  signal mctf_inst_n_24 : STD_LOGIC;
  signal mctf_inst_n_25 : STD_LOGIC;
  signal mctf_inst_n_26 : STD_LOGIC;
  signal mctf_inst_n_27 : STD_LOGIC;
  signal mctf_inst_n_28 : STD_LOGIC;
  signal mctf_inst_n_29 : STD_LOGIC;
  signal mctf_inst_n_30 : STD_LOGIC;
  signal mctf_inst_n_31 : STD_LOGIC;
  signal mctf_inst_n_32 : STD_LOGIC;
  signal mctf_inst_n_33 : STD_LOGIC;
  signal mctf_inst_n_34 : STD_LOGIC;
  signal mctf_inst_n_35 : STD_LOGIC;
  signal mctf_inst_n_36 : STD_LOGIC;
  signal mctf_inst_n_37 : STD_LOGIC;
  signal mctf_inst_n_38 : STD_LOGIC;
  signal mctf_inst_n_39 : STD_LOGIC;
  signal mctf_inst_n_40 : STD_LOGIC;
  signal mctf_inst_n_41 : STD_LOGIC;
  signal mctf_inst_n_42 : STD_LOGIC;
  signal mctf_inst_n_43 : STD_LOGIC;
  signal mctf_inst_n_44 : STD_LOGIC;
  signal mctf_inst_n_45 : STD_LOGIC;
  signal mctf_inst_n_46 : STD_LOGIC;
  signal mctf_inst_n_47 : STD_LOGIC;
  signal mctf_inst_n_48 : STD_LOGIC;
  signal mctf_inst_n_49 : STD_LOGIC;
  signal mctf_to_argen_payload : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal mem_init_done : STD_LOGIC;
  signal mm2s_inst_n_44 : STD_LOGIC;
  signal mm2s_inst_n_45 : STD_LOGIC;
  signal mm2s_inst_n_47 : STD_LOGIC;
  signal mm2s_inst_n_48 : STD_LOGIC;
  signal mm2s_inst_n_50 : STD_LOGIC;
  signal mm2s_inst_n_51 : STD_LOGIC;
  signal mm2s_to_tdf_tvalid : STD_LOGIC;
  signal \^prog_full_i\ : STD_LOGIC;
  signal prog_full_i_3 : STD_LOGIC;
  signal s2mm_to_awgen_payload : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal s2mm_to_mcdf_payload : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal s_axis_payload_wr_out_i : STD_LOGIC_VECTOR ( 40 downto 33 );
  signal s_axis_tid_arb_i : STD_LOGIC;
  signal s_axis_tvalid_arb_i : STD_LOGIC;
  signal sdp_rd_addr_in_i : STD_LOGIC;
  signal tdest_fifo_dout : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal tdest_fifo_inst_n_0 : STD_LOGIC;
  signal tdest_fifo_inst_n_1 : STD_LOGIC;
  signal tdest_fifo_inst_n_14 : STD_LOGIC;
  signal tdest_fifo_inst_n_19 : STD_LOGIC;
  signal tdest_fifo_inst_n_20 : STD_LOGIC;
  signal tdest_fifo_inst_n_21 : STD_LOGIC;
  signal tdest_fifo_inst_n_22 : STD_LOGIC;
  signal tdest_fifo_inst_n_23 : STD_LOGIC;
  signal tid_fifo_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tid_fifo_inst_n_0 : STD_LOGIC;
  signal tid_fifo_inst_n_3 : STD_LOGIC;
  signal tid_fifo_inst_n_5 : STD_LOGIC;
  signal tlast_to_switch : STD_LOGIC;
  signal valid_pkt_r : STD_LOGIC;
  signal \^vfifo_mm2s_channel_empty[0]\ : STD_LOGIC;
  signal \^vfifo_mm2s_channel_empty[1]\ : STD_LOGIC;
  signal \wdata_rslice1/p_0_out\ : STD_LOGIC;
  signal we_mm2s_valid : STD_LOGIC;
begin
  DI(40 downto 0) <= \^di\(40 downto 0);
  I147(40 downto 0) <= \^i147\(40 downto 0);
  M_AXI_ARVALID <= \^m_axi_arvalid\;
  Q_reg(40 downto 0) <= \^q_reg\(40 downto 0);
  prog_full_i <= \^prog_full_i\;
  \vfifo_mm2s_channel_empty[0]\ <= \^vfifo_mm2s_channel_empty[0]\;
  \vfifo_mm2s_channel_empty[1]\ <= \^vfifo_mm2s_channel_empty[1]\;
argen_inst: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top
     port map (
      I147(31 downto 0) => \^i147\(39 downto 8),
      PAYLOAD_FROM_MTF(0) => \^i147\(40),
      Q(0) => Q(0),
      Q_reg => argen_inst_n_9,
      WR_DATA(28) => mctf_inst_n_21,
      WR_DATA(27) => mctf_inst_n_22,
      WR_DATA(26) => mctf_inst_n_23,
      WR_DATA(25) => mctf_inst_n_24,
      WR_DATA(24) => mctf_inst_n_25,
      WR_DATA(23) => mctf_inst_n_26,
      WR_DATA(22) => mctf_inst_n_27,
      WR_DATA(21) => mctf_inst_n_28,
      WR_DATA(20) => mctf_inst_n_29,
      WR_DATA(19) => mctf_inst_n_30,
      WR_DATA(18) => mctf_inst_n_31,
      WR_DATA(17) => mctf_inst_n_32,
      WR_DATA(16) => mctf_inst_n_33,
      WR_DATA(15) => mctf_inst_n_34,
      WR_DATA(14) => mctf_inst_n_35,
      WR_DATA(13) => mctf_inst_n_36,
      WR_DATA(12) => mctf_inst_n_37,
      WR_DATA(11) => mctf_inst_n_38,
      WR_DATA(10) => mctf_inst_n_39,
      WR_DATA(9) => mctf_inst_n_40,
      WR_DATA(8) => mctf_inst_n_41,
      WR_DATA(7) => mctf_inst_n_42,
      WR_DATA(6) => mctf_inst_n_43,
      WR_DATA(5) => mctf_inst_n_44,
      WR_DATA(4) => mctf_inst_n_45,
      WR_DATA(3) => mctf_inst_n_46,
      WR_DATA(2) => mctf_inst_n_47,
      WR_DATA(1) => mctf_inst_n_48,
      WR_DATA(0) => mctf_inst_n_49,
      aclk => aclk,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      argen_to_mcpf_tvalid => argen_to_mcpf_tvalid,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      counts_matched => \ar_txn_inst/counts_matched\,
      empty_fwft_i_reg => tid_fifo_inst_n_3,
      \gfwd_mode.storage_data1_reg[0]\ => argen_inst_n_6,
      \gfwd_rev.state_reg[0]\(0) => s_axis_tvalid_arb_i,
      \gnstage1.q_dly_reg[1][0]\ => \^m_axi_arvalid\,
      \goreg_dm.dout_i_reg[0]\ => tid_fifo_inst_n_5,
      \goreg_dm.dout_i_reg[6]\(0) => argen_to_mcpf_payload(1),
      \gpfs.prog_full_i_reg\ => \^prog_full_i\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      \gpr1.dout_i_reg[37]\(28 downto 22) => ar_address_inc(29 downto 23),
      \gpr1.dout_i_reg[37]\(21 downto 0) => ar_address_inc(21 downto 0),
      \gstage1.q_dly_reg[14]\(14) => mctf_to_argen_payload(15),
      \gstage1.q_dly_reg[14]\(13 downto 6) => \^i147\(7 downto 0),
      \gstage1.q_dly_reg[14]\(5 downto 0) => mctf_to_argen_payload(6 downto 1),
      mem_init_done => \ar_txn_inst/mem_init_done\,
      \out\ => argen_inst_n_1,
      p_19_out => \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      prog_full_i => prog_full_i_3,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      sdp_rd_addr_in_i => \mcf_inst/sdp_rd_addr_in_i\,
      tid_fifo_dout(0) => tid_fifo_dout(0),
      \vfifo_mm2s_channel_empty[0]\ => \^vfifo_mm2s_channel_empty[0]\,
      \vfifo_mm2s_channel_empty[1]\ => \^vfifo_mm2s_channel_empty[1]\,
      we_ar_txn => \ar_txn_inst/we_ar_txn\,
      we_bcnt => \ar_txn_inst/we_bcnt\
    );
awgen_inst: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_awgen
     port map (
      ADDRA(0) => \^di\(40),
      D(13 downto 1) => awgen_to_mcpf_payload(13 downto 1),
      D(0) => awgen_to_mctf_payload(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0),
      DI(39 downto 0) => \^di\(39 downto 0),
      E(0) => \aw_rslice1/p_0_out\,
      Q(0) => Q(1),
      aclk => aclk,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      awgen_to_mcpf_tvalid => awgen_to_mcpf_tvalid,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gcc0.gc0.count_d1_reg[3]\(0) => E(0),
      \gcc0.gc0.count_d1_reg[5]\(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      \gfwd_mode.m_valid_i_reg\(0) => mcdf_inst_n_13,
      \gfwd_mode.m_valid_i_reg_0\ => gs2mm_n_2,
      \gfwd_mode.m_valid_i_reg_1\(0) => \wdata_rslice1/p_0_out\,
      \gfwd_mode.m_valid_i_reg_2\(0) => valid_pkt_r,
      \gfwd_mode.storage_data1_reg[0]\ => gs2mm_n_9,
      \gfwd_mode.storage_data1_reg[13]\(0) => awgen_inst_n_66,
      \gfwd_mode.storage_data1_reg[15]\(6) => awgen_to_mctf_payload(15),
      \gfwd_mode.storage_data1_reg[15]\(5 downto 1) => awgen_to_mctf_payload(6 downto 2),
      \gfwd_mode.storage_data1_reg[15]\(0) => awgen_inst_n_62,
      \gfwd_mode.storage_data1_reg[5]\ => gs2mm_n_10,
      \gfwd_mode.storage_data1_reg[66]\(65) => mcdf_to_awgen_payload(66),
      \gfwd_mode.storage_data1_reg[66]\(64 downto 0) => mcdf_to_awgen_payload(64 downto 0),
      \gfwd_mode.storage_data1_reg[7]\(5 downto 4) => s2mm_to_awgen_payload(7 downto 6),
      \gfwd_mode.storage_data1_reg[7]\(3 downto 0) => s2mm_to_awgen_payload(4 downto 1),
      \greg_out.QSPO_reg[15]\ => awgen_inst_n_68,
      m_axi_awsize(0) => m_axi_awsize(0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      m_axi_wvalid_i => m_axi_wvalid_i,
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      \out\ => \out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => tid_fifo_inst_n_0
    );
flag_gen_inst: entity work.design_1_axi_vfifo_ctrl_0_0_flag_gen
     port map (
      Q(0) => Q(1),
      Q_reg => mcdf_inst_n_8,
      Q_reg_0 => mcdf_inst_n_7,
      Q_reg_1 => mcpf_inst_n_22,
      Q_reg_2 => mcpf_inst_n_21,
      Q_reg_3 => mctf_inst_n_18,
      Q_reg_4 => mctf_inst_n_17,
      aclk => aclk,
      mcdf_full(1 downto 0) => mcdf_full(1 downto 0),
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0)
    );
garb: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter
     port map (
      Q(0) => \^q_reg\(36),
      Q_reg => \^vfifo_mm2s_channel_empty[1]\,
      Q_reg_0 => \^vfifo_mm2s_channel_empty[0]\,
      Q_reg_1 => argen_inst_n_9,
      aclk => aclk,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      counts_matched => \ar_txn_inst/counts_matched\,
      \gfwd_mode.storage_data1_reg[0]\ => garb_n_3,
      \gfwd_rev.state_reg[1]\(0) => s_axis_tvalid_arb_i,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \^prog_full_i\,
      \gpfs.prog_full_i_reg_1\ => \gpfs.prog_full_i_reg_0\,
      mem_init_done => mem_init_done,
      mm2s_trans_last_arb => mm2s_trans_last_arb,
      mux4_out(1 downto 0) => \ar_txn_inst/mux4_out\(1 downto 0),
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      sdp_rd_addr_in_i => \mcf_inst/sdp_rd_addr_in_i_2\,
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0),
      we_mm2s_valid => we_mm2s_valid,
      \wr_rst_reg_reg[1]\(0) => Q(0)
    );
gs2mm: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm
     port map (
      D(1 downto 0) => awgen_to_mcpf_payload(2 downto 1),
      E(0) => gs2mm_n_1,
      PAYLOAD_S2MM(5 downto 4) => s2mm_to_awgen_payload(7 downto 6),
      PAYLOAD_S2MM(3 downto 0) => s2mm_to_awgen_payload(4 downto 1),
      Q(0) => Q(1),
      TPAYLOAD_S2MM(32 downto 0) => s2mm_to_mcdf_payload(32 downto 0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.m_valid_i_reg\ => gs2mm_n_11,
      \gfwd_mode.storage_data1_reg[33]\ => gs2mm_n_2,
      \gfwd_mode.storage_data1_reg[65]\(0) => mcdf_to_awgen_payload(65),
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      \s_axis_tid[0]\(39 downto 0) => D(39 downto 0),
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      \tdest_r_reg[0]\ => gs2mm_n_9,
      \tuser_r_reg[0]\ => gs2mm_n_10
    );
mcdf_inst: entity work.design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo
     port map (
      ADDRA(0) => \^di\(40),
      ADDRD(0) => \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_1\,
      CO(0) => \mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      D(32 downto 0) => s2mm_to_mcdf_payload(32 downto 0),
      E(0) => gs2mm_n_1,
      PAYLOAD_S2MM(0) => s2mm_to_awgen_payload(6),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mcdf_inst_n_7,
      Q_reg_0 => mcdf_inst_n_8,
      Q_reg_1(0) => Q_reg_0(0),
      S(0) => mcdf_inst_n_16,
      aclk => aclk,
      \active_ch_dly_reg[1]_6\ => \active_ch_dly_reg[1]_6\,
      \active_ch_dly_reg[2][0]\ => \active_ch_dly_reg[2][0]\,
      addr_rollover_r_reg(66 downto 0) => mcdf_to_awgen_payload(66 downto 0),
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      \aw_len_i_reg[7]\(0) => mcdf_inst_n_13,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.m_valid_i_reg\ => gs2mm_n_11,
      \gfwd_mode.m_valid_i_reg_0\ => mm2s_inst_n_51,
      \gfwd_mode.storage_data1_reg[0]\(0) => \mcf_inst/sdp_rd_addr_out_i\,
      \gfwd_mode.storage_data1_reg[1]\(0) => \wdata_rslice1/p_0_out\,
      \gfwd_mode.storage_data1_reg[36]\ => mm2s_inst_n_50,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(0) => \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int\,
      mcdf_full(1 downto 0) => mcdf_full(1 downto 0),
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      \packet_cnt_reg[0]\(0) => valid_pkt_r,
      pntrs_eql_dly => pntrs_eql_dly,
      ram_init_done_i => \mcf_dfl_wr_inst/ram_init_done_i\,
      rom_rd_addr_i => \mcf_dfl_wr_inst/rom_rd_addr_i\,
      rom_rd_addr_int => \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_0\,
      rom_rd_addr_int_0 => \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int\,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i,
      sdp_rd_addr_in_i_1 => \mcf_inst/sdp_rd_addr_in_i_2\,
      sdp_rd_addr_in_i_2 => \mcf_inst/sdp_rd_addr_in_i\,
      sdpo_int(0) => S_PAYLOAD_DATA(30)
    );
mcpf_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\
     port map (
      D(13 downto 1) => awgen_to_mcpf_payload(13 downto 1),
      D(0) => awgen_to_mctf_payload(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => POR_A_0,
      DIN(14 downto 0) => mcpf_to_argen_payload(14 downto 0),
      E(0) => awgen_inst_n_66,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mcpf_inst_n_21,
      Q_reg_0 => mcpf_inst_n_22,
      WEBWE(0) => mcpf_inst_n_20,
      aclk => aclk,
      active_ch_dly_reg_r_2 => mctf_inst_n_0,
      active_ch_dly_reg_r_3 => mctf_inst_n_1,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      argen_to_mcpf_tvalid => argen_to_mcpf_tvalid,
      awgen_to_mcpf_tvalid => awgen_to_mcpf_tvalid,
      curr_state_reg(0) => argen_to_mcpf_payload(1),
      \gclr.prog_full_i_reg\ => mcpf_inst_n_0,
      \gfwd_mode.storage_data1_reg[0]\(0) => \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int\,
      \goreg_dm.dout_i_reg[0]\ => argen_inst_n_6,
      \greg_out.QSPO_reg[15]\(0) => \mcf_inst/sdp_rd_addr_out_i\,
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => tdest_fifo_inst_n_0,
      ram_init_done_i => \mcf_dfl_wr_inst/ram_init_done_i\,
      ram_rstram_b_2 => ram_rstram_b_2,
      rom_rd_addr_i => \mcf_dfl_wr_inst/rom_rd_addr_i\,
      rom_rd_addr_int => \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int\,
      sdp_rd_addr_in_i => \mcf_inst/sdp_rd_addr_in_i\
    );
mctf_inst: entity work.design_1_axi_vfifo_ctrl_0_0_mcf_txn_top
     port map (
      ADDRA(0) => \^di\(40),
      ADDRD(0) => \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_1\,
      CO(0) => \mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      D(6) => awgen_to_mctf_payload(15),
      D(5 downto 1) => awgen_to_mctf_payload(6 downto 2),
      D(0) => awgen_inst_n_62,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => POR_A,
      DI(7 downto 0) => \^di\(7 downto 0),
      E(0) => \aw_rslice1/p_0_out\,
      I147(8) => \^i147\(40),
      I147(7 downto 0) => \^i147\(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mctf_inst_n_17,
      Q_reg_0 => mctf_inst_n_18,
      S(0) => mcdf_inst_n_16,
      WR_DATA(28) => mctf_inst_n_21,
      WR_DATA(27) => mctf_inst_n_22,
      WR_DATA(26) => mctf_inst_n_23,
      WR_DATA(25) => mctf_inst_n_24,
      WR_DATA(24) => mctf_inst_n_25,
      WR_DATA(23) => mctf_inst_n_26,
      WR_DATA(22) => mctf_inst_n_27,
      WR_DATA(21) => mctf_inst_n_28,
      WR_DATA(20) => mctf_inst_n_29,
      WR_DATA(19) => mctf_inst_n_30,
      WR_DATA(18) => mctf_inst_n_31,
      WR_DATA(17) => mctf_inst_n_32,
      WR_DATA(16) => mctf_inst_n_33,
      WR_DATA(15) => mctf_inst_n_34,
      WR_DATA(14) => mctf_inst_n_35,
      WR_DATA(13) => mctf_inst_n_36,
      WR_DATA(12) => mctf_inst_n_37,
      WR_DATA(11) => mctf_inst_n_38,
      WR_DATA(10) => mctf_inst_n_39,
      WR_DATA(9) => mctf_inst_n_40,
      WR_DATA(8) => mctf_inst_n_41,
      WR_DATA(7) => mctf_inst_n_42,
      WR_DATA(6) => mctf_inst_n_43,
      WR_DATA(5) => mctf_inst_n_44,
      WR_DATA(4) => mctf_inst_n_45,
      WR_DATA(3) => mctf_inst_n_46,
      WR_DATA(2) => mctf_inst_n_47,
      WR_DATA(1) => mctf_inst_n_48,
      WR_DATA(0) => mctf_inst_n_49,
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => mctf_inst_n_1,
      active_ch_dly_reg_r_3 => mctf_inst_n_0,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gcc0.gc0.count_d1_reg[3]\ => \^m_axi_arvalid\,
      \gcc0.gc0.count_d1_reg[3]_0\(0) => \gcc0.gc0.count_d1_reg[3]\(0),
      \gfwd_mode.storage_data1_reg[45]\ => awgen_inst_n_68,
      \gfwd_rev.storage_data1_reg[0]\ => garb_n_3,
      \gnstage1.q_dly_reg[1][0]\(28 downto 22) => ar_address_inc(29 downto 23),
      \gnstage1.q_dly_reg[1][0]\(21 downto 0) => ar_address_inc(21 downto 0),
      \gpr1.dout_i_reg[37]\(6) => mctf_to_argen_payload(15),
      \gpr1.dout_i_reg[37]\(5 downto 0) => mctf_to_argen_payload(6 downto 1),
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      mem_init_done => \ar_txn_inst/mem_init_done\,
      \out\ => argen_inst_n_1,
      p_19_out => \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      \pf_thresh_dly_reg[2][14]\ => mcpf_inst_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg_0,
      ram_init_done_i => \mcf_dfl_wr_inst/ram_init_done_i\,
      ram_rstram_b => ram_rstram_b,
      rom_rd_addr_i => \mcf_dfl_wr_inst/rom_rd_addr_i\,
      rom_rd_addr_int => \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_0\,
      sdp_rd_addr_in_i => \mcf_inst/sdp_rd_addr_in_i_2\,
      sdpo_int(0) => S_PAYLOAD_DATA(30),
      we_ar_txn => \ar_txn_inst/we_ar_txn\
    );
mm2s_inst: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s
     port map (
      D(6) => s_axis_payload_wr_out_i(40),
      D(5) => tlast_to_switch,
      D(4 downto 2) => tdest_fifo_dout(2 downto 0),
      D(1) => s_axis_payload_wr_out_i(35),
      D(0) => s_axis_payload_wr_out_i(33),
      Q(0) => Q(1),
      Q_reg(40 downto 0) => \^q_reg\(40 downto 0),
      aclk => aclk,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      curr_state => curr_state,
      curr_state_reg_0 => mm2s_inst_n_45,
      \gfwd_mode.m_valid_i_reg\ => mm2s_inst_n_51,
      \gfwd_mode.storage_data1_reg[0]\ => mm2s_inst_n_50,
      \gfwd_mode.storage_data1_reg[34]\ => mm2s_inst_n_44,
      \goreg_bm.dout_i_reg[10]\ => tdest_fifo_inst_n_20,
      \goreg_bm.dout_i_reg[12]\(8 downto 1) => tdest_fifo_dout(12 downto 5),
      \goreg_bm.dout_i_reg[12]\(0) => tdest_fifo_dout(3),
      \goreg_bm.dout_i_reg[12]_0\ => tdest_fifo_inst_n_1,
      \goreg_bm.dout_i_reg[6]\ => tdest_fifo_inst_n_14,
      \goreg_bm.dout_i_reg[7]\ => tdest_fifo_inst_n_23,
      \goreg_bm.dout_i_reg[8]\ => tdest_fifo_inst_n_22,
      \goreg_bm.dout_i_reg[9]\ => tdest_fifo_inst_n_19,
      \goreg_bm.dout_i_reg[9]_0\ => tdest_fifo_inst_n_21,
      \gpregsm1.curr_fwft_state_reg[1]\ => mm2s_inst_n_47,
      \gpregsm1.curr_fwft_state_reg[1]_0\ => mm2s_inst_n_48,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      mem_init_done => mem_init_done,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \out\ => empty,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i,
      we_mm2s_valid => we_mm2s_valid
    );
tdest_fifo_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\
     port map (
      D(3) => s_axis_payload_wr_out_i(40),
      D(2) => tlast_to_switch,
      D(1) => s_axis_payload_wr_out_i(35),
      D(0) => s_axis_payload_wr_out_i(33),
      DIN(14 downto 0) => mcpf_to_argen_payload(14 downto 0),
      DOUT(11 downto 4) => tdest_fifo_dout(12 downto 5),
      DOUT(3 downto 0) => tdest_fifo_dout(3 downto 0),
      Q(0) => Q(1),
      WEBWE(0) => mcpf_inst_n_20,
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => tdest_fifo_inst_n_19,
      \gfwd_mode.m_valid_i_reg\ => mm2s_inst_n_45,
      \gfwd_mode.storage_data1_reg[31]\ => empty,
      \gfwd_mode.storage_data1_reg[39]\ => tdest_fifo_inst_n_14,
      \gpregsm1.curr_fwft_state_reg[1]\ => tdest_fifo_inst_n_1,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \out\ => tdest_fifo_inst_n_0,
      prog_full_i => prog_full_i_3,
      \tlen_cntr_reg_reg[0]\ => mm2s_inst_n_44,
      \tlen_cntr_reg_reg[0]_0\ => mm2s_inst_n_48,
      \tlen_cntr_reg_reg[3]\ => tdest_fifo_inst_n_23,
      \tlen_cntr_reg_reg[4]\ => tdest_fifo_inst_n_22,
      \tlen_cntr_reg_reg[5]\ => tdest_fifo_inst_n_21,
      \tlen_cntr_reg_reg[6]\ => tdest_fifo_inst_n_20,
      \tlen_cntr_reg_reg[6]_0\ => mm2s_inst_n_47
    );
tid_fifo_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\
     port map (
      D(1) => awgen_to_mcpf_payload(2),
      D(0) => awgen_to_mctf_payload(0),
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      Q(0) => Q(1),
      Q_reg => tid_fifo_inst_n_3,
      Q_reg_0 => tid_fifo_inst_n_5,
      Q_reg_1 => \^vfifo_mm2s_channel_empty[0]\,
      Q_reg_2 => \^vfifo_mm2s_channel_empty[1]\,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => \ar_txn_inst/mem_init_done\,
      mux4_out(1 downto 0) => \ar_txn_inst/mux4_out\(1 downto 0),
      \out\ => tid_fifo_inst_n_0,
      prog_full_i_1 => prog_full_i_1,
      tid_fifo_dout(0) => tid_fifo_dout(0),
      we_bcnt => \ar_txn_inst/we_bcnt\
    );
vfifo_idle_gen_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\
     port map (
      Q(0) => Q(1),
      aclk => aclk,
      \active_ch_dly_reg[1][0]\ => \active_ch_dly_reg[1][0]\,
      \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\,
      vfifo_idle(1 downto 0) => vfifo_idle(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth is
  port (
    M_AXIS_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    \^m_axis_tid\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
end design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth is
  signal \Q_i_1__0__0_n_0\ : STD_LOGIC;
  signal \Q_i_1__9_n_0\ : STD_LOGIC;
  signal ar_fifo_inst_n_0 : STD_LOGIC;
  signal ar_fifo_inst_n_1 : STD_LOGIC;
  signal ar_fifo_inst_n_2 : STD_LOGIC;
  signal \argen_inst/prog_full_i\ : STD_LOGIC;
  signal aw_fifo_inst_n_0 : STD_LOGIC;
  signal aw_fifo_inst_n_1 : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\ : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0\ : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1\ : STD_LOGIC;
  signal gvfifo_top_n_178 : STD_LOGIC;
  signal m_axi_araddr_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axi_arid_i : STD_LOGIC;
  signal m_axi_arlen_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_axi_arvalid_i : STD_LOGIC;
  signal m_axi_awaddr_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axi_awid_i : STD_LOGIC;
  signal m_axi_awlen_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_axi_awvalid_i : STD_LOGIC;
  signal m_axi_wdata_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axi_wlast_i : STD_LOGIC;
  signal m_axi_wvalid_i : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal \mcdf_inst/active_ch_dly_reg[1]_6\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/POR_A\ : STD_LOGIC;
  signal \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A\ : STD_LOGIC;
  signal \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal mm2s_to_switch_payload : STD_LOGIC_VECTOR ( 40 to 40 );
  signal mm2s_trans_last_arb : STD_LOGIC;
  signal \tid_fifo_inst/prog_full_i\ : STD_LOGIC;
  signal \^vfifo_idle\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal w_fifo_inst_n_0 : STD_LOGIC;
  signal w_fifo_inst_n_1 : STD_LOGIC;
  signal wr_rst_i : STD_LOGIC_VECTOR ( 15 downto 1 );
begin
  m_axis_tvalid <= \^m_axis_tvalid\;
  vfifo_idle(1 downto 0) <= \^vfifo_idle\(1 downto 0);
\Q_i_1__0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B00"
    )
        port map (
      I0 => \mcdf_inst/active_ch_dly_reg[1]_6\,
      I1 => \mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly\(1),
      I2 => gvfifo_top_n_178,
      I3 => \mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly\,
      I4 => \^vfifo_idle\(0),
      O => \Q_i_1__0__0_n_0\
    );
\Q_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777000"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly\(1),
      I1 => \mcdf_inst/active_ch_dly_reg[1]_6\,
      I2 => \mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly\,
      I3 => gvfifo_top_n_178,
      I4 => \^vfifo_idle\(1),
      O => \Q_i_1__9_n_0\
    );
Q_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_tready,
      I1 => mm2s_to_switch_payload(40),
      I2 => \^m_axis_tvalid\,
      O => mm2s_trans_last_arb
    );
ar_fifo_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\
     port map (
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      I147(40) => m_axi_arid_i,
      I147(39 downto 8) => m_axi_araddr_i(31 downto 0),
      I147(7 downto 0) => m_axi_arlen_i(7 downto 0),
      M_AXI_ARVALID => m_axi_arvalid_i,
      Q(0) => wr_rst_i(15),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => ar_fifo_inst_n_2,
      \gpfs.prog_full_i_reg\ => ar_fifo_inst_n_1,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => m_axi_arvalid,
      \out\ => ar_fifo_inst_n_0,
      prog_full_i => \argen_inst/prog_full_i\
    );
aw_fifo_inst: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_top
     port map (
      DI(40) => m_axi_awid_i,
      DI(39 downto 8) => m_axi_awaddr_i(31 downto 0),
      DI(7 downto 0) => m_axi_awlen_i(7 downto 0),
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1\,
      Q(0) => wr_rst_i(15),
      TREADY_S2MM => aw_fifo_inst_n_1,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => w_fifo_inst_n_1,
      \m_axi_awid[0]\(40 downto 0) => Q(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => aw_fifo_inst_n_0,
      prog_full_i => \tid_fifo_inst/prog_full_i\
    );
gvfifo_top: entity work.design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top
     port map (
      D(39) => s_axis_tid(0),
      D(38 downto 35) => s_axis_tkeep(3 downto 0),
      D(34) => s_axis_tuser(0),
      D(33) => s_axis_tlast,
      D(32 downto 1) => s_axis_tdata(31 downto 0),
      D(0) => s_axis_tdest(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32) => m_axi_wlast_i,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0) => m_axi_wdata_i(31 downto 0),
      DI(40) => m_axi_awid_i,
      DI(39 downto 8) => m_axi_awaddr_i(31 downto 0),
      DI(7 downto 0) => m_axi_awlen_i(7 downto 0),
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1\,
      I147(40) => m_axi_arid_i,
      I147(39 downto 8) => m_axi_araddr_i(31 downto 0),
      I147(7 downto 0) => m_axi_arlen_i(7 downto 0),
      M_AXI_ARVALID => m_axi_arvalid_i,
      POR_A => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A\,
      POR_A_0 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/POR_A\,
      Q(1) => wr_rst_i(15),
      Q(0) => wr_rst_i(1),
      Q_reg(40) => mm2s_to_switch_payload(40),
      Q_reg(39) => m_axis_tlast,
      Q_reg(38) => \^m_axis_tid\(0),
      Q_reg(37) => m_axis_tuser(0),
      Q_reg(36) => M_AXIS_TID(0),
      Q_reg(35 downto 32) => m_axis_tkeep(3 downto 0),
      Q_reg(31 downto 0) => m_axis_tdata(31 downto 0),
      Q_reg_0(0) => \mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly\(1),
      TREADY_S2MM => aw_fifo_inst_n_1,
      aclk => aclk,
      \active_ch_dly_reg[1][0]\ => \Q_i_1__0__0_n_0\,
      \active_ch_dly_reg[1]_6\ => \mcdf_inst/active_ch_dly_reg[1]_6\,
      \active_ch_dly_reg[2][0]\ => gvfifo_top_n_178,
      \gcc0.gc0.count_d1_reg[3]\(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      \gpfs.prog_full_i_reg\ => ar_fifo_inst_n_2,
      \gpfs.prog_full_i_reg_0\ => ar_fifo_inst_n_1,
      \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ => \Q_i_1__9_n_0\,
      m_axi_awsize(0) => m_axi_awsize(0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => \^m_axis_tvalid\,
      mm2s_trans_last_arb => mm2s_trans_last_arb,
      \out\ => aw_fifo_inst_n_0,
      pntrs_eql_dly => \mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly\,
      prog_full_i => \argen_inst/prog_full_i\,
      prog_full_i_1 => \tid_fifo_inst/prog_full_i\,
      ram_full_fb_i_reg => w_fifo_inst_n_0,
      ram_full_fb_i_reg_0 => ar_fifo_inst_n_0,
      ram_rstram_b => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ram_rstram_b\,
      ram_rstram_b_2 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ram_rstram_b\,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      vfifo_idle(1 downto 0) => \^vfifo_idle\(1 downto 0),
      \vfifo_mm2s_channel_empty[0]\ => \vfifo_mm2s_channel_empty[0]\,
      \vfifo_mm2s_channel_empty[1]\ => \vfifo_mm2s_channel_empty[1]\,
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0),
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0)
    );
rstblk: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk
     port map (
      POR_A => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A\,
      POR_A_1 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/POR_A\,
      Q(1) => wr_rst_i(15),
      Q(0) => wr_rst_i(1),
      aclk => aclk,
      aresetn => aresetn,
      ram_rstram_b => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ram_rstram_b\,
      ram_rstram_b_0 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ram_rstram_b\
    );
w_fifo_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\
     port map (
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0\,
      Q(0) => wr_rst_i(15),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[33]\(32) => m_axi_wlast_i,
      \gfwd_mode.storage_data1_reg[33]\(31 downto 0) => m_axi_wdata_i(31 downto 0),
      \gpfs.prog_full_i_reg\ => w_fifo_inst_n_1,
      \m_axi_wdata[31]\(32 downto 0) => \m_axi_wdata[31]\(32 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => w_fifo_inst_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_mm2s_channel_empty : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_mm2s_rresp_err_intr : out STD_LOGIC;
    vfifo_s2mm_bresp_err_intr : out STD_LOGIC;
    vfifo_s2mm_overrun_err_intr : out STD_LOGIC;
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_AR_WEIGHT_CH0 : integer;
  attribute C_AR_WEIGHT_CH0 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH1 : integer;
  attribute C_AR_WEIGHT_CH1 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH2 : integer;
  attribute C_AR_WEIGHT_CH2 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH3 : integer;
  attribute C_AR_WEIGHT_CH3 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH4 : integer;
  attribute C_AR_WEIGHT_CH4 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH5 : integer;
  attribute C_AR_WEIGHT_CH5 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH6 : integer;
  attribute C_AR_WEIGHT_CH6 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH7 : integer;
  attribute C_AR_WEIGHT_CH7 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 32;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 1;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 32;
  attribute C_AXI_BURST_SIZE : integer;
  attribute C_AXI_BURST_SIZE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 512;
  attribute C_DEASSERT_TREADY : integer;
  attribute C_DEASSERT_TREADY of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 0;
  attribute C_DRAM_BASE_ADDR : string;
  attribute C_DRAM_BASE_ADDR of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is "80000000";
  attribute C_ENABLE_INTERRUPT : integer;
  attribute C_ENABLE_INTERRUPT of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is "zynq";
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 1;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 1;
  attribute C_NUM_CHANNEL : integer;
  attribute C_NUM_CHANNEL of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 2;
  attribute C_NUM_PAGE_CH0 : integer;
  attribute C_NUM_PAGE_CH0 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 4096;
  attribute C_NUM_PAGE_CH1 : integer;
  attribute C_NUM_PAGE_CH1 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_NUM_PAGE_CH2 : integer;
  attribute C_NUM_PAGE_CH2 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_NUM_PAGE_CH3 : integer;
  attribute C_NUM_PAGE_CH3 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_NUM_PAGE_CH4 : integer;
  attribute C_NUM_PAGE_CH4 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_NUM_PAGE_CH5 : integer;
  attribute C_NUM_PAGE_CH5 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_NUM_PAGE_CH6 : integer;
  attribute C_NUM_PAGE_CH6 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_NUM_PAGE_CH7 : integer;
  attribute C_NUM_PAGE_CH7 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_S2MM_TXN_TIMEOUT_VAL : integer;
  attribute C_S2MM_TXN_TIMEOUT_VAL of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 64;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 0;
end design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_awsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const1>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const1>\;
  m_axi_arcache(0) <= \<const1>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const1>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \^m_axi_awsize\(1);
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const1>\;
  m_axi_awcache(0) <= \<const1>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \^m_axi_awsize\(1);
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_wstrb(3) <= \<const1>\;
  m_axi_wstrb(2) <= \<const1>\;
  m_axi_wstrb(1) <= \<const1>\;
  m_axi_wstrb(0) <= \<const1>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axis_tstrb(3) <= \<const1>\;
  m_axis_tstrb(2) <= \<const1>\;
  m_axis_tstrb(1) <= \<const1>\;
  m_axis_tstrb(0) <= \<const1>\;
  vfifo_mm2s_rresp_err_intr <= \<const0>\;
  vfifo_s2mm_bresp_err_intr <= \<const0>\;
  vfifo_s2mm_overrun_err_intr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_vfifo: entity work.design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth
     port map (
      M_AXIS_TID(0) => m_axis_tdest(0),
      Q(40) => m_axi_awid(0),
      Q(39 downto 8) => m_axi_awaddr(31 downto 0),
      Q(7 downto 0) => m_axi_awlen(7 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      \m_axi_arid[0]\(40) => m_axi_arid(0),
      \m_axi_arid[0]\(39 downto 8) => m_axi_araddr(31 downto 0),
      \m_axi_arid[0]\(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awready => m_axi_awready,
      m_axi_awsize(0) => \^m_axi_awsize\(1),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      \m_axi_wdata[31]\(32 downto 1) => m_axi_wdata(31 downto 0),
      \m_axi_wdata[31]\(0) => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      \^m_axis_tid\(0) => m_axis_tid(0),
      m_axis_tkeep(3 downto 0) => m_axis_tkeep(3 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tuser(0) => m_axis_tuser(0),
      m_axis_tvalid => m_axis_tvalid,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tdest(0) => s_axis_tdest(0),
      s_axis_tid(0) => s_axis_tid(0),
      s_axis_tkeep(3 downto 0) => s_axis_tkeep(3 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tuser(0) => s_axis_tuser(0),
      s_axis_tvalid => s_axis_tvalid,
      vfifo_idle(1 downto 0) => vfifo_idle(1 downto 0),
      \vfifo_mm2s_channel_empty[0]\ => vfifo_mm2s_channel_empty(0),
      \vfifo_mm2s_channel_empty[1]\ => vfifo_mm2s_channel_empty(1),
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0),
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_mm2s_channel_empty : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_axi_vfifo_ctrl_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_axi_vfifo_ctrl_0_0 : entity is "design_1_axi_vfifo_ctrl_0_0,axi_vfifo_ctrl_v2_0_17,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_axi_vfifo_ctrl_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_axi_vfifo_ctrl_0_0 : entity is "axi_vfifo_ctrl_v2_0_17,Vivado 2017.4";
end design_1_axi_vfifo_ctrl_0_0;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0 is
  signal NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AR_WEIGHT_CH0 : integer;
  attribute C_AR_WEIGHT_CH0 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH1 : integer;
  attribute C_AR_WEIGHT_CH1 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH2 : integer;
  attribute C_AR_WEIGHT_CH2 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH3 : integer;
  attribute C_AR_WEIGHT_CH3 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH4 : integer;
  attribute C_AR_WEIGHT_CH4 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH5 : integer;
  attribute C_AR_WEIGHT_CH5 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH6 : integer;
  attribute C_AR_WEIGHT_CH6 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH7 : integer;
  attribute C_AR_WEIGHT_CH7 of U0 : label is 8;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 32;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_BURST_SIZE : integer;
  attribute C_AXI_BURST_SIZE of U0 : label is 512;
  attribute C_DEASSERT_TREADY : integer;
  attribute C_DEASSERT_TREADY of U0 : label is 0;
  attribute C_DRAM_BASE_ADDR : string;
  attribute C_DRAM_BASE_ADDR of U0 : label is "80000000";
  attribute C_ENABLE_INTERRUPT : integer;
  attribute C_ENABLE_INTERRUPT of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 1;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 1;
  attribute C_NUM_CHANNEL : integer;
  attribute C_NUM_CHANNEL of U0 : label is 2;
  attribute C_NUM_PAGE_CH0 : integer;
  attribute C_NUM_PAGE_CH0 of U0 : label is 4096;
  attribute C_NUM_PAGE_CH1 : integer;
  attribute C_NUM_PAGE_CH1 of U0 : label is 8;
  attribute C_NUM_PAGE_CH2 : integer;
  attribute C_NUM_PAGE_CH2 of U0 : label is 8;
  attribute C_NUM_PAGE_CH3 : integer;
  attribute C_NUM_PAGE_CH3 of U0 : label is 8;
  attribute C_NUM_PAGE_CH4 : integer;
  attribute C_NUM_PAGE_CH4 of U0 : label is 8;
  attribute C_NUM_PAGE_CH5 : integer;
  attribute C_NUM_PAGE_CH5 of U0 : label is 8;
  attribute C_NUM_PAGE_CH6 : integer;
  attribute C_NUM_PAGE_CH6 of U0 : label is 8;
  attribute C_NUM_PAGE_CH7 : integer;
  attribute C_NUM_PAGE_CH7 of U0 : label is 8;
  attribute C_S2MM_TXN_TIMEOUT_VAL : integer;
  attribute C_S2MM_TXN_TIMEOUT_VAL of U0 : label is 64;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute x_interface_info : string;
  attribute x_interface_info of aclk : signal is "xilinx.com:signal:clock:1.0 AXI_CLOCK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of aclk : signal is "XIL_INTERFACENAME AXI_CLOCK, ASSOCIATED_BUSIF M_AXIS:M_AXI:S_AXIS, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0";
  attribute x_interface_info of aresetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_parameter of aresetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW";
  attribute x_interface_info of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute x_interface_info of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute x_interface_info of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute x_interface_info of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute x_interface_info of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute x_interface_info of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute x_interface_info of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute x_interface_info of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute x_interface_info of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute x_interface_info of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute x_interface_info of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute x_interface_info of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute x_interface_info of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute x_interface_info of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute x_interface_info of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute x_interface_parameter of m_axis_tvalid : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef";
  attribute x_interface_info of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS TLAST";
  attribute x_interface_info of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute x_interface_info of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute x_interface_parameter of s_axis_tvalid : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef";
  attribute x_interface_info of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute x_interface_info of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute x_interface_info of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute x_interface_info of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARID";
  attribute x_interface_info of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute x_interface_info of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute x_interface_info of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute x_interface_info of m_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARQOS";
  attribute x_interface_info of m_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREGION";
  attribute x_interface_info of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE";
  attribute x_interface_info of m_axi_aruser : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARUSER";
  attribute x_interface_info of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute x_interface_info of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute x_interface_info of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute x_interface_info of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWID";
  attribute x_interface_parameter of m_axi_awid : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 1, RUSER_WIDTH 1, BUSER_WIDTH 1, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute x_interface_info of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute x_interface_info of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute x_interface_info of m_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWQOS";
  attribute x_interface_info of m_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREGION";
  attribute x_interface_info of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE";
  attribute x_interface_info of m_axi_awuser : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWUSER";
  attribute x_interface_info of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BID";
  attribute x_interface_info of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute x_interface_info of m_axi_buser : signal is "xilinx.com:interface:aximm:1.0 M_AXI BUSER";
  attribute x_interface_info of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute x_interface_info of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RID";
  attribute x_interface_info of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute x_interface_info of m_axi_ruser : signal is "xilinx.com:interface:aximm:1.0 M_AXI RUSER";
  attribute x_interface_info of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute x_interface_info of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute x_interface_info of m_axi_wuser : signal is "xilinx.com:interface:aximm:1.0 M_AXI WUSER";
  attribute x_interface_info of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute x_interface_info of m_axis_tdest : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDEST";
  attribute x_interface_info of m_axis_tid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TID";
  attribute x_interface_info of m_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 M_AXIS TKEEP";
  attribute x_interface_info of m_axis_tstrb : signal is "xilinx.com:interface:axis:1.0 M_AXIS TSTRB";
  attribute x_interface_info of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDATA";
  attribute x_interface_info of s_axis_tdest : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDEST";
  attribute x_interface_info of s_axis_tid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TID";
  attribute x_interface_info of s_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 S_AXIS TKEEP";
  attribute x_interface_info of s_axis_tstrb : signal is "xilinx.com:interface:axis:1.0 S_AXIS TSTRB";
begin
U0: entity work.design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(0) => m_axi_arid(0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_aruser(0) => m_axi_aruser(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(0) => m_axi_awid(0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awuser(0) => m_axi_awuser(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(0) => m_axi_bid(0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => m_axi_buser(0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rid(0) => m_axi_rid(0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => m_axi_ruser(0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wuser(0) => m_axi_wuser(0),
      m_axi_wvalid => m_axi_wvalid,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tdest(0) => m_axis_tdest(0),
      m_axis_tid(0) => m_axis_tid(0),
      m_axis_tkeep(3 downto 0) => m_axis_tkeep(3 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(3 downto 0) => m_axis_tstrb(3 downto 0),
      m_axis_tuser(0) => NLW_U0_m_axis_tuser_UNCONNECTED(0),
      m_axis_tvalid => m_axis_tvalid,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tdest(0) => s_axis_tdest(0),
      s_axis_tid(0) => s_axis_tid(0),
      s_axis_tkeep(3 downto 0) => s_axis_tkeep(3 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tstrb(3 downto 0) => s_axis_tstrb(3 downto 0),
      s_axis_tuser(0) => '1',
      s_axis_tvalid => s_axis_tvalid,
      vfifo_idle(1 downto 0) => vfifo_idle(1 downto 0),
      vfifo_mm2s_channel_empty(1 downto 0) => vfifo_mm2s_channel_empty(1 downto 0),
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0),
      vfifo_mm2s_rresp_err_intr => NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED,
      vfifo_s2mm_bresp_err_intr => NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED,
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0),
      vfifo_s2mm_overrun_err_intr => NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED
    );
end STRUCTURE;
