// Seed: 4111542054
module module_0 (
    output wire id_0,
    input wire id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    input uwire id_5,
    input tri0 id_6
);
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input uwire id_2,
    output wand id_3,
    input wire id_4,
    output uwire id_5,
    input tri1 id_6,
    input wor id_7
);
  logic [1 : -1 'b0] id_9;
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_0,
      id_4,
      id_1,
      id_6
  );
endmodule
