{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1647658031108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1647658031110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 22:47:10 2022 " "Processing started: Fri Mar 18 22:47:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1647658031110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1647658031110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlUnit -c ControlUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlUnit -c ControlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1647658031111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1647658031535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-description " "Found design unit 1: ControlUnit-description" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647658032473 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647658032473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647658032473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlUnit " "Elaborating entity \"ControlUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1647658032667 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_Mux ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"DATA_Mux\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_IR ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"clr_IR\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_IR ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"ld_IR\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_PC ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"ld_PC\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc_PC ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"inc_PC\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_A ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"clr_A\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_A ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"ld_A\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_B ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"ld_B\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_B ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"clr_B\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_C ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"clr_C\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_C ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"ld_C\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_Z ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"clr_Z\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_Z ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"ld_Z\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"en\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wen ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"wen\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG_Mux ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"REG_Mux\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Mux ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"A_Mux\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Mux ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"B_Mux\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_op ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"ALU_op\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX1 ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"IM_MUX1\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX2 ControlUnit.vhd(33) " "VHDL Process Statement warning at ControlUnit.vhd(33): inferring latch(es) for signal or variable \"IM_MUX2\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1647658032708 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[0\] ControlUnit.vhd(33) " "Inferred latch for \"IM_MUX2\[0\]\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[1\] ControlUnit.vhd(33) " "Inferred latch for \"IM_MUX2\[1\]\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX1 ControlUnit.vhd(33) " "Inferred latch for \"IM_MUX1\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] ControlUnit.vhd(33) " "Inferred latch for \"ALU_op\[0\]\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] ControlUnit.vhd(33) " "Inferred latch for \"ALU_op\[1\]\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[2\] ControlUnit.vhd(33) " "Inferred latch for \"ALU_op\[2\]\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Mux ControlUnit.vhd(33) " "Inferred latch for \"B_Mux\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Mux ControlUnit.vhd(33) " "Inferred latch for \"A_Mux\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Mux ControlUnit.vhd(33) " "Inferred latch for \"REG_Mux\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen ControlUnit.vhd(33) " "Inferred latch for \"wen\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en ControlUnit.vhd(33) " "Inferred latch for \"en\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_Z ControlUnit.vhd(33) " "Inferred latch for \"ld_Z\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_Z ControlUnit.vhd(33) " "Inferred latch for \"clr_Z\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_C ControlUnit.vhd(33) " "Inferred latch for \"ld_C\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_C ControlUnit.vhd(33) " "Inferred latch for \"clr_C\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_B ControlUnit.vhd(33) " "Inferred latch for \"clr_B\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_B ControlUnit.vhd(33) " "Inferred latch for \"ld_B\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_A ControlUnit.vhd(33) " "Inferred latch for \"ld_A\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_A ControlUnit.vhd(33) " "Inferred latch for \"clr_A\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_PC ControlUnit.vhd(33) " "Inferred latch for \"inc_PC\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_PC ControlUnit.vhd(33) " "Inferred latch for \"ld_PC\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_IR ControlUnit.vhd(33) " "Inferred latch for \"ld_IR\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_IR ControlUnit.vhd(33) " "Inferred latch for \"clr_IR\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[0\] ControlUnit.vhd(33) " "Inferred latch for \"DATA_Mux\[0\]\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[1\] ControlUnit.vhd(33) " "Inferred latch for \"DATA_Mux\[1\]\" at ControlUnit.vhd(33)" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647658032709 "|ControlUnit"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ld_Z\$latch ld_C\$latch " "Duplicate LATCH primitive \"ld_Z\$latch\" merged with LATCH primitive \"ld_C\$latch\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647658033691 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1647658033691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_Mux\$latch " "Latch A_Mux\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_1 " "Ports D and ENA on the latch are fed by the same signal present_state.state_1" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033692 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IM_MUX1\$latch " "Latch IM_MUX1\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033692 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_Mux\$latch " "Latch REG_Mux\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_1 " "Ports D and ENA on the latch are fed by the same signal present_state.state_1" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033692 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IM_MUX2\[0\]\$latch " "Latch IM_MUX2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033692 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IM_MUX2\[1\]\$latch " "Latch IM_MUX2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033692 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_Mux\[0\]\$latch " "Latch DATA_Mux\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_0 " "Ports D and ENA on the latch are fed by the same signal present_state.state_0" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033692 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_Mux\[1\]\$latch " "Latch DATA_Mux\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033692 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_op\[0\]\$latch " "Latch ALU_op\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[28\] " "Ports D and ENA on the latch are fed by the same signal INST\[28\]" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033692 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_op\[1\]\$latch " "Latch ALU_op\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033692 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_op\[2\]\$latch " "Latch ALU_op\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033692 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inc_PC\$latch " "Latch inc_PC\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033693 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_PC\$latch " "Latch ld_PC\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033693 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_A\$latch " "Latch clr_A\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033693 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_B\$latch " "Latch clr_B\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[30\] " "Ports D and ENA on the latch are fed by the same signal INST\[30\]" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033693 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_C\$latch " "Latch clr_C\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033693 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_Z\$latch " "Latch clr_Z\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033693 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_A\$latch " "Latch ld_A\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033693 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_B\$latch " "Latch ld_B\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[28\] " "Ports D and ENA on the latch are fed by the same signal INST\[28\]" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033693 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_C\$latch " "Latch ld_C\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033693 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wen\$latch " "Latch wen\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033693 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "en\$latch " "Latch en\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1647658033693 ""}  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1647658033693 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B_Mux VCC " "Pin \"B_Mux\" is stuck at VCC" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647658033745 "|ControlUnit|B_Mux"} { "Warning" "WMLS_MLS_STUCK_PIN" "clr_IR GND " "Pin \"clr_IR\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647658033745 "|ControlUnit|clr_IR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1647658033745 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1647658033807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1647658034565 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658034565 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mclk " "No output dependent on input pin \"mclk\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|mclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[0\] " "No output dependent on input pin \"INST\[0\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[1\] " "No output dependent on input pin \"INST\[1\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[2\] " "No output dependent on input pin \"INST\[2\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[3\] " "No output dependent on input pin \"INST\[3\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[4\] " "No output dependent on input pin \"INST\[4\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[5\] " "No output dependent on input pin \"INST\[5\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[6\] " "No output dependent on input pin \"INST\[6\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[7\] " "No output dependent on input pin \"INST\[7\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[8\] " "No output dependent on input pin \"INST\[8\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[9\] " "No output dependent on input pin \"INST\[9\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[10\] " "No output dependent on input pin \"INST\[10\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[11\] " "No output dependent on input pin \"INST\[11\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[12\] " "No output dependent on input pin \"INST\[12\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[13\] " "No output dependent on input pin \"INST\[13\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[14\] " "No output dependent on input pin \"INST\[14\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[15\] " "No output dependent on input pin \"INST\[15\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[16\] " "No output dependent on input pin \"INST\[16\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[17\] " "No output dependent on input pin \"INST\[17\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[18\] " "No output dependent on input pin \"INST\[18\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[19\] " "No output dependent on input pin \"INST\[19\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[20\] " "No output dependent on input pin \"INST\[20\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[21\] " "No output dependent on input pin \"INST\[21\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[22\] " "No output dependent on input pin \"INST\[22\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[23\] " "No output dependent on input pin \"INST\[23\]\"" {  } { { "ControlUnit.vhd" "" { Text "/home/student1/jsivalog/Desktop/COE608/Lab5/ControlUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647658035623 "|ControlUnit|INST[23]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1647658035623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "180 " "Implemented 180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1647658035624 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1647658035624 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1647658035624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1647658035624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1018 " "Peak virtual memory: 1018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1647658036440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 22:47:16 2022 " "Processing ended: Fri Mar 18 22:47:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1647658036440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1647658036440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1647658036440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1647658036440 ""}
