{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608122068013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608122068019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 20:34:27 2020 " "Processing started: Wed Dec 16 20:34:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608122068019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608122068019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FakeCPU -c FakeCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off FakeCPU -c FakeCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608122068019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608122068329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608122068329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reciver.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_reciver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reciver " "Found entity 1: Instr_Reciver" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608122075204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608122075204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fakecpu.v 1 1 " "Found 1 design units, including 1 entities, in source file fakecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FakeCPU " "Found entity 1: FakeCPU" {  } { { "FakeCPU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/FakeCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608122075206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608122075206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608122075208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608122075208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608122075209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608122075209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file mmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 MMemory " "Found entity 1: MMemory" {  } { { "MMemory.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/MMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608122075211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608122075211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608122075212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608122075212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "PC_register.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/PC_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608122075214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608122075214 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC Instr_Reciver.v(24) " "Verilog HDL Implicit Net warning at Instr_Reciver.v(24): created implicit net for \"PC\"" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608122075214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Instr_Reciver " "Elaborating entity \"Instr_Reciver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608122075236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:dc " "Elaborating entity \"Decode\" for hierarchy \"Decode:dc\"" {  } { { "Instr_Reciver.v" "dc" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608122075238 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt Decode.v(24) " "Verilog HDL or VHDL warning at Decode.v(24): object \"shamt\" assigned a value but never read" {  } { { "Decode.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Decode.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608122075239 "|Instr_Reciver|Decode:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "512 32 Decode.v(158) " "Verilog HDL assignment warning at Decode.v(158): truncated value with size 512 to match size of target (32)" {  } { { "Decode.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Decode.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608122075240 "|Instr_Reciver|Decode:dc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Decode:dc\|ALU:a " "Elaborating entity \"ALU\" for hierarchy \"Decode:dc\|ALU:a\"" {  } { { "Decode.v" "a" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Decode.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608122075277 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1608122075710 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_wdata\[0\] GND " "Pin \"PC_wdata\[0\]\" is stuck at GND" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608122075855 "|Instr_Reciver|PC_wdata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_wdata\[1\] GND " "Pin \"PC_wdata\[1\]\" is stuck at GND" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608122075855 "|Instr_Reciver|PC_wdata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_wdata\[28\] GND " "Pin \"PC_wdata\[28\]\" is stuck at GND" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608122075855 "|Instr_Reciver|PC_wdata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_wdata\[29\] GND " "Pin \"PC_wdata\[29\]\" is stuck at GND" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608122075855 "|Instr_Reciver|PC_wdata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_wdata\[30\] GND " "Pin \"PC_wdata\[30\]\" is stuck at GND" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608122075855 "|Instr_Reciver|PC_wdata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_wdata\[31\] GND " "Pin \"PC_wdata\[31\]\" is stuck at GND" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608122075855 "|Instr_Reciver|PC_wdata[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608122075855 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608122075917 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608122076118 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608122076247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608122076247 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_rdata\[17\] " "No output dependent on input pin \"PC_rdata\[17\]\"" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608122076326 "|Instr_Reciver|PC_rdata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_rdata\[18\] " "No output dependent on input pin \"PC_rdata\[18\]\"" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608122076326 "|Instr_Reciver|PC_rdata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_rdata\[19\] " "No output dependent on input pin \"PC_rdata\[19\]\"" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608122076326 "|Instr_Reciver|PC_rdata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_rdata\[20\] " "No output dependent on input pin \"PC_rdata\[20\]\"" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608122076326 "|Instr_Reciver|PC_rdata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_rdata\[21\] " "No output dependent on input pin \"PC_rdata\[21\]\"" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608122076326 "|Instr_Reciver|PC_rdata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_rdata\[22\] " "No output dependent on input pin \"PC_rdata\[22\]\"" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608122076326 "|Instr_Reciver|PC_rdata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_rdata\[23\] " "No output dependent on input pin \"PC_rdata\[23\]\"" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608122076326 "|Instr_Reciver|PC_rdata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_rdata\[24\] " "No output dependent on input pin \"PC_rdata\[24\]\"" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608122076326 "|Instr_Reciver|PC_rdata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_rdata\[25\] " "No output dependent on input pin \"PC_rdata\[25\]\"" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608122076326 "|Instr_Reciver|PC_rdata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_rdata\[26\] " "No output dependent on input pin \"PC_rdata\[26\]\"" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608122076326 "|Instr_Reciver|PC_rdata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_rdata\[27\] " "No output dependent on input pin \"PC_rdata\[27\]\"" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608122076326 "|Instr_Reciver|PC_rdata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_rdata\[28\] " "No output dependent on input pin \"PC_rdata\[28\]\"" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608122076326 "|Instr_Reciver|PC_rdata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_rdata\[29\] " "No output dependent on input pin \"PC_rdata\[29\]\"" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608122076326 "|Instr_Reciver|PC_rdata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_rdata\[30\] " "No output dependent on input pin \"PC_rdata\[30\]\"" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608122076326 "|Instr_Reciver|PC_rdata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_rdata\[31\] " "No output dependent on input pin \"PC_rdata\[31\]\"" {  } { { "Instr_Reciver.v" "" { Text "D:/Programming/DigitExp/exp12/FakeCPU/Instr_Reciver.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608122076326 "|Instr_Reciver|PC_rdata[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608122076326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "793 " "Implemented 793 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "129 " "Implemented 129 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608122076328 ""} { "Info" "ICUT_CUT_TM_OPINS" "160 " "Implemented 160 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608122076328 ""} { "Info" "ICUT_CUT_TM_LCELLS" "504 " "Implemented 504 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608122076328 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608122076328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608122076354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 20:34:36 2020 " "Processing ended: Wed Dec 16 20:34:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608122076354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608122076354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608122076354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608122076354 ""}
