// Seed: 1044109134
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_11 = id_2;
  assign id_4  = 1;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    input wor id_3
    , id_16,
    input uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    output uwire id_7,
    output supply0 id_8,
    output wand id_9,
    output tri id_10,
    output wand id_11,
    input tri1 id_12,
    input wand id_13,
    input supply1 id_14
);
  module_0(
      id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16
  );
  wire id_17, id_18;
endmodule
