[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ClassVirtual/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:1:1: No timescale set for "pack".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:1:1: Compile package "pack".
[INF:CP0302] ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:6:1: Compile class "pack::Base".
[INF:CP0302] ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:9:1: Compile class "pack::uvm_port_base1".
[INF:CP0302] ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:12:1: Compile class "pack::uvm_port_base2".
[INF:CP0302] ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:3:1: Compile class "pack::uvm_void".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
class_defn                                             6
class_typespec                                         2
design                                                 1
package                                                1
ref_typespec                                           2
type_parameter                                         2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ClassVirtual/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ClassVirtual/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ClassVirtual/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallPackages:
\_package: pack (pack::), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:pack
  |vpiFullName:pack::
  |vpiDefName:pack
  |vpiClassDefn:
  \_class_defn: (pack::Base), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:6:1, endln:7:9
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
    |vpiName:Base
    |vpiFullName:pack::Base
  |vpiClassDefn:
  \_class_defn: (pack::uvm_port_base1), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:9:9, endln:10:9
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
    |vpiName:uvm_port_base1
    |vpiFullName:pack::uvm_port_base1
    |vpiParameter:
    \_type_parameter: (pack::uvm_port_base1::IF), line:9:37, endln:9:39
      |vpiParent:
      \_class_defn: (pack::uvm_port_base1), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:9:9, endln:10:9
      |vpiName:IF
      |vpiFullName:pack::uvm_port_base1::IF
      |vpiTypespec:
      \_ref_typespec: (pack::uvm_port_base1::IF)
        |vpiParent:
        \_type_parameter: (pack::uvm_port_base1::IF), line:9:37, endln:9:39
        |vpiFullName:pack::uvm_port_base1::IF
        |vpiActual:
        \_class_typespec: (uvm_void), line:9:40, endln:9:48
    |vpiVirtual:1
  |vpiClassDefn:
  \_class_defn: (pack::uvm_port_base2), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:12:1, endln:13:9
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
    |vpiName:uvm_port_base2
    |vpiFullName:pack::uvm_port_base2
    |vpiParameter:
    \_type_parameter: (pack::uvm_port_base2::IF), line:12:29, endln:12:31
      |vpiParent:
      \_class_defn: (pack::uvm_port_base2), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:12:1, endln:13:9
      |vpiName:IF
      |vpiFullName:pack::uvm_port_base2::IF
      |vpiTypespec:
      \_ref_typespec: (pack::uvm_port_base2::IF)
        |vpiParent:
        \_type_parameter: (pack::uvm_port_base2::IF), line:12:29, endln:12:31
        |vpiFullName:pack::uvm_port_base2::IF
        |vpiActual:
        \_class_typespec: (uvm_void), line:12:32, endln:12:40
  |vpiClassDefn:
  \_class_defn: (pack::uvm_void), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:3:1, endln:4:9
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
    |vpiName:uvm_void
    |vpiFullName:pack::uvm_void
\_weaklyReferenced:
\_class_typespec: (uvm_void), line:9:40, endln:9:48
  |vpiParent:
  \_type_parameter: (pack::uvm_port_base1::IF), line:9:37, endln:9:39
  |vpiName:uvm_void
  |vpiClassDefn:
  \_class_defn: (pack::uvm_void), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:3:1, endln:4:9
\_class_typespec: (uvm_void), line:12:32, endln:12:40
  |vpiParent:
  \_type_parameter: (pack::uvm_port_base2::IF), line:12:29, endln:12:31
  |vpiName:uvm_void
  |vpiClassDefn:
  \_class_defn: (pack::uvm_void), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:3:1, endln:4:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

============================== Begin Linting Results ==============================
[LINT]: ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:6:1: Non synthesizable construct, Base
[LINT]: ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:3:1: Non synthesizable construct, uvm_void
[LINT]: ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:9:9: Non synthesizable construct, uvm_port_base1
[LINT]: ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:12:1: Non synthesizable construct, uvm_port_base2
============================== End Linting Results ==============================

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/ClassVirtual/dut.sv | ${SURELOG_DIR}/build/regression/ClassVirtual/roundtrip/dut_000.sv | 2 | 16 |
============================== End RoundTrip Results ==============================
