// DICECompiler PPTX for: examples/rodinia/backprop/backprop.ptx
.version 7.7
.target sm_52
.address_size 64
.visible .entry _Z22bpnn_layerforward_CUDAPfS_S_S_ii(
.param .u64 _Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_0,
.param .u64 _Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_1,
.param .u64 _Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_2,
.param .u64 _Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_3,
.param .u32 _Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_4,
.param .u32 _Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_5
)
{
.reg .b32 %r<15>;
.reg .pred %p<5>;
.reg .b32 %w<4>;

.shared .align 4 .b8 _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE10input_node[64];
.shared .align 4 .b8 _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE13weight_matrix[1024];

$DICE_BB0_0:
ld.param.u64 %r0, [_Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_0];
ld.param.u64 %r1, [_Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_2];
ld.param.u64 %r2, [_Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_3];
ld.param.u32 %r3, [_Z22bpnn_layerforward_CUDAPfS_S_S_ii_param_5];

$DICE_BB0_1:
mov.u32 %r4, %ctaid.y;
mov.u32 %r5, %tid.y;
mov.u32 %r6, %tid.x;
setp.ne.s32 %p0, %r6, 0;
shl.b32 %r7, %r5, 2;
mov.u32 %r8, _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE10input_node;
@%p0 bra $DICE_BB0_6;

$DICE_BB0_2:

$DICE_BB0_3:
add.s32 %r9, %r8, %r7;

$DICE_BB0_4:
shl.b32 %w0, %r4, 4;
add.s32 %w1, %r5, %w0;
cvta.to.global.u64 %r8, %r0;
mul.wide.s32 %w2, %w1, 4;
add.s64 %w3, %r8, %w2;
ld.global.f32 %r10, [%w3+4];

$DICE_BB0_5:
st.shared.f32 [%r9], %r10;

$DICE_BB0_6:
bar.sync 0;

$DICE_BB0_7:
add.s32 %r0, %r6, %r3;
add.s32 %w0, %r3, 1;
mad.lo.s32 %w1, %w0, %r5, %r0;
shl.b32 %w2, %r3, 4;
add.s32 %r8, %w2, 16;
mad.lo.s32 %r10, %r8, %r4, %w1;
cvta.to.global.u64 %r11, %r1;
mul.wide.s32 %r12, %r10, 4;
add.s64 %r13, %r11, %r12;
ld.global.f32 %r14, [%r13+8];

$DICE_BB0_8:
shl.b32 %w0, %r5, 6;
mov.u32 %r0, _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE13weight_matrix;
add.s32 %r1, %r0, %w0;
shl.b32 %r8, %r6, 2;
add.s32 %r10, %r1, %r8;
st.shared.f32 [%r10], %r14;
bar.sync 0;

$DICE_BB0_9:
ld.shared.f32 %r1, [%r9];
ld.shared.f32 %r6, [%r10];

$DICE_BB0_10:
mul.f32 %r8, %r6, %r1;
st.shared.f32 [%r10], %r8;
bar.sync 0;

$DICE_BB0_11:
mov.f32 %r1, 0f40000000;
cvt.rzi.s32.f32 %r6, %r1;
rem.s32 %r8, %r5, %r6;
setp.ne.s32 %p1, %r8, 0;
@%p1 bra $DICE_BB0_14;

$DICE_BB0_12:
ld.shared.f32 %r1, [%r10];
shr.u32 %w0, %r6, 31;
add.s32 %r8, %r6, %w0;
shr.s32 %r9, %r8, 1;
mad.lo.s32 %r11, %r9, %r10, 64;
ld.shared.f32 %r12, [%r11];

$DICE_BB0_13:
add.f32 %w0, %r1, %r12;
st.shared.f32 [%r10], %w0;

$DICE_BB0_14:
bar.sync 0;

$DICE_BB0_15:
mov.f32 %w0, 0f40800000;
cvt.rzi.s32.f32 %r1, %w0;
rem.s32 %w1, %r5, %r1;
setp.ne.s32 %p2, %w1, 0;
@%p2 bra $DICE_BB0_18;

$DICE_BB0_16:
ld.shared.f32 %r6, [%r10];
shr.u32 %r8, %r1, 31;
add.s32 %r9, %r1, %r8;
shr.s32 %r11, %r9, 1;
mad.lo.s32 %r12, %r11, %r10, 64;
ld.shared.f32 %r14, [%r12];

$DICE_BB0_17:
add.f32 %r1, %r6, %r14;
st.shared.f32 [%r10], %r1;

$DICE_BB0_18:
bar.sync 0;

$DICE_BB0_19:
mov.f32 %r1, 0f41000000;
cvt.rzi.s32.f32 %r6, %r1;
rem.s32 %r8, %r5, %r6;
setp.ne.s32 %p3, %r8, 0;
@%p3 bra $DICE_BB0_22;

$DICE_BB0_20:
ld.shared.f32 %r1, [%r10];
shr.u32 %r8, %r6, 31;
add.s32 %w0, %r6, %r8;
shr.s32 %r9, %w0, 1;
mad.lo.s32 %w1, %r9, %r10, 64;
ld.shared.f32 %r11, [%w1];

$DICE_BB0_21:
add.f32 %w0, %r1, %r11;
st.shared.f32 [%r10], %w0;

$DICE_BB0_22:
bar.sync 0;

$DICE_BB0_23:
mov.f32 %w0, 0f41800000;
cvt.rzi.s32.f32 %r1, %w0;
rem.s32 %w1, %r5, %r1;
setp.ne.s32 %p4, %w1, 0;
@%p4 bra $DICE_BB0_26;

$DICE_BB0_24:
ld.shared.f32 %r6, [%r10];
shr.u32 %r8, %r1, 31;
add.s32 %r9, %r1, %r8;
shr.s32 %r11, %r9, 1;
mad.lo.s32 %r12, %r11, %r10, 64;
ld.shared.f32 %r14, [%r12];

$DICE_BB0_25:
add.f32 %r1, %r6, %r14;
st.shared.f32 [%r10], %r1;

$DICE_BB0_26:
bar.sync 0;

$DICE_BB0_27:
ld.shared.f32 %r1, [%r10];

$DICE_BB0_28:
st.global.f32 [%r13+8], %r1;
bar.sync 0;

$DICE_BB0_29:
@%p0 bra $DICE_BB0_32;

$DICE_BB0_30:
add.s32 %r1, %r0, %r7;
ld.shared.f32 %r6, [%r1];
mad.lo.s32 %r8, %r4, %r3, %r5;
cvta.to.global.u64 %r9, %r2;
mul.wide.s32 %r10, %r8, 4;

$DICE_BB0_31:
add.s64 %r0, %r9, %r10;
st.global.f32 [%r0], %r6;

$DICE_BB0_32:
ret;

}

.visible .entry _Z24bpnn_adjust_weights_cudaPfiS_iS_S_(
.param .u64 _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0,
.param .u32 _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1,
.param .u64 _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2,
.param .u32 _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_3,
.param .u64 _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4,
.param .u64 _Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5
)
{
.reg .b32 %r<21>;
.reg .pred %p<1>;
.reg .b32 %w<9>;


$DICE_BB1_0:
ld.param.u64 %r0, [_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_0];
ld.param.u32 %r1, [_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_1];
ld.param.u64 %r2, [_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_2];
ld.param.u64 %r3, [_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_4];
ld.param.u64 %r4, [_Z24bpnn_adjust_weights_cudaPfiS_iS_S__param_5];

$DICE_BB1_1:
cvta.to.global.u64 %r5, %r3;
shl.b32 %w0, %r1, 4;
add.s32 %w1, %w0, 16;
mov.u32 %r6, %ctaid.y;
add.s32 %w2, %r1, 1;
mov.u32 %r7, %tid.y;
mov.u32 %r8, %tid.x;
add.s32 %w3, %r8, %r1;
mad.lo.s32 %w4, %w2, %r7, %w3;
mad.lo.s32 %w5, %w1, %r6, %w4;
shl.b32 %r9, %r6, 4;
cvta.to.global.u64 %w6, %r0;
mul.wide.s32 %w7, %r8, 4;
add.s64 %r10, %w6, %w7;
ld.global.f32 %r11, [%r10+4];
cvta.to.global.u64 %r12, %r2;
cvta.to.global.u64 %r13, %r4;
mul.wide.s32 %w8, %w5, 4;
add.s64 %r14, %r13, %w8;
ld.global.f32 %r15, [%r14+8];
add.s64 %r16, %r5, %w8;
ld.global.f32 %r17, [%r10+4];
ld.global.f32 %r18, [%r14+8];

$DICE_BB1_2:
add.s32 %w0, %r7, %r9;
cvt.f64.f32 %w1, %r11;
mul.f64 %r0, %w1, 0d3FD3333333333333;
mul.wide.s32 %w2, %w0, 4;
add.s64 %w3, %r12, %w2;
ld.global.f32 %r1, [%w3+4];
cvt.f64.f32 %w4, %r15;
mul.f64 %r2, %w4, 0d3FD3333333333333;
ld.global.f32 %r3, [%r16+8];
cvt.f64.f32 %w5, %r17;
mul.f64 %r4, %w5, 0d3FD3333333333333;
ld.global.f32 %r19, [%w3+4];
cvt.f64.f32 %w6, %r18;
mul.f64 %r20, %w6, 0d3FD3333333333333;

$DICE_BB1_3:
cvt.f64.f32 %w0, %r1;
fma.rn.f64 %w1, %r0, %w0, %r2;
cvt.f64.f32 %w2, %r3;
add.f64 %w3, %w1, %w2;
cvt.rn.f32.f64 %w4, %w3;
st.global.f32 [%r16+8], %w4;
cvt.f64.f32 %w5, %r19;
fma.rn.f64 %w6, %r4, %w5, %r20;
cvt.rn.f32.f64 %w7, %w6;
st.global.f32 [%r14+8], %w7;
bar.sync 0;

$DICE_BB1_4:
or.b32 %w0, %r7, %r6;
setp.ne.s32 %p0, %w0, 0;
@%p0 bra $DICE_BB1_8;

$DICE_BB1_5:
add.s32 %w0, %r8, 1;
ld.global.f32 %r0, [%r10+4];
mul.wide.s32 %w1, %w0, 4;
add.s64 %r1, %r13, %w1;
ld.global.f32 %r2, [%r1];
add.s64 %r3, %r5, %w1;
ld.global.f32 %r4, [%r3];
ld.global.f32 %r6, [%r1];

$DICE_BB1_6:
cvt.f64.f32 %w0, %r0;
cvt.f64.f32 %w1, %r2;
mul.f64 %w2, %w1, 0d3FD3333333333333;
fma.rn.f64 %w3, %w0, %w2, 0d3FD3333333333333;
cvt.f64.f32 %w4, %r4;
add.f64 %w5, %w3, %w4;
cvt.rn.f32.f64 %w6, %w5;
st.global.f32 [%r3], %w6;
ld.global.f32 %r5, [%r10+4];
cvt.f64.f32 %w7, %r6;
mul.f64 %r7, %w7, 0d3FD3333333333333;

$DICE_BB1_7:
cvt.f64.f32 %w0, %r5;
fma.rn.f64 %w1, %w0, %r7, 0d3FD3333333333333;
cvt.rn.f32.f64 %w2, %w1;
st.global.f32 [%r1], %w2;

$DICE_BB1_8:
ret;

}

