# started on Thu Sep 25 18:48:32 2025

#           time             counts unit events
     0.011793070       50,58,13,726      cpu-cycles                                                              (8.82%)
     0.011793070       51,11,88,749      instructions                     #    1.01  insn per cycle              (14.29%)
     0.011793070           6,64,979      cache-references                                                        (24.12%)
     0.011793070           1,94,931      cache-misses                     #   29.31% of all cache refs           (33.96%)
     0.011793070        4,20,38,596      L1-dcache-loads                                                         (35.57%)
     0.011793070           3,31,220      L1-dcache-load-misses            #    0.79% of all L1-dcache accesses   (44.90%)
     0.011793070        2,61,79,238      L1-dcache-stores                                                        (54.67%)
     0.011793070    <not supported>      L1-dcache-store-misses                                                
     0.011793070             80,982      l2_rqsts.demand_data_rd_hit                                             (64.44%)
     0.011793070             10,746      l2_rqsts.demand_data_rd_miss                                            (38.38%)
     0.011793070              9,676      LLC-loads                                                               (37.49%)
     0.011793070              1,339      LLC-load-misses                  #   13.84% of all LL-cache accesses    (36.66%)
     0.011793070             73,602      LLC-stores                                                              (17.15%)
     0.011793070             67,710      LLC-store-misses                                                        (8.75%)
     0.011793070        4,16,96,989      dTLB-loads                                                              (8.80%)
     0.011793070                564      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (8.85%)
     0.011793070        6,34,60,453      branch-loads                                                            (8.90%)
     0.011793070          96,05,583      branch-load-misses                                                      (8.96%)
     0.022054504       48,20,75,995      cpu-cycles                                                              (60.57%)
     0.022054504       52,60,46,689      instructions                     #    1.09  insn per cycle              (69.14%)
     0.022054504           1,40,525      cache-references                                                        (77.72%)
     0.022054504             77,785      cache-misses                     #   55.35% of all cache refs           (86.32%)
     0.022054504        3,87,64,571      L1-dcache-loads                                                         (93.25%)
     0.022054504           1,84,879      L1-dcache-load-misses            #    0.48% of all L1-dcache accesses   (86.36%)
     0.022054504        2,40,59,011      L1-dcache-stores                                                        (76.08%)
     0.022054504    <not supported>      L1-dcache-store-misses                                                
     0.022054504             63,449      l2_rqsts.demand_data_rd_hit                                             (65.77%)
     0.022054504             29,385      l2_rqsts.demand_data_rd_miss                                            (3.64%)
     0.022054504             18,457      LLC-loads                                                               (1.67%)
     0.022054504              5,530      LLC-load-misses                  #   29.96% of all LL-cache accesses    (2.53%)
     0.022054504             68,950      LLC-stores                                                              (2.51%)
     0.022054504             63,347      LLC-store-misses                                                        (10.95%)
     0.022054504        3,92,52,595      dTLB-loads                                                              (21.19%)
     0.022054504                959      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.48%)
     0.022054504        5,91,86,625      branch-loads                                                            (41.71%)
     0.022054504          89,67,346      branch-load-misses                                                      (51.08%)
     0.032282841       49,34,99,411      cpu-cycles                                                              (39.59%)
     0.032282841       54,26,38,601      instructions                     #    1.10  insn per cycle              (41.60%)
     0.032282841           1,35,541      cache-references                                                        (42.89%)
     0.032282841             78,685      cache-misses                     #   58.05% of all cache refs           (44.53%)
     0.032282841        3,99,55,890      L1-dcache-loads                                                         (37.76%)
     0.032282841           1,70,281      L1-dcache-load-misses            #    0.43% of all L1-dcache accesses   (36.88%)
     0.032282841        2,49,16,085      L1-dcache-stores                                                        (38.52%)
     0.032282841    <not supported>      L1-dcache-store-misses                                                
     0.032282841             47,142      l2_rqsts.demand_data_rd_hit                                             (40.18%)
     0.032282841             13,633      l2_rqsts.demand_data_rd_miss                                            (36.89%)
     0.032282841             18,814      LLC-loads                                                               (38.27%)
     0.032282841              9,433      LLC-load-misses                  #   50.14% of all LL-cache accesses    (36.50%)
     0.032282841             69,868      LLC-stores                                                              (16.61%)
     0.032282841             62,477      LLC-store-misses                                                        (16.67%)
     0.032282841        3,97,57,665      dTLB-loads                                                              (25.04%)
     0.032282841                508      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.44%)
     0.032282841        6,11,15,442      branch-loads                                                            (38.35%)
     0.032282841          92,45,195      branch-load-misses                                                      (38.76%)
     0.042518359       47,36,19,145      cpu-cycles                                                              (29.35%)
     0.042518359       52,67,00,848      instructions                     #    1.11  insn per cycle              (38.72%)
     0.042518359           1,24,232      cache-references                                                        (47.48%)
     0.042518359             71,162      cache-misses                     #   57.28% of all cache refs           (56.24%)
     0.042518359        3,88,21,433      L1-dcache-loads                                                         (63.15%)
     0.042518359           1,60,665      L1-dcache-load-misses            #    0.41% of all L1-dcache accesses   (70.37%)
     0.042518359        2,40,42,658      L1-dcache-stores                                                        (78.22%)
     0.042518359    <not supported>      L1-dcache-store-misses                                                
     0.042518359             42,918      l2_rqsts.demand_data_rd_hit                                             (85.40%)
     0.042518359             12,326      l2_rqsts.demand_data_rd_miss                                            (32.03%)
     0.042518359             12,633      LLC-loads                                                               (24.68%)
     0.042518359              2,792      LLC-load-misses                  #   22.10% of all LL-cache accesses    (17.72%)
     0.042518359             65,745      LLC-stores                                                              (3.52%)
     0.042518359             62,980      LLC-store-misses                                                        (3.34%)
     0.042518359        3,78,14,767      dTLB-loads                                                              (4.22%)
     0.042518359                470      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (5.10%)
     0.042518359        5,85,62,069      branch-loads                                                            (9.47%)
     0.042518359          88,81,919      branch-load-misses                                                      (19.09%)
     0.052705135       48,70,39,448      cpu-cycles                                                              (61.86%)
     0.052705135       53,27,92,420      instructions                     #    1.09  insn per cycle              (69.34%)
     0.052705135           1,25,933      cache-references                                                        (71.05%)
     0.052705135             72,749      cache-misses                     #   57.77% of all cache refs           (72.78%)
     0.052705135        3,93,45,113      L1-dcache-loads                                                         (65.15%)
     0.052705135           1,54,618      L1-dcache-load-misses            #    0.39% of all L1-dcache accesses   (58.50%)
     0.052705135        2,44,44,442      L1-dcache-stores                                                        (50.04%)
     0.052705135    <not supported>      L1-dcache-store-misses                                                
     0.052705135             43,399      l2_rqsts.demand_data_rd_hit                                             (41.70%)
     0.052705135             17,197      l2_rqsts.demand_data_rd_miss                                            (6.81%)
     0.052705135             12,606      LLC-loads                                                               (14.40%)
     0.052705135              2,516      LLC-load-misses                  #   19.96% of all LL-cache accesses    (22.81%)
     0.052705135             69,186      LLC-stores                                                              (18.60%)
     0.052705135             63,988      LLC-store-misses                                                        (17.63%)
     0.052705135        3,94,73,167      dTLB-loads                                                              (26.98%)
     0.052705135                951      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.26%)
     0.052705135        6,01,11,249      branch-loads                                                            (44.75%)
     0.052705135          90,87,777      branch-load-misses                                                      (53.22%)
     0.062933161       48,85,94,739      cpu-cycles                                                              (19.93%)
     0.062933161       53,80,30,455      instructions                     #    1.10  insn per cycle              (22.92%)
     0.062933161           1,32,362      cache-references                                                        (32.22%)
     0.062933161             73,511      cache-misses                     #   55.54% of all cache refs           (41.29%)
     0.062933161        3,93,82,987      L1-dcache-loads                                                         (43.64%)
     0.062933161           1,54,469      L1-dcache-load-misses            #    0.39% of all L1-dcache accesses   (49.41%)
     0.062933161        2,44,77,553      L1-dcache-stores                                                        (57.02%)
     0.062933161    <not supported>      L1-dcache-store-misses                                                
     0.062933161             42,860      l2_rqsts.demand_data_rd_hit                                             (62.30%)
     0.062933161              6,044      l2_rqsts.demand_data_rd_miss                                            (33.49%)
     0.062933161              8,683      LLC-loads                                                               (33.14%)
     0.062933161              1,927      LLC-load-misses                  #   22.19% of all LL-cache accesses    (31.45%)
     0.062933161             76,683      LLC-stores                                                              (14.64%)
     0.062933161             66,124      LLC-store-misses                                                        (9.98%)
     0.062933161        3,99,43,883      dTLB-loads                                                              (11.72%)
     0.062933161                801      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.22%)
     0.062933161        6,06,49,576      branch-loads                                                            (16.81%)
     0.062933161          91,72,284      branch-load-misses                                                      (18.76%)
     0.073147603       47,53,63,673      cpu-cycles                                                              (52.38%)
     0.073147603       52,97,89,389      instructions                     #    1.11  insn per cycle              (60.12%)
     0.073147603           1,50,701      cache-references                                                        (67.97%)
     0.073147603             69,008      cache-misses                     #   45.79% of all cache refs           (75.61%)
     0.073147603        3,88,14,290      L1-dcache-loads                                                         (80.47%)
     0.073147603           1,66,490      L1-dcache-load-misses            #    0.43% of all L1-dcache accesses   (76.89%)
     0.073147603        2,41,10,796      L1-dcache-stores                                                        (70.96%)
     0.073147603    <not supported>      L1-dcache-store-misses                                                
     0.073147603             39,573      l2_rqsts.demand_data_rd_hit                                             (65.46%)
     0.073147603             12,727      l2_rqsts.demand_data_rd_miss                                            (13.44%)
     0.073147603              9,651      LLC-loads                                                               (11.46%)
     0.073147603                959      LLC-load-misses                  #    9.94% of all LL-cache accesses    (10.53%)
     0.073147603             72,333      LLC-stores                                                              (4.12%)
     0.073147603             61,474      LLC-store-misses                                                        (9.83%)
     0.073147603        3,88,85,828      dTLB-loads                                                              (18.35%)
     0.073147603                808      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.07%)
     0.073147603        5,93,16,794      branch-loads                                                            (35.19%)
     0.073147603          89,76,291      branch-load-misses                                                      (43.71%)
     0.083319282       50,21,90,335      cpu-cycles                                                              (42.87%)
     0.083319282       54,76,84,848      instructions                     #    1.09  insn per cycle              (46.20%)
     0.083319282           1,20,515      cache-references                                                        (48.81%)
     0.083319282             73,052      cache-misses                     #   60.62% of all cache refs           (50.50%)
     0.083319282        4,04,86,150      L1-dcache-loads                                                         (44.47%)
     0.083319282           1,57,876      L1-dcache-load-misses            #    0.39% of all L1-dcache accesses   (42.24%)
     0.083319282        2,52,31,851      L1-dcache-stores                                                        (42.26%)
     0.083319282    <not supported>      L1-dcache-store-misses                                                
     0.083319282             46,364      l2_rqsts.demand_data_rd_hit                                             (42.61%)
     0.083319282              9,551      l2_rqsts.demand_data_rd_miss                                            (30.23%)
     0.083319282              7,856      LLC-loads                                                               (32.61%)
     0.083319282                677      LLC-load-misses                  #    8.62% of all LL-cache accesses    (33.06%)
     0.083319282             71,016      LLC-stores                                                              (16.91%)
     0.083319282             67,275      LLC-store-misses                                                        (16.48%)
     0.083319282        4,05,38,058      dTLB-loads                                                              (24.68%)
     0.083319282                490      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.59%)
     0.083319282        6,17,53,721      branch-loads                                                            (38.27%)
     0.083319282          93,64,314      branch-load-misses                                                      (40.76%)
     0.093525218       50,75,78,484      cpu-cycles                                                              (31.74%)
     0.093525218       55,26,92,779      instructions                     #    1.09  insn per cycle              (39.08%)
     0.093525218           1,20,680      cache-references                                                        (47.15%)
     0.093525218             73,348      cache-misses                     #   60.78% of all cache refs           (55.92%)
     0.093525218        4,07,25,634      L1-dcache-loads                                                         (60.75%)
     0.093525218           1,51,962      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (66.02%)
     0.093525218        2,53,16,565      L1-dcache-stores                                                        (72.56%)
     0.093525218    <not supported>      L1-dcache-store-misses                                                
     0.093525218             42,837      l2_rqsts.demand_data_rd_hit                                             (78.56%)
     0.093525218              6,472      l2_rqsts.demand_data_rd_miss                                            (30.90%)
     0.093525218              7,609      LLC-loads                                                               (25.18%)
     0.093525218                558      LLC-load-misses                  #    7.33% of all LL-cache accesses    (19.71%)
     0.093525218             70,455      LLC-stores                                                              (6.00%)
     0.093525218             65,886      LLC-store-misses                                                        (6.24%)
     0.093525218        4,06,78,600      dTLB-loads                                                              (7.89%)
     0.093525218                162      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (9.85%)
     0.093525218        6,21,22,479      branch-loads                                                            (15.27%)
     0.093525218          94,14,409      branch-load-misses                                                      (23.44%)
     0.103695154       49,22,22,531      cpu-cycles                                                              (58.61%)
     0.103695154       54,23,72,805      instructions                     #    1.10  insn per cycle              (66.61%)
     0.103695154           1,27,756      cache-references                                                        (68.86%)
     0.103695154             73,237      cache-misses                     #   57.33% of all cache refs           (70.68%)
     0.103695154        4,00,26,638      L1-dcache-loads                                                         (65.65%)
     0.103695154           1,61,612      L1-dcache-load-misses            #    0.40% of all L1-dcache accesses   (60.19%)
     0.103695154        2,48,46,525      L1-dcache-stores                                                        (52.72%)
     0.103695154    <not supported>      L1-dcache-store-misses                                                
     0.103695154             42,302      l2_rqsts.demand_data_rd_hit                                             (46.22%)
     0.103695154              7,823      l2_rqsts.demand_data_rd_miss                                            (9.88%)
     0.103695154              7,991      LLC-loads                                                               (15.73%)
     0.103695154                629      LLC-load-misses                  #    7.87% of all LL-cache accesses    (22.41%)
     0.103695154             69,019      LLC-stores                                                              (16.00%)
     0.103695154             65,565      LLC-store-misses                                                        (15.51%)
     0.103695154        4,01,15,875      dTLB-loads                                                              (24.72%)
     0.103695154                440      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.14%)
     0.103695154        6,10,11,510      branch-loads                                                            (41.50%)
     0.103695154          92,16,422      branch-load-misses                                                      (49.92%)
     0.113882075       47,64,18,618      cpu-cycles                                                              (21.73%)
     0.113882075       52,44,38,599      instructions                     #    1.10  insn per cycle              (24.84%)
     0.113882075           1,31,521      cache-references                                                        (33.60%)
     0.113882075             69,483      cache-misses                     #   52.83% of all cache refs           (43.16%)
     0.113882075        3,86,74,539      L1-dcache-loads                                                         (44.16%)
     0.113882075           1,60,208      L1-dcache-load-misses            #    0.41% of all L1-dcache accesses   (50.16%)
     0.113882075        2,41,71,199      L1-dcache-stores                                                        (55.49%)
     0.113882075    <not supported>      L1-dcache-store-misses                                                
     0.113882075             41,961      l2_rqsts.demand_data_rd_hit                                             (60.68%)
     0.113882075             15,969      l2_rqsts.demand_data_rd_miss                                            (32.22%)
     0.113882075             15,931      LLC-loads                                                               (31.45%)
     0.113882075                790      LLC-load-misses                  #    4.96% of all LL-cache accesses    (31.38%)
     0.113882075             71,809      LLC-stores                                                              (15.84%)
     0.113882075             64,546      LLC-store-misses                                                        (10.71%)
     0.113882075        3,89,36,551      dTLB-loads                                                              (13.31%)
     0.113882075                388      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.97%)
     0.113882075        5,91,32,208      branch-loads                                                            (18.62%)
     0.113882075          89,24,776      branch-load-misses                                                      (20.57%)
     0.127785410       68,02,75,974      cpu-cycles                                                              (43.92%)
     0.127785410       74,45,79,759      instructions                     #    1.09  insn per cycle              (50.01%)
     0.127785410           2,01,663      cache-references                                                        (56.09%)
     0.127785410           1,13,781      cache-misses                     #   56.42% of all cache refs           (61.58%)
     0.127785410        5,48,89,908      L1-dcache-loads                                                         (64.62%)
     0.127785410           2,25,918      L1-dcache-load-misses            #    0.41% of all L1-dcache accesses   (64.05%)
     0.127785410        3,40,57,240      L1-dcache-stores                                                        (64.50%)
     0.127785410    <not supported>      L1-dcache-store-misses                                                
     0.127785410             59,422      l2_rqsts.demand_data_rd_hit                                             (65.18%)
     0.127785410             12,198      l2_rqsts.demand_data_rd_miss                                            (27.40%)
     0.127785410             13,689      LLC-loads                                                               (23.89%)
     0.127785410              2,053      LLC-load-misses                  #   15.00% of all LL-cache accesses    (19.18%)
     0.127785410             96,076      LLC-stores                                                              (5.40%)
     0.127785410             95,756      LLC-store-misses                                                        (9.57%)
     0.127785410        5,54,93,429      dTLB-loads                                                              (16.28%)
     0.127785410                602      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.92%)
     0.127785410        8,40,56,954      branch-loads                                                            (29.62%)
     0.127785410        1,26,98,362      branch-load-misses                                                      (36.82%)
     0.137957258       50,59,90,234      cpu-cycles                                                              (53.56%)
     0.137957258       55,14,51,233      instructions                     #    1.09  insn per cycle              (61.24%)
     0.137957258           1,15,793      cache-references                                                        (64.65%)
     0.137957258             72,035      cache-misses                     #   62.21% of all cache refs           (68.67%)
     0.137957258        4,07,19,612      L1-dcache-loads                                                         (64.44%)
     0.137957258           1,51,527      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (60.36%)
     0.137957258        2,53,37,767      L1-dcache-stores                                                        (55.52%)
     0.137957258    <not supported>      L1-dcache-store-misses                                                
     0.137957258             44,199      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     0.137957258              7,898      l2_rqsts.demand_data_rd_miss                                            (11.61%)
     0.137957258              7,709      LLC-loads                                                               (16.46%)
     0.137957258                601      LLC-load-misses                  #    7.80% of all LL-cache accesses    (21.96%)
     0.137957258             70,631      LLC-stores                                                              (15.75%)
     0.137957258             67,235      LLC-store-misses                                                        (14.94%)
     0.137957258        4,07,29,187      dTLB-loads                                                              (22.42%)
     0.137957258                244      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.80%)
     0.137957258        6,20,75,187      branch-loads                                                            (37.17%)
     0.137957258          93,89,769      branch-load-misses                                                      (45.31%)
     0.148134909       48,85,87,054      cpu-cycles                                                              (25.52%)
     0.148134909       53,36,55,594      instructions                     #    1.09  insn per cycle              (28.66%)
     0.148134909           1,29,965      cache-references                                                        (36.16%)
     0.148134909             69,261      cache-misses                     #   53.29% of all cache refs           (44.64%)
     0.148134909        3,94,01,766      L1-dcache-loads                                                         (44.47%)
     0.148134909           1,49,540      L1-dcache-load-misses            #    0.38% of all L1-dcache accesses   (47.50%)
     0.148134909        2,45,29,369      L1-dcache-stores                                                        (51.93%)
     0.148134909    <not supported>      L1-dcache-store-misses                                                
     0.148134909             42,075      l2_rqsts.demand_data_rd_hit                                             (56.37%)
     0.148134909             13,126      l2_rqsts.demand_data_rd_miss                                            (30.63%)
     0.148134909             15,676      LLC-loads                                                               (31.29%)
     0.148134909              1,652      LLC-load-misses                  #   10.54% of all LL-cache accesses    (32.02%)
     0.148134909             71,268      LLC-stores                                                              (16.63%)
     0.148134909             64,185      LLC-store-misses                                                        (12.86%)
     0.148134909        3,94,63,178      dTLB-loads                                                              (16.19%)
     0.148134909                773      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.40%)
     0.148134909        6,00,17,266      branch-loads                                                            (22.34%)
     0.148134909          91,07,775      branch-load-misses                                                      (24.47%)
     0.158341688       50,76,01,136      cpu-cycles                                                              (49.45%)
     0.158341688       55,34,86,185      instructions                     #    1.09  insn per cycle              (57.60%)
     0.158341688           1,20,879      cache-references                                                        (65.76%)
     0.158341688             72,122      cache-misses                     #   59.66% of all cache refs           (73.87%)
     0.158341688        4,07,48,662      L1-dcache-loads                                                         (79.22%)
     0.158341688           1,48,824      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (78.33%)
     0.158341688        2,53,38,184      L1-dcache-stores                                                        (73.03%)
     0.158341688    <not supported>      L1-dcache-store-misses                                                
     0.158341688             43,129      l2_rqsts.demand_data_rd_hit                                             (68.47%)
     0.158341688              8,840      l2_rqsts.demand_data_rd_miss                                            (14.54%)
     0.158341688             10,355      LLC-loads                                                               (11.23%)
     0.158341688              1,108      LLC-load-misses                  #   10.70% of all LL-cache accesses    (10.02%)
     0.158341688             72,768      LLC-stores                                                              (4.24%)
     0.158341688             66,708      LLC-store-misses                                                        (8.69%)
     0.158341688        4,08,78,228      dTLB-loads                                                              (16.82%)
     0.158341688                271      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.66%)
     0.158341688        6,20,77,973      branch-loads                                                            (32.43%)
     0.158341688          93,94,461      branch-load-misses                                                      (40.70%)
     0.168505775       50,35,67,977      cpu-cycles                                                              (44.77%)
     0.168505775       54,93,05,649      instructions                     #    1.09  insn per cycle              (47.88%)
     0.168505775           1,26,258      cache-references                                                        (50.17%)
     0.168505775             72,566      cache-misses                     #   57.47% of all cache refs           (51.86%)
     0.168505775        4,06,33,802      L1-dcache-loads                                                         (46.03%)
     0.168505775           1,66,726      L1-dcache-load-misses            #    0.41% of all L1-dcache accesses   (43.20%)
     0.168505775        2,53,02,596      L1-dcache-stores                                                        (43.30%)
     0.168505775    <not supported>      L1-dcache-store-misses                                                
     0.168505775             44,170      l2_rqsts.demand_data_rd_hit                                             (43.20%)
     0.168505775              7,186      l2_rqsts.demand_data_rd_miss                                            (29.21%)
     0.168505775              7,025      LLC-loads                                                               (32.15%)
     0.168505775              1,088      LLC-load-misses                  #   15.49% of all LL-cache accesses    (32.14%)
     0.168505775             70,488      LLC-stores                                                              (16.43%)
     0.168505775             66,482      LLC-store-misses                                                        (16.42%)
     0.168505775        4,05,69,456      dTLB-loads                                                              (24.56%)
     0.168505775                324      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.71%)
     0.168505775        6,18,26,686      branch-loads                                                            (39.18%)
     0.168505775          93,60,687      branch-load-misses                                                      (41.88%)
     0.178704356       49,66,58,406      cpu-cycles                                                              (30.80%)
     0.178704356       54,12,70,652      instructions                     #    1.09  insn per cycle              (38.38%)
     0.178704356           1,20,301      cache-references                                                        (46.09%)
     0.178704356             69,389      cache-misses                     #   57.68% of all cache refs           (54.44%)
     0.178704356        3,99,05,611      L1-dcache-loads                                                         (60.24%)
     0.178704356           1,51,625      L1-dcache-load-misses            #    0.38% of all L1-dcache accesses   (66.12%)
     0.178704356        2,48,29,175      L1-dcache-stores                                                        (72.83%)
     0.178704356    <not supported>      L1-dcache-store-misses                                                
     0.178704356             43,427      l2_rqsts.demand_data_rd_hit                                             (79.25%)
     0.178704356             12,724      l2_rqsts.demand_data_rd_miss                                            (32.62%)
     0.178704356             15,571      LLC-loads                                                               (26.51%)
     0.178704356              2,509      LLC-load-misses                  #   16.11% of all LL-cache accesses    (20.64%)
     0.178704356             67,929      LLC-stores                                                              (5.01%)
     0.178704356             65,066      LLC-store-misses                                                        (5.02%)
     0.178704356        3,97,51,899      dTLB-loads                                                              (6.68%)
     0.178704356                 80      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (8.69%)
     0.178704356        6,06,66,395      branch-loads                                                            (13.77%)
     0.178704356          91,87,564      branch-load-misses                                                      (22.09%)
     0.188878873       50,19,63,993      cpu-cycles                                                              (57.15%)
     0.188878873       54,74,11,462      instructions                     #    1.09  insn per cycle              (65.55%)
     0.188878873           1,23,886      cache-references                                                        (68.67%)
     0.188878873             72,894      cache-misses                     #   58.84% of all cache refs           (71.17%)
     0.188878873        4,04,76,565      L1-dcache-loads                                                         (66.15%)
     0.188878873           1,61,563      L1-dcache-load-misses            #    0.40% of all L1-dcache accesses   (61.18%)
     0.188878873        2,52,20,555      L1-dcache-stores                                                        (54.74%)
     0.188878873    <not supported>      L1-dcache-store-misses                                                
     0.188878873             49,066      l2_rqsts.demand_data_rd_hit                                             (48.25%)
     0.188878873             15,410      l2_rqsts.demand_data_rd_miss                                            (9.47%)
     0.188878873             17,195      LLC-loads                                                               (15.36%)
     0.188878873              1,464      LLC-load-misses                  #    8.51% of all LL-cache accesses    (21.92%)
     0.188878873             71,462      LLC-stores                                                              (15.89%)
     0.188878873             67,141      LLC-store-misses                                                        (14.96%)
     0.188878873        4,04,23,857      dTLB-loads                                                              (23.20%)
     0.188878873                295      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.45%)
     0.188878873        6,16,24,348      branch-loads                                                            (39.70%)
     0.188878873          93,28,174      branch-load-misses                                                      (47.88%)
     0.199142273       50,99,77,521      cpu-cycles                                                              (23.93%)
     0.199142273       55,67,92,566      instructions                     #    1.09  insn per cycle              (27.06%)
     0.199142273           1,17,016      cache-references                                                        (35.42%)
     0.199142273             72,570      cache-misses                     #   62.02% of all cache refs           (43.88%)
     0.199142273        4,11,79,919      L1-dcache-loads                                                         (42.96%)
     0.199142273           1,45,164      L1-dcache-load-misses            #    0.35% of all L1-dcache accesses   (45.49%)
     0.199142273        2,55,99,485      L1-dcache-stores                                                        (51.03%)
     0.199142273    <not supported>      L1-dcache-store-misses                                                
     0.199142273             41,291      l2_rqsts.demand_data_rd_hit                                             (56.68%)
     0.199142273              5,891      l2_rqsts.demand_data_rd_miss                                            (31.56%)
     0.199142273              6,561      LLC-loads                                                               (32.37%)
     0.199142273                448      LLC-load-misses                  #    6.83% of all LL-cache accesses    (33.19%)
     0.199142273             72,087      LLC-stores                                                              (17.41%)
     0.199142273             68,104      LLC-store-misses                                                        (13.48%)
     0.199142273        4,09,81,650      dTLB-loads                                                              (15.96%)
     0.199142273                162      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.45%)
     0.199142273        6,25,93,414      branch-loads                                                            (20.93%)
     0.199142273          94,78,683      branch-load-misses                                                      (22.97%)
     0.217027042       84,90,17,574      cpu-cycles                                                              (44.57%)
     0.217027042       93,38,47,987      instructions                     #    1.10  insn per cycle              (50.41%)
     0.217027042           2,31,779      cache-references                                                        (56.28%)
     0.217027042           1,24,869      cache-misses                     #   53.87% of all cache refs           (61.96%)
     0.217027042        6,90,69,994      L1-dcache-loads                                                         (61.75%)
     0.217027042           2,80,845      L1-dcache-load-misses            #    0.41% of all L1-dcache accesses   (59.97%)
     0.217027042        4,30,72,542      L1-dcache-stores                                                        (58.34%)
     0.217027042    <not supported>      L1-dcache-store-misses                                                
     0.217027042             71,081      l2_rqsts.demand_data_rd_hit                                             (57.79%)
     0.217027042             23,934      l2_rqsts.demand_data_rd_miss                                            (21.56%)
     0.217027042             19,893      LLC-loads                                                               (21.42%)
     0.217027042              2,178      LLC-load-misses                  #   10.95% of all LL-cache accesses    (21.39%)
     0.217027042           1,26,594      LLC-stores                                                              (11.29%)
     0.217027042           1,11,310      LLC-store-misses                                                        (13.21%)
     0.217027042        6,92,15,671      dTLB-loads                                                              (20.25%)
     0.217027042                536      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.09%)
     0.217027042       10,48,46,641      branch-loads                                                            (31.96%)
     0.217027042        1,58,45,503      branch-load-misses                                                      (38.09%)
     0.227231911       46,30,37,633      cpu-cycles                                                              (44.00%)
     0.227231911       51,45,32,699      instructions                     #    1.11  insn per cycle              (51.56%)
     0.227231911           1,41,775      cache-references                                                        (58.72%)
     0.227231911             70,035      cache-misses                     #   49.40% of all cache refs           (66.30%)
     0.227231911        3,78,62,651      L1-dcache-loads                                                         (73.18%)
     0.227231911           1,68,345      L1-dcache-load-misses            #    0.44% of all L1-dcache accesses   (77.55%)
     0.227231911        2,35,93,623      L1-dcache-stores                                                        (75.23%)
     0.227231911    <not supported>      L1-dcache-store-misses                                                
     0.227231911             38,979      l2_rqsts.demand_data_rd_hit                                             (70.34%)
     0.227231911             27,099      l2_rqsts.demand_data_rd_miss                                            (20.26%)
     0.227231911             25,897      LLC-loads                                                               (14.82%)
     0.227231911                855      LLC-load-misses                  #    3.30% of all LL-cache accesses    (11.69%)
     0.227231911             64,105      LLC-stores                                                              (4.05%)
     0.227231911             59,402      LLC-store-misses                                                        (5.44%)
     0.227231911        3,77,24,117      dTLB-loads                                                              (12.98%)
     0.227231911                349      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.46%)
     0.227231911        5,76,13,794      branch-loads                                                            (28.64%)
     0.227231911          87,32,111      branch-load-misses                                                      (35.81%)
     0.237404803       48,55,12,360      cpu-cycles                                                              (44.82%)
     0.237404803       53,00,22,778      instructions                     #    1.09  insn per cycle              (47.84%)
     0.237404803           1,44,201      cache-references                                                        (51.25%)
     0.237404803             81,055      cache-misses                     #   56.21% of all cache refs           (54.39%)
     0.237404803        3,95,05,351      L1-dcache-loads                                                         (48.73%)
     0.237404803           1,88,037      L1-dcache-load-misses            #    0.48% of all L1-dcache accesses   (45.00%)
     0.237404803        2,48,12,094      L1-dcache-stores                                                        (44.59%)
     0.237404803    <not supported>      L1-dcache-store-misses                                                
     0.237404803             43,810      l2_rqsts.demand_data_rd_hit                                             (45.67%)
     0.237404803             20,207      l2_rqsts.demand_data_rd_miss                                            (27.41%)
     0.237404803             17,120      LLC-loads                                                               (30.87%)
     0.237404803                861      LLC-load-misses                  #    5.03% of all LL-cache accesses    (32.14%)
     0.237404803             68,253      LLC-stores                                                              (16.37%)
     0.237404803             64,214      LLC-store-misses                                                        (15.95%)
     0.237404803        3,91,87,866      dTLB-loads                                                              (23.30%)
     0.237404803                190      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.46%)
     0.237404803        5,96,02,652      branch-loads                                                            (37.72%)
     0.237404803          90,01,294      branch-load-misses                                                      (42.74%)
     0.247615409       50,59,77,707      cpu-cycles                                                              (32.76%)
     0.247615409       55,11,14,719      instructions                     #    1.09  insn per cycle              (40.72%)
     0.247615409           1,31,975      cache-references                                                        (48.09%)
     0.247615409             78,843      cache-misses                     #   59.74% of all cache refs           (55.71%)
     0.247615409        4,06,78,776      L1-dcache-loads                                                         (61.05%)
     0.247615409           1,65,042      L1-dcache-load-misses            #    0.41% of all L1-dcache accesses   (65.14%)
     0.247615409        2,53,46,511      L1-dcache-stores                                                        (68.74%)
     0.247615409    <not supported>      L1-dcache-store-misses                                                
     0.247615409             44,421      l2_rqsts.demand_data_rd_hit                                             (72.28%)
     0.247615409              7,493      l2_rqsts.demand_data_rd_miss                                            (28.52%)
     0.247615409              7,517      LLC-loads                                                               (26.46%)
     0.247615409              2,753      LLC-load-misses                  #   36.62% of all LL-cache accesses    (21.90%)
     0.247615409             80,910      LLC-stores                                                              (5.19%)
     0.247615409             67,241      LLC-store-misses                                                        (6.00%)
     0.247615409        4,05,38,712      dTLB-loads                                                              (9.43%)
     0.247615409                212      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.72%)
     0.247615409        6,17,36,455      branch-loads                                                            (16.70%)
     0.247615409          93,67,874      branch-load-misses                                                      (23.36%)
     0.257791439       48,20,66,152      cpu-cycles                                                              (50.27%)
     0.257791439       52,73,62,583      instructions                     #    1.09  insn per cycle              (58.04%)
     0.257791439           1,22,718      cache-references                                                        (64.14%)
     0.257791439             71,036      cache-misses                     #   57.89% of all cache refs           (66.84%)
     0.257791439        3,88,54,174      L1-dcache-loads                                                         (61.77%)
     0.257791439           1,55,138      L1-dcache-load-misses            #    0.40% of all L1-dcache accesses   (58.29%)
     0.257791439        2,43,64,766      L1-dcache-stores                                                        (55.40%)
     0.257791439    <not supported>      L1-dcache-store-misses                                                
     0.257791439             43,364      l2_rqsts.demand_data_rd_hit                                             (50.86%)
     0.257791439             37,577      l2_rqsts.demand_data_rd_miss                                            (14.39%)
     0.257791439             32,272      LLC-loads                                                               (17.44%)
     0.257791439              1,393      LLC-load-misses                  #    4.32% of all LL-cache accesses    (22.82%)
     0.257791439             71,599      LLC-stores                                                              (17.33%)
     0.257791439             62,924      LLC-store-misses                                                        (14.76%)
     0.257791439        3,91,28,990      dTLB-loads                                                              (21.70%)
     0.257791439                360      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.44%)
     0.257791439        5,94,88,075      branch-loads                                                            (36.39%)
     0.257791439          89,98,650      branch-load-misses                                                      (43.27%)
     0.267978044       50,56,13,473      cpu-cycles                                                              (33.92%)
     0.267978044       55,08,61,217      instructions                     #    1.09  insn per cycle              (37.24%)
     0.267978044           1,26,587      cache-references                                                        (42.94%)
     0.267978044             75,973      cache-misses                     #   60.02% of all cache refs           (51.85%)
     0.267978044        4,07,52,575      L1-dcache-loads                                                         (51.50%)
     0.267978044           1,47,462      L1-dcache-load-misses            #    0.36% of all L1-dcache accesses   (51.19%)
     0.267978044        2,53,46,310      L1-dcache-stores                                                        (53.65%)
     0.267978044    <not supported>      L1-dcache-store-misses                                                
     0.267978044             41,867      l2_rqsts.demand_data_rd_hit                                             (57.79%)
     0.267978044             10,188      l2_rqsts.demand_data_rd_miss                                            (27.29%)
     0.267978044             10,769      LLC-loads                                                               (27.11%)
     0.267978044              2,728      LLC-load-misses                  #   25.33% of all LL-cache accesses    (27.12%)
     0.267978044             70,643      LLC-stores                                                              (14.63%)
     0.267978044             68,174      LLC-store-misses                                                        (15.16%)
     0.267978044        4,06,65,811      dTLB-loads                                                              (19.33%)
     0.267978044                189      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.64%)
     0.267978044        6,19,63,400      branch-loads                                                            (26.61%)
     0.267978044          93,82,139      branch-load-misses                                                      (30.73%)
     0.278174772       50,77,57,667      cpu-cycles                                                              (44.99%)
     0.278174772       55,32,01,293      instructions                     #    1.09  insn per cycle              (51.53%)
     0.278174772           1,17,122      cache-references                                                        (58.06%)
     0.278174772             72,733      cache-misses                     #   62.10% of all cache refs           (64.54%)
     0.278174772        4,07,64,664      L1-dcache-loads                                                         (69.06%)
     0.278174772           1,48,965      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (71.19%)
     0.278174772        2,53,42,498      L1-dcache-stores                                                        (67.67%)
     0.278174772    <not supported>      L1-dcache-store-misses                                                
     0.278174772             41,889      l2_rqsts.demand_data_rd_hit                                             (63.50%)
     0.278174772              6,879      l2_rqsts.demand_data_rd_miss                                            (20.07%)
     0.278174772              7,691      LLC-loads                                                               (16.81%)
     0.278174772                592      LLC-load-misses                  #    7.70% of all LL-cache accesses    (15.71%)
     0.278174772             70,491      LLC-stores                                                              (6.93%)
     0.278174772             66,002      LLC-store-misses                                                        (8.37%)
     0.278174772        4,07,99,553      dTLB-loads                                                              (16.49%)
     0.278174772                317      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.58%)
     0.278174772        6,21,08,188      branch-loads                                                            (31.45%)
     0.278174772          93,92,289      branch-load-misses                                                      (37.99%)
#           time             counts unit events
     0.288345751       49,62,95,577      cpu-cycles                                                              (44.40%)
     0.288345751       54,07,65,772      instructions                     #    1.09  insn per cycle              (48.60%)
     0.288345751           1,35,310      cache-references                                                        (52.76%)
     0.288345751             74,802      cache-misses                     #   55.28% of all cache refs           (56.62%)
     0.288345751        4,02,85,015      L1-dcache-loads                                                         (53.34%)
     0.288345751           1,70,485      L1-dcache-load-misses            #    0.42% of all L1-dcache accesses   (51.16%)
     0.288345751        2,51,00,597      L1-dcache-stores                                                        (51.36%)
     0.288345751    <not supported>      L1-dcache-store-misses                                                
     0.288345751             51,214      l2_rqsts.demand_data_rd_hit                                             (51.79%)
     0.288345751             10,297      l2_rqsts.demand_data_rd_miss                                            (26.39%)
     0.288345751              8,697      LLC-loads                                                               (28.64%)
     0.288345751                878      LLC-load-misses                  #   10.10% of all LL-cache accesses    (28.69%)
     0.288345751             69,459      LLC-stores                                                              (13.47%)
     0.288345751             66,091      LLC-store-misses                                                        (13.32%)
     0.288345751        3,99,84,369      dTLB-loads                                                              (19.98%)
     0.288345751                203      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.55%)
     0.288345751        6,08,65,424      branch-loads                                                            (35.17%)
     0.288345751          91,97,987      branch-load-misses                                                      (40.69%)
     0.298544809       47,43,91,783      cpu-cycles                                                              (31.97%)
     0.298544809       53,28,56,040      instructions                     #    1.12  insn per cycle              (39.64%)
     0.298544809           1,69,230      cache-references                                                        (46.63%)
     0.298544809             77,409      cache-misses                     #   45.74% of all cache refs           (53.79%)
     0.298544809        3,92,14,560      L1-dcache-loads                                                         (57.27%)
     0.298544809           1,73,012      L1-dcache-load-misses            #    0.44% of all L1-dcache accesses   (61.57%)
     0.298544809        2,42,18,500      L1-dcache-stores                                                        (66.11%)
     0.298544809    <not supported>      L1-dcache-store-misses                                                
     0.298544809             38,292      l2_rqsts.demand_data_rd_hit                                             (71.50%)
     0.298544809              8,446      l2_rqsts.demand_data_rd_miss                                            (30.88%)
     0.298544809              7,519      LLC-loads                                                               (28.55%)
     0.298544809                702      LLC-load-misses                  #    9.34% of all LL-cache accesses    (23.64%)
     0.298544809             71,405      LLC-stores                                                              (6.47%)
     0.298544809             64,105      LLC-store-misses                                                        (7.01%)
     0.298544809        3,86,57,227      dTLB-loads                                                              (10.36%)
     0.298544809                530      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.00%)
     0.298544809        5,99,08,042      branch-loads                                                            (16.56%)
     0.298544809          90,53,628      branch-load-misses                                                      (23.06%)
     0.308707131       47,61,07,849      cpu-cycles                                                              (49.89%)
     0.308707131       52,07,34,046      instructions                     #    1.09  insn per cycle              (56.85%)
     0.308707131           1,11,901      cache-references                                                        (62.77%)
     0.308707131             68,731      cache-misses                     #   61.42% of all cache refs           (65.60%)
     0.308707131        3,85,90,120      L1-dcache-loads                                                         (61.32%)
     0.308707131           1,60,698      L1-dcache-load-misses            #    0.42% of all L1-dcache accesses   (57.84%)
     0.308707131        2,41,89,422      L1-dcache-stores                                                        (54.21%)
     0.308707131    <not supported>      L1-dcache-store-misses                                                
     0.308707131             39,387      l2_rqsts.demand_data_rd_hit                                             (50.15%)
     0.308707131             40,730      l2_rqsts.demand_data_rd_miss                                            (14.44%)
     0.308707131             31,566      LLC-loads                                                               (17.75%)
     0.308707131                524      LLC-load-misses                  #    1.66% of all LL-cache accesses    (23.81%)
     0.308707131             66,655      LLC-stores                                                              (17.37%)
     0.308707131             63,935      LLC-store-misses                                                        (14.77%)
     0.308707131        3,86,25,385      dTLB-loads                                                              (21.89%)
     0.308707131                291      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.77%)
     0.308707131        5,87,14,017      branch-loads                                                            (35.75%)
     0.308707131          89,02,128      branch-load-misses                                                      (42.71%)
     0.318897526       46,38,63,608      cpu-cycles                                                              (31.34%)
     0.318897526       52,02,98,353      instructions                     #    1.12  insn per cycle              (35.07%)
     0.318897526           1,58,783      cache-references                                                        (40.66%)
     0.318897526             67,899      cache-misses                     #   42.76% of all cache refs           (49.56%)
     0.318897526        3,86,51,288      L1-dcache-loads                                                         (48.85%)
     0.318897526           1,91,293      L1-dcache-load-misses            #    0.49% of all L1-dcache accesses   (49.44%)
     0.318897526        2,41,64,438      L1-dcache-stores                                                        (53.30%)
     0.318897526    <not supported>      L1-dcache-store-misses                                                
     0.318897526             39,823      l2_rqsts.demand_data_rd_hit                                             (57.00%)
     0.318897526             15,338      l2_rqsts.demand_data_rd_miss                                            (28.78%)
     0.318897526             12,666      LLC-loads                                                               (28.74%)
     0.318897526              1,639      LLC-load-misses                  #   12.94% of all LL-cache accesses    (28.74%)
     0.318897526             65,219      LLC-stores                                                              (15.29%)
     0.318897526             60,333      LLC-store-misses                                                        (14.72%)
     0.318897526        3,72,43,664      dTLB-loads                                                              (18.09%)
     0.318897526                216      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.70%)
     0.318897526        5,76,76,754      branch-loads                                                            (25.29%)
     0.318897526          87,89,880      branch-load-misses                                                      (28.90%)
     0.329092198       47,71,94,155      cpu-cycles                                                              (47.70%)
     0.329092198       52,68,08,628      instructions                     #    1.10  insn per cycle              (54.64%)
     0.329092198           1,26,429      cache-references                                                        (61.58%)
     0.329092198             68,911      cache-misses                     #   54.51% of all cache refs           (68.53%)
     0.329092198        3,86,01,447      L1-dcache-loads                                                         (72.51%)
     0.329092198           1,43,857      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (73.36%)
     0.329092198        2,38,67,491      L1-dcache-stores                                                        (68.17%)
     0.329092198    <not supported>      L1-dcache-store-misses                                                
     0.329092198             39,886      l2_rqsts.demand_data_rd_hit                                             (63.68%)
     0.329092198             18,541      l2_rqsts.demand_data_rd_miss                                            (17.42%)
     0.329092198             29,626      LLC-loads                                                               (14.19%)
     0.329092198                362      LLC-load-misses                  #    1.22% of all LL-cache accesses    (13.23%)
     0.329092198             82,842      LLC-stores                                                              (6.68%)
     0.329092198             63,854      LLC-store-misses                                                        (9.53%)
     0.329092198        3,96,36,364      dTLB-loads                                                              (18.45%)
     0.329092198                345      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.32%)
     0.329092198        5,96,69,061      branch-loads                                                            (33.28%)
     0.329092198          89,95,479      branch-load-misses                                                      (40.22%)
     0.339260512       50,64,34,043      cpu-cycles                                                              (43.49%)
     0.339260512       55,14,54,983      instructions                     #    1.09  insn per cycle              (47.59%)
     0.339260512           1,25,165      cache-references                                                        (51.71%)
     0.339260512             79,382      cache-misses                     #   63.42% of all cache refs           (55.43%)
     0.339260512        4,07,51,751      L1-dcache-loads                                                         (52.70%)
     0.339260512           1,55,713      L1-dcache-load-misses            #    0.38% of all L1-dcache accesses   (51.37%)
     0.339260512        2,54,23,662      L1-dcache-stores                                                        (52.70%)
     0.339260512    <not supported>      L1-dcache-store-misses                                                
     0.339260512             42,710      l2_rqsts.demand_data_rd_hit                                             (52.83%)
     0.339260512              5,071      l2_rqsts.demand_data_rd_miss                                            (27.39%)
     0.339260512              6,319      LLC-loads                                                               (28.78%)
     0.339260512                382      LLC-load-misses                  #    6.05% of all LL-cache accesses    (27.68%)
     0.339260512             70,375      LLC-stores                                                              (13.27%)
     0.339260512             66,607      LLC-store-misses                                                        (13.10%)
     0.339260512        4,07,18,022      dTLB-loads                                                              (19.66%)
     0.339260512                135      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.33%)
     0.339260512        6,20,74,488      branch-loads                                                            (34.81%)
     0.339260512          94,12,435      branch-load-misses                                                      (39.93%)
     0.349455710       50,73,25,735      cpu-cycles                                                              (36.26%)
     0.349455710       55,21,43,943      instructions                     #    1.09  insn per cycle              (42.79%)
     0.349455710           1,33,268      cache-references                                                        (49.32%)
     0.349455710             79,897      cache-misses                     #   59.95% of all cache refs           (55.99%)
     0.349455710        4,07,87,353      L1-dcache-loads                                                         (58.44%)
     0.349455710           1,57,152      L1-dcache-load-misses            #    0.39% of all L1-dcache accesses   (60.87%)
     0.349455710        2,53,92,725      L1-dcache-stores                                                        (63.56%)
     0.349455710    <not supported>      L1-dcache-store-misses                                                
     0.349455710             45,175      l2_rqsts.demand_data_rd_hit                                             (67.25%)
     0.349455710              6,054      l2_rqsts.demand_data_rd_miss                                            (28.25%)
     0.349455710              5,849      LLC-loads                                                               (27.33%)
     0.349455710                286      LLC-load-misses                  #    4.89% of all LL-cache accesses    (24.44%)
     0.349455710             68,522      LLC-stores                                                              (7.74%)
     0.349455710             65,582      LLC-store-misses                                                        (8.20%)
     0.349455710        4,05,19,292      dTLB-loads                                                              (12.08%)
     0.349455710                 76      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.73%)
     0.349455710        6,18,61,840      branch-loads                                                            (20.54%)
     0.349455710          93,65,729      branch-load-misses                                                      (27.69%)
     0.359616572       47,79,40,725      cpu-cycles                                                              (49.35%)
     0.359616572       52,46,31,389      instructions                     #    1.10  insn per cycle              (57.77%)
     0.359616572           1,19,801      cache-references                                                        (64.22%)
     0.359616572             68,920      cache-misses                     #   57.53% of all cache refs           (67.98%)
     0.359616572        3,85,73,637      L1-dcache-loads                                                         (64.67%)
     0.359616572           1,43,298      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (61.23%)
     0.359616572        2,39,57,986      L1-dcache-stores                                                        (57.54%)
     0.359616572    <not supported>      L1-dcache-store-misses                                                
     0.359616572             41,361      l2_rqsts.demand_data_rd_hit                                             (53.53%)
     0.359616572             14,403      l2_rqsts.demand_data_rd_miss                                            (13.66%)
     0.359616572             21,294      LLC-loads                                                               (16.36%)
     0.359616572                705      LLC-load-misses                  #    3.31% of all LL-cache accesses    (21.39%)
     0.359616572             72,139      LLC-stores                                                              (15.40%)
     0.359616572             64,224      LLC-store-misses                                                        (13.89%)
     0.359616572        3,91,22,634      dTLB-loads                                                              (20.98%)
     0.359616572                380      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.86%)
     0.359616572        5,92,79,675      branch-loads                                                            (34.81%)
     0.359616572          89,49,813      branch-load-misses                                                      (41.74%)
     0.369786161       50,54,90,250      cpu-cycles                                                              (31.54%)
     0.369786161       55,15,93,179      instructions                     #    1.09  insn per cycle              (35.12%)
     0.369786161           1,19,545      cache-references                                                        (40.55%)
     0.369786161             73,379      cache-misses                     #   61.38% of all cache refs           (48.76%)
     0.369786161        4,07,79,231      L1-dcache-loads                                                         (47.20%)
     0.369786161           1,51,053      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (47.92%)
     0.369786161        2,53,83,733      L1-dcache-stores                                                        (51.82%)
     0.369786161    <not supported>      L1-dcache-store-misses                                                
     0.369786161             42,925      l2_rqsts.demand_data_rd_hit                                             (55.11%)
     0.369786161              6,507      l2_rqsts.demand_data_rd_miss                                            (29.69%)
     0.369786161              7,016      LLC-loads                                                               (29.69%)
     0.369786161              1,019      LLC-load-misses                  #   14.52% of all LL-cache accesses    (29.72%)
     0.369786161             69,552      LLC-stores                                                              (15.76%)
     0.369786161             66,499      LLC-store-misses                                                        (14.96%)
     0.369786161        4,05,93,060      dTLB-loads                                                              (18.59%)
     0.369786161                198      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.72%)
     0.369786161        6,19,77,965      branch-loads                                                            (26.09%)
     0.369786161          93,95,370      branch-load-misses                                                      (29.40%)
     0.379982665       50,77,93,788      cpu-cycles                                                              (45.37%)
     0.379982665       55,35,83,491      instructions                     #    1.09  insn per cycle              (52.71%)
     0.379982665           1,16,866      cache-references                                                        (60.07%)
     0.379982665             73,122      cache-misses                     #   62.57% of all cache refs           (67.42%)
     0.379982665        4,07,99,601      L1-dcache-loads                                                         (72.37%)
     0.379982665           1,48,997      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (74.44%)
     0.379982665        2,53,64,658      L1-dcache-stores                                                        (70.47%)
     0.379982665    <not supported>      L1-dcache-store-misses                                                
     0.379982665             41,947      l2_rqsts.demand_data_rd_hit                                             (67.61%)
     0.379982665              5,899      l2_rqsts.demand_data_rd_miss                                            (18.58%)
     0.379982665              6,861      LLC-loads                                                               (14.91%)
     0.379982665                638      LLC-load-misses                  #    9.30% of all LL-cache accesses    (13.47%)
     0.379982665             70,614      LLC-stores                                                              (5.89%)
     0.379982665             67,268      LLC-store-misses                                                        (8.02%)
     0.379982665        4,08,13,844      dTLB-loads                                                              (15.94%)
     0.379982665                148      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.86%)
     0.379982665        6,20,98,097      branch-loads                                                            (30.07%)
     0.379982665          93,98,565      branch-load-misses                                                      (37.42%)
     0.390148112       50,60,92,826      cpu-cycles                                                              (45.83%)
     0.390148112       55,10,04,640      instructions                     #    1.09  insn per cycle              (49.43%)
     0.390148112           1,27,404      cache-references                                                        (52.74%)
     0.390148112             81,735      cache-misses                     #   64.15% of all cache refs           (55.56%)
     0.390148112        4,07,39,975      L1-dcache-loads                                                         (51.31%)
     0.390148112           1,51,562      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (48.51%)
     0.390148112        2,53,78,580      L1-dcache-stores                                                        (48.59%)
     0.390148112    <not supported>      L1-dcache-store-misses                                                
     0.390148112             43,848      l2_rqsts.demand_data_rd_hit                                             (47.74%)
     0.390148112              5,098      l2_rqsts.demand_data_rd_miss                                            (26.28%)
     0.390148112              5,465      LLC-loads                                                               (29.13%)
     0.390148112                184      LLC-load-misses                  #    3.37% of all LL-cache accesses    (29.29%)
     0.390148112             71,816      LLC-stores                                                              (14.91%)
     0.390148112             67,481      LLC-store-misses                                                        (14.76%)
     0.390148112        4,07,73,725      dTLB-loads                                                              (22.13%)
     0.390148112                132      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.19%)
     0.390148112        6,20,90,517      branch-loads                                                            (37.49%)
     0.390148112          93,91,437      branch-load-misses                                                      (42.27%)
     0.400341080       50,71,32,500      cpu-cycles                                                              (31.63%)
     0.400341080       55,31,13,129      instructions                     #    1.09  insn per cycle              (38.68%)
     0.400341080           1,16,195      cache-references                                                        (45.92%)
     0.400341080             71,420      cache-misses                     #   61.47% of all cache refs           (53.42%)
     0.400341080        4,07,32,990      L1-dcache-loads                                                         (57.03%)
     0.400341080           1,46,536      L1-dcache-load-misses            #    0.36% of all L1-dcache accesses   (61.13%)
     0.400341080        2,53,05,942      L1-dcache-stores                                                        (65.55%)
     0.400341080    <not supported>      L1-dcache-store-misses                                                
     0.400341080             42,670      l2_rqsts.demand_data_rd_hit                                             (70.53%)
     0.400341080              4,753      l2_rqsts.demand_data_rd_miss                                            (30.30%)
     0.400341080              5,122      LLC-loads                                                               (28.17%)
     0.400341080                146      LLC-load-misses                  #    2.85% of all LL-cache accesses    (24.54%)
     0.400341080             69,714      LLC-stores                                                              (7.52%)
     0.400341080             64,602      LLC-store-misses                                                        (7.05%)
     0.400341080        4,06,06,622      dTLB-loads                                                              (10.02%)
     0.400341080                146      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.94%)
     0.400341080        6,19,58,275      branch-loads                                                            (17.12%)
     0.400341080          93,82,861      branch-load-misses                                                      (23.82%)
     0.410510588       50,64,95,579      cpu-cycles                                                              (51.75%)
     0.410510588       55,23,12,285      instructions                     #    1.09  insn per cycle              (59.53%)
     0.410510588           1,10,020      cache-references                                                        (65.25%)
     0.410510588             71,151      cache-misses                     #   64.67% of all cache refs           (68.90%)
     0.410510588        4,07,54,091      L1-dcache-loads                                                         (65.90%)
     0.410510588           1,44,547      L1-dcache-load-misses            #    0.35% of all L1-dcache accesses   (61.86%)
     0.410510588        2,53,56,948      L1-dcache-stores                                                        (57.45%)
     0.410510588    <not supported>      L1-dcache-store-misses                                                
     0.410510588             42,804      l2_rqsts.demand_data_rd_hit                                             (52.89%)
     0.410510588              5,343      l2_rqsts.demand_data_rd_miss                                            (13.10%)
     0.410510588              6,139      LLC-loads                                                               (16.03%)
     0.410510588                449      LLC-load-misses                  #    7.31% of all LL-cache accesses    (20.69%)
     0.410510588             70,990      LLC-stores                                                              (14.68%)
     0.410510588             66,783      LLC-store-misses                                                        (14.22%)
     0.410510588        4,07,87,834      dTLB-loads                                                              (21.75%)
     0.410510588                147      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.13%)
     0.410510588        6,21,33,485      branch-loads                                                            (36.51%)
     0.410510588          93,97,279      branch-load-misses                                                      (43.89%)
     0.421812367       56,05,40,201      cpu-cycles                                                              (34.66%)
     0.421812367       61,10,00,131      instructions                     #    1.09  insn per cycle              (38.06%)
     0.421812367           1,31,835      cache-references                                                        (43.27%)
     0.421812367             80,348      cache-misses                     #   60.95% of all cache refs           (51.30%)
     0.421812367        4,51,95,232      L1-dcache-loads                                                         (50.76%)
     0.421812367           1,72,608      L1-dcache-load-misses            #    0.38% of all L1-dcache accesses   (50.70%)
     0.421812367        2,81,35,074      L1-dcache-stores                                                        (51.29%)
     0.421812367    <not supported>      L1-dcache-store-misses                                                
     0.421812367             50,857      l2_rqsts.demand_data_rd_hit                                             (54.72%)
     0.421812367              8,388      l2_rqsts.demand_data_rd_miss                                            (27.57%)
     0.421812367              8,597      LLC-loads                                                               (27.51%)
     0.421812367                419      LLC-load-misses                  #    4.87% of all LL-cache accesses    (27.65%)
     0.421812367             78,402      LLC-stores                                                              (15.01%)
     0.421812367             74,480      LLC-store-misses                                                        (14.95%)
     0.421812367        4,50,16,537      dTLB-loads                                                              (21.10%)
     0.421812367                206      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.12%)
     0.421812367        6,86,74,039      branch-loads                                                            (28.84%)
     0.421812367        1,04,14,650      branch-load-misses                                                      (31.90%)
     0.432009990       50,52,72,427      cpu-cycles                                                              (41.45%)
     0.432009990       55,18,73,276      instructions                     #    1.09  insn per cycle              (48.99%)
     0.432009990           1,14,653      cache-references                                                        (56.37%)
     0.432009990             70,938      cache-misses                     #   61.87% of all cache refs           (63.74%)
     0.432009990        4,06,13,124      L1-dcache-loads                                                         (68.46%)
     0.432009990           1,49,302      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (72.09%)
     0.432009990        2,52,36,349      L1-dcache-stores                                                        (74.00%)
     0.432009990    <not supported>      L1-dcache-store-misses                                                
     0.432009990             43,799      l2_rqsts.demand_data_rd_hit                                             (70.19%)
     0.432009990              5,751      l2_rqsts.demand_data_rd_miss                                            (22.40%)
     0.432009990              6,317      LLC-loads                                                               (18.06%)
     0.432009990                461      LLC-load-misses                  #    7.30% of all LL-cache accesses    (14.51%)
     0.432009990             69,318      LLC-stores                                                              (5.96%)
     0.432009990             67,266      LLC-store-misses                                                        (6.66%)
     0.432009990        4,05,51,167      dTLB-loads                                                              (11.52%)
     0.432009990                 77      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.40%)
     0.432009990        6,17,50,088      branch-loads                                                            (26.39%)
     0.432009990          93,57,083      branch-load-misses                                                      (33.68%)
     0.442174712       47,03,32,488      cpu-cycles                                                              (45.18%)
     0.442174712       51,44,63,657      instructions                     #    1.09  insn per cycle              (48.53%)
     0.442174712           1,16,393      cache-references                                                        (52.08%)
     0.442174712             67,969      cache-misses                     #   58.40% of all cache refs           (55.62%)
     0.442174712        3,84,90,891      L1-dcache-loads                                                         (51.49%)
     0.442174712           1,67,408      L1-dcache-load-misses            #    0.43% of all L1-dcache accesses   (48.44%)
     0.442174712        2,42,24,781      L1-dcache-stores                                                        (46.52%)
     0.442174712    <not supported>      L1-dcache-store-misses                                                
     0.442174712             44,433      l2_rqsts.demand_data_rd_hit                                             (48.19%)
     0.442174712             21,231      l2_rqsts.demand_data_rd_miss                                            (26.77%)
     0.442174712             19,777      LLC-loads                                                               (30.24%)
     0.442174712                930      LLC-load-misses                  #    4.70% of all LL-cache accesses    (32.26%)
     0.442174712             65,653      LLC-stores                                                              (14.23%)
     0.442174712             60,366      LLC-store-misses                                                        (14.21%)
     0.442174712        3,78,28,749      dTLB-loads                                                              (21.19%)
     0.442174712                170      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.22%)
     0.442174712        5,76,83,173      branch-loads                                                            (35.06%)
     0.442174712          87,35,435      branch-load-misses                                                      (41.21%)
     0.452369635       50,75,49,432      cpu-cycles                                                              (33.90%)
     0.452369635       55,26,94,553      instructions                     #    1.09  insn per cycle              (42.20%)
     0.452369635           1,14,442      cache-references                                                        (49.24%)
     0.452369635             72,390      cache-misses                     #   63.25% of all cache refs           (55.77%)
     0.452369635        4,07,30,084      L1-dcache-loads                                                         (58.71%)
     0.452369635           1,47,196      L1-dcache-load-misses            #    0.36% of all L1-dcache accesses   (61.13%)
     0.452369635        2,53,19,973      L1-dcache-stores                                                        (64.32%)
     0.452369635    <not supported>      L1-dcache-store-misses                                                
     0.452369635             41,765      l2_rqsts.demand_data_rd_hit                                             (66.77%)
     0.452369635              6,033      l2_rqsts.demand_data_rd_miss                                            (26.09%)
     0.452369635              5,750      LLC-loads                                                               (25.74%)
     0.452369635                550      LLC-load-misses                  #    9.57% of all LL-cache accesses    (23.80%)
     0.452369635             70,861      LLC-stores                                                              (9.11%)
     0.452369635             66,293      LLC-store-misses                                                        (7.83%)
     0.452369635        4,06,63,683      dTLB-loads                                                              (11.93%)
     0.452369635                133      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.74%)
     0.452369635        6,19,97,039      branch-loads                                                            (20.32%)
     0.452369635          93,98,166      branch-load-misses                                                      (26.05%)
     0.462531610       50,61,58,769      cpu-cycles                                                              (48.58%)
     0.462531610       55,18,76,198      instructions                     #    1.09  insn per cycle              (54.50%)
     0.462531610           1,07,113      cache-references                                                        (60.59%)
     0.462531610             70,835      cache-misses                     #   66.13% of all cache refs           (66.43%)
     0.462531610        4,07,24,678      L1-dcache-loads                                                         (61.42%)
     0.462531610           1,44,935      L1-dcache-load-misses            #    0.36% of all L1-dcache accesses   (58.32%)
     0.462531610        2,53,38,462      L1-dcache-stores                                                        (55.88%)
     0.462531610    <not supported>      L1-dcache-store-misses                                                
     0.462531610             41,165      l2_rqsts.demand_data_rd_hit                                             (53.44%)
     0.462531610              5,313      l2_rqsts.demand_data_rd_miss                                            (17.14%)
     0.462531610              4,944      LLC-loads                                                               (18.79%)
     0.462531610                235      LLC-load-misses                  #    4.75% of all LL-cache accesses    (21.62%)
     0.462531610             69,838      LLC-stores                                                              (15.59%)
     0.462531610             66,454      LLC-store-misses                                                        (15.90%)
     0.462531610        4,07,12,323      dTLB-loads                                                              (22.47%)
     0.462531610                 85      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.17%)
     0.462531610        6,21,10,153      branch-loads                                                            (35.73%)
     0.462531610          94,07,998      branch-load-misses                                                      (42.29%)
     0.472717092       50,61,76,938      cpu-cycles                                                              (34.18%)
     0.472717092       55,14,44,669      instructions                     #    1.09  insn per cycle              (38.67%)
     0.472717092           1,46,868      cache-references                                                        (44.38%)
     0.472717092             90,132      cache-misses                     #   61.37% of all cache refs           (50.85%)
     0.472717092        4,07,92,114      L1-dcache-loads                                                         (53.83%)
     0.472717092           1,58,909      L1-dcache-load-misses            #    0.39% of all L1-dcache accesses   (55.23%)
     0.472717092        2,53,60,233      L1-dcache-stores                                                        (55.28%)
     0.472717092    <not supported>      L1-dcache-store-misses                                                
     0.472717092             49,098      l2_rqsts.demand_data_rd_hit                                             (58.50%)
     0.472717092              7,153      l2_rqsts.demand_data_rd_miss                                            (27.17%)
     0.472717092              6,947      LLC-loads                                                               (26.37%)
     0.472717092                766      LLC-load-misses                  #   11.03% of all LL-cache accesses    (26.35%)
     0.472717092             72,654      LLC-stores                                                              (12.53%)
     0.472717092             70,418      LLC-store-misses                                                        (11.88%)
     0.472717092        4,07,68,686      dTLB-loads                                                              (18.46%)
     0.472717092                132      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.94%)
     0.472717092        6,19,59,387      branch-loads                                                            (26.04%)
     0.472717092          93,65,891      branch-load-misses                                                      (30.15%)
     0.482915723       50,57,18,582      cpu-cycles                                                              (44.90%)
     0.482915723       55,10,37,578      instructions                     #    1.09  insn per cycle              (51.58%)
     0.482915723           1,34,579      cache-references                                                        (58.12%)
     0.482915723             79,510      cache-misses                     #   59.08% of all cache refs           (64.66%)
     0.482915723        4,07,55,094      L1-dcache-loads                                                         (67.00%)
     0.482915723           1,64,055      L1-dcache-load-misses            #    0.40% of all L1-dcache accesses   (67.38%)
     0.482915723        2,54,00,738      L1-dcache-stores                                                        (68.12%)
     0.482915723    <not supported>      L1-dcache-store-misses                                                
     0.482915723             50,508      l2_rqsts.demand_data_rd_hit                                             (63.68%)
     0.482915723              7,891      l2_rqsts.demand_data_rd_miss                                            (20.58%)
     0.482915723             11,327      LLC-loads                                                               (18.64%)
     0.482915723              3,305      LLC-load-misses                  #   29.18% of all LL-cache accesses    (16.22%)
     0.482915723             72,016      LLC-stores                                                              (8.36%)
     0.482915723             65,804      LLC-store-misses                                                        (9.88%)
     0.482915723        4,06,43,405      dTLB-loads                                                              (15.60%)
     0.482915723                163      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.86%)
     0.482915723        6,18,48,564      branch-loads                                                            (31.39%)
     0.482915723          93,41,279      branch-load-misses                                                      (38.10%)
     0.493089817       50,44,10,732      cpu-cycles                                                              (43.98%)
     0.493089817       54,87,70,192      instructions                     #    1.09  insn per cycle              (48.00%)
     0.493089817           1,21,636      cache-references                                                        (52.13%)
     0.493089817             72,765      cache-misses                     #   59.82% of all cache refs           (56.27%)
     0.493089817        4,05,24,927      L1-dcache-loads                                                         (53.81%)
     0.493089817           1,53,575      L1-dcache-load-misses            #    0.38% of all L1-dcache accesses   (52.74%)
     0.493089817        2,52,40,383      L1-dcache-stores                                                        (51.92%)
     0.493089817    <not supported>      L1-dcache-store-misses                                                
     0.493089817             46,022      l2_rqsts.demand_data_rd_hit                                             (52.62%)
     0.493089817              6,863      l2_rqsts.demand_data_rd_miss                                            (25.91%)
     0.493089817              7,448      LLC-loads                                                               (27.33%)
     0.493089817                454      LLC-load-misses                  #    6.10% of all LL-cache accesses    (28.16%)
     0.493089817             69,909      LLC-stores                                                              (13.32%)
     0.493089817             65,428      LLC-store-misses                                                        (13.31%)
     0.493089817        4,05,12,817      dTLB-loads                                                              (19.90%)
     0.493089817                 86      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.59%)
     0.493089817        6,17,78,967      branch-loads                                                            (32.81%)
     0.493089817          93,67,982      branch-load-misses                                                      (39.20%)
     0.503276719       50,75,88,254      cpu-cycles                                                              (34.38%)
     0.503276719       55,35,92,496      instructions                     #    1.09  insn per cycle              (41.72%)
     0.503276719           1,18,720      cache-references                                                        (48.66%)
     0.503276719             72,448      cache-misses                     #   61.02% of all cache refs           (55.17%)
     0.503276719        4,08,01,194      L1-dcache-loads                                                         (58.04%)
     0.503276719           1,55,898      L1-dcache-load-misses            #    0.38% of all L1-dcache accesses   (60.48%)
     0.503276719        2,54,17,986      L1-dcache-stores                                                        (62.93%)
     0.503276719    <not supported>      L1-dcache-store-misses                                                
     0.503276719             44,305      l2_rqsts.demand_data_rd_hit                                             (65.83%)
     0.503276719              6,188      l2_rqsts.demand_data_rd_miss                                            (26.92%)
     0.503276719              5,198      LLC-loads                                                               (26.62%)
     0.503276719                322      LLC-load-misses                  #    6.19% of all LL-cache accesses    (25.12%)
     0.503276719             71,007      LLC-stores                                                              (8.87%)
     0.503276719             66,571      LLC-store-misses                                                        (7.90%)
     0.503276719        4,07,84,468      dTLB-loads                                                              (12.00%)
     0.503276719                135      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (16.24%)
     0.503276719        6,21,40,500      branch-loads                                                            (21.34%)
     0.503276719          94,19,523      branch-load-misses                                                      (27.08%)
     0.513435004       50,59,88,120      cpu-cycles                                                              (47.95%)
     0.513435004       55,11,96,651      instructions                     #    1.09  insn per cycle              (54.73%)
     0.513435004           1,09,350      cache-references                                                        (60.89%)
     0.513435004             69,885      cache-misses                     #   63.91% of all cache refs           (66.40%)
     0.513435004        4,06,78,770      L1-dcache-loads                                                         (62.73%)
     0.513435004           1,44,424      L1-dcache-load-misses            #    0.36% of all L1-dcache accesses   (59.72%)
     0.513435004        2,53,29,856      L1-dcache-stores                                                        (57.28%)
     0.513435004    <not supported>      L1-dcache-store-misses                                                
     0.513435004             42,397      l2_rqsts.demand_data_rd_hit                                             (54.83%)
     0.513435004              4,868      l2_rqsts.demand_data_rd_miss                                            (17.32%)
     0.513435004              5,250      LLC-loads                                                               (18.95%)
     0.513435004                254      LLC-load-misses                  #    4.84% of all LL-cache accesses    (21.57%)
     0.513435004             69,987      LLC-stores                                                              (14.10%)
     0.513435004             66,049      LLC-store-misses                                                        (14.54%)
     0.513435004        4,05,69,275      dTLB-loads                                                              (21.10%)
     0.513435004                190      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.81%)
     0.513435004        6,19,42,785      branch-loads                                                            (34.37%)
     0.513435004          94,01,578      branch-load-misses                                                      (40.94%)
     0.523611798       50,69,30,600      cpu-cycles                                                              (35.17%)
     0.523611798       55,22,89,032      instructions                     #    1.09  insn per cycle              (39.81%)
     0.523611798           1,19,400      cache-references                                                        (45.56%)
     0.523611798             76,123      cache-misses                     #   63.75% of all cache refs           (52.11%)
     0.523611798        4,08,31,322      L1-dcache-loads                                                         (52.31%)
     0.523611798           1,51,235      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (53.57%)
     0.523611798        2,54,44,019      L1-dcache-stores                                                        (53.96%)
     0.523611798    <not supported>      L1-dcache-store-misses                                                
     0.523611798             43,584      l2_rqsts.demand_data_rd_hit                                             (57.13%)
     0.523611798              4,994      l2_rqsts.demand_data_rd_miss                                            (27.11%)
     0.523611798              5,408      LLC-loads                                                               (26.38%)
     0.523611798                 78      LLC-load-misses                  #    1.44% of all LL-cache accesses    (26.72%)
     0.523611798             69,806      LLC-stores                                                              (14.10%)
     0.523611798             66,126      LLC-store-misses                                                        (13.18%)
     0.523611798        4,06,64,901      dTLB-loads                                                              (19.41%)
     0.523611798                135      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.94%)
     0.523611798        6,21,13,662      branch-loads                                                            (27.06%)
     0.523611798          94,15,881      branch-load-misses                                                      (31.17%)
     0.533789776       50,68,10,616      cpu-cycles                                                              (44.40%)
     0.533789776       55,22,55,837      instructions                     #    1.09  insn per cycle              (50.95%)
     0.533789776           1,12,425      cache-references                                                        (57.50%)
     0.533789776             69,665      cache-misses                     #   61.97% of all cache refs           (64.20%)
     0.533789776        4,07,34,621      L1-dcache-loads                                                         (67.25%)
     0.533789776           1,49,343      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (67.41%)
     0.533789776        2,53,42,405      L1-dcache-stores                                                        (67.82%)
     0.533789776    <not supported>      L1-dcache-store-misses                                                
     0.533789776             43,405      l2_rqsts.demand_data_rd_hit                                             (63.96%)
     0.533789776              4,419      l2_rqsts.demand_data_rd_miss                                            (20.16%)
     0.533789776              4,465      LLC-loads                                                               (18.34%)
     0.533789776                 75      LLC-load-misses                  #    1.68% of all LL-cache accesses    (15.98%)
     0.533789776             71,011      LLC-stores                                                              (8.52%)
     0.533789776             66,075      LLC-store-misses                                                        (10.07%)
     0.533789776        4,07,00,334      dTLB-loads                                                              (16.14%)
     0.533789776                 97      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.56%)
     0.533789776        6,19,69,779      branch-loads                                                            (30.93%)
     0.533789776          93,90,807      branch-load-misses                                                      (37.53%)
     0.547788654       66,24,37,742      cpu-cycles                                                              (43.78%)
     0.547788654       73,07,77,503      instructions                     #    1.10  insn per cycle              (50.68%)
     0.547788654           1,65,217      cache-references                                                        (56.35%)
     0.547788654             95,481      cache-misses                     #   57.79% of all cache refs           (61.99%)
     0.547788654        5,36,61,748      L1-dcache-loads                                                         (60.13%)
     0.547788654           2,12,428      L1-dcache-load-misses            #    0.40% of all L1-dcache accesses   (59.56%)
     0.547788654        3,33,12,918      L1-dcache-stores                                                        (58.93%)
     0.547788654    <not supported>      L1-dcache-store-misses                                                
     0.547788654             61,379      l2_rqsts.demand_data_rd_hit                                             (58.68%)
     0.547788654             10,376      l2_rqsts.demand_data_rd_miss                                            (22.84%)
     0.547788654             10,902      LLC-loads                                                               (23.51%)
     0.547788654                911      LLC-load-misses                  #    8.36% of all LL-cache accesses    (24.13%)
     0.547788654             94,062      LLC-stores                                                              (11.28%)
     0.547788654             89,442      LLC-store-misses                                                        (11.28%)
     0.547788654        5,46,07,887      dTLB-loads                                                              (16.92%)
     0.547788654                375      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.69%)
     0.547788654        8,26,66,008      branch-loads                                                            (29.99%)
     0.547788654        1,24,99,094      branch-load-misses                                                      (36.83%)
#           time             counts unit events
     0.557988114       50,28,90,800      cpu-cycles                                                              (37.02%)
     0.557988114       54,73,92,134      instructions                     #    1.09  insn per cycle              (40.52%)
     0.557988114           1,18,544      cache-references                                                        (44.82%)
     0.557988114             72,443      cache-misses                     #   61.11% of all cache refs           (48.96%)
     0.557988114        4,04,93,506      L1-dcache-loads                                                         (47.89%)
     0.557988114           1,46,504      L1-dcache-load-misses            #    0.36% of all L1-dcache accesses   (47.47%)
     0.557988114        2,51,94,405      L1-dcache-stores                                                        (47.36%)
     0.557988114    <not supported>      L1-dcache-store-misses                                                
     0.557988114             40,359      l2_rqsts.demand_data_rd_hit                                             (50.47%)
     0.557988114              8,431      l2_rqsts.demand_data_rd_miss                                            (27.98%)
     0.557988114              8,690      LLC-loads                                                               (29.57%)
     0.557988114                921      LLC-load-misses                  #   10.60% of all LL-cache accesses    (31.25%)
     0.557988114             69,517      LLC-stores                                                              (15.94%)
     0.557988114             65,472      LLC-store-misses                                                        (14.85%)
     0.557988114        4,03,45,504      dTLB-loads                                                              (21.44%)
     0.557988114                373      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.69%)
     0.557988114        6,15,16,811      branch-loads                                                            (29.74%)
     0.557988114          93,43,441      branch-load-misses                                                      (33.88%)
     0.568193486       50,84,69,110      cpu-cycles                                                              (38.74%)
     0.568193486       55,42,01,068      instructions                     #    1.09  insn per cycle              (46.24%)
     0.568193486           1,16,291      cache-references                                                        (54.22%)
     0.568193486             72,542      cache-misses                     #   62.38% of all cache refs           (62.37%)
     0.568193486        4,08,53,237      L1-dcache-loads                                                         (66.80%)
     0.568193486           1,48,753      L1-dcache-load-misses            #    0.36% of all L1-dcache accesses   (69.65%)
     0.568193486        2,54,07,497      L1-dcache-stores                                                        (72.10%)
     0.568193486    <not supported>      L1-dcache-store-misses                                                
     0.568193486             43,226      l2_rqsts.demand_data_rd_hit                                             (70.80%)
     0.568193486              6,864      l2_rqsts.demand_data_rd_miss                                            (22.13%)
     0.568193486              5,845      LLC-loads                                                               (19.31%)
     0.568193486                585      LLC-load-misses                  #   10.01% of all LL-cache accesses    (16.38%)
     0.568193486             70,131      LLC-stores                                                              (7.05%)
     0.568193486             66,317      LLC-store-misses                                                        (7.46%)
     0.568193486        4,07,94,350      dTLB-loads                                                              (11.54%)
     0.568193486                136      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.54%)
     0.568193486        6,22,09,967      branch-loads                                                            (24.07%)
     0.568193486          94,24,614      branch-load-misses                                                      (30.60%)
     0.578368872       50,69,33,120      cpu-cycles                                                              (50.41%)
     0.578368872       55,26,38,686      instructions                     #    1.09  insn per cycle              (54.18%)
     0.578368872           1,23,299      cache-references                                                        (58.30%)
     0.578368872             79,288      cache-misses                     #   64.31% of all cache refs           (62.07%)
     0.578368872        4,08,40,981      L1-dcache-loads                                                         (58.46%)
     0.578368872           1,51,139      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (54.89%)
     0.578368872        2,53,95,876      L1-dcache-stores                                                        (50.82%)
     0.578368872    <not supported>      L1-dcache-store-misses                                                
     0.578368872             42,924      l2_rqsts.demand_data_rd_hit                                             (48.39%)
     0.578368872              5,402      l2_rqsts.demand_data_rd_miss                                            (20.47%)
     0.578368872              5,561      LLC-loads                                                               (22.76%)
     0.578368872                156      LLC-load-misses                  #    2.81% of all LL-cache accesses    (25.60%)
     0.578368872             70,253      LLC-stores                                                              (14.46%)
     0.578368872             67,191      LLC-store-misses                                                        (15.33%)
     0.578368872        4,08,39,375      dTLB-loads                                                              (23.52%)
     0.578368872                113      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.59%)
     0.578368872        6,21,95,368      branch-loads                                                            (38.69%)
     0.578368872          94,01,054      branch-load-misses                                                      (45.25%)
     0.588561891       49,74,05,696      cpu-cycles                                                              (27.78%)
     0.588561891       54,00,08,241      instructions                     #    1.09  insn per cycle              (34.43%)
     0.588561891           1,19,587      cache-references                                                        (41.06%)
     0.588561891             71,401      cache-misses                     #   59.71% of all cache refs           (47.95%)
     0.588561891        3,99,00,883      L1-dcache-loads                                                         (51.95%)
     0.588561891           1,50,829      L1-dcache-load-misses            #    0.38% of all L1-dcache accesses   (55.49%)
     0.588561891        2,49,22,438      L1-dcache-stores                                                        (59.74%)
     0.588561891    <not supported>      L1-dcache-store-misses                                                
     0.588561891             43,493      l2_rqsts.demand_data_rd_hit                                             (64.30%)
     0.588561891              8,850      l2_rqsts.demand_data_rd_miss                                            (31.72%)
     0.588561891              8,334      LLC-loads                                                               (30.68%)
     0.588561891                934      LLC-load-misses                  #   11.21% of all LL-cache accesses    (28.56%)
     0.588561891             68,408      LLC-stores                                                              (9.76%)
     0.588561891             65,632      LLC-store-misses                                                        (7.79%)
     0.588561891        3,97,68,833      dTLB-loads                                                              (11.76%)
     0.588561891                328      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.51%)
     0.588561891        6,05,55,321      branch-loads                                                            (19.70%)
     0.588561891          92,12,947      branch-load-misses                                                      (23.04%)
     0.598737938       50,55,35,196      cpu-cycles                                                              (52.97%)
     0.598737938       55,21,13,682      instructions                     #    1.09  insn per cycle              (60.34%)
     0.598737938           1,16,189      cache-references                                                        (66.92%)
     0.598737938             72,770      cache-misses                     #   62.63% of all cache refs           (73.43%)
     0.598737938        4,07,35,370      L1-dcache-loads                                                         (70.32%)
     0.598737938           1,48,966      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (67.83%)
     0.598737938        2,53,02,492      L1-dcache-stores                                                        (65.27%)
     0.598737938    <not supported>      L1-dcache-store-misses                                                
     0.598737938             44,387      l2_rqsts.demand_data_rd_hit                                             (61.34%)
     0.598737938              7,390      l2_rqsts.demand_data_rd_miss                                            (15.91%)
     0.598737938              6,337      LLC-loads                                                               (15.18%)
     0.598737938                481      LLC-load-misses                  #    7.59% of all LL-cache accesses    (14.95%)
     0.598737938             70,108      LLC-stores                                                              (10.38%)
     0.598737938             66,662      LLC-store-misses                                                        (13.09%)
     0.598737938        4,07,07,214      dTLB-loads                                                              (19.74%)
     0.598737938                201      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.24%)
     0.598737938        6,20,54,600      branch-loads                                                            (34.92%)
     0.598737938          93,81,088      branch-load-misses                                                      (43.86%)
     0.608923195       48,45,16,478      cpu-cycles                                                              (33.53%)
     0.608923195       52,80,72,835      instructions                     #    1.09  insn per cycle              (37.15%)
     0.608923195           1,13,863      cache-references                                                        (40.74%)
     0.608923195             69,799      cache-misses                     #   61.30% of all cache refs           (44.27%)
     0.608923195        3,94,60,198      L1-dcache-loads                                                         (43.13%)
     0.608923195           1,60,008      L1-dcache-load-misses            #    0.41% of all L1-dcache accesses   (42.96%)
     0.608923195        2,48,07,283      L1-dcache-stores                                                        (43.80%)
     0.608923195    <not supported>      L1-dcache-store-misses                                                
     0.608923195             47,471      l2_rqsts.demand_data_rd_hit                                             (48.25%)
     0.608923195             11,372      l2_rqsts.demand_data_rd_miss                                            (30.07%)
     0.608923195             10,026      LLC-loads                                                               (32.61%)
     0.608923195                625      LLC-load-misses                  #    6.23% of all LL-cache accesses    (34.39%)
     0.608923195             66,207      LLC-stores                                                              (17.47%)
     0.608923195             63,560      LLC-store-misses                                                        (15.10%)
     0.608923195        3,89,12,004      dTLB-loads                                                              (21.87%)
     0.608923195                134      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.19%)
     0.608923195        5,93,55,053      branch-loads                                                            (28.61%)
     0.608923195          89,86,844      branch-load-misses                                                      (31.32%)
     0.619113969       46,87,13,964      cpu-cycles                                                              (40.95%)
     0.619113969       52,62,10,902      instructions                     #    1.12  insn per cycle              (49.07%)
     0.619113969           1,46,869      cache-references                                                        (57.76%)
     0.619113969             67,490      cache-misses                     #   45.95% of all cache refs           (66.61%)
     0.619113969        3,82,95,614      L1-dcache-loads                                                         (70.75%)
     0.619113969           1,58,003      L1-dcache-load-misses            #    0.41% of all L1-dcache accesses   (73.58%)
     0.619113969        2,36,59,853      L1-dcache-stores                                                        (75.35%)
     0.619113969    <not supported>      L1-dcache-store-misses                                                
     0.619113969             38,892      l2_rqsts.demand_data_rd_hit                                             (72.90%)
     0.619113969              9,615      l2_rqsts.demand_data_rd_miss                                            (20.15%)
     0.619113969             17,172      LLC-loads                                                               (16.56%)
     0.619113969                437      LLC-load-misses                  #    2.54% of all LL-cache accesses    (13.01%)
     0.619113969             76,732      LLC-stores                                                              (6.19%)
     0.619113969             62,846      LLC-store-misses                                                        (7.24%)
     0.619113969        3,95,88,138      dTLB-loads                                                              (11.67%)
     0.619113969                466      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.00%)
     0.619113969        5,96,84,621      branch-loads                                                            (24.93%)
     0.619113969          90,02,346      branch-load-misses                                                      (32.64%)
     0.629299814       47,77,16,594      cpu-cycles                                                              (52.74%)
     0.629299814       52,19,87,377      instructions                     #    1.09  insn per cycle              (55.95%)
     0.629299814           1,19,362      cache-references                                                        (59.03%)
     0.629299814             67,763      cache-misses                     #   56.77% of all cache refs           (61.65%)
     0.629299814        3,88,33,617      L1-dcache-loads                                                         (57.10%)
     0.629299814           1,59,123      L1-dcache-load-misses            #    0.41% of all L1-dcache accesses   (52.40%)
     0.629299814        2,42,41,413      L1-dcache-stores                                                        (47.23%)
     0.629299814    <not supported>      L1-dcache-store-misses                                                
     0.629299814             40,657      l2_rqsts.demand_data_rd_hit                                             (44.77%)
     0.629299814             13,006      l2_rqsts.demand_data_rd_miss                                            (19.67%)
     0.629299814             18,011      LLC-loads                                                               (23.42%)
     0.629299814              2,367      LLC-load-misses                  #   13.14% of all LL-cache accesses    (27.75%)
     0.629299814             71,120      LLC-stores                                                              (15.74%)
     0.629299814             62,096      LLC-store-misses                                                        (16.27%)
     0.629299814        3,84,71,022      dTLB-loads                                                              (24.95%)
     0.629299814                271      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.13%)
     0.629299814        5,85,74,639      branch-loads                                                            (40.56%)
     0.629299814          88,82,054      branch-load-misses                                                      (47.52%)
     0.639490183       46,49,57,213      cpu-cycles                                                              (24.93%)
     0.639490183       53,14,91,149      instructions                     #    1.14  insn per cycle              (32.04%)
     0.639490183           1,75,757      cache-references                                                        (39.47%)
     0.639490183             67,409      cache-misses                     #   38.35% of all cache refs           (47.49%)
     0.639490183        3,88,21,811      L1-dcache-loads                                                         (52.59%)
     0.639490183           1,79,416      L1-dcache-load-misses            #    0.46% of all L1-dcache accesses   (57.69%)
     0.639490183        2,38,05,619      L1-dcache-stores                                                        (63.94%)
     0.639490183    <not supported>      L1-dcache-store-misses                                                
     0.639490183             38,860      l2_rqsts.demand_data_rd_hit                                             (69.17%)
     0.639490183              5,086      l2_rqsts.demand_data_rd_miss                                            (32.81%)
     0.639490183              4,702      LLC-loads                                                               (30.67%)
     0.639490183                638      LLC-load-misses                  #   13.57% of all LL-cache accesses    (27.08%)
     0.639490183             66,596      LLC-stores                                                              (8.44%)
     0.639490183             62,806      LLC-store-misses                                                        (6.37%)
     0.639490183        3,93,85,635      dTLB-loads                                                              (9.05%)
     0.639490183                547      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.25%)
     0.639490183        6,01,96,402      branch-loads                                                            (15.97%)
     0.639490183          90,78,673      branch-load-misses                                                      (19.54%)
     0.649651500       46,33,35,431      cpu-cycles                                                              (56.82%)
     0.649651500       51,05,66,351      instructions                     #    1.10  insn per cycle              (63.89%)
     0.649651500           1,15,672      cache-references                                                        (70.17%)
     0.649651500             63,503      cache-misses                     #   54.90% of all cache refs           (76.06%)
     0.649651500        3,75,63,270      L1-dcache-loads                                                         (71.84%)
     0.649651500           1,42,895      L1-dcache-load-misses            #    0.38% of all L1-dcache accesses   (68.01%)
     0.649651500        2,34,28,267      L1-dcache-stores                                                        (62.66%)
     0.649651500    <not supported>      L1-dcache-store-misses                                                
     0.649651500             37,119      l2_rqsts.demand_data_rd_hit                                             (57.55%)
     0.649651500             39,604      l2_rqsts.demand_data_rd_miss                                            (12.97%)
     0.649651500             42,159      LLC-loads                                                               (13.06%)
     0.649651500                814      LLC-load-misses                  #    1.93% of all LL-cache accesses    (14.74%)
     0.649651500             72,572      LLC-stores                                                              (11.51%)
     0.649651500             60,569      LLC-store-misses                                                        (14.48%)
     0.649651500        3,81,57,962      dTLB-loads                                                              (22.54%)
     0.649651500                269      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.75%)
     0.649651500        5,78,59,519      branch-loads                                                            (39.03%)
     0.649651500          87,48,011      branch-load-misses                                                      (47.98%)
     0.659789936       49,25,11,158      cpu-cycles                                                              (29.90%)
     0.659789936       54,52,27,572      instructions                     #    1.11  insn per cycle              (33.67%)
     0.659789936           1,41,357      cache-references                                                        (37.93%)
     0.659789936             70,739      cache-misses                     #   50.04% of all cache refs           (42.53%)
     0.659789936        4,02,03,244      L1-dcache-loads                                                         (43.29%)
     0.659789936           1,65,401      L1-dcache-load-misses            #    0.41% of all L1-dcache accesses   (44.89%)
     0.659789936        2,49,91,414      L1-dcache-stores                                                        (47.41%)
     0.659789936    <not supported>      L1-dcache-store-misses                                                
     0.659789936             42,491      l2_rqsts.demand_data_rd_hit                                             (53.08%)
     0.659789936              4,806      l2_rqsts.demand_data_rd_miss                                            (33.01%)
     0.659789936              5,063      LLC-loads                                                               (33.93%)
     0.659789936                601      LLC-load-misses                  #   11.87% of all LL-cache accesses    (33.93%)
     0.659789936             67,388      LLC-stores                                                              (15.28%)
     0.659789936             63,474      LLC-store-misses                                                        (12.82%)
     0.659789936        3,96,38,515      dTLB-loads                                                              (18.72%)
     0.659789936                 97      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.59%)
     0.659789936        6,09,51,391      branch-loads                                                            (24.98%)
     0.659789936          92,78,982      branch-load-misses                                                      (27.53%)
     0.669978652       50,66,04,659      cpu-cycles                                                              (43.47%)
     0.669978652       55,22,28,324      instructions                     #    1.09  insn per cycle              (51.76%)
     0.669978652           1,16,182      cache-references                                                        (60.09%)
     0.669978652             71,411      cache-misses                     #   61.46% of all cache refs           (68.27%)
     0.669978652        4,07,13,327      L1-dcache-loads                                                         (70.97%)
     0.669978652           1,51,403      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (72.64%)
     0.669978652        2,53,33,477      L1-dcache-stores                                                        (74.28%)
     0.669978652    <not supported>      L1-dcache-store-misses                                                
     0.669978652             44,250      l2_rqsts.demand_data_rd_hit                                             (70.35%)
     0.669978652              5,227      l2_rqsts.demand_data_rd_miss                                            (18.19%)
     0.669978652              5,565      LLC-loads                                                               (15.65%)
     0.669978652                303      LLC-load-misses                  #    5.44% of all LL-cache accesses    (13.19%)
     0.669978652             71,485      LLC-stores                                                              (7.48%)
     0.669978652             66,736      LLC-store-misses                                                        (8.45%)
     0.669978652        4,06,30,525      dTLB-loads                                                              (12.55%)
     0.669978652                295      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.64%)
     0.669978652        6,20,06,049      branch-loads                                                            (26.97%)
     0.669978652          93,91,074      branch-load-misses                                                      (35.04%)
     0.680152888       49,58,84,470      cpu-cycles                                                              (47.46%)
     0.680152888       54,12,32,819      instructions                     #    1.09  insn per cycle              (50.67%)
     0.680152888           1,06,869      cache-references                                                        (54.18%)
     0.680152888             69,121      cache-misses                     #   64.68% of all cache refs           (57.55%)
     0.680152888        3,98,82,785      L1-dcache-loads                                                         (54.04%)
     0.680152888           1,41,145      L1-dcache-load-misses            #    0.35% of all L1-dcache accesses   (50.22%)
     0.680152888        2,48,06,927      L1-dcache-stores                                                        (46.07%)
     0.680152888    <not supported>      L1-dcache-store-misses                                                
     0.680152888             39,988      l2_rqsts.demand_data_rd_hit                                             (45.41%)
     0.680152888              5,938      l2_rqsts.demand_data_rd_miss                                            (22.78%)
     0.680152888              8,359      LLC-loads                                                               (26.30%)
     0.680152888                202      LLC-load-misses                  #    2.42% of all LL-cache accesses    (29.65%)
     0.680152888             71,905      LLC-stores                                                              (15.24%)
     0.680152888             65,277      LLC-store-misses                                                        (15.86%)
     0.680152888        3,99,36,789      dTLB-loads                                                              (24.23%)
     0.680152888                 78      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.68%)
     0.680152888        6,08,60,894      branch-loads                                                            (37.93%)
     0.680152888          92,33,684      branch-load-misses                                                      (43.80%)
     0.690335838       47,26,41,580      cpu-cycles                                                              (25.92%)
     0.690335838       53,15,75,542      instructions                     #    1.12  insn per cycle              (32.90%)
     0.690335838           1,65,952      cache-references                                                        (40.33%)
     0.690335838             67,301      cache-misses                     #   40.55% of all cache refs           (48.09%)
     0.690335838        3,90,63,167      L1-dcache-loads                                                         (52.09%)
     0.690335838           1,75,206      L1-dcache-load-misses            #    0.45% of all L1-dcache accesses   (57.37%)
     0.690335838        2,40,23,393      L1-dcache-stores                                                        (63.50%)
     0.690335838    <not supported>      L1-dcache-store-misses                                                
     0.690335838             40,875      l2_rqsts.demand_data_rd_hit                                             (68.27%)
     0.690335838              7,155      l2_rqsts.demand_data_rd_miss                                            (31.89%)
     0.690335838              7,240      LLC-loads                                                               (29.98%)
     0.690335838              1,080      LLC-load-misses                  #   14.92% of all LL-cache accesses    (26.84%)
     0.690335838             68,249      LLC-stores                                                              (9.65%)
     0.690335838             63,100      LLC-store-misses                                                        (7.13%)
     0.690335838        3,99,95,606      dTLB-loads                                                              (9.75%)
     0.690335838                684      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.01%)
     0.690335838        6,00,16,524      branch-loads                                                            (16.66%)
     0.690335838          90,18,973      branch-load-misses                                                      (20.18%)
     0.700501353       49,02,05,719      cpu-cycles                                                              (58.44%)
     0.700501353       53,42,85,230      instructions                     #    1.09  insn per cycle              (65.61%)
     0.700501353           1,09,898      cache-references                                                        (71.55%)
     0.700501353             71,014      cache-misses                     #   64.62% of all cache refs           (76.60%)
     0.700501353        3,94,99,823      L1-dcache-loads                                                         (72.77%)
     0.700501353           1,48,693      L1-dcache-load-misses            #    0.38% of all L1-dcache accesses   (68.39%)
     0.700501353        2,47,49,654      L1-dcache-stores                                                        (62.49%)
     0.700501353    <not supported>      L1-dcache-store-misses                                                
     0.700501353             40,510      l2_rqsts.demand_data_rd_hit                                             (56.93%)
     0.700501353             38,351      l2_rqsts.demand_data_rd_miss                                            (12.25%)
     0.700501353             28,370      LLC-loads                                                               (12.49%)
     0.700501353                558      LLC-load-misses                  #    1.97% of all LL-cache accesses    (14.69%)
     0.700501353             67,284      LLC-stores                                                              (11.47%)
     0.700501353             64,165      LLC-store-misses                                                        (14.29%)
     0.700501353        3,94,47,738      dTLB-loads                                                              (22.75%)
     0.700501353                305      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.37%)
     0.700501353        6,01,08,653      branch-loads                                                            (40.15%)
     0.700501353          91,14,926      branch-load-misses                                                      (49.45%)
     0.710677732       49,49,10,719      cpu-cycles                                                              (30.19%)
     0.710677732       53,90,42,487      instructions                     #    1.09  insn per cycle              (33.94%)
     0.710677732           1,33,740      cache-references                                                        (38.12%)
     0.710677732             77,777      cache-misses                     #   58.16% of all cache refs           (43.18%)
     0.710677732        4,01,27,131      L1-dcache-loads                                                         (44.05%)
     0.710677732           1,64,851      L1-dcache-load-misses            #    0.41% of all L1-dcache accesses   (45.86%)
     0.710677732        2,50,41,502      L1-dcache-stores                                                        (48.21%)
     0.710677732    <not supported>      L1-dcache-store-misses                                                
     0.710677732             44,228      l2_rqsts.demand_data_rd_hit                                             (53.91%)
     0.710677732             10,454      l2_rqsts.demand_data_rd_miss                                            (32.69%)
     0.710677732              7,861      LLC-loads                                                               (34.15%)
     0.710677732              2,007      LLC-load-misses                  #   25.53% of all LL-cache accesses    (33.62%)
     0.710677732             69,533      LLC-stores                                                              (14.20%)
     0.710677732             64,691      LLC-store-misses                                                        (12.54%)
     0.710677732        3,97,81,246      dTLB-loads                                                              (18.30%)
     0.710677732                176      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.98%)
     0.710677732        6,06,01,815      branch-loads                                                            (24.26%)
     0.710677732          91,66,662      branch-load-misses                                                      (26.78%)
     0.720870016       50,72,07,696      cpu-cycles                                                              (44.80%)
     0.720870016       55,26,64,192      instructions                     #    1.09  insn per cycle              (53.11%)
     0.720870016           1,20,709      cache-references                                                        (62.10%)
     0.720870016             75,085      cache-misses                     #   62.20% of all cache refs           (69.64%)
     0.720870016        4,07,85,683      L1-dcache-loads                                                         (72.03%)
     0.720870016           1,53,702      L1-dcache-load-misses            #    0.38% of all L1-dcache accesses   (73.67%)
     0.720870016        2,53,94,699      L1-dcache-stores                                                        (75.11%)
     0.720870016    <not supported>      L1-dcache-store-misses                                                
     0.720870016             44,033      l2_rqsts.demand_data_rd_hit                                             (70.68%)
     0.720870016              5,561      l2_rqsts.demand_data_rd_miss                                            (17.06%)
     0.720870016              6,386      LLC-loads                                                               (13.76%)
     0.720870016                575      LLC-load-misses                  #    9.00% of all LL-cache accesses    (12.16%)
     0.720870016             70,988      LLC-stores                                                              (8.38%)
     0.720870016             65,734      LLC-store-misses                                                        (8.47%)
     0.720870016        4,07,70,559      dTLB-loads                                                              (12.69%)
     0.720870016                 99      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.04%)
     0.720870016        6,21,28,581      branch-loads                                                            (28.20%)
     0.720870016          94,02,753      branch-load-misses                                                      (36.39%)
     0.731042766       48,39,69,041      cpu-cycles                                                              (47.13%)
     0.731042766       52,86,13,429      instructions                     #    1.09  insn per cycle              (49.87%)
     0.731042766           1,11,777      cache-references                                                        (52.45%)
     0.731042766             67,769      cache-misses                     #   60.63% of all cache refs           (56.59%)
     0.731042766        3,89,79,781      L1-dcache-loads                                                         (53.20%)
     0.731042766           1,41,753      L1-dcache-load-misses            #    0.36% of all L1-dcache accesses   (49.20%)
     0.731042766        2,43,60,305      L1-dcache-stores                                                        (45.45%)
     0.731042766    <not supported>      L1-dcache-store-misses                                                
     0.731042766             41,949      l2_rqsts.demand_data_rd_hit                                             (45.62%)
     0.731042766             20,066      l2_rqsts.demand_data_rd_miss                                            (23.43%)
     0.731042766             23,713      LLC-loads                                                               (26.69%)
     0.731042766              2,788      LLC-load-misses                  #   11.76% of all LL-cache accesses    (30.20%)
     0.731042766             70,895      LLC-stores                                                              (15.58%)
     0.731042766             64,259      LLC-store-misses                                                        (16.31%)
     0.731042766        3,90,02,242      dTLB-loads                                                              (24.32%)
     0.731042766                158      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.45%)
     0.731042766        5,94,47,792      branch-loads                                                            (37.76%)
     0.731042766          89,88,686      branch-load-misses                                                      (43.77%)
     0.741232323       47,59,27,389      cpu-cycles                                                              (25.51%)
     0.741232323       53,57,17,962      instructions                     #    1.13  insn per cycle              (32.98%)
     0.741232323           1,81,338      cache-references                                                        (40.83%)
     0.741232323             81,000      cache-misses                     #   44.67% of all cache refs           (48.67%)
     0.741232323        3,91,90,663      L1-dcache-loads                                                         (53.91%)
     0.741232323           1,71,808      L1-dcache-load-misses            #    0.44% of all L1-dcache accesses   (59.75%)
     0.741232323        2,42,02,830      L1-dcache-stores                                                        (64.77%)
     0.741232323    <not supported>      L1-dcache-store-misses                                                
     0.741232323             40,364      l2_rqsts.demand_data_rd_hit                                             (68.54%)
     0.741232323              6,088      l2_rqsts.demand_data_rd_miss                                            (31.44%)
     0.741232323              6,270      LLC-loads                                                               (29.98%)
     0.741232323              1,092      LLC-load-misses                  #   17.42% of all LL-cache accesses    (26.72%)
     0.741232323             71,261      LLC-stores                                                              (7.77%)
     0.741232323             64,726      LLC-store-misses                                                        (5.35%)
     0.741232323        4,02,34,097      dTLB-loads                                                              (8.56%)
     0.741232323                795      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.20%)
     0.741232323        6,13,04,038      branch-loads                                                            (15.84%)
     0.741232323          92,50,317      branch-load-misses                                                      (19.33%)
     0.754784232       61,79,22,535      cpu-cycles                                                              (47.30%)
     0.754784232       68,55,05,820      instructions                     #    1.11  insn per cycle              (54.02%)
     0.754784232           1,76,630      cache-references                                                        (60.74%)
     0.754784232             87,037      cache-misses                     #   49.28% of all cache refs           (66.80%)
     0.754784232        5,03,66,882      L1-dcache-loads                                                         (64.95%)
     0.754784232           2,08,235      L1-dcache-load-misses            #    0.41% of all L1-dcache accesses   (64.26%)
     0.754784232        3,13,56,495      L1-dcache-stores                                                        (63.97%)
     0.754784232    <not supported>      L1-dcache-store-misses                                                
     0.754784232             50,952      l2_rqsts.demand_data_rd_hit                                             (61.40%)
     0.754784232             32,865      l2_rqsts.demand_data_rd_miss                                            (18.64%)
     0.754784232             36,120      LLC-loads                                                               (17.29%)
     0.754784232              1,344      LLC-load-misses                  #    3.72% of all LL-cache accesses    (16.96%)
     0.754784232             91,637      LLC-stores                                                              (12.34%)
     0.754784232             81,010      LLC-store-misses                                                        (13.06%)
     0.754784232        5,07,41,505      dTLB-loads                                                              (19.09%)
     0.754784232                333      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.46%)
     0.754784232        7,73,13,033      branch-loads                                                            (32.50%)
     0.754784232        1,16,98,753      branch-load-misses                                                      (39.89%)
     0.764960744       46,29,57,317      cpu-cycles                                                              (47.84%)
     0.764960744       50,65,68,318      instructions                     #    1.09  insn per cycle              (50.69%)
     0.764960744           1,20,780      cache-references                                                        (53.40%)
     0.764960744             65,617      cache-misses                     #   54.33% of all cache refs           (56.97%)
     0.764960744        3,78,23,532      L1-dcache-loads                                                         (53.36%)
     0.764960744           1,76,393      L1-dcache-load-misses            #    0.47% of all L1-dcache accesses   (48.27%)
     0.764960744        2,38,39,090      L1-dcache-stores                                                        (43.62%)
     0.764960744    <not supported>      L1-dcache-store-misses                                                
     0.764960744             48,715      l2_rqsts.demand_data_rd_hit                                             (43.88%)
     0.764960744             28,262      l2_rqsts.demand_data_rd_miss                                            (22.23%)
     0.764960744             27,193      LLC-loads                                                               (26.48%)
     0.764960744              1,873      LLC-load-misses                  #    6.89% of all LL-cache accesses    (30.96%)
     0.764960744             67,364      LLC-stores                                                              (16.29%)
     0.764960744             60,221      LLC-store-misses                                                        (17.09%)
     0.764960744        3,73,01,839      dTLB-loads                                                              (25.37%)
     0.764960744                274      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.10%)
     0.764960744        5,67,66,773      branch-loads                                                            (38.38%)
     0.764960744          86,27,759      branch-load-misses                                                      (44.57%)
     0.775154780       46,54,84,735      cpu-cycles                                                              (27.34%)
     0.775154780       52,87,32,599      instructions                     #    1.14  insn per cycle              (35.05%)
     0.775154780           1,77,826      cache-references                                                        (43.06%)
     0.775154780             66,542      cache-misses                     #   37.42% of all cache refs           (51.09%)
     0.775154780        3,85,70,548      L1-dcache-loads                                                         (56.46%)
     0.775154780           1,68,774      L1-dcache-load-misses            #    0.44% of all L1-dcache accesses   (62.50%)
     0.775154780        2,36,95,336      L1-dcache-stores                                                        (67.51%)
     0.775154780    <not supported>      L1-dcache-store-misses                                                
     0.775154780             37,117      l2_rqsts.demand_data_rd_hit                                             (70.06%)
     0.775154780              5,527      l2_rqsts.demand_data_rd_miss                                            (30.41%)
     0.775154780              5,806      LLC-loads                                                               (27.95%)
     0.775154780                695      LLC-load-misses                  #   11.97% of all LL-cache accesses    (23.72%)
     0.775154780             67,813      LLC-stores                                                              (6.99%)
     0.775154780             63,373      LLC-store-misses                                                        (5.47%)
     0.775154780        3,94,44,142      dTLB-loads                                                              (8.82%)
     0.775154780                280      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.21%)
     0.775154780        5,98,57,647      branch-loads                                                            (17.17%)
     0.775154780          90,57,994      branch-load-misses                                                      (20.74%)
     0.785320048       46,37,11,900      cpu-cycles                                                              (56.30%)
     0.785320048       51,03,99,035      instructions                     #    1.10  insn per cycle              (62.57%)
     0.785320048           1,23,992      cache-references                                                        (68.85%)
     0.785320048             66,394      cache-misses                     #   53.55% of all cache refs           (73.55%)
     0.785320048        3,75,93,610      L1-dcache-loads                                                         (68.78%)
     0.785320048           1,52,077      L1-dcache-load-misses            #    0.40% of all L1-dcache accesses   (63.43%)
     0.785320048        2,34,49,407      L1-dcache-stores                                                        (58.62%)
     0.785320048    <not supported>      L1-dcache-store-misses                                                
     0.785320048             39,376      l2_rqsts.demand_data_rd_hit                                             (54.70%)
     0.785320048             34,473      l2_rqsts.demand_data_rd_miss                                            (14.28%)
     0.785320048             34,310      LLC-loads                                                               (15.16%)
     0.785320048                681      LLC-load-misses                  #    1.98% of all LL-cache accesses    (17.62%)
     0.785320048             71,512      LLC-stores                                                              (13.25%)
     0.785320048             61,462      LLC-store-misses                                                        (15.65%)
     0.785320048        3,81,73,076      dTLB-loads                                                              (23.71%)
     0.785320048                325      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.93%)
     0.785320048        5,77,75,635      branch-loads                                                            (40.49%)
     0.785320048          87,33,606      branch-load-misses                                                      (49.02%)
     0.795497056       46,34,26,900      cpu-cycles                                                              (30.49%)
     0.795497056       51,68,80,638      instructions                     #    1.12  insn per cycle              (34.73%)
     0.795497056           1,56,459      cache-references                                                        (38.32%)
     0.795497056             67,403      cache-misses                     #   43.08% of all cache refs           (43.48%)
     0.795497056        3,84,99,610      L1-dcache-loads                                                         (44.71%)
     0.795497056           1,89,626      L1-dcache-load-misses            #    0.49% of all L1-dcache accesses   (46.48%)
     0.795497056        2,40,78,518      L1-dcache-stores                                                        (49.11%)
     0.795497056    <not supported>      L1-dcache-store-misses                                                
     0.795497056             38,575      l2_rqsts.demand_data_rd_hit                                             (54.51%)
     0.795497056             15,026      l2_rqsts.demand_data_rd_miss                                            (32.75%)
     0.795497056             10,771      LLC-loads                                                               (33.45%)
     0.795497056                995      LLC-load-misses                  #    9.24% of all LL-cache accesses    (33.04%)
     0.795497056             65,520      LLC-stores                                                              (13.86%)
     0.795497056             60,147      LLC-store-misses                                                        (12.48%)
     0.795497056        3,72,04,160      dTLB-loads                                                              (17.95%)
     0.795497056                385      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.73%)
     0.795497056        5,73,20,975      branch-loads                                                            (23.42%)
     0.795497056          87,44,440      branch-load-misses                                                      (26.46%)
     0.805674459       46,43,61,243      cpu-cycles                                                              (44.97%)
     0.805674459       51,99,36,154      instructions                     #    1.12  insn per cycle              (53.26%)
     0.805674459           1,39,180      cache-references                                                        (62.12%)
     0.805674459             65,701      cache-misses                     #   47.21% of all cache refs           (70.01%)
     0.805674459        3,79,66,905      L1-dcache-loads                                                         (71.87%)
     0.805674459           1,51,660      L1-dcache-load-misses            #    0.40% of all L1-dcache accesses   (74.47%)
     0.805674459        2,34,67,282      L1-dcache-stores                                                        (75.20%)
     0.805674459    <not supported>      L1-dcache-store-misses                                                
     0.805674459             37,145      l2_rqsts.demand_data_rd_hit                                             (70.71%)
     0.805674459             14,300      l2_rqsts.demand_data_rd_miss                                            (16.92%)
     0.805674459             25,550      LLC-loads                                                               (13.61%)
     0.805674459              1,437      LLC-load-misses                  #    5.62% of all LL-cache accesses    (12.31%)
     0.805674459             74,621      LLC-stores                                                              (8.38%)
     0.805674459             62,397      LLC-store-misses                                                        (8.02%)
     0.805674459        3,92,16,444      dTLB-loads                                                              (12.39%)
     0.805674459                330      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.69%)
     0.805674459        5,90,27,534      branch-loads                                                            (27.73%)
     0.805674459          89,00,658      branch-load-misses                                                      (35.79%)
     0.815854300       46,23,30,398      cpu-cycles                                                              (44.66%)
     0.815854300       50,70,66,927      instructions                     #    1.10  insn per cycle              (47.39%)
     0.815854300           1,38,136      cache-references                                                        (50.18%)
     0.815854300             73,216      cache-misses                     #   53.00% of all cache refs           (53.95%)
     0.815854300        3,79,50,354      L1-dcache-loads                                                         (49.44%)
     0.815854300           1,73,518      L1-dcache-load-misses            #    0.46% of all L1-dcache accesses   (44.22%)
     0.815854300        2,39,16,870      L1-dcache-stores                                                        (40.72%)
     0.815854300    <not supported>      L1-dcache-store-misses                                                
     0.815854300             40,610      l2_rqsts.demand_data_rd_hit                                             (42.26%)
     0.815854300             24,073      l2_rqsts.demand_data_rd_miss                                            (24.44%)
     0.815854300             20,976      LLC-loads                                                               (28.76%)
     0.815854300                760      LLC-load-misses                  #    3.62% of all LL-cache accesses    (32.99%)
     0.815854300             65,895      LLC-stores                                                              (17.95%)
     0.815854300             61,245      LLC-store-misses                                                        (18.14%)
     0.815854300        3,73,11,866      dTLB-loads                                                              (26.34%)
     0.815854300                261      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.87%)
     0.815854300        5,68,16,751      branch-loads                                                            (38.26%)
     0.815854300          85,84,169      branch-load-misses                                                      (42.88%)
#           time             counts unit events
     0.826044480       46,48,75,928      cpu-cycles                                                              (33.66%)
     0.826044480       52,55,44,547      instructions                     #    1.13  insn per cycle              (41.68%)
     0.826044480           1,73,255      cache-references                                                        (49.70%)
     0.826044480             67,088      cache-misses                     #   38.72% of all cache refs           (57.74%)
     0.826044480        3,84,29,798      L1-dcache-loads                                                         (63.35%)
     0.826044480           1,71,239      L1-dcache-load-misses            #    0.45% of all L1-dcache accesses   (67.97%)
     0.826044480        2,36,73,373      L1-dcache-stores                                                        (71.01%)
     0.826044480    <not supported>      L1-dcache-store-misses                                                
     0.826044480             38,795      l2_rqsts.demand_data_rd_hit                                             (71.50%)
     0.826044480              6,349      l2_rqsts.demand_data_rd_miss                                            (26.85%)
     0.826044480              6,708      LLC-loads                                                               (23.49%)
     0.826044480              1,147      LLC-load-misses                  #   17.10% of all LL-cache accesses    (18.65%)
     0.826044480             71,330      LLC-stores                                                              (5.15%)
     0.826044480             62,761      LLC-store-misses                                                        (6.01%)
     0.826044480        3,94,43,574      dTLB-loads                                                              (10.36%)
     0.826044480                946      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.74%)
     0.826044480        5,95,62,015      branch-loads                                                            (20.50%)
     0.826044480          89,84,999      branch-load-misses                                                      (25.71%)
     0.836214756       46,35,14,695      cpu-cycles                                                              (54.37%)
     0.836214756       51,12,86,540      instructions                     #    1.10  insn per cycle              (59.75%)
     0.836214756           1,18,839      cache-references                                                        (64.64%)
     0.836214756             65,896      cache-misses                     #   55.45% of all cache refs           (67.66%)
     0.836214756        3,76,97,101      L1-dcache-loads                                                         (62.05%)
     0.836214756           1,53,333      L1-dcache-load-misses            #    0.41% of all L1-dcache accesses   (57.35%)
     0.836214756        2,35,19,240      L1-dcache-stores                                                        (53.53%)
     0.836214756    <not supported>      L1-dcache-store-misses                                                
     0.836214756             40,141      l2_rqsts.demand_data_rd_hit                                             (50.58%)
     0.836214756             32,216      l2_rqsts.demand_data_rd_miss                                            (17.67%)
     0.836214756             30,754      LLC-loads                                                               (19.44%)
     0.836214756                867      LLC-load-misses                  #    2.82% of all LL-cache accesses    (22.26%)
     0.836214756             70,344      LLC-stores                                                              (15.07%)
     0.836214756             60,517      LLC-store-misses                                                        (16.11%)
     0.836214756        3,82,60,412      dTLB-loads                                                              (24.17%)
     0.836214756                253      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.39%)
     0.836214756        5,78,72,250      branch-loads                                                            (40.61%)
     0.836214756          87,35,874      branch-load-misses                                                      (48.22%)
     0.846398144       46,44,01,732      cpu-cycles                                                              (27.64%)
     0.846398144       51,96,17,345      instructions                     #    1.12  insn per cycle              (32.68%)
     0.846398144           1,55,903      cache-references                                                        (37.64%)
     0.846398144             66,675      cache-misses                     #   42.77% of all cache refs           (44.34%)
     0.846398144        3,85,19,582      L1-dcache-loads                                                         (47.01%)
     0.846398144           1,81,833      L1-dcache-load-misses            #    0.47% of all L1-dcache accesses   (50.30%)
     0.846398144        2,40,15,043      L1-dcache-stores                                                        (56.26%)
     0.846398144    <not supported>      L1-dcache-store-misses                                                
     0.846398144             38,298      l2_rqsts.demand_data_rd_hit                                             (62.20%)
     0.846398144             14,599      l2_rqsts.demand_data_rd_miss                                            (33.41%)
     0.846398144             11,998      LLC-loads                                                               (33.08%)
     0.846398144              1,268      LLC-load-misses                  #   10.57% of all LL-cache accesses    (30.74%)
     0.846398144             63,949      LLC-stores                                                              (11.94%)
     0.846398144             60,124      LLC-store-misses                                                        (10.15%)
     0.846398144        3,71,78,943      dTLB-loads                                                              (13.11%)
     0.846398144                195      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.35%)
     0.846398144        5,76,32,862      branch-loads                                                            (18.48%)
     0.846398144          87,86,772      branch-load-misses                                                      (22.50%)
     0.859787850       61,05,00,692      cpu-cycles                                                              (43.97%)
     0.859787850       68,11,77,378      instructions                     #    1.12  insn per cycle              (51.70%)
     0.859787850           2,05,211      cache-references                                                        (59.18%)
     0.859787850             91,481      cache-misses                     #   44.58% of all cache refs           (66.64%)
     0.859787850        5,00,82,580      L1-dcache-loads                                                         (68.70%)
     0.859787850           2,15,373      L1-dcache-load-misses            #    0.43% of all L1-dcache accesses   (69.61%)
     0.859787850        3,10,54,363      L1-dcache-stores                                                        (67.88%)
     0.859787850    <not supported>      L1-dcache-store-misses                                                
     0.859787850             52,482      l2_rqsts.demand_data_rd_hit                                             (64.74%)
     0.859787850             14,586      l2_rqsts.demand_data_rd_miss                                            (18.98%)
     0.859787850             24,796      LLC-loads                                                               (16.52%)
     0.859787850              1,287      LLC-load-misses                  #    5.19% of all LL-cache accesses    (15.62%)
     0.859787850             96,167      LLC-stores                                                              (8.65%)
     0.859787850             81,860      LLC-store-misses                                                        (9.96%)
     0.859787850        5,04,01,221      dTLB-loads                                                              (16.47%)
     0.859787850                712      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.31%)
     0.859787850        7,66,41,016      branch-loads                                                            (30.07%)
     0.859787850        1,15,96,028      branch-load-misses                                                      (36.88%)
     0.869963222       46,38,01,994      cpu-cycles                                                              (51.11%)
     0.869963222       51,14,11,930      instructions                     #    1.10  insn per cycle              (55.61%)
     0.869963222           1,16,571      cache-references                                                        (58.67%)
     0.869963222             65,117      cache-misses                     #   55.86% of all cache refs           (60.65%)
     0.869963222        3,76,97,814      L1-dcache-loads                                                         (55.28%)
     0.869963222           1,55,582      L1-dcache-load-misses            #    0.41% of all L1-dcache accesses   (50.80%)
     0.869963222        2,35,09,163      L1-dcache-stores                                                        (47.99%)
     0.869963222    <not supported>      L1-dcache-store-misses                                                
     0.869963222             39,057      l2_rqsts.demand_data_rd_hit                                             (46.19%)
     0.869963222             27,297      l2_rqsts.demand_data_rd_miss                                            (20.70%)
     0.869963222             22,732      LLC-loads                                                               (24.23%)
     0.869963222                636      LLC-load-misses                  #    2.80% of all LL-cache accesses    (27.81%)
     0.869963222             69,992      LLC-stores                                                              (16.84%)
     0.869963222             62,184      LLC-store-misses                                                        (16.10%)
     0.869963222        3,82,02,120      dTLB-loads                                                              (24.16%)
     0.869963222                259      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.37%)
     0.869963222        5,77,97,063      branch-loads                                                            (40.59%)
     0.869963222          87,22,048      branch-load-misses                                                      (46.57%)
     0.880148626       46,41,76,488      cpu-cycles                                                              (27.66%)
     0.880148626       52,17,53,373      instructions                     #    1.12  insn per cycle              (32.47%)
     0.880148626           1,65,396      cache-references                                                        (38.96%)
     0.880148626             66,132      cache-misses                     #   39.98% of all cache refs           (46.82%)
     0.880148626        3,85,37,370      L1-dcache-loads                                                         (49.48%)
     0.880148626           1,79,250      L1-dcache-load-misses            #    0.47% of all L1-dcache accesses   (53.81%)
     0.880148626        2,39,92,800      L1-dcache-stores                                                        (59.69%)
     0.880148626    <not supported>      L1-dcache-store-misses                                                
     0.880148626             37,718      l2_rqsts.demand_data_rd_hit                                             (65.30%)
     0.880148626             13,846      l2_rqsts.demand_data_rd_miss                                            (32.45%)
     0.880148626             10,799      LLC-loads                                                               (31.40%)
     0.880148626                728      LLC-load-misses                  #    6.74% of all LL-cache accesses    (29.10%)
     0.880148626             64,542      LLC-stores                                                              (11.13%)
     0.880148626             60,900      LLC-store-misses                                                        (9.14%)
     0.880148626        3,73,58,295      dTLB-loads                                                              (11.32%)
     0.880148626                253      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.79%)
     0.880148626        5,80,43,853      branch-loads                                                            (17.14%)
     0.880148626          88,13,443      branch-load-misses                                                      (22.06%)
     0.890322401       46,42,16,724      cpu-cycles                                                              (51.13%)
     0.890322401       51,71,07,173      instructions                     #    1.11  insn per cycle              (59.25%)
     0.890322401           1,39,270      cache-references                                                        (66.51%)
     0.890322401             67,064      cache-misses                     #   48.15% of all cache refs           (72.38%)
     0.890322401        3,78,98,306      L1-dcache-loads                                                         (72.78%)
     0.890322401           1,51,717      L1-dcache-load-misses            #    0.40% of all L1-dcache accesses   (70.96%)
     0.890322401        2,34,69,495      L1-dcache-stores                                                        (65.60%)
     0.890322401    <not supported>      L1-dcache-store-misses                                                
     0.890322401             38,322      l2_rqsts.demand_data_rd_hit                                             (59.89%)
     0.890322401             22,728      l2_rqsts.demand_data_rd_miss                                            (12.07%)
     0.890322401             30,398      LLC-loads                                                               (12.47%)
     0.890322401                765      LLC-load-misses                  #    2.52% of all LL-cache accesses    (15.67%)
     0.890322401             73,062      LLC-stores                                                              (10.53%)
     0.890322401             62,536      LLC-store-misses                                                        (10.97%)
     0.890322401        3,85,07,402      dTLB-loads                                                              (18.63%)
     0.890322401                460      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.69%)
     0.890322401        5,84,93,918      branch-loads                                                            (34.74%)
     0.890322401          88,41,776      branch-load-misses                                                      (42.80%)
     0.902790211       56,84,46,328      cpu-cycles                                                              (40.39%)
     0.902790211       62,74,63,044      instructions                     #    1.10  insn per cycle              (44.41%)
     0.902790211           1,61,965      cache-references                                                        (48.76%)
     0.902790211             84,361      cache-misses                     #   52.09% of all cache refs           (54.19%)
     0.902790211        4,65,01,377      L1-dcache-loads                                                         (52.39%)
     0.902790211           2,01,479      L1-dcache-load-misses            #    0.43% of all L1-dcache accesses   (51.59%)
     0.902790211        2,90,63,240      L1-dcache-stores                                                        (51.91%)
     0.902790211    <not supported>      L1-dcache-store-misses                                                
     0.902790211             47,978      l2_rqsts.demand_data_rd_hit                                             (52.64%)
     0.902790211             22,401      l2_rqsts.demand_data_rd_miss                                            (26.52%)
     0.902790211             24,632      LLC-loads                                                               (26.67%)
     0.902790211              1,071      LLC-load-misses                  #    4.35% of all LL-cache accesses    (26.61%)
     0.902790211             85,125      LLC-stores                                                              (14.46%)
     0.902790211             74,372      LLC-store-misses                                                        (14.86%)
     0.902790211        4,64,14,996      dTLB-loads                                                              (21.48%)
     0.902790211                 91      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.39%)
     0.902790211        7,03,94,323      branch-loads                                                            (31.90%)
     0.902790211        1,06,53,134      branch-load-misses                                                      (35.87%)
     0.912978615       46,49,64,612      cpu-cycles                                                              (31.93%)
     0.912978615       52,10,71,682      instructions                     #    1.12  insn per cycle              (39.04%)
     0.912978615           1,53,006      cache-references                                                        (47.04%)
     0.912978615             65,762      cache-misses                     #   42.98% of all cache refs           (55.07%)
     0.912978615        3,84,34,360      L1-dcache-loads                                                         (60.02%)
     0.912978615           1,73,596      L1-dcache-load-misses            #    0.45% of all L1-dcache accesses   (64.58%)
     0.912978615        2,38,34,142      L1-dcache-stores                                                        (68.34%)
     0.912978615    <not supported>      L1-dcache-store-misses                                                
     0.912978615             37,534      l2_rqsts.demand_data_rd_hit                                             (71.23%)
     0.912978615              9,223      l2_rqsts.demand_data_rd_miss                                            (27.78%)
     0.912978615              6,094      LLC-loads                                                               (25.14%)
     0.912978615                452      LLC-load-misses                  #    7.42% of all LL-cache accesses    (22.32%)
     0.912978615             64,585      LLC-stores                                                              (7.62%)
     0.912978615             59,576      LLC-store-misses                                                        (5.93%)
     0.912978615        3,78,68,163      dTLB-loads                                                              (9.44%)
     0.912978615                346      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.83%)
     0.912978615        5,83,75,885      branch-loads                                                            (19.88%)
     0.912978615          88,59,307      branch-load-misses                                                      (26.30%)
     0.923159110       46,37,38,454      cpu-cycles                                                              (52.77%)
     0.923159110       51,34,35,920      instructions                     #    1.11  insn per cycle              (58.83%)
     0.923159110           1,33,571      cache-references                                                        (63.66%)
     0.923159110             66,976      cache-misses                     #   50.14% of all cache refs           (68.14%)
     0.923159110        3,77,40,485      L1-dcache-loads                                                         (64.79%)
     0.923159110           1,51,666      L1-dcache-load-misses            #    0.40% of all L1-dcache accesses   (59.84%)
     0.923159110        2,34,77,508      L1-dcache-stores                                                        (55.20%)
     0.923159110    <not supported>      L1-dcache-store-misses                                                
     0.923159110             39,455      l2_rqsts.demand_data_rd_hit                                             (51.43%)
     0.923159110             26,068      l2_rqsts.demand_data_rd_miss                                            (16.22%)
     0.923159110             27,768      LLC-loads                                                               (19.87%)
     0.923159110              1,028      LLC-load-misses                  #    3.70% of all LL-cache accesses    (22.26%)
     0.923159110             71,016      LLC-stores                                                              (12.47%)
     0.923159110             61,876      LLC-store-misses                                                        (14.41%)
     0.923159110        3,81,23,036      dTLB-loads                                                              (22.45%)
     0.923159110                288      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.49%)
     0.923159110        5,80,86,743      branch-loads                                                            (37.96%)
     0.923159110          88,04,705      branch-load-misses                                                      (45.28%)
     0.933337792       46,44,56,020      cpu-cycles                                                              (31.44%)
     0.933337792       51,37,64,400      instructions                     #    1.11  insn per cycle              (36.13%)
     0.933337792           1,29,807      cache-references                                                        (41.67%)
     0.933337792             65,693      cache-misses                     #   50.61% of all cache refs           (46.68%)
     0.933337792        3,83,23,937      L1-dcache-loads                                                         (44.91%)
     0.933337792           1,72,255      L1-dcache-load-misses            #    0.45% of all L1-dcache accesses   (46.22%)
     0.933337792        2,39,74,924      L1-dcache-stores                                                        (48.89%)
     0.933337792    <not supported>      L1-dcache-store-misses                                                
     0.933337792             37,546      l2_rqsts.demand_data_rd_hit                                             (52.25%)
     0.933337792             19,479      l2_rqsts.demand_data_rd_miss                                            (31.36%)
     0.933337792             17,821      LLC-loads                                                               (32.36%)
     0.933337792              1,875      LLC-load-misses                  #   10.52% of all LL-cache accesses    (32.52%)
     0.933337792             64,452      LLC-stores                                                              (15.57%)
     0.933337792             60,795      LLC-store-misses                                                        (13.29%)
     0.933337792        3,73,14,556      dTLB-loads                                                              (18.66%)
     0.933337792                 81      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.37%)
     0.933337792        5,69,03,602      branch-loads                                                            (26.23%)
     0.933337792          86,45,358      branch-load-misses                                                      (28.53%)
     0.943525325       50,52,69,143      cpu-cycles                                                              (41.51%)
     0.943525325       55,06,68,115      instructions                     #    1.09  insn per cycle              (49.72%)
     0.943525325           1,12,155      cache-references                                                        (58.08%)
     0.943525325             70,453      cache-misses                     #   62.82% of all cache refs           (66.44%)
     0.943525325        4,06,23,071      L1-dcache-loads                                                         (70.19%)
     0.943525325           1,48,441      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (71.49%)
     0.943525325        2,52,74,871      L1-dcache-stores                                                        (72.53%)
     0.943525325    <not supported>      L1-dcache-store-misses                                                
     0.943525325             42,650      l2_rqsts.demand_data_rd_hit                                             (73.16%)
     0.943525325              6,759      l2_rqsts.demand_data_rd_miss                                            (21.14%)
     0.943525325              9,466      LLC-loads                                                               (16.71%)
     0.943525325                705      LLC-load-misses                  #    7.45% of all LL-cache accesses    (13.74%)
     0.943525325             70,927      LLC-stores                                                              (6.70%)
     0.943525325             66,151      LLC-store-misses                                                        (9.00%)
     0.943525325        4,04,86,951      dTLB-loads                                                              (13.75%)
     0.943525325                 59      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.47%)
     0.943525325        6,17,70,546      branch-loads                                                            (24.83%)
     0.943525325          93,64,090      branch-load-misses                                                      (33.05%)
     0.953698116       48,42,05,319      cpu-cycles                                                              (49.36%)
     0.953698116       53,10,91,548      instructions                     #    1.10  insn per cycle              (52.68%)
     0.953698116           1,36,133      cache-references                                                        (54.63%)
     0.953698116             76,097      cache-misses                     #   55.90% of all cache refs           (57.43%)
     0.953698116        3,91,78,214      L1-dcache-loads                                                         (52.19%)
     0.953698116           1,50,187      L1-dcache-load-misses            #    0.38% of all L1-dcache accesses   (48.78%)
     0.953698116        2,42,73,345      L1-dcache-stores                                                        (45.21%)
     0.953698116    <not supported>      L1-dcache-store-misses                                                
     0.953698116             43,263      l2_rqsts.demand_data_rd_hit                                             (43.04%)
     0.953698116             14,266      l2_rqsts.demand_data_rd_miss                                            (21.53%)
     0.953698116             20,054      LLC-loads                                                               (24.77%)
     0.953698116              4,859      LLC-load-misses                  #   24.23% of all LL-cache accesses    (28.21%)
     0.953698116             73,076      LLC-stores                                                              (17.68%)
     0.953698116             64,814      LLC-store-misses                                                        (17.83%)
     0.953698116        3,95,32,454      dTLB-loads                                                              (26.55%)
     0.953698116                422      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.40%)
     0.953698116        5,98,92,359      branch-loads                                                            (39.37%)
     0.953698116          90,42,585      branch-load-misses                                                      (44.53%)
     0.963899764       50,11,61,976      cpu-cycles                                                              (28.84%)
     0.963899764       54,89,57,968      instructions                     #    1.10  insn per cycle              (36.27%)
     0.963899764           1,32,554      cache-references                                                        (44.53%)
     0.963899764             71,347      cache-misses                     #   53.82% of all cache refs           (52.80%)
     0.963899764        4,04,30,516      L1-dcache-loads                                                         (58.26%)
     0.963899764           1,52,690      L1-dcache-load-misses            #    0.38% of all L1-dcache accesses   (64.75%)
     0.963899764        2,50,29,964      L1-dcache-stores                                                        (69.93%)
     0.963899764    <not supported>      L1-dcache-store-misses                                                
     0.963899764             42,734      l2_rqsts.demand_data_rd_hit                                             (72.16%)
     0.963899764              5,809      l2_rqsts.demand_data_rd_miss                                            (28.90%)
     0.963899764              6,876      LLC-loads                                                               (25.73%)
     0.963899764              2,151      LLC-load-misses                  #   31.28% of all LL-cache accesses    (22.96%)
     0.963899764             69,948      LLC-stores                                                              (7.83%)
     0.963899764             65,493      LLC-store-misses                                                        (4.68%)
     0.963899764        4,11,44,239      dTLB-loads                                                              (7.18%)
     0.963899764                787      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (11.82%)
     0.963899764        6,20,58,320      branch-loads                                                            (17.60%)
     0.963899764          93,89,434      branch-load-misses                                                      (23.53%)
     0.974083222       47,95,11,214      cpu-cycles                                                              (52.75%)
     0.974083222       52,91,16,339      instructions                     #    1.10  insn per cycle              (59.08%)
     0.974083222           1,41,073      cache-references                                                        (64.56%)
     0.974083222             72,343      cache-misses                     #   51.28% of all cache refs           (69.75%)
     0.974083222        3,89,25,868      L1-dcache-loads                                                         (66.79%)
     0.974083222           1,55,103      L1-dcache-load-misses            #    0.40% of all L1-dcache accesses   (61.21%)
     0.974083222        2,41,76,425      L1-dcache-stores                                                        (56.58%)
     0.974083222    <not supported>      L1-dcache-store-misses                                                
     0.974083222             44,323      l2_rqsts.demand_data_rd_hit                                             (53.68%)
     0.974083222             10,047      l2_rqsts.demand_data_rd_miss                                            (15.93%)
     0.974083222             13,962      LLC-loads                                                               (20.13%)
     0.974083222              1,971      LLC-load-misses                  #   14.12% of all LL-cache accesses    (21.61%)
     0.974083222             75,997      LLC-stores                                                              (10.94%)
     0.974083222             64,263      LLC-store-misses                                                        (13.93%)
     0.974083222        3,94,70,585      dTLB-loads                                                              (21.72%)
     0.974083222                494      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.51%)
     0.974083222        5,99,87,671      branch-loads                                                            (37.31%)
     0.974083222          90,46,105      branch-load-misses                                                      (45.23%)
     0.984261339       49,63,41,297      cpu-cycles                                                              (33.58%)
     0.984261339       54,03,85,209      instructions                     #    1.09  insn per cycle              (38.34%)
     0.984261339           1,19,233      cache-references                                                        (43.53%)
     0.984261339             70,138      cache-misses                     #   58.82% of all cache refs           (48.15%)
     0.984261339        4,00,17,053      L1-dcache-loads                                                         (46.81%)
     0.984261339           1,55,753      L1-dcache-load-misses            #    0.39% of all L1-dcache accesses   (47.75%)
     0.984261339        2,50,25,613      L1-dcache-stores                                                        (49.42%)
     0.984261339    <not supported>      L1-dcache-store-misses                                                
     0.984261339             40,107      l2_rqsts.demand_data_rd_hit                                             (52.59%)
     0.984261339             10,233      l2_rqsts.demand_data_rd_miss                                            (29.81%)
     0.984261339              8,132      LLC-loads                                                               (30.70%)
     0.984261339              1,367      LLC-load-misses                  #   16.81% of all LL-cache accesses    (31.29%)
     0.984261339             69,048      LLC-stores                                                              (15.28%)
     0.984261339             66,062      LLC-store-misses                                                        (13.47%)
     0.984261339        3,98,22,372      dTLB-loads                                                              (19.33%)
     0.984261339                248      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.72%)
     0.984261339        6,07,08,735      branch-loads                                                            (26.71%)
     0.984261339          92,13,067      branch-load-misses                                                      (29.74%)
     0.994452007       49,53,80,815      cpu-cycles                                                              (42.62%)
     0.994452007       54,47,33,215      instructions                     #    1.10  insn per cycle              (50.99%)
     0.994452007           1,25,638      cache-references                                                        (59.52%)
     0.994452007             70,225      cache-misses                     #   55.89% of all cache refs           (67.80%)
     0.994452007        4,00,94,399      L1-dcache-loads                                                         (70.45%)
     0.994452007           1,54,263      L1-dcache-load-misses            #    0.38% of all L1-dcache accesses   (71.72%)
     0.994452007        2,49,28,468      L1-dcache-stores                                                        (72.82%)
     0.994452007    <not supported>      L1-dcache-store-misses                                                
     0.994452007             41,631      l2_rqsts.demand_data_rd_hit                                             (72.07%)
     0.994452007             11,194      l2_rqsts.demand_data_rd_miss                                            (19.60%)
     0.994452007             14,016      LLC-loads                                                               (15.19%)
     0.994452007              2,722      LLC-load-misses                  #   19.42% of all LL-cache accesses    (12.60%)
     0.994452007             68,317      LLC-stores                                                              (7.87%)
     0.994452007             64,754      LLC-store-misses                                                        (9.78%)
     0.994452007        3,96,71,208      dTLB-loads                                                              (14.60%)
     0.994452007                120      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.84%)
     0.994452007        6,05,14,526      branch-loads                                                            (26.92%)
     0.994452007          92,29,501      branch-load-misses                                                      (34.49%)
     1.004621128       48,68,27,479      cpu-cycles                                                              (48.29%)
     1.004621128       53,28,36,306      instructions                     #    1.09  insn per cycle              (50.75%)
     1.004621128           1,20,542      cache-references                                                        (52.75%)
     1.004621128             68,620      cache-misses                     #   56.93% of all cache refs           (55.86%)
     1.004621128        3,94,42,528      L1-dcache-loads                                                         (51.87%)
     1.004621128           1,46,094      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (48.49%)
     1.004621128        2,44,76,565      L1-dcache-stores                                                        (44.93%)
     1.004621128    <not supported>      L1-dcache-store-misses                                                
     1.004621128             39,691      l2_rqsts.demand_data_rd_hit                                             (43.00%)
     1.004621128              7,075      l2_rqsts.demand_data_rd_miss                                            (22.50%)
     1.004621128             11,097      LLC-loads                                                               (25.75%)
     1.004621128                724      LLC-load-misses                  #    6.52% of all LL-cache accesses    (29.24%)
     1.004621128             70,315      LLC-stores                                                              (17.06%)
     1.004621128             63,647      LLC-store-misses                                                        (17.21%)
     1.004621128        3,94,27,758      dTLB-loads                                                              (25.81%)
     1.004621128                290      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (32.70%)
     1.004621128        5,99,80,941      branch-loads                                                            (38.61%)
     1.004621128          90,75,622      branch-load-misses                                                      (43.73%)
     1.014791957       47,48,84,278      cpu-cycles                                                              (29.84%)
     1.014791957       53,52,28,572      instructions                     #    1.13  insn per cycle              (37.81%)
     1.014791957           1,84,884      cache-references                                                        (46.52%)
     1.014791957             74,963      cache-misses                     #   40.55% of all cache refs           (54.40%)
     1.014791957        3,91,19,994      L1-dcache-loads                                                         (58.71%)
     1.014791957           1,72,587      L1-dcache-load-misses            #    0.44% of all L1-dcache accesses   (63.89%)
     1.014791957        2,41,73,027      L1-dcache-stores                                                        (68.88%)
     1.014791957    <not supported>      L1-dcache-store-misses                                                
     1.014791957             40,575      l2_rqsts.demand_data_rd_hit                                             (70.64%)
     1.014791957              6,729      l2_rqsts.demand_data_rd_miss                                            (28.08%)
     1.014791957              7,091      LLC-loads                                                               (26.31%)
     1.014791957              1,004      LLC-load-misses                  #   14.16% of all LL-cache accesses    (23.78%)
     1.014791957             69,033      LLC-stores                                                              (7.99%)
     1.014791957             63,120      LLC-store-misses                                                        (4.65%)
     1.014791957        3,94,66,278      dTLB-loads                                                              (7.41%)
     1.014791957              1,231      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.66%)
     1.014791957        6,11,07,922      branch-loads                                                            (18.84%)
     1.014791957          92,28,385      branch-load-misses                                                      (24.92%)
     1.024972565       49,53,56,290      cpu-cycles                                                              (49.65%)
     1.024972565       54,19,78,353      instructions                     #    1.09  insn per cycle              (55.69%)
     1.024972565           1,29,069      cache-references                                                        (60.90%)
     1.024972565             73,381      cache-misses                     #   56.85% of all cache refs           (66.75%)
     1.024972565        3,99,13,660      L1-dcache-loads                                                         (64.32%)
     1.024972565           1,48,872      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (60.18%)
     1.024972565        2,48,56,961      L1-dcache-stores                                                        (56.64%)
     1.024972565    <not supported>      L1-dcache-store-misses                                                
     1.024972565             41,197      l2_rqsts.demand_data_rd_hit                                             (54.89%)
     1.024972565              5,399      l2_rqsts.demand_data_rd_miss                                            (17.67%)
     1.024972565              8,824      LLC-loads                                                               (20.13%)
     1.024972565                707      LLC-load-misses                  #    8.01% of all LL-cache accesses    (21.62%)
     1.024972565             74,870      LLC-stores                                                              (11.92%)
     1.024972565             64,500      LLC-store-misses                                                        (14.76%)
     1.024972565        4,02,52,415      dTLB-loads                                                              (21.68%)
     1.024972565                464      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.40%)
     1.024972565        6,10,77,043      branch-loads                                                            (35.04%)
     1.024972565          92,36,152      branch-load-misses                                                      (42.51%)
     1.035156350       47,96,54,808      cpu-cycles                                                              (35.22%)
     1.035156350       52,98,40,455      instructions                     #    1.10  insn per cycle              (40.24%)
     1.035156350           1,73,541      cache-references                                                        (45.58%)
     1.035156350             69,712      cache-misses                     #   40.17% of all cache refs           (50.25%)
     1.035156350        3,92,34,650      L1-dcache-loads                                                         (50.09%)
     1.035156350           1,87,981      L1-dcache-load-misses            #    0.48% of all L1-dcache accesses   (51.67%)
     1.035156350        2,44,73,031      L1-dcache-stores                                                        (52.49%)
     1.035156350    <not supported>      L1-dcache-store-misses                                                
     1.035156350             42,921      l2_rqsts.demand_data_rd_hit                                             (54.22%)
     1.035156350             11,634      l2_rqsts.demand_data_rd_miss                                            (28.62%)
     1.035156350              7,778      LLC-loads                                                               (28.62%)
     1.035156350              1,081      LLC-load-misses                  #   13.90% of all LL-cache accesses    (28.67%)
     1.035156350             66,578      LLC-stores                                                              (13.78%)
     1.035156350             62,390      LLC-store-misses                                                        (12.41%)
     1.035156350        3,85,58,314      dTLB-loads                                                              (18.85%)
     1.035156350              1,137      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.00%)
     1.035156350        5,91,41,523      branch-loads                                                            (27.83%)
     1.035156350          90,02,100      branch-load-misses                                                      (31.30%)
     1.045345404       46,61,63,649      cpu-cycles                                                              (44.22%)
     1.045345404       51,21,49,121      instructions                     #    1.10  insn per cycle              (52.21%)
     1.045345404           1,40,123      cache-references                                                        (60.75%)
     1.045345404             72,213      cache-misses                     #   51.54% of all cache refs           (69.08%)
     1.045345404        3,76,59,604      L1-dcache-loads                                                         (70.82%)
     1.045345404           1,46,001      L1-dcache-load-misses            #    0.39% of all L1-dcache accesses   (70.32%)
     1.045345404        2,33,98,694      L1-dcache-stores                                                        (70.30%)
     1.045345404    <not supported>      L1-dcache-store-misses                                                
     1.045345404             40,398      l2_rqsts.demand_data_rd_hit                                             (69.02%)
     1.045345404             24,565      l2_rqsts.demand_data_rd_miss                                            (17.86%)
     1.045345404             34,175      LLC-loads                                                               (15.52%)
     1.045345404              1,444      LLC-load-misses                  #    4.23% of all LL-cache accesses    (14.26%)
     1.045345404             76,452      LLC-stores                                                              (8.62%)
     1.045345404             63,024      LLC-store-misses                                                        (10.45%)
     1.045345404        3,81,87,480      dTLB-loads                                                              (15.46%)
     1.045345404                548      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.34%)
     1.045345404        5,76,52,427      branch-loads                                                            (28.84%)
     1.045345404          87,01,034      branch-load-misses                                                      (36.54%)
     1.055553246       47,84,51,586      cpu-cycles                                                              (42.30%)
     1.055553246       52,04,20,879      instructions                     #    1.09  insn per cycle              (45.61%)
     1.055553246           1,07,059      cache-references                                                        (48.23%)
     1.055553246             68,737      cache-misses                     #   64.20% of all cache refs           (51.93%)
     1.055553246        3,84,58,978      L1-dcache-loads                                                         (50.56%)
     1.055553246           1,50,979      L1-dcache-load-misses            #    0.39% of all L1-dcache accesses   (50.38%)
     1.055553246        2,41,30,940      L1-dcache-stores                                                        (49.52%)
     1.055553246    <not supported>      L1-dcache-store-misses                                                
     1.055553246             46,383      l2_rqsts.demand_data_rd_hit                                             (50.36%)
     1.055553246             15,501      l2_rqsts.demand_data_rd_miss                                            (28.56%)
     1.055553246             20,285      LLC-loads                                                               (28.43%)
     1.055553246              1,966      LLC-load-misses                  #    9.69% of all LL-cache accesses    (28.57%)
     1.055553246             65,245      LLC-stores                                                              (13.89%)
     1.055553246             61,884      LLC-store-misses                                                        (14.22%)
     1.055553246        3,83,48,761      dTLB-loads                                                              (21.89%)
     1.055553246                 61      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (27.83%)
     1.055553246        5,84,97,369      branch-loads                                                            (32.91%)
     1.055553246          88,50,095      branch-load-misses                                                      (37.56%)
     1.065747370       47,20,42,041      cpu-cycles                                                              (32.83%)
     1.065747370       52,90,45,278      instructions                     #    1.12  insn per cycle              (40.04%)
     1.065747370           1,61,745      cache-references                                                        (47.93%)
     1.065747370             68,534      cache-misses                     #   42.37% of all cache refs           (54.86%)
     1.065747370        3,86,49,936      L1-dcache-loads                                                         (58.37%)
     1.065747370           1,58,766      L1-dcache-load-misses            #    0.41% of all L1-dcache accesses   (62.93%)
     1.065747370        2,38,28,767      L1-dcache-stores                                                        (67.91%)
     1.065747370    <not supported>      L1-dcache-store-misses                                                
     1.065747370             39,131      l2_rqsts.demand_data_rd_hit                                             (68.61%)
     1.065747370              7,397      l2_rqsts.demand_data_rd_miss                                            (27.73%)
     1.065747370             10,997      LLC-loads                                                               (25.71%)
     1.065747370              1,706      LLC-load-misses                  #   15.51% of all LL-cache accesses    (22.97%)
     1.065747370             75,167      LLC-stores                                                              (8.87%)
     1.065747370             63,707      LLC-store-misses                                                        (6.24%)
     1.065747370        3,99,06,921      dTLB-loads                                                              (9.24%)
     1.065747370                969      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (14.65%)
     1.065747370        5,96,80,117      branch-loads                                                            (20.93%)
     1.065747370          90,14,922      branch-load-misses                                                      (27.12%)
     1.075944147       49,22,91,719      cpu-cycles                                                              (52.55%)
     1.075944147       53,76,96,421      instructions                     #    1.09  insn per cycle              (57.76%)
     1.075944147           1,24,945      cache-references                                                        (62.14%)
     1.075944147             71,925      cache-misses                     #   57.57% of all cache refs           (67.20%)
     1.075944147        3,96,06,940      L1-dcache-loads                                                         (63.31%)
     1.075944147           1,48,633      L1-dcache-load-misses            #    0.38% of all L1-dcache accesses   (57.59%)
     1.075944147        2,46,55,736      L1-dcache-stores                                                        (53.15%)
     1.075944147    <not supported>      L1-dcache-store-misses                                                
     1.075944147             44,403      l2_rqsts.demand_data_rd_hit                                             (50.63%)
     1.075944147             12,580      l2_rqsts.demand_data_rd_miss                                            (16.88%)
     1.075944147             15,201      LLC-loads                                                               (20.24%)
     1.075944147                899      LLC-load-misses                  #    5.91% of all LL-cache accesses    (23.02%)
     1.075944147             76,033      LLC-stores                                                              (13.62%)
     1.075944147             65,333      LLC-store-misses                                                        (15.94%)
     1.075944147        3,98,07,030      dTLB-loads                                                              (23.72%)
     1.075944147                265      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.31%)
     1.075944147        6,04,91,745      branch-loads                                                            (39.26%)
     1.075944147          91,50,064      branch-load-misses                                                      (46.30%)
     1.086123662       46,30,67,226      cpu-cycles                                                              (30.72%)
     1.086123662       51,81,34,909      instructions                     #    1.12  insn per cycle              (36.72%)
     1.086123662           1,75,370      cache-references                                                        (43.16%)
     1.086123662             68,932      cache-misses                     #   39.31% of all cache refs           (48.88%)
     1.086123662        3,82,86,396      L1-dcache-loads                                                         (50.02%)
     1.086123662           1,81,620      L1-dcache-load-misses            #    0.47% of all L1-dcache accesses   (53.63%)
     1.086123662        2,38,28,738      L1-dcache-stores                                                        (56.84%)
     1.086123662    <not supported>      L1-dcache-store-misses                                                
     1.086123662             40,354      l2_rqsts.demand_data_rd_hit                                             (60.05%)
     1.086123662             12,688      l2_rqsts.demand_data_rd_miss                                            (29.75%)
     1.086123662             10,405      LLC-loads                                                               (29.64%)
     1.086123662              1,415      LLC-load-misses                  #   13.60% of all LL-cache accesses    (28.90%)
     1.086123662             63,755      LLC-stores                                                              (12.52%)
     1.086123662             61,353      LLC-store-misses                                                        (10.04%)
     1.086123662        3,73,90,515      dTLB-loads                                                              (14.31%)
     1.086123662                279      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.28%)
     1.086123662        5,78,52,028      branch-loads                                                            (21.35%)
     1.086123662          87,77,372      branch-load-misses                                                      (25.81%)
#           time             counts unit events
     1.096312963       45,63,80,976      cpu-cycles                                                              (46.80%)
     1.096312963       50,75,17,776      instructions                     #    1.11  insn per cycle              (54.06%)
     1.096312963           1,52,432      cache-references                                                        (61.45%)
     1.096312963             79,272      cache-misses                     #   52.00% of all cache refs           (68.48%)
     1.096312963        3,73,04,377      L1-dcache-loads                                                         (68.41%)
     1.096312963           1,77,554      L1-dcache-load-misses            #    0.48% of all L1-dcache accesses   (66.81%)
     1.096312963        2,30,81,817      L1-dcache-stores                                                        (64.19%)
     1.096312963    <not supported>      L1-dcache-store-misses                                                
     1.096312963             44,790      l2_rqsts.demand_data_rd_hit                                             (62.32%)
     1.096312963             16,344      l2_rqsts.demand_data_rd_miss                                            (17.64%)
     1.096312963             14,559      LLC-loads                                                               (15.34%)
     1.096312963              4,050      LLC-load-misses                  #   27.82% of all LL-cache accesses    (15.36%)
     1.096312963             64,960      LLC-stores                                                              (10.73%)
     1.096312963             62,037      LLC-store-misses                                                        (13.07%)
     1.096312963        3,79,10,958      dTLB-loads                                                              (20.44%)
     1.096312963                771      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.43%)
     1.096312963        5,76,95,010      branch-loads                                                            (33.33%)
     1.096312963          86,80,885      branch-load-misses                                                      (40.19%)
     1.106527156       45,70,45,364      cpu-cycles                                                              (41.00%)
     1.106527156       50,28,00,313      instructions                     #    1.10  insn per cycle              (44.44%)
     1.106527156           1,26,176      cache-references                                                        (47.46%)
     1.106527156             73,443      cache-misses                     #   58.21% of all cache refs           (51.92%)
     1.106527156        3,70,71,982      L1-dcache-loads                                                         (50.96%)
     1.106527156           1,55,972      L1-dcache-load-misses            #    0.42% of all L1-dcache accesses   (51.01%)
     1.106527156        2,32,22,921      L1-dcache-stores                                                        (51.19%)
     1.106527156    <not supported>      L1-dcache-store-misses                                                
     1.106527156             45,302      l2_rqsts.demand_data_rd_hit                                             (51.37%)
     1.106527156             16,346      l2_rqsts.demand_data_rd_miss                                            (27.06%)
     1.106527156             19,024      LLC-loads                                                               (28.38%)
     1.106527156              3,543      LLC-load-misses                  #   18.62% of all LL-cache accesses    (29.09%)
     1.106527156             64,303      LLC-stores                                                              (14.08%)
     1.106527156             57,483      LLC-store-misses                                                        (13.30%)
     1.106527156        3,69,59,219      dTLB-loads                                                              (19.70%)
     1.106527156                595      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (25.87%)
     1.106527156        5,61,58,214      branch-loads                                                            (31.16%)
     1.106527156          84,96,706      branch-load-misses                                                      (36.06%)
     1.116741487       44,21,98,342      cpu-cycles                                                              (42.03%)
     1.116741487       48,62,38,221      instructions                     #    1.10  insn per cycle              (48.81%)
     1.116741487           1,29,184      cache-references                                                        (56.28%)
     1.116741487             73,181      cache-misses                     #   56.65% of all cache refs           (62.85%)
     1.116741487        3,56,73,871      L1-dcache-loads                                                         (64.88%)
     1.116741487           1,54,476      L1-dcache-load-misses            #    0.43% of all L1-dcache accesses   (67.76%)
     1.116741487        2,21,04,712      L1-dcache-stores                                                        (68.46%)
     1.116741487    <not supported>      L1-dcache-store-misses                                                
     1.116741487             41,931      l2_rqsts.demand_data_rd_hit                                             (66.43%)
     1.116741487             10,889      l2_rqsts.demand_data_rd_miss                                            (21.96%)
     1.116741487             11,388      LLC-loads                                                               (19.19%)
     1.116741487              5,717      LLC-load-misses                  #   50.20% of all LL-cache accesses    (18.09%)
     1.116741487             72,181      LLC-stores                                                              (9.25%)
     1.116741487             58,882      LLC-store-misses                                                        (8.45%)
     1.116741487        3,66,16,637      dTLB-loads                                                              (13.48%)
     1.116741487                331      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.21%)
     1.116741487        5,49,12,800      branch-loads                                                            (27.87%)
     1.116741487          83,23,380      branch-load-misses                                                      (35.43%)
     1.126971919       46,53,97,335      cpu-cycles                                                              (38.44%)
     1.126971919       50,61,44,598      instructions                     #    1.09  insn per cycle              (44.67%)
     1.126971919           1,09,284      cache-references                                                        (50.22%)
     1.126971919             72,198      cache-misses                     #   66.06% of all cache refs           (56.45%)
     1.126971919        3,74,11,085      L1-dcache-loads                                                         (56.45%)
     1.126971919           1,47,553      L1-dcache-load-misses            #    0.39% of all L1-dcache accesses   (55.64%)
     1.126971919        2,32,86,966      L1-dcache-stores                                                        (55.30%)
     1.126971919    <not supported>      L1-dcache-store-misses                                                
     1.126971919             39,723      l2_rqsts.demand_data_rd_hit                                             (57.04%)
     1.126971919              9,607      l2_rqsts.demand_data_rd_miss                                            (24.89%)
     1.126971919              7,560      LLC-loads                                                               (26.77%)
     1.126971919              2,989      LLC-load-misses                  #   39.54% of all LL-cache accesses    (27.36%)
     1.126971919             64,048      LLC-stores                                                              (11.37%)
     1.126971919             59,202      LLC-store-misses                                                        (11.75%)
     1.126971919        3,72,60,982      dTLB-loads                                                              (17.34%)
     1.126971919                 52      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.69%)
     1.126971919        5,68,34,495      branch-loads                                                            (27.33%)
     1.126971919          86,25,456      branch-load-misses                                                      (32.63%)
     1.137171283       48,25,44,523      cpu-cycles                                                              (41.10%)
     1.137171283       52,63,86,777      instructions                     #    1.09  insn per cycle              (47.10%)
     1.137171283           1,29,155      cache-references                                                        (53.31%)
     1.137171283             73,479      cache-misses                     #   56.89% of all cache refs           (58.84%)
     1.137171283        3,88,45,217      L1-dcache-loads                                                         (57.51%)
     1.137171283           1,52,482      L1-dcache-load-misses            #    0.39% of all L1-dcache accesses   (56.96%)
     1.137171283        2,41,36,528      L1-dcache-stores                                                        (56.98%)
     1.137171283    <not supported>      L1-dcache-store-misses                                                
     1.137171283             40,160      l2_rqsts.demand_data_rd_hit                                             (57.54%)
     1.137171283              7,705      l2_rqsts.demand_data_rd_miss                                            (23.59%)
     1.137171283              8,129      LLC-loads                                                               (23.59%)
     1.137171283              3,261      LLC-load-misses                  #   40.12% of all LL-cache accesses    (23.76%)
     1.137171283             69,286      LLC-stores                                                              (13.01%)
     1.137171283             62,839      LLC-store-misses                                                        (13.07%)
     1.137171283        3,89,10,823      dTLB-loads                                                              (19.24%)
     1.137171283                709      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.81%)
     1.137171283        5,92,26,378      branch-loads                                                            (30.08%)
     1.137171283          89,83,119      branch-load-misses                                                      (35.25%)
     1.147384457       45,98,53,424      cpu-cycles                                                              (44.22%)
     1.147384457       50,74,95,931      instructions                     #    1.10  insn per cycle              (51.40%)
     1.147384457           1,33,183      cache-references                                                        (57.38%)
     1.147384457             72,792      cache-misses                     #   54.66% of all cache refs           (63.49%)
     1.147384457        3,72,73,056      L1-dcache-loads                                                         (64.77%)
     1.147384457           1,56,866      L1-dcache-load-misses            #    0.42% of all L1-dcache accesses   (65.80%)
     1.147384457        2,30,38,051      L1-dcache-stores                                                        (66.12%)
     1.147384457    <not supported>      L1-dcache-store-misses                                                
     1.147384457             43,253      l2_rqsts.demand_data_rd_hit                                             (65.36%)
     1.147384457             12,338      l2_rqsts.demand_data_rd_miss                                            (21.70%)
     1.147384457             11,776      LLC-loads                                                               (18.66%)
     1.147384457              3,000      LLC-load-misses                  #   25.48% of all LL-cache accesses    (17.36%)
     1.147384457             67,967      LLC-stores                                                              (9.96%)
     1.147384457             61,995      LLC-store-misses                                                        (11.00%)
     1.147384457        3,83,07,670      dTLB-loads                                                              (16.59%)
     1.147384457                542      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.68%)
     1.147384457        5,74,99,417      branch-loads                                                            (29.84%)
     1.147384457          86,67,831      branch-load-misses                                                      (37.33%)
     1.157601790       44,87,11,119      cpu-cycles                                                              (39.88%)
     1.157601790       49,13,76,803      instructions                     #    1.10  insn per cycle              (43.65%)
     1.157601790           1,29,635      cache-references                                                        (47.50%)
     1.157601790             69,918      cache-misses                     #   53.93% of all cache refs           (52.81%)
     1.157601790        3,66,80,981      L1-dcache-loads                                                         (52.09%)
     1.157601790           1,71,659      L1-dcache-load-misses            #    0.47% of all L1-dcache accesses   (52.91%)
     1.157601790        2,30,32,116      L1-dcache-stores                                                        (52.72%)
     1.157601790    <not supported>      L1-dcache-store-misses                                                
     1.157601790             41,542      l2_rqsts.demand_data_rd_hit                                             (53.70%)
     1.157601790             22,026      l2_rqsts.demand_data_rd_miss                                            (27.79%)
     1.157601790             23,052      LLC-loads                                                               (28.39%)
     1.157601790              1,832      LLC-load-misses                  #    7.95% of all LL-cache accesses    (28.49%)
     1.157601790             62,246      LLC-stores                                                              (12.80%)
     1.157601790             57,364      LLC-store-misses                                                        (12.17%)
     1.157601790        3,60,64,713      dTLB-loads                                                              (18.75%)
     1.157601790                296      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.30%)
     1.157601790        5,49,51,919      branch-loads                                                            (29.76%)
     1.157601790          83,13,802      branch-load-misses                                                      (34.67%)
     1.167786773       44,64,13,823      cpu-cycles                                                              (36.17%)
     1.167786773       50,23,43,489      instructions                     #    1.13  insn per cycle              (41.91%)
     1.167786773           1,56,788      cache-references                                                        (48.41%)
     1.167786773             71,153      cache-misses                     #   45.38% of all cache refs           (54.89%)
     1.167786773        3,66,21,796      L1-dcache-loads                                                         (55.73%)
     1.167786773           1,62,293      L1-dcache-load-misses            #    0.44% of all L1-dcache accesses   (55.77%)
     1.167786773        2,25,27,765      L1-dcache-stores                                                        (57.47%)
     1.167786773    <not supported>      L1-dcache-store-misses                                                
     1.167786773             38,997      l2_rqsts.demand_data_rd_hit                                             (57.59%)
     1.167786773             10,566      l2_rqsts.demand_data_rd_miss                                            (23.64%)
     1.167786773             11,807      LLC-loads                                                               (25.53%)
     1.167786773              3,186      LLC-load-misses                  #   26.98% of all LL-cache accesses    (26.33%)
     1.167786773             74,503      LLC-stores                                                              (13.14%)
     1.167786773             60,417      LLC-store-misses                                                        (11.37%)
     1.167786773        3,80,18,048      dTLB-loads                                                              (16.24%)
     1.167786773                853      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.80%)
     1.167786773        5,73,47,166      branch-loads                                                            (27.46%)
     1.167786773          86,08,803      branch-load-misses                                                      (32.27%)
     1.177991824       45,68,33,432      cpu-cycles                                                              (51.33%)
     1.177991824       51,28,61,543      instructions                     #    1.12  insn per cycle              (59.50%)
     1.177991824           1,59,810      cache-references                                                        (66.11%)
     1.177991824             66,931      cache-misses                     #   41.88% of all cache refs           (71.77%)
     1.177991824        3,77,00,326      L1-dcache-loads                                                         (70.43%)
     1.177991824           1,74,663      L1-dcache-load-misses            #    0.46% of all L1-dcache accesses   (67.93%)
     1.177991824        2,34,44,561      L1-dcache-stores                                                        (63.63%)
     1.177991824    <not supported>      L1-dcache-store-misses                                                
     1.177991824             37,452      l2_rqsts.demand_data_rd_hit                                             (61.69%)
     1.177991824              7,397      l2_rqsts.demand_data_rd_miss                                            (15.86%)
     1.177991824              8,055      LLC-loads                                                               (16.58%)
     1.177991824              1,931      LLC-load-misses                  #   23.97% of all LL-cache accesses    (17.55%)
     1.177991824             65,006      LLC-stores                                                              (9.23%)
     1.177991824             59,842      LLC-store-misses                                                        (11.53%)
     1.177991824        3,73,18,389      dTLB-loads                                                              (18.73%)
     1.177991824                706      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.04%)
     1.177991824        5,70,45,506      branch-loads                                                            (33.51%)
     1.177991824          87,00,986      branch-load-misses                                                      (42.45%)
     1.188177042       44,93,56,853      cpu-cycles                                                              (33.63%)
     1.188177042       49,54,93,834      instructions                     #    1.10  insn per cycle              (37.14%)
     1.188177042           1,56,032      cache-references                                                        (41.32%)
     1.188177042             70,663      cache-misses                     #   45.29% of all cache refs           (46.32%)
     1.188177042        3,68,98,468      L1-dcache-loads                                                         (45.08%)
     1.188177042           1,65,913      L1-dcache-load-misses            #    0.45% of all L1-dcache accesses   (46.38%)
     1.188177042        2,30,40,916      L1-dcache-stores                                                        (48.17%)
     1.188177042    <not supported>      L1-dcache-store-misses                                                
     1.188177042             39,456      l2_rqsts.demand_data_rd_hit                                             (52.77%)
     1.188177042             21,331      l2_rqsts.demand_data_rd_miss                                            (32.47%)
     1.188177042             23,509      LLC-loads                                                               (33.02%)
     1.188177042              4,331      LLC-load-misses                  #   18.42% of all LL-cache accesses    (32.48%)
     1.188177042             67,443      LLC-stores                                                              (14.72%)
     1.188177042             59,491      LLC-store-misses                                                        (13.18%)
     1.188177042        3,70,09,835      dTLB-loads                                                              (19.38%)
     1.188177042                699      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (23.89%)
     1.188177042        5,59,44,852      branch-loads                                                            (27.23%)
     1.188177042          84,41,180      branch-load-misses                                                      (29.79%)
     1.198386419       46,34,92,409      cpu-cycles                                                              (38.55%)
     1.198386419       51,10,12,189      instructions                     #    1.10  insn per cycle              (46.40%)
     1.198386419           1,38,184      cache-references                                                        (54.06%)
     1.198386419             68,338      cache-misses                     #   49.45% of all cache refs           (61.38%)
     1.198386419        3,77,01,100      L1-dcache-loads                                                         (64.14%)
     1.198386419           1,59,148      L1-dcache-load-misses            #    0.42% of all L1-dcache accesses   (66.88%)
     1.198386419        2,34,49,640      L1-dcache-stores                                                        (68.75%)
     1.198386419    <not supported>      L1-dcache-store-misses                                                
     1.198386419             40,570      l2_rqsts.demand_data_rd_hit                                             (69.44%)
     1.198386419             29,576      l2_rqsts.demand_data_rd_miss                                            (22.87%)
     1.198386419             33,133      LLC-loads                                                               (20.13%)
     1.198386419              1,942      LLC-load-misses                  #    5.86% of all LL-cache accesses    (18.48%)
     1.198386419             71,348      LLC-stores                                                              (9.04%)
     1.198386419             61,632      LLC-store-misses                                                        (8.50%)
     1.198386419        3,85,44,345      dTLB-loads                                                              (12.85%)
     1.198386419                692      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.76%)
     1.198386419        5,79,60,312      branch-loads                                                            (24.08%)
     1.198386419          87,43,024      branch-load-misses                                                      (31.24%)
     1.208583513       46,30,87,694      cpu-cycles                                                              (49.27%)
     1.208583513       51,72,63,353      instructions                     #    1.12  insn per cycle              (53.67%)
     1.208583513           1,63,883      cache-references                                                        (57.61%)
     1.208583513             69,340      cache-misses                     #   42.31% of all cache refs           (62.43%)
     1.208583513        3,84,49,897      L1-dcache-loads                                                         (60.39%)
     1.208583513           1,90,041      L1-dcache-load-misses            #    0.49% of all L1-dcache accesses   (55.35%)
     1.208583513        2,39,58,655      L1-dcache-stores                                                        (51.03%)
     1.208583513    <not supported>      L1-dcache-store-misses                                                
     1.208583513             44,034      l2_rqsts.demand_data_rd_hit                                             (48.79%)
     1.208583513              8,481      l2_rqsts.demand_data_rd_miss                                            (17.40%)
     1.208583513              8,592      LLC-loads                                                               (21.58%)
     1.208583513              2,497      LLC-load-misses                  #   29.06% of all LL-cache accesses    (25.15%)
     1.208583513             65,630      LLC-stores                                                              (14.89%)
     1.208583513             60,436      LLC-store-misses                                                        (15.79%)
     1.208583513        3,78,07,874      dTLB-loads                                                              (23.74%)
     1.208583513                410      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.91%)
     1.208583513        5,78,53,670      branch-loads                                                            (37.95%)
     1.208583513          87,55,549      branch-load-misses                                                      (44.12%)
     1.218780528       46,30,00,617      cpu-cycles                                                              (30.25%)
     1.218780528       51,74,08,827      instructions                     #    1.12  insn per cycle              (36.86%)
     1.218780528           1,62,328      cache-references                                                        (44.91%)
     1.218780528             68,295      cache-misses                     #   42.07% of all cache refs           (52.90%)
     1.218780528        3,83,21,468      L1-dcache-loads                                                         (57.60%)
     1.218780528           1,85,614      L1-dcache-load-misses            #    0.48% of all L1-dcache accesses   (62.01%)
     1.218780528        2,39,31,688      L1-dcache-stores                                                        (66.33%)
     1.218780528    <not supported>      L1-dcache-store-misses                                                
     1.218780528             42,114      l2_rqsts.demand_data_rd_hit                                             (67.30%)
     1.218780528             15,084      l2_rqsts.demand_data_rd_miss                                            (28.78%)
     1.218780528             10,850      LLC-loads                                                               (26.10%)
     1.218780528              1,156      LLC-load-misses                  #   10.65% of all LL-cache accesses    (22.58%)
     1.218780528             64,633      LLC-stores                                                              (8.31%)
     1.218780528             59,970      LLC-store-misses                                                        (7.48%)
     1.218780528        3,70,80,459      dTLB-loads                                                              (11.18%)
     1.218780528                320      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (16.54%)
     1.218780528        5,75,96,764      branch-loads                                                            (20.33%)
     1.218780528          87,60,890      branch-load-misses                                                      (24.92%)
     1.228977153       49,84,61,186      cpu-cycles                                                              (50.76%)
     1.228977153       54,29,04,767      instructions                     #    1.09  insn per cycle              (56.57%)
     1.228977153           1,10,128      cache-references                                                        (61.74%)
     1.228977153             69,853      cache-misses                     #   63.43% of all cache refs           (66.10%)
     1.228977153        4,00,66,131      L1-dcache-loads                                                         (63.68%)
     1.228977153           1,44,999      L1-dcache-load-misses            #    0.36% of all L1-dcache accesses   (59.81%)
     1.228977153        2,49,63,318      L1-dcache-stores                                                        (56.30%)
     1.228977153    <not supported>      L1-dcache-store-misses                                                
     1.228977153             41,779      l2_rqsts.demand_data_rd_hit                                             (55.32%)
     1.228977153             16,316      l2_rqsts.demand_data_rd_miss                                            (18.91%)
     1.228977153             16,876      LLC-loads                                                               (19.45%)
     1.228977153                422      LLC-load-misses                  #    2.50% of all LL-cache accesses    (21.06%)
     1.228977153             68,207      LLC-stores                                                              (12.39%)
     1.228977153             65,585      LLC-store-misses                                                        (14.84%)
     1.228977153        3,99,49,575      dTLB-loads                                                              (22.55%)
     1.228977153                269      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.31%)
     1.228977153        6,09,48,216      branch-loads                                                            (36.88%)
     1.228977153          92,67,193      branch-load-misses                                                      (44.38%)
     1.239159117       50,64,69,408      cpu-cycles                                                              (35.05%)
     1.239159117       55,30,09,429      instructions                     #    1.09  insn per cycle              (39.80%)
     1.239159117           1,15,204      cache-references                                                        (44.56%)
     1.239159117             70,482      cache-misses                     #   61.18% of all cache refs           (50.13%)
     1.239159117        4,08,17,718      L1-dcache-loads                                                         (50.83%)
     1.239159117           1,47,216      L1-dcache-load-misses            #    0.36% of all L1-dcache accesses   (53.39%)
     1.239159117        2,53,60,007      L1-dcache-stores                                                        (55.95%)
     1.239159117    <not supported>      L1-dcache-store-misses                                                
     1.239159117             41,973      l2_rqsts.demand_data_rd_hit                                             (57.81%)
     1.239159117              6,725      l2_rqsts.demand_data_rd_miss                                            (29.66%)
     1.239159117              6,174      LLC-loads                                                               (29.23%)
     1.239159117                478      LLC-load-misses                  #    7.74% of all LL-cache accesses    (28.03%)
     1.239159117             70,276      LLC-stores                                                              (12.17%)
     1.239159117             64,508      LLC-store-misses                                                        (10.98%)
     1.239159117        4,07,76,092      dTLB-loads                                                              (16.05%)
     1.239159117                128      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.08%)
     1.239159117        6,21,68,071      branch-loads                                                            (25.72%)
     1.239159117          94,01,381      branch-load-misses                                                      (29.83%)
     1.252784346       67,73,89,510      cpu-cycles                                                              (39.28%)
     1.252784346       73,83,04,182      instructions                     #    1.09  insn per cycle              (46.16%)
     1.252784346           1,49,280      cache-references                                                        (53.51%)
     1.252784346             93,461      cache-misses                     #   62.61% of all cache refs           (60.24%)
     1.252784346        5,44,95,460      L1-dcache-loads                                                         (60.81%)
     1.252784346           2,00,794      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (61.59%)
     1.252784346        3,39,14,773      L1-dcache-stores                                                        (62.21%)
     1.252784346    <not supported>      L1-dcache-store-misses                                                
     1.252784346             58,282      l2_rqsts.demand_data_rd_hit                                             (61.62%)
     1.252784346              7,442      l2_rqsts.demand_data_rd_miss                                            (22.48%)
     1.252784346              7,577      LLC-loads                                                               (22.53%)
     1.252784346                511      LLC-load-misses                  #    6.74% of all LL-cache accesses    (22.30%)
     1.252784346             93,731      LLC-stores                                                              (11.19%)
     1.252784346             87,694      LLC-store-misses                                                        (10.29%)
     1.252784346        5,42,84,156      dTLB-loads                                                              (15.52%)
     1.252784346                121      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.37%)
     1.252784346        8,27,89,792      branch-loads                                                            (27.01%)
     1.252784346        1,25,67,216      branch-load-misses                                                      (33.14%)
     1.262976050       50,75,44,358      cpu-cycles                                                              (49.93%)
     1.262976050       55,36,04,112      instructions                     #    1.09  insn per cycle              (55.67%)
     1.262976050           1,14,422      cache-references                                                        (60.74%)
     1.262976050             71,047      cache-misses                     #   62.09% of all cache refs           (65.74%)
     1.262976050        3,95,06,533      L1-dcache-loads                                                         (64.19%)
     1.262976050           1,47,316      L1-dcache-load-misses            #    0.37% of all L1-dcache accesses   (60.52%)
     1.262976050        2,44,57,197      L1-dcache-stores                                                        (57.07%)
     1.262976050    <not supported>      L1-dcache-store-misses                                                
     1.262976050             41,165      l2_rqsts.demand_data_rd_hit                                             (56.03%)
     1.262976050              5,609      l2_rqsts.demand_data_rd_miss                                            (18.70%)
     1.262976050              5,437      LLC-loads                                                               (19.11%)
     1.262976050                396      LLC-load-misses                  #    7.28% of all LL-cache accesses    (20.69%)
     1.262976050             69,565      LLC-stores                                                              (12.18%)
     1.262976050             66,701      LLC-store-misses                                                        (14.58%)
     1.262976050        4,08,52,759      dTLB-loads                                                              (22.17%)
     1.262976050                 48      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.87%)
     1.262976050        6,21,81,867      branch-loads                                                            (36.33%)
     1.262976050          94,05,043      branch-load-misses                                                      (43.70%)
     1.273149208       49,48,46,284      cpu-cycles                                                              (35.93%)
     1.273149208       54,23,17,727      instructions                     #    1.10  insn per cycle              (40.78%)
     1.273149208           1,12,165      cache-references                                                        (45.66%)
     1.273149208             67,470      cache-misses                     #   60.15% of all cache refs           (50.96%)
     1.273149208        3,81,35,984      L1-dcache-loads                                                         (50.78%)
     1.273149208           1,32,276      L1-dcache-load-misses            #    0.35% of all L1-dcache accesses   (52.57%)
     1.273149208        2,17,83,338      L1-dcache-stores                                                        (54.88%)
     1.273149208    <not supported>      L1-dcache-store-misses                                                
     1.273149208             35,702      l2_rqsts.demand_data_rd_hit                                             (56.76%)
     1.273149208              6,825      l2_rqsts.demand_data_rd_miss                                            (29.17%)
     1.273149208              8,488      LLC-loads                                                               (29.60%)
     1.273149208                275      LLC-load-misses                  #    3.24% of all LL-cache accesses    (28.68%)
     1.273149208             55,732      LLC-stores                                                              (12.49%)
     1.273149208             54,963      LLC-store-misses                                                        (11.29%)
     1.273149208        3,64,48,419      dTLB-loads                                                              (16.48%)
     1.273149208                189      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.62%)
     1.273149208        5,98,40,252      branch-loads                                                            (26.35%)
     1.273149208          90,94,872      branch-load-misses                                                      (30.57%)
     1.283335205       41,16,74,543      cpu-cycles                                                              (39.87%)
     1.283335205       43,06,32,161      instructions                     #    1.05  insn per cycle              (48.17%)
     1.283335205           1,46,541      cache-references                                                        (56.24%)
     1.283335205             56,375      cache-misses                     #   38.47% of all cache refs           (63.44%)
     1.283335205        3,39,69,100      L1-dcache-loads                                                         (64.87%)
     1.283335205           1,44,097      L1-dcache-load-misses            #    0.42% of all L1-dcache accesses   (66.31%)
     1.283335205        2,18,56,066      L1-dcache-stores                                                        (66.68%)
     1.283335205    <not supported>      L1-dcache-store-misses                                                
     1.283335205             30,081      l2_rqsts.demand_data_rd_hit                                             (66.50%)
     1.283335205              4,221      l2_rqsts.demand_data_rd_miss                                            (21.68%)
     1.283335205              4,215      LLC-loads                                                               (19.66%)
     1.283335205                318      LLC-load-misses                  #    7.54% of all LL-cache accesses    (18.83%)
     1.283335205             43,059      LLC-stores                                                              (9.46%)
     1.283335205             36,826      LLC-store-misses                                                        (9.27%)
     1.283335205        2,43,99,258      dTLB-loads                                                              (14.50%)
     1.283335205                747      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.80%)
     1.283335205        4,36,75,164      branch-loads                                                            (25.98%)
     1.283335205          68,09,315      branch-load-misses                                                      (33.07%)
     1.293487279       36,00,39,754      cpu-cycles                                                              (51.52%)
     1.293487279       37,39,89,724      instructions                     #    1.04  insn per cycle              (55.52%)
     1.293487279             93,547      cache-references                                                        (57.85%)
     1.293487279             48,243      cache-misses                     #   51.57% of all cache refs           (60.88%)
     1.293487279        2,78,60,867      L1-dcache-loads                                                         (55.80%)
     1.293487279           1,11,588      L1-dcache-load-misses            #    0.40% of all L1-dcache accesses   (50.04%)
     1.293487279        1,75,97,969      L1-dcache-stores                                                        (45.31%)
     1.293487279    <not supported>      L1-dcache-store-misses                                                
     1.293487279             27,156      l2_rqsts.demand_data_rd_hit                                             (43.50%)
     1.293487279             27,236      l2_rqsts.demand_data_rd_miss                                            (19.20%)
     1.293487279             23,212      LLC-loads                                                               (23.81%)
     1.293487279                507      LLC-load-misses                  #    2.18% of all LL-cache accesses    (28.16%)
     1.293487279             54,877      LLC-stores                                                              (16.79%)
     1.293487279             46,423      LLC-store-misses                                                        (17.82%)
     1.293487279        2,81,81,968      dTLB-loads                                                              (26.51%)
     1.293487279                239      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.45%)
     1.293487279        4,20,49,224      branch-loads                                                            (40.40%)
     1.293487279          62,39,056      branch-load-misses                                                      (46.95%)
     1.303659025       33,96,85,973      cpu-cycles                                                              (26.93%)
     1.303659025       39,27,61,285      instructions                     #    1.16  insn per cycle              (33.78%)
     1.303659025           1,20,501      cache-references                                                        (42.39%)
     1.303659025             48,814      cache-misses                     #   40.51% of all cache refs           (51.19%)
     1.303659025        2,81,00,129      L1-dcache-loads                                                         (55.10%)
     1.303659025           1,32,807      L1-dcache-load-misses            #    0.47% of all L1-dcache accesses   (61.08%)
     1.303659025        1,71,77,842      L1-dcache-stores                                                        (66.47%)
     1.303659025    <not supported>      L1-dcache-store-misses                                                
     1.303659025             24,516      l2_rqsts.demand_data_rd_hit                                             (68.93%)
     1.303659025             12,445      l2_rqsts.demand_data_rd_miss                                            (29.17%)
     1.303659025              9,363      LLC-loads                                                               (26.75%)
     1.303659025              1,226      LLC-load-misses                  #   13.09% of all LL-cache accesses    (23.40%)
     1.303659025             51,332      LLC-stores                                                              (9.81%)
     1.303659025             44,417      LLC-store-misses                                                        (7.23%)
     1.303659025        2,80,57,754      dTLB-loads                                                              (10.20%)
     1.303659025                136      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (13.91%)
     1.303659025        4,33,14,999      branch-loads                                                            (17.63%)
     1.303659025          66,22,358      branch-load-misses                                                      (21.62%)
     1.313790598       31,55,02,305      cpu-cycles                                                              (55.58%)
     1.313790598       33,69,96,816      instructions                     #    1.07  insn per cycle              (60.90%)
     1.313790598           1,02,641      cache-references                                                        (66.20%)
     1.313790598             42,679      cache-misses                     #   41.58% of all cache refs           (71.52%)
     1.313790598        2,50,78,783      L1-dcache-loads                                                         (69.99%)
     1.313790598             95,445      L1-dcache-load-misses            #    0.38% of all L1-dcache accesses   (63.44%)
     1.313790598        1,57,21,197      L1-dcache-stores                                                        (56.94%)
     1.313790598    <not supported>      L1-dcache-store-misses                                                
     1.313790598             20,815      l2_rqsts.demand_data_rd_hit                                             (52.35%)
     1.313790598             20,487      l2_rqsts.demand_data_rd_miss                                            (13.70%)
     1.313790598             25,949      LLC-loads                                                               (15.02%)
     1.313790598              1,122      LLC-load-misses                  #    4.32% of all LL-cache accesses    (17.45%)
     1.313790598             44,804      LLC-stores                                                              (12.15%)
     1.313790598             38,329      LLC-store-misses                                                        (16.12%)
     1.313790598        2,37,68,831      dTLB-loads                                                              (25.52%)
     1.313790598                187      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (34.17%)
     1.313790598        3,65,29,296      branch-loads                                                            (42.14%)
     1.313790598          54,36,011      branch-load-misses                                                      (50.10%)
     1.323932387       27,71,56,067      cpu-cycles                                                              (33.74%)
     1.323932387       29,14,60,595      instructions                     #    1.05  insn per cycle              (38.23%)
     1.323932387             81,847      cache-references                                                        (42.72%)
     1.323932387             37,816      cache-misses                     #   46.20% of all cache refs           (47.21%)
     1.323932387        2,07,06,314      L1-dcache-loads                                                         (47.17%)
     1.323932387             96,647      L1-dcache-load-misses            #    0.47% of all L1-dcache accesses   (50.05%)
     1.323932387        1,22,01,463      L1-dcache-stores                                                        (54.17%)
     1.323932387    <not supported>      L1-dcache-store-misses                                                
     1.323932387             15,890      l2_rqsts.demand_data_rd_hit                                             (56.16%)
     1.323932387             15,471      l2_rqsts.demand_data_rd_miss                                            (33.10%)
     1.323932387             16,077      LLC-loads                                                               (31.77%)
     1.323932387                385      LLC-load-misses                  #    2.39% of all LL-cache accesses    (29.05%)
     1.323932387             31,804      LLC-stores                                                              (12.25%)
     1.323932387             30,452      LLC-store-misses                                                        (11.96%)
     1.323932387        2,03,05,664      dTLB-loads                                                              (16.82%)
     1.323932387                 39      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.65%)
     1.323932387        3,37,94,844      branch-loads                                                            (26.21%)
     1.323932387          51,26,210      branch-load-misses                                                      (29.21%)
     1.334054718       21,57,35,236      cpu-cycles                                                              (39.18%)
     1.334054718       24,52,56,434      instructions                     #    1.14  insn per cycle              (47.07%)
     1.334054718             93,552      cache-references                                                        (54.98%)
     1.334054718             29,261      cache-misses                     #   31.28% of all cache refs           (61.47%)
     1.334054718        1,83,04,527      L1-dcache-loads                                                         (63.44%)
     1.334054718             81,619      L1-dcache-load-misses            #    0.45% of all L1-dcache accesses   (65.41%)
     1.334054718        1,10,98,796      L1-dcache-stores                                                        (67.38%)
     1.334054718    <not supported>      L1-dcache-store-misses                                                
     1.334054718             12,898      l2_rqsts.demand_data_rd_hit                                             (70.89%)
     1.334054718              1,940      l2_rqsts.demand_data_rd_miss                                            (24.48%)
     1.334054718              2,083      LLC-loads                                                               (22.51%)
     1.334054718                197      LLC-load-misses                  #    9.46% of all LL-cache accesses    (20.78%)
     1.334054718             45,953      LLC-stores                                                              (8.15%)
     1.334054718             34,424      LLC-store-misses                                                        (7.91%)
     1.334054718        2,19,53,501      dTLB-loads                                                              (11.86%)
     1.334054718                316      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (15.82%)
     1.334054718        2,80,61,080      branch-loads                                                            (22.98%)
     1.334054718          40,15,924      branch-load-misses                                                      (30.89%)
     1.344189050       20,27,68,903      cpu-cycles                                                              (50.16%)
     1.344189050       17,73,84,115      instructions                     #    0.87  insn per cycle              (56.07%)
     1.344189050             45,462      cache-references                                                        (60.24%)
     1.344189050             19,907      cache-misses                     #   43.79% of all cache refs           (64.70%)
     1.344189050        1,11,02,300      L1-dcache-loads                                                         (60.55%)
     1.344189050             42,702      L1-dcache-load-misses            #    0.38% of all L1-dcache accesses   (56.40%)
     1.344189050          51,98,159      L1-dcache-stores                                                        (53.43%)
     1.344189050    <not supported>      L1-dcache-store-misses                                                
     1.344189050              6,728      l2_rqsts.demand_data_rd_hit                                             (51.08%)
     1.344189050             24,756      l2_rqsts.demand_data_rd_miss                                            (17.11%)
     1.344189050             23,052      LLC-loads                                                               (19.18%)
     1.344189050                312      LLC-load-misses                  #    1.35% of all LL-cache accesses    (22.71%)
     1.344189050             36,418      LLC-stores                                                              (16.03%)
     1.344189050             29,993      LLC-store-misses                                                        (16.67%)
     1.344189050        1,80,74,958      dTLB-loads                                                              (23.84%)
     1.344189050                123      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (29.99%)
     1.344189050        2,59,90,655      branch-loads                                                            (36.25%)
     1.344189050          35,77,240      branch-load-misses                                                      (42.50%)
     1.354314766       14,00,24,408      cpu-cycles                                                              (15.68%)
     1.354314766       17,39,14,485      instructions                     #    1.24  insn per cycle              (22.30%)
     1.354314766             86,159      cache-references                                                        (31.46%)
     1.354314766             18,624      cache-misses                     #   21.62% of all cache refs           (42.39%)
     1.354314766        1,02,08,045      L1-dcache-loads                                                         (52.93%)
     1.354314766             52,942      L1-dcache-load-misses            #    0.52% of all L1-dcache accesses   (65.15%)
     1.354314766          55,94,560      L1-dcache-stores                                                        (74.28%)
     1.354314766    <not supported>      L1-dcache-store-misses                                                
     1.354314766              6,461      l2_rqsts.demand_data_rd_hit                                             (78.39%)
     1.354314766              2,857      l2_rqsts.demand_data_rd_miss                                            (36.46%)
     1.354314766              1,440      LLC-loads                                                               (30.13%)
     1.354314766                403      LLC-load-misses                  #   27.99% of all LL-cache accesses    (22.29%)
     1.354314766             25,974      LLC-stores                                                              (4.79%)
     1.354314766             22,179      LLC-store-misses                                                        (1.73%)
     1.354314766        1,45,34,539      dTLB-loads                                                              (3.44%)
     1.354314766                276      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (6.50%)
     1.354314766        2,11,99,241      branch-loads                                                            (9.57%)
     1.354314766          31,56,673      branch-load-misses                                                      (12.64%)
#           time             counts unit events
     1.364462187        8,97,10,156      cpu-cycles                                                              (59.85%)
     1.364462187       13,12,55,159      instructions                     #    1.46  insn per cycle              (64.78%)
     1.364462187             23,427      cache-references                                                        (69.71%)
     1.364462187             15,945      cache-misses                     #   68.06% of all cache refs           (74.64%)
     1.364462187          96,57,198      L1-dcache-loads                                                         (70.93%)
     1.364462187             23,003      L1-dcache-load-misses            #    0.24% of all L1-dcache accesses   (61.09%)
     1.364462187          60,28,740      L1-dcache-stores                                                        (53.46%)
     1.364462187    <not supported>      L1-dcache-store-misses                                                
     1.364462187              3,395      l2_rqsts.demand_data_rd_hit                                             (48.54%)
     1.364462187              1,271      l2_rqsts.demand_data_rd_miss                                            (12.04%)
     1.364462187              1,273      LLC-loads                                                               (16.96%)
     1.364462187                233      LLC-load-misses                  #   18.30% of all LL-cache accesses    (19.71%)
     1.364462187             16,907      LLC-stores                                                              (12.01%)
     1.364462187             14,725      LLC-store-misses                                                        (16.93%)
     1.364462187          96,20,684      dTLB-loads                                                              (26.78%)
     1.364462187                 13      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (36.63%)
     1.364462187        1,47,02,134      branch-loads                                                            (46.48%)
     1.364462187          22,15,737      branch-load-misses                                                      (54.93%)
     1.374599500        8,76,31,269      cpu-cycles                                                              (25.34%)
     1.374599500       12,83,33,979      instructions                     #    1.46  insn per cycle              (30.27%)
     1.374599500             24,049      cache-references                                                        (35.21%)
     1.374599500             16,908      cache-misses                     #   70.31% of all cache refs           (40.14%)
     1.374599500          94,26,433      L1-dcache-loads                                                         (41.63%)
     1.374599500             23,060      L1-dcache-load-misses            #    0.24% of all L1-dcache accesses   (46.55%)
     1.374599500          58,92,291      L1-dcache-stores                                                        (51.47%)
     1.374599500    <not supported>      L1-dcache-store-misses                                                
     1.374599500              3,616      l2_rqsts.demand_data_rd_hit                                             (57.19%)
     1.374599500              1,091      l2_rqsts.demand_data_rd_miss                                            (39.47%)
     1.374599500              1,111      LLC-loads                                                               (38.69%)
     1.374599500                231      LLC-load-misses                  #   20.79% of all LL-cache accesses    (33.76%)
     1.374599500             16,599      LLC-stores                                                              (9.87%)
     1.374599500             15,586      LLC-store-misses                                                        (9.87%)
     1.374599500          94,56,262      dTLB-loads                                                              (14.80%)
     1.374599500                 10      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (18.99%)
     1.374599500        1,42,80,893      branch-loads                                                            (19.00%)
     1.374599500          21,72,376      branch-load-misses                                                      (20.41%)
     1.384733236        8,50,18,815      cpu-cycles                                                              (52.04%)
     1.384733236        4,53,17,686      instructions                     #    0.53  insn per cycle              (62.27%)
     1.384733236              9,441      cache-references                                                        (68.63%)
     1.384733236              7,068      cache-misses                     #   74.86% of all cache refs           (73.74%)
     1.384733236          48,59,717      L1-dcache-loads                                                         (73.74%)
     1.384733236             12,206      L1-dcache-load-misses            #    0.25% of all L1-dcache accesses   (73.74%)
     1.384733236          36,33,719      L1-dcache-stores                                                        (73.74%)
     1.384733236    <not supported>      L1-dcache-store-misses                                                
     1.384733236              1,932      l2_rqsts.demand_data_rd_hit                                             (72.75%)
     1.384733236                618      l2_rqsts.demand_data_rd_miss                                            (15.21%)
     1.384733236                925      LLC-loads                                                               (10.91%)
     1.384733236                201      LLC-load-misses                  #   21.73% of all LL-cache accesses    (10.91%)
     1.384733236                 78      LLC-stores                                                              (10.24%)
     1.384733236                  0      LLC-store-misses                                                        (10.24%)
     1.384733236           5,87,262      dTLB-loads                                                              (15.37%)
     1.384733236                  0      dTLB-load-misses                                                        (21.26%)
     1.384733236          35,45,847      branch-loads                                                            (31.50%)
     1.384733236           5,57,606      branch-load-misses                                                      (41.74%)
     1.394878533        4,49,90,794      cpu-cycles                                                              (69.00%)
     1.394878533        6,58,87,479      instructions                     #    1.46  insn per cycle              (70.04%)
     1.394878533             10,854      cache-references                                                        (70.05%)
     1.394878533              8,503      cache-misses                     #   78.34% of all cache refs           (70.07%)
     1.394878533          48,49,099      L1-dcache-loads                                                         (60.23%)
     1.394878533             10,925      L1-dcache-load-misses            #    0.23% of all L1-dcache accesses   (50.39%)
     1.394878533          30,40,331      L1-dcache-stores                                                        (40.55%)
     1.394878533    <not supported>      L1-dcache-store-misses                                                
     1.394878533              1,698      l2_rqsts.demand_data_rd_hit                                             (31.03%)
     1.394878533                778      l2_rqsts.demand_data_rd_miss                                            (10.15%)
     1.394878533                510      LLC-loads                                                               (19.98%)
     1.394878533                 80      LLC-load-misses                  #   15.69% of all LL-cache accesses    (29.83%)
     1.394878533              8,010      LLC-stores                                                              (19.71%)
     1.394878533              7,788      LLC-store-misses                                                        (19.71%)
     1.394878533          48,01,687      dTLB-loads                                                              (29.57%)
     1.394878533                  2      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.42%)
     1.394878533          73,96,214      branch-loads                                                            (49.28%)
     1.394878533          11,20,570      branch-load-misses                                                      (59.13%)
     1.405010329        3,80,64,669      cpu-cycles                                                              (2.46%)
     1.405010329        6,36,49,560      instructions                     #    1.67  insn per cycle              (11.28%)
     1.405010329             12,034      cache-references                                                        (21.14%)
     1.405010329              8,480      cache-misses                     #   70.47% of all cache refs           (30.99%)
     1.405010329          48,08,947      L1-dcache-loads                                                         (38.33%)
     1.405010329             10,338      L1-dcache-load-misses            #    0.21% of all L1-dcache accesses   (48.18%)
     1.405010329          29,77,112      L1-dcache-stores                                                        (58.03%)
     1.405010329    <not supported>      L1-dcache-store-misses                                                
     1.405010329              1,367      l2_rqsts.demand_data_rd_hit                                             (67.87%)
     1.405010329                547      l2_rqsts.demand_data_rd_miss                                            (39.45%)
     1.405010329                550      LLC-loads                                                               (39.45%)
     1.405010329                 53      LLC-load-misses                  #    9.64% of all LL-cache accesses    (39.45%)
     1.405010329              8,090      LLC-stores                                                              (12.43%)
     1.405010329              7,392      LLC-store-misses                                                        (2.58%)
     1.405010329          40,56,143      dTLB-loads                                                              (2.60%)
     1.405010329                  0      dTLB-load-misses                                                        (2.61%)
     1.405010329          61,49,907      branch-loads                                                            (2.62%)
     1.405010329           9,34,843      branch-load-misses                                                      (2.63%)
     1.415146769        4,49,31,088      cpu-cycles                                                              (66.61%)
     1.415146769        6,58,19,533      instructions                     #    1.46  insn per cycle              (76.47%)
     1.415146769             10,204      cache-references                                                        (86.33%)
     1.415146769              8,130      cache-misses                     #   79.67% of all cache refs           (96.19%)
     1.415146769          48,27,360      L1-dcache-loads                                                         (92.65%)
     1.415146769             10,402      L1-dcache-load-misses            #    0.22% of all L1-dcache accesses   (82.78%)
     1.415146769          29,99,799      L1-dcache-stores                                                        (72.92%)
     1.415146769    <not supported>      L1-dcache-store-misses                                                
     1.415146769              1,350      l2_rqsts.demand_data_rd_hit                                             (63.07%)
     1.415146769      <not counted>      l2_rqsts.demand_data_rd_miss                                            (0.00%)
     1.415146769      <not counted>      LLC-loads                                                               (0.00%)
     1.415146769      <not counted>      LLC-load-misses                                                         (0.00%)
     1.415146769              8,620      LLC-stores                                                              (7.30%)
     1.415146769              7,783      LLC-store-misses                                                        (17.15%)
     1.415146769          48,95,984      dTLB-loads                                                              (27.01%)
     1.415146769                  0      dTLB-load-misses                                                        (36.87%)
     1.415146769          73,99,086      branch-loads                                                            (46.74%)
     1.415146769          11,17,635      branch-load-misses                                                      (56.60%)
     1.425272214        4,44,06,148      cpu-cycles                                                              (34.63%)
     1.425272214        6,51,47,005      instructions                     #    1.47  insn per cycle              (34.69%)
     1.425272214             10,091      cache-references                                                        (34.70%)
     1.425272214              7,034      cache-misses                     #   69.71% of all cache refs           (34.71%)
     1.425272214          47,93,293      L1-dcache-loads                                                         (30.91%)
     1.425272214             10,656      L1-dcache-load-misses            #    0.22% of all L1-dcache accesses   (30.90%)
     1.425272214          29,77,855      L1-dcache-stores                                                        (30.91%)
     1.425272214    <not supported>      L1-dcache-store-misses                                                
     1.425272214              1,170      l2_rqsts.demand_data_rd_hit                                             (35.63%)
     1.425272214                288      l2_rqsts.demand_data_rd_miss                                            (39.49%)
     1.425272214              2,046      LLC-loads                                                               (39.49%)
     1.425272214              1,585      LLC-load-misses                  #   77.47% of all LL-cache accesses    (39.49%)
     1.425272214              8,197      LLC-stores                                                              (19.74%)
     1.425272214              7,065      LLC-store-misses                                                        (19.74%)
     1.425272214          48,58,596      dTLB-loads                                                              (29.61%)
     1.425272214                 54      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (34.80%)
     1.425272214          73,16,309      branch-loads                                                            (34.81%)
     1.425272214          11,03,769      branch-load-misses                                                      (34.82%)
     1.435405946        4,52,52,465      cpu-cycles                                                              (34.47%)
     1.435405946        6,61,88,456      instructions                     #    1.46  insn per cycle              (44.28%)
     1.435405946             10,135      cache-references                                                        (54.15%)
     1.435405946              7,892      cache-misses                     #   77.87% of all cache refs           (64.01%)
     1.435405946          48,54,770      L1-dcache-loads                                                         (73.88%)
     1.435405946             10,641      L1-dcache-load-misses            #    0.22% of all L1-dcache accesses   (83.75%)
     1.435405946          30,18,299      L1-dcache-stores                                                        (93.62%)
     1.435405946    <not supported>      L1-dcache-store-misses                                                
     1.435405946              1,351      l2_rqsts.demand_data_rd_hit                                             (95.27%)
     1.435405946                206      l2_rqsts.demand_data_rd_miss                                            (26.16%)
     1.435405946                227      LLC-loads                                                               (16.29%)
     1.435405946                  0      LLC-load-misses                                                         (6.43%)
     1.435405946      <not counted>      LLC-stores                                                              (0.00%)
     1.435405946      <not counted>      LLC-store-misses                                                        (0.00%)
     1.435405946      <not counted>      dTLB-loads                                                              (0.00%)
     1.435405946                  0      dTLB-load-misses                                                        (4.69%)
     1.435405946          74,92,005      branch-loads                                                            (14.55%)
     1.435405946          11,29,087      branch-load-misses                                                      (24.41%)
     1.445526902        4,43,42,695      cpu-cycles                                                              (66.83%)
     1.445526902        6,48,80,603      instructions                     #    1.46  insn per cycle              (66.84%)
     1.445526902             10,553      cache-references                                                        (66.85%)
     1.445526902              7,966      cache-misses                     #   75.49% of all cache refs           (66.86%)
     1.445526902          47,88,000      L1-dcache-loads                                                         (56.99%)
     1.445526902             11,793      L1-dcache-load-misses            #    0.25% of all L1-dcache accesses   (47.12%)
     1.445526902          29,50,965      L1-dcache-stores                                                        (37.25%)
     1.445526902    <not supported>      L1-dcache-store-misses                                                
     1.445526902              2,099      l2_rqsts.demand_data_rd_hit                                             (30.87%)
     1.445526902                344      l2_rqsts.demand_data_rd_miss                                            (13.35%)
     1.445526902                387      LLC-loads                                                               (23.21%)
     1.445526902                 18      LLC-load-misses                  #    4.65% of all LL-cache accesses    (33.08%)
     1.445526902              7,941      LLC-stores                                                              (19.76%)
     1.445526902              7,740      LLC-store-misses                                                        (19.75%)
     1.445526902          48,09,644      dTLB-loads                                                              (29.63%)
     1.445526902                 15      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.51%)
     1.445526902          72,69,623      branch-loads                                                            (49.39%)
     1.445526902          11,02,177      branch-load-misses                                                      (59.27%)
     1.455645098        4,53,60,987      cpu-cycles                                                              (2.34%)
     1.455645098        6,61,10,747      instructions                     #    1.46  insn per cycle              (12.21%)
     1.455645098             11,457      cache-references                                                        (22.10%)
     1.455645098              8,009      cache-misses                     #   69.90% of all cache refs           (31.99%)
     1.455645098          48,16,172      L1-dcache-loads                                                         (41.88%)
     1.455645098             12,058      L1-dcache-load-misses            #    0.25% of all L1-dcache accesses   (51.76%)
     1.455645098          29,95,558      L1-dcache-stores                                                        (61.65%)
     1.455645098    <not supported>      L1-dcache-store-misses                                                
     1.455645098              2,038      l2_rqsts.demand_data_rd_hit                                             (71.54%)
     1.455645098                457      l2_rqsts.demand_data_rd_miss                                            (39.59%)
     1.455645098                313      LLC-loads                                                               (39.59%)
     1.455645098                  2      LLC-load-misses                  #    0.64% of all LL-cache accesses    (38.38%)
     1.455645098              8,185      LLC-stores                                                              (8.70%)
     1.455645098      <not counted>      LLC-store-misses                                                        (0.00%)
     1.455645098      <not counted>      dTLB-loads                                                              (0.00%)
     1.455645098      <not counted>      dTLB-load-misses                                                        (0.00%)
     1.455645098      <not counted>      branch-loads                                                            (0.00%)
     1.455645098      <not counted>      branch-load-misses                                                      (0.00%)
     1.465755818        4,41,95,723      cpu-cycles                                                              (69.22%)
     1.465755818        6,46,76,466      instructions                     #    1.46  insn per cycle              (79.11%)
     1.465755818              9,961      cache-references                                                        (88.99%)
     1.465755818              8,108      cache-misses                     #   81.40% of all cache refs           (98.74%)
     1.465755818          47,62,650      L1-dcache-loads                                                         (88.86%)
     1.465755818             10,348      L1-dcache-load-misses            #    0.22% of all L1-dcache accesses   (78.99%)
     1.465755818          30,10,004      L1-dcache-stores                                                        (69.11%)
     1.465755818    <not supported>      L1-dcache-store-misses                                                
     1.465755818              1,286      l2_rqsts.demand_data_rd_hit                                             (59.24%)
     1.465755818      <not counted>      l2_rqsts.demand_data_rd_miss                                            (0.00%)
     1.465755818      <not counted>      LLC-loads                                                               (0.00%)
     1.465755818                  0      LLC-load-misses                                                         (1.21%)
     1.465755818              7,909      LLC-stores                                                              (11.07%)
     1.465755818              7,752      LLC-store-misses                                                        (19.75%)
     1.465755818          46,05,322      dTLB-loads                                                              (29.67%)
     1.465755818                  2      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (39.55%)
     1.465755818          71,93,340      branch-loads                                                            (49.43%)
     1.465755818          10,95,097      branch-load-misses                                                      (59.32%)
     1.475913595        4,40,46,119      cpu-cycles                                                              (30.91%)
     1.475913595        6,43,77,660      instructions                     #    1.46  insn per cycle              (30.92%)
     1.475913595             12,986      cache-references                                                        (30.94%)
     1.475913595              8,764      cache-misses                     #   67.49% of all cache refs           (31.08%)
     1.475913595          47,64,775      L1-dcache-loads                                                         (31.08%)
     1.475913595             12,272      L1-dcache-load-misses            #    0.26% of all L1-dcache accesses   (31.09%)
     1.475913595          29,50,484      L1-dcache-stores                                                        (31.09%)
     1.475913595    <not supported>      L1-dcache-store-misses                                                
     1.475913595              2,190      l2_rqsts.demand_data_rd_hit                                             (39.44%)
     1.475913595                477      l2_rqsts.demand_data_rd_miss                                            (39.39%)
     1.475913595                507      LLC-loads                                                               (39.39%)
     1.475913595                 91      LLC-load-misses                  #   17.95% of all LL-cache accesses    (39.40%)
     1.475913595              8,334      LLC-stores                                                              (19.70%)
     1.475913595              7,762      LLC-store-misses                                                        (19.70%)
     1.475913595          47,89,970      dTLB-loads                                                              (29.55%)
     1.475913595                 28      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (31.13%)
     1.475913595          72,27,438      branch-loads                                                            (31.14%)
     1.475913595          10,90,646      branch-load-misses                                                      (31.16%)
     1.486049195       30,90,13,667      cpu-cycles                                                              (42.76%)
     1.486049195        8,50,41,115      instructions                     #    0.28  insn per cycle              (49.49%)
     1.486049195           4,17,205      cache-references                                                        (57.21%)
     1.486049195           2,58,549      cache-misses                     #   61.97% of all cache refs           (63.60%)
     1.486049195          90,45,057      L1-dcache-loads                                                         (63.98%)
     1.486049195           2,92,668      L1-dcache-load-misses            #    3.24% of all L1-dcache accesses   (64.07%)
     1.486049195          54,11,837      L1-dcache-stores                                                        (62.71%)
     1.486049195    <not supported>      L1-dcache-store-misses                                                
     1.486049195             29,192      l2_rqsts.demand_data_rd_hit                                             (59.82%)
     1.486049195             23,586      l2_rqsts.demand_data_rd_miss                                            (19.40%)
     1.486049195             21,052      LLC-loads                                                               (19.58%)
     1.486049195              2,584      LLC-load-misses                  #   12.27% of all LL-cache accesses    (20.94%)
     1.486049195              1,071      LLC-stores                                                              (11.10%)
     1.486049195           5,85,812      LLC-store-misses                                                        (10.55%)
     1.486049195          85,99,150      dTLB-loads                                                              (16.33%)
     1.486049195              2,096      dTLB-load-misses                 #    0.02% of all dTLB cache accesses  (23.03%)
     1.486049195        1,24,42,977      branch-loads                                                            (30.00%)
     1.486049195           8,74,772      branch-load-misses                                                      (36.05%)
     1.497979210       54,15,45,295      cpu-cycles                                                              (40.11%)
     1.497979210        8,60,36,113      instructions                     #    0.16  insn per cycle              (45.65%)
     1.497979210           8,05,845      cache-references                                                        (50.43%)
     1.497979210             91,953      cache-misses                     #   11.41% of all cache refs           (56.12%)
     1.497979210          82,99,421      L1-dcache-loads                                                         (57.16%)
     1.497979210           4,94,412      L1-dcache-load-misses            #    5.96% of all L1-dcache accesses   (57.47%)
     1.497979210          15,75,949      L1-dcache-stores                                                        (58.76%)
     1.497979210    <not supported>      L1-dcache-store-misses                                                
     1.497979210             15,873      l2_rqsts.demand_data_rd_hit                                             (59.11%)
     1.497979210              9,080      l2_rqsts.demand_data_rd_miss                                            (25.48%)
     1.497979210             88,950      LLC-loads                                                               (25.71%)
     1.497979210              1,664      LLC-load-misses                  #    1.87% of all LL-cache accesses    (25.71%)
     1.497979210              2,263      LLC-stores                                                              (11.44%)
     1.497979210                137      LLC-store-misses                                                        (10.94%)
     1.497979210        1,76,75,032      dTLB-loads                                                              (15.55%)
     1.497979210                282      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.61%)
     1.497979210        1,87,04,695      branch-loads                                                            (28.11%)
     1.497979210           6,76,771      branch-load-misses                                                      (34.12%)
     1.508175265       27,69,08,063      cpu-cycles                                                              (35.87%)
     1.508175265        5,72,76,389      instructions                     #    0.21  insn per cycle              (41.62%)
     1.508175265           8,20,378      cache-references                                                        (48.61%)
     1.508175265           1,34,231      cache-misses                     #   16.36% of all cache refs           (54.69%)
     1.508175265          92,03,852      L1-dcache-loads                                                         (53.51%)
     1.508175265          13,74,556      L1-dcache-load-misses            #   14.93% of all L1-dcache accesses   (54.21%)
     1.508175265          56,37,130      L1-dcache-stores                                                        (56.19%)
     1.508175265    <not supported>      L1-dcache-store-misses                                                
     1.508175265           1,61,922      l2_rqsts.demand_data_rd_hit                                             (59.23%)
     1.508175265          11,52,152      l2_rqsts.demand_data_rd_miss                                            (25.56%)
     1.508175265           8,65,743      LLC-loads                                                               (23.61%)
     1.508175265             68,481      LLC-load-misses                  #    7.91% of all LL-cache accesses    (23.74%)
     1.508175265                933      LLC-stores                                                              (14.68%)
     1.508175265                182      LLC-store-misses                                                        (14.75%)
     1.508175265          18,82,806      dTLB-loads                                                              (20.09%)
     1.508175265                168      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (23.14%)
     1.508175265          52,81,860      branch-loads                                                            (27.30%)
     1.508175265           2,65,122      branch-load-misses                                                      (31.36%)
     1.518375914        4,73,52,459      cpu-cycles                                                              (70.02%)
     1.518375914        4,23,62,139      instructions                     #    0.89  insn per cycle              (75.72%)
     1.518375914          12,46,952      cache-references                                                        (75.75%)
     1.518375914           4,07,040      cache-misses                     #   32.64% of all cache refs           (75.77%)
     1.518375914          49,28,684      L1-dcache-loads                                                         (66.41%)
     1.518375914           8,01,765      L1-dcache-load-misses            #   16.27% of all L1-dcache accesses   (57.06%)
     1.518375914          26,87,584      L1-dcache-stores                                                        (47.71%)
     1.518375914    <not supported>      L1-dcache-store-misses                                                
     1.518375914             94,295      l2_rqsts.demand_data_rd_hit                                             (38.34%)
     1.518375914           8,08,419      l2_rqsts.demand_data_rd_miss                                            (5.34%)
     1.518375914           8,00,574      LLC-loads                                                               (14.71%)
     1.518375914           1,67,435      LLC-load-misses                  #   20.91% of all LL-cache accesses    (24.07%)
     1.518375914                500      LLC-stores                                                              (18.78%)
     1.518375914                 47      LLC-store-misses                                                        (18.78%)
     1.518375914          54,58,481      dTLB-loads                                                              (28.17%)
     1.518375914             19,828      dTLB-load-misses                 #    0.36% of all dTLB cache accesses  (37.58%)
     1.518375914          49,98,111      branch-loads                                                            (51.05%)
     1.518375914           3,60,649      branch-load-misses                                                      (60.44%)
     1.528583551        4,26,54,148      cpu-cycles                                                              (7.96%)
     1.528583551        3,54,93,654      instructions                     #    0.83  insn per cycle              (11.84%)
     1.528583551          11,01,814      cache-references                                                        (21.64%)
     1.528583551           4,90,835      cache-misses                     #   44.55% of all cache refs           (31.44%)
     1.528583551          46,11,361      L1-dcache-loads                                                         (33.09%)
     1.528583551           8,27,578      L1-dcache-load-misses            #   17.95% of all L1-dcache accesses   (42.85%)
     1.528583551          26,41,130      L1-dcache-stores                                                        (52.61%)
     1.528583551    <not supported>      L1-dcache-store-misses                                                
     1.528583551           1,37,026      l2_rqsts.demand_data_rd_hit                                             (62.36%)
     1.528583551           6,31,373      l2_rqsts.demand_data_rd_miss                                            (39.18%)
     1.528583551           6,27,640      LLC-loads                                                               (39.17%)
     1.528583551           2,79,032      LLC-load-misses                  #   44.46% of all LL-cache accesses    (39.18%)
     1.528583551                527      LLC-stores                                                              (18.18%)
     1.528583551                107      LLC-store-misses                                                        (8.41%)
     1.528583551          39,17,090      dTLB-loads                                                              (8.44%)
     1.528583551           1,56,485      dTLB-load-misses                 #    3.99% of all dTLB cache accesses  (8.48%)
     1.528583551          39,12,083      branch-loads                                                            (8.51%)
     1.528583551           2,84,544      branch-load-misses                                                      (8.55%)
     1.538795743        4,47,31,296      cpu-cycles                                                              (60.58%)
     1.538795743        3,63,34,178      instructions                     #    0.81  insn per cycle              (70.22%)
     1.538795743          10,76,096      cache-references                                                        (79.97%)
     1.538795743           5,74,164      cache-misses                     #   53.36% of all cache refs           (89.71%)
     1.538795743          42,73,242      L1-dcache-loads                                                         (97.73%)
     1.538795743           8,35,534      L1-dcache-load-misses            #   19.55% of all L1-dcache accesses   (88.63%)
     1.538795743          24,22,709      L1-dcache-stores                                                        (78.88%)
     1.538795743    <not supported>      L1-dcache-store-misses                                                
     1.538795743           1,82,991      l2_rqsts.demand_data_rd_hit                                             (69.16%)
     1.538795743           3,05,207      l2_rqsts.demand_data_rd_miss                                            (0.80%)
     1.538795743      <not counted>      LLC-loads                                                               (0.00%)
     1.538795743      <not counted>      LLC-load-misses                                                         (0.00%)
     1.538795743              6,341      LLC-stores                                                              (1.40%)
     1.538795743                 89      LLC-store-misses                                                        (11.14%)
     1.538795743          43,43,157      dTLB-loads                                                              (20.88%)
     1.538795743           1,87,189      dTLB-load-misses                 #    4.31% of all dTLB cache accesses  (30.60%)
     1.538795743          43,13,336      branch-loads                                                            (40.34%)
     1.538795743           3,10,585      branch-load-misses                                                      (50.08%)
     1.549047337        4,40,79,700      cpu-cycles                                                              (41.68%)
     1.549047337        2,55,96,390      instructions                     #    0.58  insn per cycle              (41.79%)
     1.549047337           7,10,399      cache-references                                                        (41.83%)
     1.549047337           5,44,159      cache-misses                     #   76.60% of all cache refs           (41.87%)
     1.549047337          32,25,787      L1-dcache-loads                                                         (32.19%)
     1.549047337           6,98,539      L1-dcache-load-misses            #   21.65% of all L1-dcache accesses   (31.55%)
     1.549047337          20,28,335      L1-dcache-stores                                                        (31.53%)
     1.549047337    <not supported>      L1-dcache-store-misses                                                
     1.549047337           1,91,196      l2_rqsts.demand_data_rd_hit                                             (31.56%)
     1.549047337           5,62,379      l2_rqsts.demand_data_rd_miss                                            (38.29%)
     1.549047337           5,59,293      LLC-loads                                                               (39.19%)
     1.549047337           3,19,995      LLC-load-misses                  #   57.21% of all LL-cache accesses    (39.15%)
     1.549047337                395      LLC-stores                                                              (19.49%)
     1.549047337                 66      LLC-store-misses                                                        (19.54%)
     1.549047337          31,39,560      dTLB-loads                                                              (29.32%)
     1.549047337           1,80,446      dTLB-load-misses                 #    5.75% of all dTLB cache accesses  (39.08%)
     1.549047337          30,21,622      branch-loads                                                            (42.34%)
     1.549047337           2,18,146      branch-load-misses                                                      (42.37%)
     1.560810218       50,84,42,714      cpu-cycles                                                              (43.34%)
     1.560810218        7,77,05,415      instructions                     #    0.15  insn per cycle              (49.87%)
     1.560810218        1,20,52,503      cache-references                                                        (56.44%)
     1.560810218          15,74,847      cache-misses                     #   13.07% of all cache refs           (62.21%)
     1.560810218        3,03,16,590      L1-dcache-loads                                                         (63.82%)
     1.560810218        1,70,90,151      L1-dcache-load-misses            #   56.37% of all L1-dcache accesses   (64.68%)
     1.560810218          78,46,371      L1-dcache-stores                                                        (65.96%)
     1.560810218    <not supported>      L1-dcache-store-misses                                                
     1.560810218          61,93,916      l2_rqsts.demand_data_rd_hit                                             (65.96%)
     1.560810218          79,63,448      l2_rqsts.demand_data_rd_miss                                            (23.11%)
     1.560810218          98,40,852      LLC-loads                                                               (22.32%)
     1.560810218           8,16,254      LLC-load-misses                  #    8.29% of all LL-cache accesses    (20.01%)
     1.560810218              3,024      LLC-stores                                                              (8.17%)
     1.560810218              1,069      LLC-store-misses                                                        (8.88%)
     1.560810218        3,01,23,317      dTLB-loads                                                              (14.05%)
     1.560810218          28,03,115      dTLB-load-misses                 #    9.31% of all dTLB cache accesses  (20.63%)
     1.560810218          80,86,654      branch-loads                                                            (27.69%)
     1.560810218             45,383      branch-load-misses                                                      (35.75%)
     1.571212660       46,83,89,628      cpu-cycles                                                              (46.31%)
     1.571212660        7,59,10,733      instructions                     #    0.16  insn per cycle              (51.76%)
     1.571212660        1,21,44,697      cache-references                                                        (55.73%)
     1.571212660          13,93,343      cache-misses                     #   11.47% of all cache refs           (60.41%)
     1.571212660        3,02,95,889      L1-dcache-loads                                                         (57.35%)
     1.571212660        1,71,21,063      L1-dcache-load-misses            #   56.51% of all L1-dcache accesses   (54.70%)
     1.571212660          76,91,353      L1-dcache-stores                                                        (52.20%)
     1.571212660    <not supported>      L1-dcache-store-misses                                                
     1.571212660          61,40,524      l2_rqsts.demand_data_rd_hit                                             (50.88%)
     1.571212660          76,05,551      l2_rqsts.demand_data_rd_miss                                            (20.03%)
     1.571212660          99,84,465      LLC-loads                                                               (22.61%)
     1.571212660           6,66,015      LLC-load-misses                  #    6.67% of all LL-cache accesses    (26.25%)
     1.571212660              3,241      LLC-stores                                                              (15.58%)
     1.571212660                774      LLC-store-misses                                                        (14.60%)
     1.571212660        3,00,81,007      dTLB-loads                                                              (21.60%)
     1.571212660          27,77,279      dTLB-load-misses                 #    9.23% of all dTLB cache accesses  (27.62%)
     1.571212660          76,89,224      branch-loads                                                            (33.76%)
     1.571212660              2,540      branch-load-misses                                                      (39.91%)
     1.581679073       47,33,05,879      cpu-cycles                                                              (32.88%)
     1.581679073        7,68,85,768      instructions                     #    0.16  insn per cycle              (38.40%)
     1.581679073        1,23,05,317      cache-references                                                        (45.84%)
     1.581679073          13,94,783      cache-misses                     #   11.33% of all cache refs           (54.09%)
     1.581679073        3,07,37,316      L1-dcache-loads                                                         (55.59%)
     1.581679073        1,73,99,090      L1-dcache-load-misses            #   56.61% of all L1-dcache accesses   (58.22%)
     1.581679073          77,66,769      L1-dcache-stores                                                        (60.75%)
     1.581679073    <not supported>      L1-dcache-store-misses                                                
     1.581679073          61,72,552      l2_rqsts.demand_data_rd_hit                                             (62.02%)
     1.581679073          82,27,608      l2_rqsts.demand_data_rd_miss                                            (25.47%)
     1.581679073        1,02,96,017      LLC-loads                                                               (24.56%)
     1.581679073           6,48,132      LLC-load-misses                  #    6.29% of all LL-cache accesses    (24.21%)
     1.581679073              3,517      LLC-stores                                                              (12.88%)
     1.581679073                682      LLC-store-misses                                                        (10.85%)
     1.581679073        3,06,85,153      dTLB-loads                                                              (15.13%)
     1.581679073          29,32,386      dTLB-load-misses                 #    9.56% of all dTLB cache accesses  (19.55%)
     1.581679073          77,83,982      branch-loads                                                            (23.93%)
     1.581679073              1,345      branch-load-misses                                                      (28.32%)
     1.592122663       47,06,64,687      cpu-cycles                                                              (48.90%)
     1.592122663        7,75,06,955      instructions                     #    0.16  insn per cycle              (55.01%)
     1.592122663        1,23,97,826      cache-references                                                        (61.15%)
     1.592122663          13,98,986      cache-misses                     #   11.28% of all cache refs           (67.34%)
     1.592122663        3,08,18,689      L1-dcache-loads                                                         (67.86%)
     1.592122663        1,74,05,380      L1-dcache-load-misses            #   56.48% of all L1-dcache accesses   (65.87%)
     1.592122663          77,96,609      L1-dcache-stores                                                        (61.89%)
     1.592122663    <not supported>      L1-dcache-store-misses                                                
     1.592122663          61,60,115      l2_rqsts.demand_data_rd_hit                                             (58.40%)
     1.592122663          76,97,868      l2_rqsts.demand_data_rd_miss                                            (17.96%)
     1.592122663        1,01,44,272      LLC-loads                                                               (17.30%)
     1.592122663           6,80,419      LLC-load-misses                  #    6.71% of all LL-cache accesses    (17.78%)
     1.592122663              3,271      LLC-stores                                                              (9.78%)
     1.592122663                699      LLC-store-misses                                                        (12.29%)
     1.592122663        3,08,02,376      dTLB-loads                                                              (20.12%)
     1.592122663          28,40,681      dTLB-load-misses                 #    9.22% of all dTLB cache accesses  (28.26%)
     1.592122663          77,90,446      branch-loads                                                            (36.12%)
     1.592122663              1,189      branch-load-misses                                                      (43.13%)
     1.602512373       47,10,06,761      cpu-cycles                                                              (40.06%)
     1.602512373        7,65,06,118      instructions                     #    0.16  insn per cycle              (44.45%)
     1.602512373        1,22,31,740      cache-references                                                        (48.86%)
     1.602512373          13,84,337      cache-misses                     #   11.32% of all cache refs           (53.26%)
     1.602512373        3,06,13,981      L1-dcache-loads                                                         (52.48%)
     1.602512373        1,73,96,204      L1-dcache-load-misses            #   56.82% of all L1-dcache accesses   (52.65%)
     1.602512373          77,81,324      L1-dcache-stores                                                        (53.99%)
     1.602512373    <not supported>      L1-dcache-store-misses                                                
     1.602512373          62,02,427      l2_rqsts.demand_data_rd_hit                                             (55.98%)
     1.602512373          81,41,102      l2_rqsts.demand_data_rd_miss                                            (29.58%)
     1.602512373        1,02,43,178      LLC-loads                                                               (29.48%)
     1.602512373           6,43,795      LLC-load-misses                  #    6.29% of all LL-cache accesses    (28.04%)
     1.602512373              3,249      LLC-stores                                                              (11.76%)
     1.602512373                539      LLC-store-misses                                                        (11.85%)
     1.602512373        3,02,52,900      dTLB-loads                                                              (18.01%)
     1.602512373          28,27,043      dTLB-load-misses                 #    9.34% of all dTLB cache accesses  (24.23%)
     1.602512373          77,44,767      branch-loads                                                            (30.19%)
     1.602512373              1,581      branch-load-misses                                                      (35.34%)
     1.612921235       47,10,03,264      cpu-cycles                                                              (39.94%)
     1.612921235        7,71,66,890      instructions                     #    0.16  insn per cycle              (47.93%)
     1.612921235        1,23,35,989      cache-references                                                        (54.39%)
     1.612921235          13,92,555      cache-misses                     #   11.29% of all cache refs           (60.51%)
     1.612921235        3,07,78,333      L1-dcache-loads                                                         (61.58%)
     1.612921235        1,73,59,366      L1-dcache-load-misses            #   56.40% of all L1-dcache accesses   (63.32%)
     1.612921235          77,83,002      L1-dcache-stores                                                        (65.06%)
     1.612921235    <not supported>      L1-dcache-store-misses                                                
     1.612921235          60,87,170      l2_rqsts.demand_data_rd_hit                                             (65.23%)
     1.612921235          80,00,959      l2_rqsts.demand_data_rd_miss                                            (23.56%)
     1.612921235        1,01,58,588      LLC-loads                                                               (22.97%)
     1.612921235           6,73,495      LLC-load-misses                  #    6.63% of all LL-cache accesses    (21.55%)
     1.612921235              3,496      LLC-stores                                                              (9.35%)
     1.612921235                409      LLC-store-misses                                                        (9.03%)
     1.612921235        3,06,92,704      dTLB-loads                                                              (13.44%)
     1.612921235          28,93,215      dTLB-load-misses                 #    9.43% of all dTLB cache accesses  (18.75%)
     1.612921235          77,47,394      branch-loads                                                            (24.49%)
     1.612921235              1,716      branch-load-misses                                                      (31.58%)
     1.623289550       46,63,39,591      cpu-cycles                                                              (45.38%)
     1.623289550        7,67,04,231      instructions                     #    0.16  insn per cycle              (50.56%)
     1.623289550        1,22,81,822      cache-references                                                        (56.43%)
     1.623289550          13,85,682      cache-misses                     #   11.28% of all cache refs           (61.33%)
     1.623289550        3,05,34,351      L1-dcache-loads                                                         (57.80%)
     1.623289550        1,72,60,666      L1-dcache-load-misses            #   56.53% of all L1-dcache accesses   (54.65%)
     1.623289550          77,26,439      L1-dcache-stores                                                        (52.86%)
     1.623289550    <not supported>      L1-dcache-store-misses                                                
     1.623289550          61,71,535      l2_rqsts.demand_data_rd_hit                                             (51.94%)
     1.623289550          79,65,044      l2_rqsts.demand_data_rd_miss                                            (19.37%)
     1.623289550        1,03,16,045      LLC-loads                                                               (21.59%)
     1.623289550           6,52,809      LLC-load-misses                  #    6.33% of all LL-cache accesses    (24.92%)
     1.623289550              3,018      LLC-stores                                                              (16.04%)
     1.623289550                562      LLC-store-misses                                                        (16.00%)
     1.623289550        3,07,91,040      dTLB-loads                                                              (22.21%)
     1.623289550          28,35,656      dTLB-load-misses                 #    9.21% of all dTLB cache accesses  (28.12%)
     1.623289550          77,70,514      branch-loads                                                            (34.07%)
     1.623289550              1,094      branch-load-misses                                                      (40.28%)
#           time             counts unit events
     1.633706824       47,18,45,919      cpu-cycles                                                              (34.33%)
     1.633706824        7,71,54,293      instructions                     #    0.16  insn per cycle              (40.44%)
     1.633706824        1,23,22,247      cache-references                                                        (46.49%)
     1.633706824          13,83,162      cache-misses                     #   11.22% of all cache refs           (53.86%)
     1.633706824        3,06,55,032      L1-dcache-loads                                                         (57.36%)
     1.633706824        1,73,25,708      L1-dcache-load-misses            #   56.52% of all L1-dcache accesses   (59.28%)
     1.633706824          77,82,630      L1-dcache-stores                                                        (60.15%)
     1.633706824    <not supported>      L1-dcache-store-misses                                                
     1.633706824          61,26,527      l2_rqsts.demand_data_rd_hit                                             (61.56%)
     1.633706824          83,39,909      l2_rqsts.demand_data_rd_miss                                            (25.93%)
     1.633706824        1,04,27,594      LLC-loads                                                               (24.07%)
     1.633706824           6,37,635      LLC-load-misses                  #    6.11% of all LL-cache accesses    (23.88%)
     1.633706824              3,633      LLC-stores                                                              (10.76%)
     1.633706824                509      LLC-store-misses                                                        (10.60%)
     1.633706824        3,06,96,308      dTLB-loads                                                              (15.98%)
     1.633706824          30,54,082      dTLB-load-misses                 #    9.95% of all dTLB cache accesses  (20.73%)
     1.633706824          77,72,427      branch-loads                                                            (25.09%)
     1.633706824              2,384      branch-load-misses                                                      (29.49%)
     1.645343110       52,65,47,666      cpu-cycles                                                              (45.99%)
     1.645343110        4,98,82,323      instructions                     #    0.09  insn per cycle              (51.52%)
     1.645343110          45,51,928      cache-references                                                        (57.46%)
     1.645343110           5,70,567      cache-misses                     #   12.53% of all cache refs           (62.90%)
     1.645343110        1,12,78,722      L1-dcache-loads                                                         (62.63%)
     1.645343110          38,70,961      L1-dcache-load-misses            #   34.32% of all L1-dcache accesses   (62.63%)
     1.645343110          17,41,378      L1-dcache-stores                                                        (62.65%)
     1.645343110    <not supported>      L1-dcache-store-misses                                                
     1.645343110          10,29,063      l2_rqsts.demand_data_rd_hit                                             (61.91%)
     1.645343110          21,27,681      l2_rqsts.demand_data_rd_miss                                            (22.96%)
     1.645343110          37,78,502      LLC-loads                                                               (22.09%)
     1.645343110           3,48,183      LLC-load-misses                  #    9.21% of all LL-cache accesses    (20.43%)
     1.645343110              2,354      LLC-stores                                                              (10.02%)
     1.645343110                560      LLC-store-misses                                                        (10.71%)
     1.645343110        2,07,33,222      dTLB-loads                                                              (16.88%)
     1.645343110           7,53,331      dTLB-load-misses                 #    3.63% of all dTLB cache accesses  (23.93%)
     1.645343110          92,21,565      branch-loads                                                            (31.75%)
     1.645343110              1,579      branch-load-misses                                                      (39.39%)
     1.657789781       27,28,90,322      cpu-cycles                                                              (25.86%)
     1.657789781        2,81,72,011      instructions                     #    0.10  insn per cycle              (32.07%)
     1.657789781          49,01,521      cache-references                                                        (38.83%)
     1.657789781           7,07,089      cache-misses                     #   14.43% of all cache refs           (45.13%)
     1.657789781        1,88,60,796      L1-dcache-loads                                                         (44.02%)
     1.657789781        1,16,21,876      L1-dcache-load-misses            #   61.62% of all L1-dcache accesses   (43.99%)
     1.657789781          59,17,393      L1-dcache-stores                                                        (48.53%)
     1.657789781    <not supported>      L1-dcache-store-misses                                                
     1.657789781          46,36,094      l2_rqsts.demand_data_rd_hit                                             (54.82%)
     1.657789781          57,64,089      l2_rqsts.demand_data_rd_miss                                            (29.02%)
     1.657789781          51,25,257      LLC-loads                                                               (33.77%)
     1.657789781           2,61,545      LLC-load-misses                  #    5.10% of all LL-cache accesses    (36.10%)
     1.657789781              1,151      LLC-stores                                                              (15.71%)
     1.657789781                259      LLC-store-misses                                                        (13.08%)
     1.657789781          26,08,919      dTLB-loads                                                              (15.86%)
     1.657789781                727      dTLB-load-misses                 #    0.03% of all dTLB cache accesses  (17.18%)
     1.657789781          37,03,338      branch-loads                                                            (18.77%)
     1.657789781              3,143      branch-load-misses                                                      (21.60%)
     1.668343239       46,41,35,141      cpu-cycles                                                              (48.99%)
     1.668343239       13,54,55,134      instructions                     #    0.29  insn per cycle              (56.02%)
     1.668343239          36,31,607      cache-references                                                        (63.09%)
     1.668343239          35,80,816      cache-misses                     #   98.60% of all cache refs           (69.99%)
     1.668343239        1,44,20,208      L1-dcache-loads                                                         (70.42%)
     1.668343239          35,75,257      L1-dcache-load-misses            #   24.79% of all L1-dcache accesses   (68.98%)
     1.668343239           1,38,424      L1-dcache-stores                                                        (65.24%)
     1.668343239    <not supported>      L1-dcache-store-misses                                                
     1.668343239             13,624      l2_rqsts.demand_data_rd_hit                                             (61.21%)
     1.668343239             18,981      l2_rqsts.demand_data_rd_miss                                            (15.94%)
     1.668343239             27,556      LLC-loads                                                               (15.05%)
     1.668343239             16,872      LLC-load-misses                  #   61.23% of all LL-cache accesses    (14.51%)
     1.668343239              3,256      LLC-stores                                                              (9.95%)
     1.668343239                419      LLC-store-misses                                                        (11.92%)
     1.668343239        1,49,34,188      dTLB-loads                                                              (19.88%)
     1.668343239              1,588      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (27.38%)
     1.668343239          72,52,588      branch-loads                                                            (34.49%)
     1.668343239              2,392      branch-load-misses                                                      (41.58%)
     1.678830285       45,50,44,351      cpu-cycles                                                              (39.81%)
     1.678830285       12,87,14,276      instructions                     #    0.28  insn per cycle              (43.55%)
     1.678830285          34,63,948      cache-references                                                        (47.24%)
     1.678830285          34,47,564      cache-misses                     #   99.53% of all cache refs           (51.27%)
     1.678830285        1,41,24,450      L1-dcache-loads                                                         (50.30%)
     1.678830285          35,48,226      L1-dcache-load-misses            #   25.12% of all L1-dcache accesses   (51.76%)
     1.678830285           1,38,817      L1-dcache-stores                                                        (53.35%)
     1.678830285    <not supported>      L1-dcache-store-misses                                                
     1.678830285             16,642      l2_rqsts.demand_data_rd_hit                                             (53.33%)
     1.678830285             20,396      l2_rqsts.demand_data_rd_miss                                            (29.89%)
     1.678830285             29,330      LLC-loads                                                               (29.84%)
     1.678830285             13,755      LLC-load-misses                  #   46.90% of all LL-cache accesses    (28.87%)
     1.678830285              2,955      LLC-stores                                                              (12.72%)
     1.678830285                 70      LLC-store-misses                                                        (11.37%)
     1.678830285        1,39,08,354      dTLB-loads                                                              (17.79%)
     1.678830285              1,063      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (25.28%)
     1.678830285          68,81,810      branch-loads                                                            (31.41%)
     1.678830285              1,454      branch-load-misses                                                      (36.79%)
     1.689443681       44,94,40,694      cpu-cycles                                                              (36.44%)
     1.689443681       10,37,89,291      instructions                     #    0.23  insn per cycle              (42.80%)
     1.689443681          21,18,233      cache-references                                                        (49.17%)
     1.689443681          17,71,077      cache-misses                     #   83.61% of all cache refs           (55.55%)
     1.689443681          98,90,012      L1-dcache-loads                                                         (58.16%)
     1.689443681          11,13,223      L1-dcache-load-misses            #   11.26% of all L1-dcache accesses   (60.01%)
     1.689443681          41,93,830      L1-dcache-stores                                                        (61.52%)
     1.689443681    <not supported>      L1-dcache-store-misses                                                
     1.689443681             32,526      l2_rqsts.demand_data_rd_hit                                             (64.07%)
     1.689443681             38,748      l2_rqsts.demand_data_rd_miss                                            (26.66%)
     1.689443681             49,191      LLC-loads                                                               (25.69%)
     1.689443681             19,622      LLC-load-misses                  #   39.89% of all LL-cache accesses    (24.85%)
     1.689443681              2,683      LLC-stores                                                              (9.65%)
     1.689443681                 33      LLC-store-misses                                                        (8.99%)
     1.689443681        1,82,59,985      dTLB-loads                                                              (13.68%)
     1.689443681              1,904      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (17.96%)
     1.689443681        1,19,69,863      branch-loads                                                            (22.98%)
     1.689443681              9,046      branch-load-misses                                                      (28.53%)
     1.699708627       45,75,48,097      cpu-cycles                                                              (47.27%)
     1.699708627        3,67,36,561      instructions                     #    0.08  insn per cycle              (55.27%)
     1.699708627          39,02,207      cache-references                                                        (61.27%)
     1.699708627           8,57,666      cache-misses                     #   21.98% of all cache refs           (67.48%)
     1.699708627        2,19,03,967      L1-dcache-loads                                                         (65.04%)
     1.699708627          62,65,655      L1-dcache-load-misses            #   28.61% of all L1-dcache accesses   (63.31%)
     1.699708627          49,93,471      L1-dcache-stores                                                        (61.82%)
     1.699708627    <not supported>      L1-dcache-store-misses                                                
     1.699708627          16,64,309      l2_rqsts.demand_data_rd_hit                                             (59.14%)
     1.699708627             38,836      l2_rqsts.demand_data_rd_miss                                            (17.27%)
     1.699708627             34,713      LLC-loads                                                               (18.15%)
     1.699708627             11,689      LLC-load-misses                  #   33.67% of all LL-cache accesses    (19.27%)
     1.699708627          21,74,256      LLC-stores                                                              (12.17%)
     1.699708627           4,48,537      LLC-store-misses                                                        (12.57%)
     1.699708627        1,62,03,279      dTLB-loads                                                              (18.84%)
     1.699708627          25,68,508      dTLB-load-misses                 #   15.85% of all dTLB cache accesses  (25.45%)
     1.699708627          77,99,838      branch-loads                                                            (32.68%)
     1.699708627              2,908      branch-load-misses                                                      (40.57%)
     1.710065548       45,86,29,704      cpu-cycles                                                              (35.54%)
     1.710065548        4,16,36,956      instructions                     #    0.09  insn per cycle              (39.25%)
     1.710065548          54,53,357      cache-references                                                        (44.61%)
     1.710065548           9,40,196      cache-misses                     #   17.24% of all cache refs           (49.03%)
     1.710065548        2,71,72,096      L1-dcache-loads                                                         (47.55%)
     1.710065548          77,20,355      L1-dcache-load-misses            #   28.41% of all L1-dcache accesses   (46.99%)
     1.710065548          54,95,265      L1-dcache-stores                                                        (47.11%)
     1.710065548    <not supported>      L1-dcache-store-misses                                                
     1.710065548          20,59,854      l2_rqsts.demand_data_rd_hit                                             (50.27%)
     1.710065548             42,279      l2_rqsts.demand_data_rd_miss                                            (28.73%)
     1.710065548             42,437      LLC-loads                                                               (30.55%)
     1.710065548             15,971      LLC-load-misses                  #   37.63% of all LL-cache accesses    (31.89%)
     1.710065548          51,29,786      LLC-stores                                                              (15.67%)
     1.710065548           5,77,950      LLC-store-misses                                                        (14.91%)
     1.710065548        2,73,35,166      dTLB-loads                                                              (21.06%)
     1.710065548          38,82,401      dTLB-load-misses                 #   14.20% of all dTLB cache accesses  (25.73%)
     1.710065548          83,08,074      branch-loads                                                            (29.67%)
     1.710065548              2,486      branch-load-misses                                                      (32.42%)
     1.723815629       60,37,82,076      cpu-cycles                                                              (40.65%)
     1.723815629        4,78,95,530      instructions                     #    0.08  insn per cycle              (46.82%)
     1.723815629          60,91,253      cache-references                                                        (53.05%)
     1.723815629          11,68,445      cache-misses                     #   19.18% of all cache refs           (59.27%)
     1.723815629        3,00,97,221      L1-dcache-loads                                                         (62.96%)
     1.723815629          86,91,990      L1-dcache-load-misses            #   28.88% of all L1-dcache accesses   (65.08%)
     1.723815629          63,01,750      L1-dcache-stores                                                        (66.44%)
     1.723815629    <not supported>      L1-dcache-store-misses                                                
     1.723815629          23,40,594      l2_rqsts.demand_data_rd_hit                                             (65.83%)
     1.723815629             62,341      l2_rqsts.demand_data_rd_miss                                            (23.91%)
     1.723815629             60,192      LLC-loads                                                               (22.24%)
     1.723815629             23,083      LLC-load-misses                  #   38.35% of all LL-cache accesses    (20.97%)
     1.723815629          62,58,098      LLC-stores                                                              (8.50%)
     1.723815629           7,97,765      LLC-store-misses                                                        (7.88%)
     1.723815629        3,32,09,347      dTLB-loads                                                              (12.65%)
     1.723815629          45,97,149      dTLB-load-misses                 #   13.84% of all dTLB cache accesses  (18.63%)
     1.723815629        1,00,37,400      branch-loads                                                            (25.77%)
     1.723815629              3,465      branch-load-misses                                                      (33.56%)
     1.734134696       46,15,61,879      cpu-cycles                                                              (48.00%)
     1.734134696        4,15,64,848      instructions                     #    0.09  insn per cycle              (55.94%)
     1.734134696          54,51,825      cache-references                                                        (62.85%)
     1.734134696           9,39,541      cache-misses                     #   17.23% of all cache refs           (68.53%)
     1.734134696        2,77,03,780      L1-dcache-loads                                                         (65.01%)
     1.734134696          79,73,606      L1-dcache-load-misses            #   28.78% of all L1-dcache accesses   (61.58%)
     1.734134696          57,54,041      L1-dcache-stores                                                        (58.98%)
     1.734134696    <not supported>      L1-dcache-store-misses                                                
     1.734134696          21,53,513      l2_rqsts.demand_data_rd_hit                                             (56.80%)
     1.734134696             48,278      l2_rqsts.demand_data_rd_miss                                            (17.09%)
     1.734134696             47,758      LLC-loads                                                               (18.43%)
     1.734134696             17,178      LLC-load-misses                  #   35.97% of all LL-cache accesses    (19.51%)
     1.734134696          49,31,350      LLC-stores                                                              (12.74%)
     1.734134696           5,73,042      LLC-store-misses                                                        (14.28%)
     1.734134696        2,70,29,431      dTLB-loads                                                              (21.36%)
     1.734134696          39,82,910      dTLB-load-misses                 #   14.74% of all dTLB cache accesses  (28.33%)
     1.734134696          81,85,826      branch-loads                                                            (34.59%)
     1.734134696              2,615      branch-load-misses                                                      (40.80%)
     1.744450256       46,49,64,043      cpu-cycles                                                              (35.07%)
     1.744450256        4,37,10,968      instructions                     #    0.09  insn per cycle              (38.62%)
     1.744450256          57,06,191      cache-references                                                        (43.30%)
     1.744450256           9,52,441      cache-misses                     #   16.69% of all cache refs           (48.82%)
     1.744450256        2,84,76,816      L1-dcache-loads                                                         (47.79%)
     1.744450256          81,06,150      L1-dcache-load-misses            #   28.47% of all L1-dcache accesses   (47.38%)
     1.744450256          57,20,733      L1-dcache-stores                                                        (48.44%)
     1.744450256    <not supported>      L1-dcache-store-misses                                                
     1.744450256          21,34,715      l2_rqsts.demand_data_rd_hit                                             (51.35%)
     1.744450256             43,869      l2_rqsts.demand_data_rd_miss                                            (30.37%)
     1.744450256             45,727      LLC-loads                                                               (30.37%)
     1.744450256             16,821      LLC-load-misses                  #   36.79% of all LL-cache accesses    (30.54%)
     1.744450256          52,90,437      LLC-stores                                                              (14.77%)
     1.744450256           5,82,886      LLC-store-misses                                                        (15.10%)
     1.744450256        2,88,67,831      dTLB-loads                                                              (21.12%)
     1.744450256          41,09,940      dTLB-load-misses                 #   14.24% of all dTLB cache accesses  (25.88%)
     1.744450256          88,15,651      branch-loads                                                            (29.04%)
     1.744450256              1,358      branch-load-misses                                                      (32.39%)
     1.754816068       46,56,21,727      cpu-cycles                                                              (45.04%)
     1.754816068        4,33,06,452      instructions                     #    0.09  insn per cycle              (53.69%)
     1.754816068          56,61,144      cache-references                                                        (60.80%)
     1.754816068           9,56,002      cache-misses                     #   16.89% of all cache refs           (67.08%)
     1.754816068        2,81,74,986      L1-dcache-loads                                                         (69.09%)
     1.754816068          80,22,086      L1-dcache-load-misses            #   28.47% of all L1-dcache accesses   (71.26%)
     1.754816068          57,05,184      L1-dcache-stores                                                        (70.34%)
     1.754816068    <not supported>      L1-dcache-store-misses                                                
     1.754816068          21,13,667      l2_rqsts.demand_data_rd_hit                                             (67.99%)
     1.754816068             41,512      l2_rqsts.demand_data_rd_miss                                            (19.33%)
     1.754816068             44,867      LLC-loads                                                               (15.79%)
     1.754816068             16,783      LLC-load-misses                  #   37.41% of all LL-cache accesses    (14.04%)
     1.754816068          53,73,150      LLC-stores                                                              (8.17%)
     1.754816068           5,97,763      LLC-store-misses                                                        (9.25%)
     1.754816068        2,87,73,466      dTLB-loads                                                              (15.57%)
     1.754816068          40,37,734      dTLB-load-misses                 #   14.03% of all dTLB cache accesses  (22.32%)
     1.754816068          85,96,139      branch-loads                                                            (29.58%)
     1.754816068              2,155      branch-load-misses                                                      (36.70%)
     1.765082199       46,00,98,518      cpu-cycles                                                              (44.58%)
     1.765082199        4,19,81,421      instructions                     #    0.09  insn per cycle              (47.43%)
     1.765082199          54,79,503      cache-references                                                        (50.03%)
     1.765082199           9,40,328      cache-misses                     #   17.16% of all cache refs           (54.20%)
     1.765082199        2,79,98,940      L1-dcache-loads                                                         (51.47%)
     1.765082199          80,56,165      L1-dcache-load-misses            #   28.77% of all L1-dcache accesses   (49.38%)
     1.765082199          58,32,100      L1-dcache-stores                                                        (50.03%)
     1.765082199    <not supported>      L1-dcache-store-misses                                                
     1.765082199          21,57,362      l2_rqsts.demand_data_rd_hit                                             (50.32%)
     1.765082199             49,581      l2_rqsts.demand_data_rd_miss                                            (25.75%)
     1.765082199             51,635      LLC-loads                                                               (29.24%)
     1.765082199             17,576      LLC-load-misses                  #   34.04% of all LL-cache accesses    (29.91%)
     1.765082199          51,19,131      LLC-stores                                                              (14.63%)
     1.765082199           5,55,018      LLC-store-misses                                                        (13.75%)
     1.765082199        2,73,38,409      dTLB-loads                                                              (19.99%)
     1.765082199          40,07,412      dTLB-load-misses                 #   14.66% of all dTLB cache accesses  (26.18%)
     1.765082199          82,95,772      branch-loads                                                            (33.41%)
     1.765082199              2,667      branch-load-misses                                                      (39.59%)
     1.775439313       46,48,29,815      cpu-cycles                                                              (29.35%)
     1.775439313        4,30,36,768      instructions                     #    0.09  insn per cycle              (36.56%)
     1.775439313          56,30,663      cache-references                                                        (44.51%)
     1.775439313           9,66,007      cache-misses                     #   17.16% of all cache refs           (52.45%)
     1.775439313        2,82,99,963      L1-dcache-loads                                                         (55.86%)
     1.775439313          80,78,246      L1-dcache-load-misses            #   28.55% of all L1-dcache accesses   (60.36%)
     1.775439313          57,93,554      L1-dcache-stores                                                        (64.29%)
     1.775439313    <not supported>      L1-dcache-store-misses                                                
     1.775439313          21,44,591      l2_rqsts.demand_data_rd_hit                                             (68.30%)
     1.775439313             48,803      l2_rqsts.demand_data_rd_miss                                            (29.07%)
     1.775439313             47,837      LLC-loads                                                               (27.04%)
     1.775439313             17,272      LLC-load-misses                  #   36.11% of all LL-cache accesses    (25.10%)
     1.775439313          53,39,255      LLC-stores                                                              (9.63%)
     1.775439313           6,19,350      LLC-store-misses                                                        (7.84%)
     1.775439313        2,91,61,893      dTLB-loads                                                              (10.80%)
     1.775439313          40,45,295      dTLB-load-misses                 #   13.87% of all dTLB cache accesses  (13.94%)
     1.775439313          86,38,622      branch-loads                                                            (17.96%)
     1.775439313              2,122      branch-load-misses                                                      (23.18%)
     1.785739378       45,36,40,701      cpu-cycles                                                              (51.81%)
     1.785739378        4,13,16,888      instructions                     #    0.09  insn per cycle              (59.32%)
     1.785739378          53,82,165      cache-references                                                        (66.56%)
     1.785739378           9,39,165      cache-misses                     #   17.45% of all cache refs           (71.31%)
     1.785739378        2,68,21,360      L1-dcache-loads                                                         (68.52%)
     1.785739378          76,71,504      L1-dcache-load-misses            #   28.60% of all L1-dcache accesses   (63.49%)
     1.785739378          54,91,469      L1-dcache-stores                                                        (58.54%)
     1.785739378    <not supported>      L1-dcache-store-misses                                                
     1.785739378          20,26,875      l2_rqsts.demand_data_rd_hit                                             (53.63%)
     1.785739378             48,125      l2_rqsts.demand_data_rd_miss                                            (11.95%)
     1.785739378             51,444      LLC-loads                                                               (15.69%)
     1.785739378             18,568      LLC-load-misses                  #   36.09% of all LL-cache accesses    (20.00%)
     1.785739378          50,09,730      LLC-stores                                                              (13.39%)
     1.785739378           5,57,194      LLC-store-misses                                                        (13.55%)
     1.785739378        2,67,16,486      dTLB-loads                                                              (21.27%)
     1.785739378          38,14,389      dTLB-load-misses                 #   14.28% of all dTLB cache accesses  (29.21%)
     1.785739378          81,89,385      branch-loads                                                            (37.39%)
     1.785739378              3,146      branch-load-misses                                                      (44.59%)
     1.796068559       44,99,74,625      cpu-cycles                                                              (29.31%)
     1.796068559        3,86,65,356      instructions                     #    0.09  insn per cycle              (33.05%)
     1.796068559          50,85,311      cache-references                                                        (37.55%)
     1.796068559           9,29,925      cache-misses                     #   18.29% of all cache refs           (43.90%)
     1.796068559        2,52,28,223      L1-dcache-loads                                                         (44.53%)
     1.796068559          71,92,032      L1-dcache-load-misses            #   28.51% of all L1-dcache accesses   (46.88%)
     1.796068559          50,84,307      L1-dcache-stores                                                        (50.13%)
     1.796068559    <not supported>      L1-dcache-store-misses                                                
     1.796068559          18,65,638      l2_rqsts.demand_data_rd_hit                                             (53.89%)
     1.796068559             52,026      l2_rqsts.demand_data_rd_miss                                            (33.57%)
     1.796068559             55,853      LLC-loads                                                               (32.54%)
     1.796068559             20,557      LLC-load-misses                  #   36.81% of all LL-cache accesses    (32.18%)
     1.796068559          45,40,827      LLC-stores                                                              (14.56%)
     1.796068559           6,24,649      LLC-store-misses                                                        (12.88%)
     1.796068559        2,69,66,070      dTLB-loads                                                              (17.83%)
     1.796068559          36,85,164      dTLB-load-misses                 #   13.67% of all dTLB cache accesses  (21.90%)
     1.796068559          79,70,077      branch-loads                                                            (24.50%)
     1.796068559              2,124      branch-load-misses                                                      (27.21%)
     1.806414850       46,66,45,543      cpu-cycles                                                              (49.03%)
     1.806414850        4,32,49,301      instructions                     #    0.09  insn per cycle              (56.89%)
     1.806414850          56,60,234      cache-references                                                        (64.52%)
     1.806414850           9,63,669      cache-misses                     #   17.03% of all cache refs           (72.77%)
     1.806414850        2,85,36,090      L1-dcache-loads                                                         (76.02%)
     1.806414850          81,36,965      L1-dcache-load-misses            #   28.51% of all L1-dcache accesses   (74.62%)
     1.806414850          57,87,482      L1-dcache-stores                                                        (70.91%)
     1.806414850    <not supported>      L1-dcache-store-misses                                                
     1.806414850          21,42,187      l2_rqsts.demand_data_rd_hit                                             (67.12%)
     1.806414850             36,260      l2_rqsts.demand_data_rd_miss                                            (15.21%)
     1.806414850             39,648      LLC-loads                                                               (12.41%)
     1.806414850             17,274      LLC-load-misses                  #   43.57% of all LL-cache accesses    (11.53%)
     1.806414850          50,45,627      LLC-stores                                                              (6.51%)
     1.806414850           5,95,204      LLC-store-misses                                                        (10.19%)
     1.806414850        2,83,04,146      dTLB-loads                                                              (17.40%)
     1.806414850          40,35,731      dTLB-load-misses                 #   14.26% of all dTLB cache accesses  (24.72%)
     1.806414850          85,88,539      branch-loads                                                            (32.54%)
     1.806414850              1,958      branch-load-misses                                                      (40.44%)
     1.816742653       46,48,73,360      cpu-cycles                                                              (42.07%)
     1.816742653        4,27,32,444      instructions                     #    0.09  insn per cycle              (46.53%)
     1.816742653          56,30,682      cache-references                                                        (49.53%)
     1.816742653           9,54,525      cache-misses                     #   16.95% of all cache refs           (53.11%)
     1.816742653        2,87,26,367      L1-dcache-loads                                                         (51.08%)
     1.816742653          82,49,927      L1-dcache-load-misses            #   28.72% of all L1-dcache accesses   (50.17%)
     1.816742653          59,11,457      L1-dcache-stores                                                        (51.76%)
     1.816742653    <not supported>      L1-dcache-store-misses                                                
     1.816742653          21,84,866      l2_rqsts.demand_data_rd_hit                                             (50.55%)
     1.816742653             46,844      l2_rqsts.demand_data_rd_miss                                            (26.78%)
     1.816742653             47,885      LLC-loads                                                               (28.63%)
     1.816742653             17,082      LLC-load-misses                  #   35.67% of all LL-cache accesses    (27.83%)
     1.816742653          51,03,569      LLC-stores                                                              (14.14%)
     1.816742653           5,62,292      LLC-store-misses                                                        (14.14%)
     1.816742653        2,74,83,214      dTLB-loads                                                              (20.47%)
     1.816742653          40,16,135      dTLB-load-misses                 #   14.61% of all dTLB cache accesses  (27.77%)
     1.816742653          83,95,448      branch-loads                                                            (33.46%)
     1.816742653              1,596      branch-load-misses                                                      (38.07%)
     1.827074574       46,28,85,534      cpu-cycles                                                              (29.02%)
     1.827074574        4,16,73,957      instructions                     #    0.09  insn per cycle              (35.19%)
     1.827074574          54,41,468      cache-references                                                        (42.47%)
     1.827074574           9,23,462      cache-misses                     #   16.97% of all cache refs           (49.58%)
     1.827074574        2,73,88,672      L1-dcache-loads                                                         (53.18%)
     1.827074574          78,87,978      L1-dcache-load-misses            #   28.80% of all L1-dcache accesses   (58.81%)
     1.827074574          56,27,416      L1-dcache-stores                                                        (64.32%)
     1.827074574    <not supported>      L1-dcache-store-misses                                                
     1.827074574          21,11,788      l2_rqsts.demand_data_rd_hit                                             (70.48%)
     1.827074574             42,673      l2_rqsts.demand_data_rd_miss                                            (32.23%)
     1.827074574             44,786      LLC-loads                                                               (30.14%)
     1.827074574             16,999      LLC-load-misses                  #   37.96% of all LL-cache accesses    (26.92%)
     1.827074574          54,22,580      LLC-stores                                                              (8.81%)
     1.827074574           5,72,047      LLC-store-misses                                                        (6.37%)
     1.827074574        2,78,65,932      dTLB-loads                                                              (8.94%)
     1.827074574          39,87,269      dTLB-load-misses                 #   14.31% of all dTLB cache accesses  (11.60%)
     1.827074574          83,80,027      branch-loads                                                            (16.68%)
     1.827074574              1,857      branch-load-misses                                                      (22.51%)
     1.837384179       46,59,82,605      cpu-cycles                                                              (55.15%)
     1.837384179        4,42,36,624      instructions                     #    0.09  insn per cycle              (62.12%)
     1.837384179          58,20,823      cache-references                                                        (67.40%)
     1.837384179           9,64,727      cache-misses                     #   16.57% of all cache refs           (71.10%)
     1.837384179        2,91,39,243      L1-dcache-loads                                                         (67.32%)
     1.837384179          83,33,679      L1-dcache-load-misses            #   28.60% of all L1-dcache accesses   (62.35%)
     1.837384179          59,11,344      L1-dcache-stores                                                        (56.78%)
     1.837384179    <not supported>      L1-dcache-store-misses                                                
     1.837384179          21,96,724      l2_rqsts.demand_data_rd_hit                                             (51.56%)
     1.837384179             42,503      l2_rqsts.demand_data_rd_miss                                            (12.32%)
     1.837384179             46,386      LLC-loads                                                               (15.31%)
     1.837384179             17,898      LLC-load-misses                  #   38.58% of all LL-cache accesses    (19.85%)
     1.837384179          54,17,721      LLC-stores                                                              (14.24%)
     1.837384179           5,84,371      LLC-store-misses                                                        (15.24%)
     1.837384179        2,92,23,490      dTLB-loads                                                              (23.19%)
     1.837384179          41,31,960      dTLB-load-misses                 #   14.14% of all dTLB cache accesses  (31.10%)
     1.837384179          88,28,786      branch-loads                                                            (39.04%)
     1.837384179                996      branch-load-misses                                                      (47.16%)
     1.847700158       46,39,14,502      cpu-cycles                                                              (31.68%)
     1.847700158        4,44,03,968      instructions                     #    0.10  insn per cycle              (36.23%)
     1.847700158          58,18,945      cache-references                                                        (42.98%)
     1.847700158           9,77,485      cache-misses                     #   16.80% of all cache refs           (50.01%)
     1.847700158        2,92,10,311      L1-dcache-loads                                                         (50.57%)
     1.847700158          82,84,106      L1-dcache-load-misses            #   28.36% of all L1-dcache accesses   (51.74%)
     1.847700158          58,94,283      L1-dcache-stores                                                        (54.38%)
     1.847700158    <not supported>      L1-dcache-store-misses                                                
     1.847700158          21,60,955      l2_rqsts.demand_data_rd_hit                                             (56.90%)
     1.847700158             43,875      l2_rqsts.demand_data_rd_miss                                            (27.99%)
     1.847700158             47,437      LLC-loads                                                               (29.12%)
     1.847700158             20,407      LLC-load-misses                  #   43.02% of all LL-cache accesses    (29.11%)
     1.847700158          50,56,591      LLC-stores                                                              (13.64%)
     1.847700158           5,82,842      LLC-store-misses                                                        (12.14%)
     1.847700158        2,85,54,613      dTLB-loads                                                              (16.69%)
     1.847700158          40,13,480      dTLB-load-misses                 #   14.06% of all dTLB cache accesses  (21.10%)
     1.847700158          87,68,685      branch-loads                                                            (25.52%)
     1.847700158              2,048      branch-load-misses                                                      (28.55%)
     1.860809986       58,92,88,741      cpu-cycles                                                              (42.00%)
     1.860809986        5,53,75,432      instructions                     #    0.09  insn per cycle              (48.28%)
     1.860809986          72,23,023      cache-references                                                        (54.45%)
     1.860809986          12,15,323      cache-misses                     #   16.83% of all cache refs           (60.75%)
     1.860809986        3,60,98,256      L1-dcache-loads                                                         (62.88%)
     1.860809986        1,03,29,962      L1-dcache-load-misses            #   28.62% of all L1-dcache accesses   (64.79%)
     1.860809986          73,35,291      L1-dcache-stores                                                        (65.57%)
     1.860809986    <not supported>      L1-dcache-store-misses                                                
     1.860809986          27,31,154      l2_rqsts.demand_data_rd_hit                                             (65.01%)
     1.860809986             58,392      l2_rqsts.demand_data_rd_miss                                            (24.61%)
     1.860809986             58,165      LLC-loads                                                               (21.36%)
     1.860809986             21,820      LLC-load-misses                  #   37.51% of all LL-cache accesses    (18.51%)
     1.860809986          67,97,770      LLC-stores                                                              (8.87%)
     1.860809986           7,50,312      LLC-store-misses                                                        (9.67%)
     1.860809986        3,63,61,914      dTLB-loads                                                              (15.88%)
     1.860809986          51,10,477      dTLB-load-misses                 #   14.05% of all dTLB cache accesses  (22.17%)
     1.860809986        1,10,56,281      branch-loads                                                            (27.77%)
     1.860809986              2,526      branch-load-misses                                                      (34.63%)
     1.871091179       46,41,88,605      cpu-cycles                                                              (48.92%)
     1.871091179        4,28,21,437      instructions                     #    0.09  insn per cycle              (54.51%)
     1.871091179          56,28,526      cache-references                                                        (59.52%)
     1.871091179           9,43,290      cache-misses                     #   16.76% of all cache refs           (63.99%)
     1.871091179        2,86,34,069      L1-dcache-loads                                                         (61.91%)
     1.871091179          82,52,527      L1-dcache-load-misses            #   28.82% of all L1-dcache accesses   (58.00%)
     1.871091179          59,08,260      L1-dcache-stores                                                        (54.51%)
     1.871091179    <not supported>      L1-dcache-store-misses                                                
     1.871091179          22,08,647      l2_rqsts.demand_data_rd_hit                                             (52.64%)
     1.871091179             45,219      l2_rqsts.demand_data_rd_miss                                            (17.48%)
     1.871091179             45,216      LLC-loads                                                               (20.97%)
     1.871091179             16,776      LLC-load-misses                  #   37.10% of all LL-cache accesses    (24.57%)
     1.871091179          53,51,532      LLC-stores                                                              (13.63%)
     1.871091179           5,66,751      LLC-store-misses                                                        (13.81%)
     1.871091179        2,81,66,898      dTLB-loads                                                              (20.80%)
     1.871091179          41,11,552      dTLB-load-misses                 #   14.60% of all dTLB cache accesses  (27.88%)
     1.871091179          85,44,456      branch-loads                                                            (35.57%)
     1.871091179              1,303      branch-load-misses                                                      (43.04%)
     1.881410174       46,60,51,789      cpu-cycles                                                              (30.62%)
     1.881410174        4,52,66,673      instructions                     #    0.10  insn per cycle              (35.29%)
     1.881410174          59,39,467      cache-references                                                        (40.86%)
     1.881410174           9,85,398      cache-misses                     #   16.59% of all cache refs           (47.01%)
     1.881410174        2,97,57,580      L1-dcache-loads                                                         (48.12%)
     1.881410174          84,36,817      L1-dcache-load-misses            #   28.35% of all L1-dcache accesses   (50.07%)
     1.881410174          59,44,309      L1-dcache-stores                                                        (53.55%)
     1.881410174    <not supported>      L1-dcache-store-misses                                                
     1.881410174          21,86,764      l2_rqsts.demand_data_rd_hit                                             (57.04%)
     1.881410174             41,240      l2_rqsts.demand_data_rd_miss                                            (31.52%)
     1.881410174             42,653      LLC-loads                                                               (32.64%)
     1.881410174             17,142      LLC-load-misses                  #   40.19% of all LL-cache accesses    (31.27%)
     1.881410174          52,47,635      LLC-stores                                                              (12.16%)
     1.881410174           5,85,476      LLC-store-misses                                                        (10.88%)
     1.881410174        2,93,96,618      dTLB-loads                                                              (15.32%)
     1.881410174          41,18,642      dTLB-load-misses                 #   14.01% of all dTLB cache accesses  (19.77%)
     1.881410174          89,58,819      branch-loads                                                            (23.76%)
     1.881410174              1,237      branch-load-misses                                                      (26.90%)
     1.891728647       46,53,34,229      cpu-cycles                                                              (49.18%)
     1.891728647        4,31,62,975      instructions                     #    0.09  insn per cycle              (57.14%)
     1.891728647          56,41,606      cache-references                                                        (65.06%)
     1.891728647           9,50,117      cache-misses                     #   16.84% of all cache refs           (72.08%)
     1.891728647        2,82,71,940      L1-dcache-loads                                                         (72.09%)
     1.891728647          80,84,891      L1-dcache-load-misses            #   28.60% of all L1-dcache accesses   (71.51%)
     1.891728647          57,58,496      L1-dcache-stores                                                        (68.06%)
     1.891728647    <not supported>      L1-dcache-store-misses                                                
     1.891728647          21,51,115      l2_rqsts.demand_data_rd_hit                                             (64.68%)
     1.891728647             45,758      l2_rqsts.demand_data_rd_miss                                            (16.02%)
     1.891728647             47,928      LLC-loads                                                               (13.06%)
     1.891728647             17,751      LLC-load-misses                  #   37.04% of all LL-cache accesses    (13.46%)
     1.891728647          54,69,625      LLC-stores                                                              (9.51%)
     1.891728647           6,00,437      LLC-store-misses                                                        (11.27%)
     1.891728647        2,93,84,864      dTLB-loads                                                              (18.33%)
     1.891728647          40,75,576      dTLB-load-misses                 #   13.87% of all dTLB cache accesses  (25.28%)
     1.891728647          87,41,118      branch-loads                                                            (31.98%)
     1.891728647              1,397      branch-load-misses                                                      (39.93%)
     1.902020002       46,38,39,645      cpu-cycles                                                              (41.96%)
     1.902020002        4,32,97,588      instructions                     #    0.09  insn per cycle              (46.45%)
     1.902020002          56,96,831      cache-references                                                        (50.54%)
     1.902020002           9,56,423      cache-misses                     #   16.79% of all cache refs           (55.02%)
     1.902020002        2,89,44,584      L1-dcache-loads                                                         (52.80%)
     1.902020002          83,29,452      L1-dcache-load-misses            #   28.78% of all L1-dcache accesses   (51.09%)
     1.902020002          59,68,836      L1-dcache-stores                                                        (51.04%)
     1.902020002    <not supported>      L1-dcache-store-misses                                                
     1.902020002          22,04,404      l2_rqsts.demand_data_rd_hit                                             (51.37%)
     1.902020002             46,094      l2_rqsts.demand_data_rd_miss                                            (25.35%)
     1.902020002             47,915      LLC-loads                                                               (26.03%)
     1.902020002             18,003      LLC-load-misses                  #   37.57% of all LL-cache accesses    (25.80%)
     1.902020002          51,34,507      LLC-stores                                                              (14.87%)
     1.902020002           5,62,822      LLC-store-misses                                                        (15.74%)
     1.902020002        2,78,48,347      dTLB-loads                                                              (23.17%)
     1.902020002          40,85,995      dTLB-load-misses                 #   14.67% of all dTLB cache accesses  (29.13%)
     1.902020002          84,86,600      branch-loads                                                            (34.71%)
     1.902020002              1,129      branch-load-misses                                                      (38.94%)
#           time             counts unit events
     1.912340309       46,61,02,309      cpu-cycles                                                              (31.49%)
     1.912340309        4,48,04,850      instructions                     #    0.10  insn per cycle              (37.27%)
     1.912340309          58,30,710      cache-references                                                        (43.84%)
     1.912340309           9,70,078      cache-misses                     #   16.64% of all cache refs           (50.88%)
     1.912340309        2,89,43,952      L1-dcache-loads                                                         (53.94%)
     1.912340309          82,11,857      L1-dcache-load-misses            #   28.37% of all L1-dcache accesses   (58.15%)
     1.912340309          57,99,877      L1-dcache-stores                                                        (63.11%)
     1.912340309    <not supported>      L1-dcache-store-misses                                                
     1.912340309          21,47,376      l2_rqsts.demand_data_rd_hit                                             (67.23%)
     1.912340309             40,720      l2_rqsts.demand_data_rd_miss                                            (31.74%)
     1.912340309             41,575      LLC-loads                                                               (29.37%)
     1.912340309             17,367      LLC-load-misses                  #   41.77% of all LL-cache accesses    (25.58%)
     1.912340309          54,87,640      LLC-stores                                                              (8.87%)
     1.912340309           5,98,080      LLC-store-misses                                                        (8.24%)
     1.912340309        2,97,94,293      dTLB-loads                                                              (11.46%)
     1.912340309          40,38,322      dTLB-load-misses                 #   13.55% of all dTLB cache accesses  (15.45%)
     1.912340309          90,26,980      branch-loads                                                            (19.56%)
     1.912340309              1,455      branch-load-misses                                                      (25.07%)
     1.922630745       46,42,24,225      cpu-cycles                                                              (55.78%)
     1.922630745        4,27,24,442      instructions                     #    0.09  insn per cycle              (62.14%)
     1.922630745          56,12,780      cache-references                                                        (67.28%)
     1.922630745           9,44,481      cache-misses                     #   16.83% of all cache refs           (70.86%)
     1.922630745        2,83,98,890      L1-dcache-loads                                                         (67.44%)
     1.922630745          81,72,266      L1-dcache-load-misses            #   28.78% of all L1-dcache accesses   (64.00%)
     1.922630745          58,45,013      L1-dcache-stores                                                        (58.18%)
     1.922630745    <not supported>      L1-dcache-store-misses                                                
     1.922630745          21,89,866      l2_rqsts.demand_data_rd_hit                                             (52.10%)
     1.922630745             48,264      l2_rqsts.demand_data_rd_miss                                            (12.58%)
     1.922630745             51,361      LLC-loads                                                               (14.87%)
     1.922630745             16,861      LLC-load-misses                  #   32.83% of all LL-cache accesses    (19.85%)
     1.922630745          54,02,910      LLC-stores                                                              (14.14%)
     1.922630745           5,73,964      LLC-store-misses                                                        (13.82%)
     1.922630745        2,84,19,997      dTLB-loads                                                              (21.79%)
     1.922630745          40,84,932      dTLB-load-misses                 #   14.37% of all dTLB cache accesses  (31.06%)
     1.922630745          85,49,224      branch-loads                                                            (40.30%)
     1.922630745              1,335      branch-load-misses                                                      (49.04%)
     1.932966818       46,75,40,736      cpu-cycles                                                              (29.61%)
     1.932966818        3,72,18,712      instructions                     #    0.08  insn per cycle              (33.39%)
     1.932966818          38,70,566      cache-references                                                        (38.87%)
     1.932966818           7,33,620      cache-misses                     #   18.95% of all cache refs           (45.92%)
     1.932966818        2,57,54,840      L1-dcache-loads                                                         (47.34%)
     1.932966818          76,05,834      L1-dcache-load-misses            #   29.53% of all L1-dcache accesses   (48.28%)
     1.932966818          55,91,897      L1-dcache-stores                                                        (52.25%)
     1.932966818    <not supported>      L1-dcache-store-misses                                                
     1.932966818          20,06,505      l2_rqsts.demand_data_rd_hit                                             (57.40%)
     1.932966818             35,439      l2_rqsts.demand_data_rd_miss                                            (32.04%)
     1.932966818             29,271      LLC-loads                                                               (34.11%)
     1.932966818             10,958      LLC-load-misses                  #   37.44% of all LL-cache accesses    (32.77%)
     1.932966818          13,79,235      LLC-stores                                                              (12.22%)
     1.932966818           1,81,248      LLC-store-misses                                                        (11.13%)
     1.932966818        1,29,24,888      dTLB-loads                                                              (15.14%)
     1.932966818          13,42,522      dTLB-load-misses                 #   10.39% of all dTLB cache accesses  (18.70%)
     1.932966818          74,88,231      branch-loads                                                            (22.82%)
     1.932966818                873      branch-load-misses                                                      (25.98%)
     1.943203976       36,43,46,175      cpu-cycles                                                              (57.57%)
     1.943203976        2,61,33,944      instructions                     #    0.07  insn per cycle              (65.10%)
     1.943203976          18,84,099      cache-references                                                        (71.97%)
     1.943203976           4,14,379      cache-misses                     #   21.99% of all cache refs           (77.27%)
     1.943203976        1,09,51,537      L1-dcache-loads                                                         (74.41%)
     1.943203976          26,74,028      L1-dcache-load-misses            #   24.42% of all L1-dcache accesses   (70.96%)
     1.943203976          21,59,315      L1-dcache-stores                                                        (65.75%)
     1.943203976    <not supported>      L1-dcache-store-misses                                                
     1.943203976           8,33,789      l2_rqsts.demand_data_rd_hit                                             (59.11%)
     1.943203976             31,105      l2_rqsts.demand_data_rd_miss                                            (12.99%)
     1.943203976             34,262      LLC-loads                                                               (12.41%)
     1.943203976              9,657      LLC-load-misses                  #   28.19% of all LL-cache accesses    (13.02%)
     1.943203976          23,15,495      LLC-stores                                                              (9.97%)
     1.943203976           3,10,213      LLC-store-misses                                                        (12.54%)
     1.943203976        1,23,99,970      dTLB-loads                                                              (21.14%)
     1.943203976          11,66,122      dTLB-load-misses                 #    9.40% of all dTLB cache accesses  (31.25%)
     1.943203976          61,67,422      branch-loads                                                            (39.83%)
     1.943203976              1,695      branch-load-misses                                                      (48.48%)
     1.953474904       15,73,30,515      cpu-cycles                                                              (38.12%)
     1.953474904        1,46,45,164      instructions                     #    0.09  insn per cycle              (45.12%)
     1.953474904          19,51,602      cache-references                                                        (52.40%)
     1.953474904           5,13,353      cache-misses                     #   26.30% of all cache refs           (57.89%)
     1.953474904          93,65,934      L1-dcache-loads                                                         (55.61%)
     1.953474904          26,77,571      L1-dcache-load-misses            #   28.59% of all L1-dcache accesses   (55.59%)
     1.953474904          20,90,700      L1-dcache-stores                                                        (55.58%)
     1.953474904    <not supported>      L1-dcache-store-misses                                                
     1.953474904           7,19,739      l2_rqsts.demand_data_rd_hit                                             (56.27%)
     1.953474904             15,835      l2_rqsts.demand_data_rd_miss                                            (21.82%)
     1.953474904             16,383      LLC-loads                                                               (23.27%)
     1.953474904              4,860      LLC-load-misses                  #   29.66% of all LL-cache accesses    (26.00%)
     1.953474904          22,15,762      LLC-stores                                                              (15.70%)
     1.953474904           3,80,119      LLC-store-misses                                                        (12.98%)
     1.953474904        1,10,05,629      dTLB-loads                                                              (18.45%)
     1.953474904          14,80,135      dTLB-load-misses                 #   13.45% of all dTLB cache accesses  (23.29%)
     1.953474904          32,21,754      branch-loads                                                            (27.44%)
     1.953474904                736      branch-load-misses                                                      (32.88%)
     1.963709141       13,34,74,579      cpu-cycles                                                              (37.52%)
     1.963709141        1,00,00,371      instructions                     #    0.07  insn per cycle              (44.01%)
     1.963709141           8,52,073      cache-references                                                        (51.41%)
     1.963709141           3,24,035      cache-misses                     #   38.03% of all cache refs           (61.16%)
     1.963709141          54,59,982      L1-dcache-loads                                                         (66.67%)
     1.963709141          14,47,429      L1-dcache-load-misses            #   26.51% of all L1-dcache accesses   (66.78%)
     1.963709141          11,37,847      L1-dcache-stores                                                        (70.03%)
     1.963709141    <not supported>      L1-dcache-store-misses                                                
     1.963709141           3,89,207      l2_rqsts.demand_data_rd_hit                                             (72.37%)
     1.963709141              8,773      l2_rqsts.demand_data_rd_miss                                            (22.74%)
     1.963709141              7,998      LLC-loads                                                               (19.49%)
     1.963709141              1,890      LLC-load-misses                  #   23.63% of all LL-cache accesses    (16.24%)
     1.963709141           2,69,885      LLC-stores                                                              (7.30%)
     1.963709141           1,34,462      LLC-store-misses                                                        (10.51%)
     1.963709141          31,26,236      dTLB-loads                                                              (13.77%)
     1.963709141           2,17,581      dTLB-load-misses                 #    6.96% of all dTLB cache accesses  (17.78%)
     1.963709141          20,84,755      branch-loads                                                            (24.29%)
     1.963709141                292      branch-load-misses                                                      (30.80%)
     1.976795246       21,38,92,713      cpu-cycles                                                              (24.27%)
     1.976795246        2,24,49,315      instructions                     #    0.10  insn per cycle              (31.48%)
     1.976795246          25,39,969      cache-references                                                        (41.20%)
     1.976795246           7,76,979      cache-misses                     #   30.59% of all cache refs           (50.50%)
     1.976795246          65,00,457      L1-dcache-loads                                                         (55.98%)
     1.976795246          10,50,438      L1-dcache-load-misses            #   16.16% of all L1-dcache accesses   (63.96%)
     1.976795246           6,34,825      L1-dcache-stores                                                        (68.83%)
     1.976795246    <not supported>      L1-dcache-store-misses                                                
     1.976795246           1,24,700      l2_rqsts.demand_data_rd_hit                                             (71.11%)
     1.976795246              9,650      l2_rqsts.demand_data_rd_miss                                            (30.17%)
     1.976795246             11,222      LLC-loads                                                               (25.98%)
     1.976795246              6,072      LLC-load-misses                  #   54.11% of all LL-cache accesses    (21.34%)
     1.976795246          20,12,919      LLC-stores                                                              (8.10%)
     1.976795246          10,24,560      LLC-store-misses                                                        (5.96%)
     1.976795246        1,67,21,935      dTLB-loads                                                              (9.89%)
     1.976795246          14,45,869      dTLB-load-misses                 #    8.65% of all dTLB cache accesses  (13.82%)
     1.976795246          59,29,707      branch-loads                                                            (16.68%)
     1.976795246              1,469      branch-load-misses                                                      (19.26%)
     1.987107926       46,83,81,445      cpu-cycles                                                              (50.41%)
     1.987107926        9,05,83,976      instructions                     #    0.19  insn per cycle              (52.84%)
     1.987107926          11,43,309      cache-references                                                        (54.65%)
     1.987107926           7,54,553      cache-misses                     #   66.00% of all cache refs           (56.77%)
     1.987107926        1,77,65,632      L1-dcache-loads                                                         (51.47%)
     1.987107926          13,98,765      L1-dcache-load-misses            #    7.87% of all L1-dcache accesses   (46.66%)
     1.987107926        1,17,84,510      L1-dcache-stores                                                        (41.91%)
     1.987107926    <not supported>      L1-dcache-store-misses                                                
     1.987107926             34,964      l2_rqsts.demand_data_rd_hit                                             (40.21%)
     1.987107926              6,909      l2_rqsts.demand_data_rd_miss                                            (22.82%)
     1.987107926              8,010      LLC-loads                                                               (26.20%)
     1.987107926              3,449      LLC-load-misses                  #   43.06% of all LL-cache accesses    (30.49%)
     1.987107926                774      LLC-stores                                                              (17.55%)
     1.987107926              4,328      LLC-store-misses                                                        (18.32%)
     1.987107926          69,28,340      dTLB-loads                                                              (27.57%)
     1.987107926              1,697      dTLB-load-misses                 #    0.02% of all dTLB cache accesses  (35.41%)
     1.987107926        1,31,26,244      branch-loads                                                            (41.35%)
     1.987107926             11,238      branch-load-misses                                                      (46.67%)
     1.997440516       47,00,50,478      cpu-cycles                                                              (23.83%)
     1.997440516        5,72,27,447      instructions                     #    0.12  insn per cycle              (31.15%)
     1.997440516           4,71,391      cache-references                                                        (39.06%)
     1.997440516           2,58,972      cache-misses                     #   54.94% of all cache refs           (47.53%)
     1.997440516          74,52,375      L1-dcache-loads                                                         (53.61%)
     1.997440516           2,75,806      L1-dcache-load-misses            #    3.70% of all L1-dcache accesses   (61.06%)
     1.997440516          26,70,950      L1-dcache-stores                                                        (68.48%)
     1.997440516    <not supported>      L1-dcache-store-misses                                                
     1.997440516             14,296      l2_rqsts.demand_data_rd_hit                                             (73.96%)
     1.997440516              6,320      l2_rqsts.demand_data_rd_miss                                            (33.70%)
     1.997440516              9,879      LLC-loads                                                               (29.76%)
     1.997440516              3,365      LLC-load-misses                  #   34.06% of all LL-cache accesses    (25.07%)
     1.997440516           3,51,998      LLC-stores                                                              (7.57%)
     1.997440516                109      LLC-store-misses                                                        (4.55%)
     1.997440516          32,00,285      dTLB-loads                                                              (6.58%)
     1.997440516                405      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (9.36%)
     1.997440516          94,09,696      branch-loads                                                            (13.55%)
     1.997440516              5,228      branch-load-misses                                                      (17.98%)
     2.007597444       46,01,41,893      cpu-cycles                                                              (59.60%)
     2.007597444        7,61,84,582      instructions                     #    0.17  insn per cycle              (66.49%)
     2.007597444          12,13,196      cache-references                                                        (71.89%)
     2.007597444           9,77,357      cache-misses                     #   80.56% of all cache refs           (77.00%)
     2.007597444        1,26,56,616      L1-dcache-loads                                                         (73.57%)
     2.007597444          10,43,314      L1-dcache-load-misses            #    8.24% of all L1-dcache accesses   (67.32%)
     2.007597444          73,66,067      L1-dcache-stores                                                        (61.19%)
     2.007597444    <not supported>      L1-dcache-store-misses                                                
     2.007597444             93,909      l2_rqsts.demand_data_rd_hit                                             (54.68%)
     2.007597444             18,814      l2_rqsts.demand_data_rd_miss                                            (10.12%)
     2.007597444             51,985      LLC-loads                                                               (12.71%)
     2.007597444             48,665      LLC-load-misses                  #   93.61% of all LL-cache accesses    (15.79%)
     2.007597444          11,35,916      LLC-stores                                                              (11.76%)
     2.007597444           8,03,758      LLC-store-misses                                                        (14.79%)
     2.007597444        2,05,87,044      dTLB-loads                                                              (22.89%)
     2.007597444              2,735      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (31.80%)
     2.007597444        1,76,12,304      branch-loads                                                            (40.98%)
     2.007597444              9,394      branch-load-misses                                                      (50.78%)
     2.017820949       46,09,94,228      cpu-cycles                                                              (27.62%)
     2.017820949       12,17,02,999      instructions                     #    0.26  insn per cycle              (31.61%)
     2.017820949          20,23,631      cache-references                                                        (36.17%)
     2.017820949          13,75,213      cache-misses                     #   67.96% of all cache refs           (40.96%)
     2.017820949        1,89,54,494      L1-dcache-loads                                                         (40.16%)
     2.017820949          10,72,910      L1-dcache-load-misses            #    5.66% of all L1-dcache accesses   (42.70%)
     2.017820949          73,28,547      L1-dcache-stores                                                        (45.55%)
     2.017820949    <not supported>      L1-dcache-store-misses                                                
     2.017820949             76,236      l2_rqsts.demand_data_rd_hit                                             (50.41%)
     2.017820949             80,035      l2_rqsts.demand_data_rd_miss                                            (33.62%)
     2.017820949           1,21,808      LLC-loads                                                               (35.54%)
     2.017820949             28,199      LLC-load-misses                  #   23.15% of all LL-cache accesses    (36.35%)
     2.017820949          19,67,711      LLC-stores                                                              (16.36%)
     2.017820949          18,22,350      LLC-store-misses                                                        (12.94%)
     2.017820949        3,09,25,201      dTLB-loads                                                              (18.23%)
     2.017820949             47,629      dTLB-load-misses                 #    0.15% of all dTLB cache accesses  (22.18%)
     2.017820949        2,47,95,324      branch-loads                                                            (24.39%)
     2.017820949             30,950      branch-load-misses                                                      (26.33%)
     2.028286906       47,08,48,574      cpu-cycles                                                              (42.27%)
     2.028286906       14,93,03,694      instructions                     #    0.32  insn per cycle              (50.90%)
     2.028286906          30,19,826      cache-references                                                        (60.11%)
     2.028286906          22,80,352      cache-misses                     #   75.51% of all cache refs           (69.33%)
     2.028286906        3,58,17,526      L1-dcache-loads                                                         (74.00%)
     2.028286906          30,26,675      L1-dcache-load-misses            #    8.45% of all L1-dcache accesses   (76.06%)
     2.028286906        2,28,88,915      L1-dcache-stores                                                        (76.86%)
     2.028286906    <not supported>      L1-dcache-store-misses                                                
     2.028286906           2,63,123      l2_rqsts.demand_data_rd_hit                                             (75.65%)
     2.028286906           2,70,691      l2_rqsts.demand_data_rd_miss                                            (19.09%)
     2.028286906           2,94,861      LLC-loads                                                               (14.54%)
     2.028286906             36,417      LLC-load-misses                  #   12.35% of all LL-cache accesses    (11.51%)
     2.028286906          23,07,525      LLC-stores                                                              (5.35%)
     2.028286906          21,62,464      LLC-store-misses                                                        (7.28%)
     2.028286906        3,62,21,835      dTLB-loads                                                              (11.65%)
     2.028286906             72,770      dTLB-load-misses                 #    0.20% of all dTLB cache accesses  (17.32%)
     2.028286906        2,68,03,834      branch-loads                                                            (24.66%)
     2.028286906             31,063      branch-load-misses                                                      (32.49%)
     2.038744358       47,26,65,694      cpu-cycles                                                              (53.44%)
     2.038744358       11,79,31,452      instructions                     #    0.25  insn per cycle              (57.05%)
     2.038744358          27,45,532      cache-references                                                        (58.96%)
     2.038744358          19,65,118      cache-misses                     #   71.58% of all cache refs           (61.16%)
     2.038744358        2,87,89,248      L1-dcache-loads                                                         (55.18%)
     2.038744358          30,20,467      L1-dcache-load-misses            #   10.49% of all L1-dcache accesses   (50.50%)
     2.038744358        1,84,68,033      L1-dcache-stores                                                        (45.35%)
     2.038744358    <not supported>      L1-dcache-store-misses                                                
     2.038744358           3,76,487      l2_rqsts.demand_data_rd_hit                                             (41.62%)
     2.038744358           3,02,856      l2_rqsts.demand_data_rd_miss                                            (19.72%)
     2.038744358           3,29,639      LLC-loads                                                               (23.59%)
     2.038744358             30,642      LLC-load-misses                  #    9.30% of all LL-cache accesses    (27.21%)
     2.038744358          21,90,849      LLC-stores                                                              (16.60%)
     2.038744358          19,62,485      LLC-store-misses                                                        (17.40%)
     2.038744358        3,01,42,369      dTLB-loads                                                              (26.94%)
     2.038744358           1,89,562      dTLB-load-misses                 #    0.63% of all dTLB cache accesses  (35.84%)
     2.038744358        2,14,35,042      branch-loads                                                            (43.23%)
     2.038744358             24,545      branch-load-misses                                                      (48.88%)
     2.049411136       47,03,23,287      cpu-cycles                                                              (19.91%)
     2.049411136        7,18,40,825      instructions                     #    0.15  insn per cycle              (26.75%)
     2.049411136          26,41,663      cache-references                                                        (35.12%)
     2.049411136          15,30,883      cache-misses                     #   57.95% of all cache refs           (42.94%)
     2.049411136        1,91,63,161      L1-dcache-loads                                                         (50.24%)
     2.049411136          33,29,289      L1-dcache-load-misses            #   17.37% of all L1-dcache accesses   (58.50%)
     2.049411136        1,09,44,524      L1-dcache-stores                                                        (67.25%)
     2.049411136    <not supported>      L1-dcache-store-misses                                                
     2.049411136           7,64,502      l2_rqsts.demand_data_rd_hit                                             (75.09%)
     2.049411136           5,54,809      l2_rqsts.demand_data_rd_miss                                            (38.13%)
     2.049411136           6,15,018      LLC-loads                                                               (35.53%)
     2.049411136              9,118      LLC-load-misses                  #    1.48% of all LL-cache accesses    (29.23%)
     2.049411136          17,78,911      LLC-stores                                                              (5.85%)
     2.049411136          11,02,105      LLC-store-misses                                                        (3.32%)
     2.049411136        1,23,24,940      dTLB-loads                                                              (4.22%)
     2.049411136           6,35,097      dTLB-load-misses                 #    5.15% of all dTLB cache accesses  (5.78%)
     2.049411136        1,04,11,131      branch-loads                                                            (9.17%)
     2.049411136             10,149      branch-load-misses                                                      (13.87%)
     2.060084886       45,62,79,227      cpu-cycles                                                              (58.38%)
     2.060084886        2,13,44,610      instructions                     #    0.05  insn per cycle              (65.29%)
     2.060084886          27,90,818      cache-references                                                        (71.28%)
     2.060084886          10,07,773      cache-misses                     #   36.11% of all cache refs           (76.54%)
     2.060084886          78,68,646      L1-dcache-loads                                                         (72.86%)
     2.060084886          38,44,924      L1-dcache-load-misses            #   48.86% of all L1-dcache accesses   (66.46%)
     2.060084886          34,04,910      L1-dcache-stores                                                        (59.89%)
     2.060084886    <not supported>      L1-dcache-store-misses                                                
     2.060084886          10,69,740      l2_rqsts.demand_data_rd_hit                                             (53.41%)
     2.060084886           7,38,493      l2_rqsts.demand_data_rd_miss                                            (8.79%)
     2.060084886           7,10,909      LLC-loads                                                               (10.02%)
     2.060084886              9,982      LLC-load-misses                  #    1.40% of all LL-cache accesses    (14.61%)
     2.060084886          18,24,472      LLC-stores                                                              (13.99%)
     2.060084886           9,72,154      LLC-store-misses                                                        (16.54%)
     2.060084886          83,41,418      dTLB-loads                                                              (25.10%)
     2.060084886           8,00,574      dTLB-load-misses                 #    9.60% of all dTLB cache accesses  (33.69%)
     2.060084886          39,44,097      branch-loads                                                            (42.10%)
     2.060084886              2,436      branch-load-misses                                                      (50.28%)
     2.073802706       58,27,74,630      cpu-cycles                                                              (41.99%)
     2.073802706        2,00,65,533      instructions                     #    0.03  insn per cycle              (45.83%)
     2.073802706          38,95,031      cache-references                                                        (49.92%)
     2.073802706          12,46,599      cache-misses                     #   32.00% of all cache refs           (55.07%)
     2.073802706          89,91,491      L1-dcache-loads                                                         (54.31%)
     2.073802706          51,08,570      L1-dcache-load-misses            #   56.82% of all L1-dcache accesses   (54.30%)
     2.073802706          34,89,390      L1-dcache-stores                                                        (53.80%)
     2.073802706    <not supported>      L1-dcache-store-misses                                                
     2.073802706          13,49,202      l2_rqsts.demand_data_rd_hit                                             (52.55%)
     2.073802706           9,65,636      l2_rqsts.demand_data_rd_miss                                            (25.35%)
     2.073802706          10,65,924      LLC-loads                                                               (26.16%)
     2.073802706             10,030      LLC-load-misses                  #    0.94% of all LL-cache accesses    (26.30%)
     2.073802706          24,76,480      LLC-stores                                                              (13.32%)
     2.073802706          11,41,075      LLC-store-misses                                                        (13.19%)
     2.073802706          87,96,170      dTLB-loads                                                              (19.92%)
     2.073802706          11,63,531      dTLB-load-misses                 #   13.23% of all dTLB cache accesses  (27.50%)
     2.073802706          34,77,650      branch-loads                                                            (33.61%)
     2.073802706              2,779      branch-load-misses                                                      (38.71%)
     2.084314871       45,04,82,524      cpu-cycles                                                              (23.03%)
     2.084314871        1,39,84,492      instructions                     #    0.03  insn per cycle              (29.97%)
     2.084314871          29,18,990      cache-references                                                        (37.93%)
     2.084314871           9,31,509      cache-misses                     #   31.91% of all cache refs           (45.76%)
     2.084314871          64,43,107      L1-dcache-loads                                                         (50.00%)
     2.084314871          37,60,925      L1-dcache-load-misses            #   58.37% of all L1-dcache accesses   (56.75%)
     2.084314871          23,75,323      L1-dcache-stores                                                        (64.01%)
     2.084314871    <not supported>      L1-dcache-store-misses                                                
     2.084314871           9,83,712      l2_rqsts.demand_data_rd_hit                                             (71.28%)
     2.084314871           7,18,250      l2_rqsts.demand_data_rd_miss                                            (35.25%)
     2.084314871           8,09,596      LLC-loads                                                               (33.34%)
     2.084314871              6,884      LLC-load-misses                  #    0.85% of all LL-cache accesses    (29.53%)
     2.084314871          19,07,037      LLC-stores                                                              (8.46%)
     2.084314871           7,81,275      LLC-store-misses                                                        (4.95%)
     2.084314871          60,91,447      dTLB-loads                                                              (6.80%)
     2.084314871           8,37,418      dTLB-load-misses                 #   13.75% of all dTLB cache accesses  (8.65%)
     2.084314871          24,37,709      branch-loads                                                            (12.02%)
     2.084314871              1,929      branch-load-misses                                                      (16.38%)
     2.094875573       46,96,64,934      cpu-cycles                                                              (59.23%)
     2.094875573        1,44,11,108      instructions                     #    0.03  insn per cycle              (67.98%)
     2.094875573          30,49,030      cache-references                                                        (74.52%)
     2.094875573           9,60,804      cache-misses                     #   31.51% of all cache refs           (80.27%)
     2.094875573          66,66,992      L1-dcache-loads                                                         (77.04%)
     2.094875573          39,73,222      L1-dcache-load-misses            #   59.60% of all L1-dcache accesses   (70.95%)
     2.094875573          24,51,136      L1-dcache-stores                                                        (64.06%)
     2.094875573    <not supported>      L1-dcache-store-misses                                                
     2.094875573          10,34,474      l2_rqsts.demand_data_rd_hit                                             (57.41%)
     2.094875573           7,99,025      l2_rqsts.demand_data_rd_miss                                            (7.56%)
     2.094875573           8,57,769      LLC-loads                                                               (8.67%)
     2.094875573             10,856      LLC-load-misses                  #    1.27% of all LL-cache accesses    (11.49%)
     2.094875573          19,35,506      LLC-stores                                                              (11.69%)
     2.094875573           8,87,676      LLC-store-misses                                                        (15.32%)
     2.094875573          66,43,074      dTLB-loads                                                              (24.04%)
     2.094875573           9,27,752      dTLB-load-misses                 #   13.97% of all dTLB cache accesses  (32.54%)
     2.094875573          25,08,763      branch-loads                                                            (41.49%)
     2.094875573              2,008      branch-load-misses                                                      (50.22%)
     2.105446274       47,52,90,117      cpu-cycles                                                              (31.28%)
     2.105446274        1,42,75,516      instructions                     #    0.03  insn per cycle              (32.86%)
     2.105446274          30,81,896      cache-references                                                        (36.02%)
     2.105446274           9,63,414      cache-misses                     #   31.26% of all cache refs           (41.12%)
     2.105446274          67,63,750      L1-dcache-loads                                                         (39.18%)
     2.105446274          40,07,151      L1-dcache-load-misses            #   59.24% of all L1-dcache accesses   (40.08%)
     2.105446274          24,60,032      L1-dcache-stores                                                        (43.55%)
     2.105446274    <not supported>      L1-dcache-store-misses                                                
     2.105446274          10,44,808      l2_rqsts.demand_data_rd_hit                                             (47.49%)
     2.105446274           7,93,512      l2_rqsts.demand_data_rd_miss                                            (35.11%)
     2.105446274           8,69,181      LLC-loads                                                               (35.54%)
     2.105446274              7,889      LLC-load-misses                  #    0.91% of all LL-cache accesses    (34.78%)
     2.105446274          19,86,410      LLC-stores                                                              (17.17%)
     2.105446274           8,88,823      LLC-store-misses                                                        (16.03%)
     2.105446274          67,39,312      dTLB-loads                                                              (21.99%)
     2.105446274           9,45,983      dTLB-load-misses                 #   14.04% of all dTLB cache accesses  (26.86%)
     2.105446274          25,17,094      branch-loads                                                            (29.21%)
     2.105446274              1,423      branch-load-misses                                                      (31.05%)
     2.116069224       47,92,86,373      cpu-cycles                                                              (37.75%)
     2.116069224        1,45,35,773      instructions                     #    0.03  insn per cycle              (46.87%)
     2.116069224          30,99,133      cache-references                                                        (55.66%)
     2.116069224           9,64,199      cache-misses                     #   31.11% of all cache refs           (64.20%)
     2.116069224          67,56,089      L1-dcache-loads                                                         (71.48%)
     2.116069224          40,21,864      L1-dcache-load-misses            #   59.53% of all L1-dcache accesses   (77.49%)
     2.116069224          24,44,384      L1-dcache-stores                                                        (80.59%)
     2.116069224    <not supported>      L1-dcache-store-misses                                                
     2.116069224          10,42,917      l2_rqsts.demand_data_rd_hit                                             (81.19%)
     2.116069224           7,99,757      l2_rqsts.demand_data_rd_miss                                            (23.75%)
     2.116069224           8,65,900      LLC-loads                                                               (17.76%)
     2.116069224              5,986      LLC-load-misses                  #    0.69% of all LL-cache accesses    (12.78%)
     2.116069224          19,55,108      LLC-stores                                                              (2.93%)
     2.116069224           8,73,408      LLC-store-misses                                                        (3.14%)
     2.116069224          66,83,850      dTLB-loads                                                              (6.64%)
     2.116069224           9,43,670      dTLB-load-misses                 #   14.12% of all dTLB cache accesses  (11.26%)
     2.116069224          25,26,277      branch-loads                                                            (19.04%)
     2.116069224              1,759      branch-load-misses                                                      (27.50%)
     2.126587275       47,13,60,402      cpu-cycles                                                              (57.51%)
     2.126587275        1,39,32,422      instructions                     #    0.03  insn per cycle              (62.34%)
     2.126587275          30,54,529      cache-references                                                        (64.68%)
     2.126587275           9,57,232      cache-misses                     #   31.34% of all cache refs           (66.54%)
     2.126587275          66,19,538      L1-dcache-loads                                                         (59.28%)
     2.126587275          39,87,870      L1-dcache-load-misses            #   60.24% of all L1-dcache accesses   (51.30%)
     2.126587275          23,97,919      L1-dcache-stores                                                        (45.67%)
     2.126587275    <not supported>      L1-dcache-store-misses                                                
     2.126587275          10,35,750      l2_rqsts.demand_data_rd_hit                                             (41.10%)
     2.126587275           7,89,046      l2_rqsts.demand_data_rd_miss                                            (14.49%)
     2.126587275           8,59,897      LLC-loads                                                               (21.23%)
     2.126587275              7,642      LLC-load-misses                  #    0.89% of all LL-cache accesses    (27.12%)
     2.126587275          19,59,835      LLC-stores                                                              (17.57%)
     2.126587275           8,69,909      LLC-store-misses                                                        (18.43%)
     2.126587275          66,13,209      dTLB-loads                                                              (26.99%)
     2.126587275           9,30,101      dTLB-load-misses                 #   14.06% of all dTLB cache accesses  (35.65%)
     2.126587275          24,38,632      branch-loads                                                            (44.38%)
     2.126587275              2,300      branch-load-misses                                                      (51.94%)
     2.140813034       63,12,51,025      cpu-cycles                                                              (33.95%)
     2.140813034        1,91,59,992      instructions                     #    0.03  insn per cycle              (37.63%)
     2.140813034          41,23,441      cache-references                                                        (43.52%)
     2.140813034          12,83,011      cache-misses                     #   31.12% of all cache refs           (50.03%)
     2.140813034          89,18,243      L1-dcache-loads                                                         (50.70%)
     2.140813034          53,27,734      L1-dcache-load-misses            #   59.74% of all L1-dcache accesses   (51.51%)
     2.140813034          32,47,692      L1-dcache-stores                                                        (52.61%)
     2.140813034    <not supported>      L1-dcache-store-misses                                                
     2.140813034          13,84,430      l2_rqsts.demand_data_rd_hit                                             (54.87%)
     2.140813034          10,49,093      l2_rqsts.demand_data_rd_miss                                            (28.55%)
     2.140813034          11,46,555      LLC-loads                                                               (29.41%)
     2.140813034             12,070      LLC-load-misses                  #    1.05% of all LL-cache accesses    (28.86%)
     2.140813034          26,16,842      LLC-stores                                                              (12.90%)
     2.140813034          11,57,132      LLC-store-misses                                                        (12.51%)
     2.140813034          89,24,302      dTLB-loads                                                              (18.64%)
     2.140813034          12,38,487      dTLB-load-misses                 #   13.88% of all dTLB cache accesses  (23.54%)
     2.140813034          33,42,446      branch-loads                                                            (27.62%)
     2.140813034              4,173      branch-load-misses                                                      (30.72%)
     2.151377047       46,26,52,405      cpu-cycles                                                              (34.58%)
     2.151377047        1,37,58,563      instructions                     #    0.03  insn per cycle              (42.73%)
     2.151377047          29,90,607      cache-references                                                        (51.49%)
     2.151377047           9,48,110      cache-misses                     #   31.70% of all cache refs           (59.82%)
     2.151377047          64,44,443      L1-dcache-loads                                                         (65.94%)
     2.151377047          38,53,057      L1-dcache-load-misses            #   59.79% of all L1-dcache accesses   (71.86%)
     2.151377047          23,34,027      L1-dcache-stores                                                        (75.73%)
     2.151377047    <not supported>      L1-dcache-store-misses                                                
     2.151377047           9,92,431      l2_rqsts.demand_data_rd_hit                                             (76.44%)
     2.151377047           7,69,150      l2_rqsts.demand_data_rd_miss                                            (25.07%)
     2.151377047           8,42,623      LLC-loads                                                               (21.25%)
     2.151377047              6,343      LLC-load-misses                  #    0.75% of all LL-cache accesses    (17.21%)
     2.151377047          18,69,621      LLC-stores                                                              (5.48%)
     2.151377047           8,51,301      LLC-store-misses                                                        (4.02%)
     2.151377047          64,38,837      dTLB-loads                                                              (7.19%)
     2.151377047           9,11,904      dTLB-load-misses                 #   14.16% of all dTLB cache accesses  (12.08%)
     2.151377047          23,75,778      branch-loads                                                            (18.10%)
     2.151377047              2,064      branch-load-misses                                                      (25.24%)
     2.161986674       46,92,99,872      cpu-cycles                                                              (56.43%)
     2.161986674        1,39,97,181      instructions                     #    0.03  insn per cycle              (62.21%)
     2.161986674          30,40,266      cache-references                                                        (67.51%)
     2.161986674           9,55,313      cache-misses                     #   31.42% of all cache refs           (71.25%)
     2.161986674          65,82,795      L1-dcache-loads                                                         (65.41%)
     2.161986674          39,42,041      L1-dcache-load-misses            #   59.88% of all L1-dcache accesses   (57.82%)
     2.161986674          24,06,329      L1-dcache-stores                                                        (51.69%)
     2.161986674    <not supported>      L1-dcache-store-misses                                                
     2.161986674          10,33,810      l2_rqsts.demand_data_rd_hit                                             (47.59%)
     2.161986674           7,53,095      l2_rqsts.demand_data_rd_miss                                            (13.20%)
     2.161986674           8,50,908      LLC-loads                                                               (16.90%)
     2.161986674              7,611      LLC-load-misses                  #    0.89% of all LL-cache accesses    (22.10%)
     2.161986674          19,18,887      LLC-stores                                                              (15.54%)
     2.161986674           8,77,126      LLC-store-misses                                                        (17.51%)
     2.161986674          65,71,113      dTLB-loads                                                              (26.01%)
     2.161986674           9,19,430      dTLB-load-misses                 #   13.99% of all dTLB cache accesses  (34.27%)
     2.161986674          24,45,530      branch-loads                                                            (41.16%)
     2.161986674              2,828      branch-load-misses                                                      (48.93%)
     2.172560007       47,05,43,323      cpu-cycles                                                              (25.47%)
     2.172560007        1,40,31,258      instructions                     #    0.03  insn per cycle              (31.12%)
     2.172560007          30,49,188      cache-references                                                        (37.14%)
     2.172560007           9,56,753      cache-misses                     #   31.38% of all cache refs           (44.27%)
     2.172560007          66,36,513      L1-dcache-loads                                                         (46.73%)
     2.172560007          39,73,532      L1-dcache-load-misses            #   59.87% of all L1-dcache accesses   (50.99%)
     2.172560007          24,12,339      L1-dcache-stores                                                        (55.44%)
     2.172560007    <not supported>      L1-dcache-store-misses                                                
     2.172560007          10,28,334      l2_rqsts.demand_data_rd_hit                                             (61.52%)
     2.172560007           8,01,289      l2_rqsts.demand_data_rd_miss                                            (33.23%)
     2.172560007           8,68,323      LLC-loads                                                               (31.43%)
     2.172560007              8,838      LLC-load-misses                  #    1.02% of all LL-cache accesses    (30.11%)
     2.172560007          19,52,357      LLC-stores                                                              (13.42%)
     2.172560007           8,80,685      LLC-store-misses                                                        (10.46%)
     2.172560007          65,86,406      dTLB-loads                                                              (14.84%)
     2.172560007           9,29,169      dTLB-load-misses                 #   14.11% of all dTLB cache accesses  (17.22%)
     2.172560007          24,72,880      branch-loads                                                            (19.83%)
     2.172560007              1,552      branch-load-misses                                                      (22.55%)
     2.185819928       58,65,65,234      cpu-cycles                                                              (41.70%)
     2.185819928        1,76,31,196      instructions                     #    0.03  insn per cycle              (48.01%)
     2.185819928          38,11,808      cache-references                                                        (54.43%)
     2.185819928          11,84,111      cache-misses                     #   31.06% of all cache refs           (61.28%)
     2.185819928          82,48,568      L1-dcache-loads                                                         (65.03%)
     2.185819928          49,24,886      L1-dcache-load-misses            #   59.71% of all L1-dcache accesses   (67.77%)
     2.185819928          29,89,244      L1-dcache-stores                                                        (68.94%)
     2.185819928    <not supported>      L1-dcache-store-misses                                                
     2.185819928          12,65,547      l2_rqsts.demand_data_rd_hit                                             (67.11%)
     2.185819928           9,98,321      l2_rqsts.demand_data_rd_miss                                            (24.03%)
     2.185819928          10,77,409      LLC-loads                                                               (20.66%)
     2.185819928              9,341      LLC-load-misses                  #    0.87% of all LL-cache accesses    (17.49%)
     2.185819928          24,49,573      LLC-stores                                                              (6.69%)
     2.185819928          10,75,484      LLC-store-misses                                                        (8.44%)
     2.185819928          82,37,330      dTLB-loads                                                              (13.42%)
     2.185819928          11,61,975      dTLB-load-misses                 #   14.11% of all dTLB cache accesses  (20.24%)
     2.185819928          30,94,119      branch-loads                                                            (27.89%)
     2.185819928              2,657      branch-load-misses                                                      (34.85%)
#           time             counts unit events
     2.196334044       46,84,43,940      cpu-cycles                                                              (56.16%)
     2.196334044        1,40,96,759      instructions                     #    0.03  insn per cycle              (61.35%)
     2.196334044          30,51,846      cache-references                                                        (65.43%)
     2.196334044           9,56,578      cache-misses                     #   31.34% of all cache refs           (68.36%)
     2.196334044          66,63,675      L1-dcache-loads                                                         (61.82%)
     2.196334044          39,73,625      L1-dcache-load-misses            #   59.63% of all L1-dcache accesses   (55.66%)
     2.196334044          24,36,284      L1-dcache-stores                                                        (50.20%)
     2.196334044    <not supported>      L1-dcache-store-misses                                                
     2.196334044          10,30,975      l2_rqsts.demand_data_rd_hit                                             (46.04%)
     2.196334044           7,64,287      l2_rqsts.demand_data_rd_miss                                            (15.28%)
     2.196334044           8,55,668      LLC-loads                                                               (19.30%)
     2.196334044              8,463      LLC-load-misses                  #    0.99% of all LL-cache accesses    (23.73%)
     2.196334044          19,68,339      LLC-stores                                                              (16.08%)
     2.196334044           8,78,356      LLC-store-misses                                                        (17.24%)
     2.196334044          66,20,786      dTLB-loads                                                              (25.83%)
     2.196334044           9,28,905      dTLB-load-misses                 #   14.03% of all dTLB cache accesses  (34.36%)
     2.196334044          24,60,652      branch-loads                                                            (41.98%)
     2.196334044              1,902      branch-load-misses                                                      (49.50%)
     2.206926048       46,06,89,039      cpu-cycles                                                              (23.56%)
     2.206926048        1,41,24,420      instructions                     #    0.03  insn per cycle              (29.12%)
     2.206926048          30,23,809      cache-references                                                        (35.65%)
     2.206926048           9,48,273      cache-misses                     #   31.36% of all cache refs           (42.10%)
     2.206926048          65,94,985      L1-dcache-loads                                                         (45.11%)
     2.206926048          39,21,593      L1-dcache-load-misses            #   59.46% of all L1-dcache accesses   (49.66%)
     2.206926048          24,10,661      L1-dcache-stores                                                        (55.59%)
     2.206926048    <not supported>      L1-dcache-store-misses                                                
     2.206926048          10,03,199      l2_rqsts.demand_data_rd_hit                                             (63.50%)
     2.206926048           7,85,531      l2_rqsts.demand_data_rd_miss                                            (35.94%)
     2.206926048           8,53,579      LLC-loads                                                               (34.55%)
     2.206926048              6,242      LLC-load-misses                  #    0.73% of all LL-cache accesses    (31.52%)
     2.206926048          18,97,078      LLC-stores                                                              (12.24%)
     2.206926048           8,59,775      LLC-store-misses                                                        (9.54%)
     2.206926048          64,50,283      dTLB-loads                                                              (13.14%)
     2.206926048           9,10,979      dTLB-load-misses                 #   14.12% of all dTLB cache accesses  (15.03%)
     2.206926048          24,76,434      branch-loads                                                            (17.04%)
     2.206926048              2,177      branch-load-misses                                                      (19.93%)
     2.217476629       46,85,60,088      cpu-cycles                                                              (54.50%)
     2.217476629        1,38,22,689      instructions                     #    0.03  insn per cycle              (63.01%)
     2.217476629          30,43,313      cache-references                                                        (71.11%)
     2.217476629           9,51,099      cache-misses                     #   31.25% of all cache refs           (78.09%)
     2.217476629          65,67,765      L1-dcache-loads                                                         (77.52%)
     2.217476629          39,37,925      L1-dcache-load-misses            #   59.96% of all L1-dcache accesses   (74.59%)
     2.217476629          23,78,919      L1-dcache-stores                                                        (70.92%)
     2.217476629    <not supported>      L1-dcache-store-misses                                                
     2.217476629          10,27,616      l2_rqsts.demand_data_rd_hit                                             (64.49%)
     2.217476629           7,61,301      l2_rqsts.demand_data_rd_miss                                            (9.93%)
     2.217476629           8,47,428      LLC-loads                                                               (9.44%)
     2.217476629              6,000      LLC-load-misses                  #    0.71% of all LL-cache accesses    (10.28%)
     2.217476629          19,40,975      LLC-stores                                                              (9.41%)
     2.217476629           8,78,549      LLC-store-misses                                                        (11.75%)
     2.217476629          65,05,254      dTLB-loads                                                              (18.63%)
     2.217476629           9,22,456      dTLB-load-misses                 #   14.18% of all dTLB cache accesses  (26.54%)
     2.217476629          23,88,671      branch-loads                                                            (35.30%)
     2.217476629              1,747      branch-load-misses                                                      (45.09%)
     2.228007968       47,00,37,883      cpu-cycles                                                              (38.45%)
     2.228007968        1,39,38,703      instructions                     #    0.03  insn per cycle              (39.96%)
     2.228007968          30,60,397      cache-references                                                        (42.22%)
     2.228007968           9,58,950      cache-misses                     #   31.33% of all cache refs           (46.14%)
     2.228007968          66,61,289      L1-dcache-loads                                                         (44.26%)
     2.228007968          39,84,085      L1-dcache-load-misses            #   59.81% of all L1-dcache accesses   (42.92%)
     2.228007968          24,18,692      L1-dcache-stores                                                        (42.08%)
     2.228007968    <not supported>      L1-dcache-store-misses                                                
     2.228007968          10,28,791      l2_rqsts.demand_data_rd_hit                                             (44.56%)
     2.228007968           7,94,931      l2_rqsts.demand_data_rd_miss                                            (29.57%)
     2.228007968           8,61,072      LLC-loads                                                               (31.73%)
     2.228007968              9,370      LLC-load-misses                  #    1.09% of all LL-cache accesses    (34.10%)
     2.228007968          19,51,430      LLC-stores                                                              (17.42%)
     2.228007968           8,77,869      LLC-store-misses                                                        (16.55%)
     2.228007968          65,81,360      dTLB-loads                                                              (23.94%)
     2.228007968           9,29,750      dTLB-load-misses                 #   14.13% of all dTLB cache accesses  (29.60%)
     2.228007968          24,28,935      branch-loads                                                            (33.56%)
     2.228007968              1,436      branch-load-misses                                                      (37.11%)
     2.241833140       61,29,67,441      cpu-cycles                                                              (31.68%)
     2.241833140        1,81,69,707      instructions                     #    0.03  insn per cycle              (38.56%)
     2.241833140          39,92,142      cache-references                                                        (45.24%)
     2.241833140          12,43,083      cache-misses                     #   31.14% of all cache refs           (51.93%)
     2.241833140          85,93,697      L1-dcache-loads                                                         (55.61%)
     2.241833140          51,48,801      L1-dcache-load-misses            #   59.91% of all L1-dcache accesses   (59.14%)
     2.241833140          30,93,154      L1-dcache-stores                                                        (63.02%)
     2.241833140    <not supported>      L1-dcache-store-misses                                                
     2.241833140          13,24,086      l2_rqsts.demand_data_rd_hit                                             (65.90%)
     2.241833140          10,04,386      l2_rqsts.demand_data_rd_miss                                            (30.27%)
     2.241833140          10,98,315      LLC-loads                                                               (29.49%)
     2.241833140             13,336      LLC-load-misses                  #    1.21% of all LL-cache accesses    (26.76%)
     2.241833140          25,44,575      LLC-stores                                                              (8.05%)
     2.241833140          11,58,089      LLC-store-misses                                                        (6.50%)
     2.241833140          86,01,816      dTLB-loads                                                              (10.34%)
     2.241833140          12,05,589      dTLB-load-misses                 #   14.02% of all dTLB cache accesses  (14.69%)
     2.241833140          32,00,552      branch-loads                                                            (19.83%)
     2.241833140              1,985      branch-load-misses                                                      (25.23%)
     2.252381355       46,81,46,576      cpu-cycles                                                              (53.69%)
     2.252381355        1,40,87,293      instructions                     #    0.03  insn per cycle              (63.34%)
     2.252381355          30,26,866      cache-references                                                        (71.40%)
     2.252381355           9,48,840      cache-misses                     #   31.35% of all cache refs           (79.01%)
     2.252381355          65,92,223      L1-dcache-loads                                                         (77.92%)
     2.252381355          39,25,181      L1-dcache-load-misses            #   59.54% of all L1-dcache accesses   (74.50%)
     2.252381355          24,17,804      L1-dcache-stores                                                        (70.36%)
     2.252381355    <not supported>      L1-dcache-store-misses                                                
     2.252381355          10,16,958      l2_rqsts.demand_data_rd_hit                                             (64.78%)
     2.252381355           7,97,294      l2_rqsts.demand_data_rd_miss                                            (9.47%)
     2.252381355           8,76,352      LLC-loads                                                               (8.45%)
     2.252381355              9,504      LLC-load-misses                  #    1.08% of all LL-cache accesses    (9.74%)
     2.252381355          19,27,565      LLC-stores                                                              (10.11%)
     2.252381355           8,59,261      LLC-store-misses                                                        (12.96%)
     2.252381355          64,74,560      dTLB-loads                                                              (19.71%)
     2.252381355           9,14,672      dTLB-load-misses                 #   14.13% of all dTLB cache accesses  (27.38%)
     2.252381355          24,08,307      branch-loads                                                            (35.85%)
     2.252381355              2,329      branch-load-misses                                                      (44.64%)
     2.262969932       47,64,18,312      cpu-cycles                                                              (38.92%)
     2.262969932        1,39,75,393      instructions                     #    0.03  insn per cycle              (41.28%)
     2.262969932          30,71,584      cache-references                                                        (43.90%)
     2.262969932           9,56,486      cache-misses                     #   31.14% of all cache refs           (47.68%)
     2.262969932          66,73,355      L1-dcache-loads                                                         (44.76%)
     2.262969932          40,14,857      L1-dcache-load-misses            #   60.16% of all L1-dcache accesses   (43.66%)
     2.262969932          24,18,291      L1-dcache-stores                                                        (43.34%)
     2.262969932    <not supported>      L1-dcache-store-misses                                                
     2.262969932          10,50,564      l2_rqsts.demand_data_rd_hit                                             (44.82%)
     2.262969932           8,11,022      l2_rqsts.demand_data_rd_miss                                            (29.31%)
     2.262969932           8,77,793      LLC-loads                                                               (30.84%)
     2.262969932              7,518      LLC-load-misses                  #    0.86% of all LL-cache accesses    (32.28%)
     2.262969932          19,73,797      LLC-stores                                                              (17.21%)
     2.262969932           8,72,311      LLC-store-misses                                                        (16.86%)
     2.262969932          66,08,033      dTLB-loads                                                              (24.43%)
     2.262969932           9,34,079      dTLB-load-misses                 #   14.14% of all dTLB cache accesses  (30.12%)
     2.262969932          24,36,971      branch-loads                                                            (34.33%)
     2.262969932              1,384      branch-load-misses                                                      (37.35%)
     2.273528625       47,02,43,172      cpu-cycles                                                              (32.37%)
     2.273528625        1,39,81,040      instructions                     #    0.03  insn per cycle              (39.73%)
     2.273528625          30,63,366      cache-references                                                        (48.17%)
     2.273528625           9,52,109      cache-misses                     #   31.08% of all cache refs           (56.73%)
     2.273528625          66,06,567      L1-dcache-loads                                                         (63.06%)
     2.273528625          39,32,823      L1-dcache-load-misses            #   59.53% of all L1-dcache accesses   (70.17%)
     2.273528625          24,02,568      L1-dcache-stores                                                        (75.05%)
     2.273528625    <not supported>      L1-dcache-store-misses                                                
     2.273528625          10,10,314      l2_rqsts.demand_data_rd_hit                                             (77.79%)
     2.273528625           7,85,649      l2_rqsts.demand_data_rd_miss                                            (28.78%)
     2.273528625           8,51,959      LLC-loads                                                               (23.57%)
     2.273528625              7,902      LLC-load-misses                  #    0.93% of all LL-cache accesses    (18.32%)
     2.273528625          20,28,057      LLC-stores                                                              (5.15%)
     2.273528625           8,98,769      LLC-store-misses                                                        (3.94%)
     2.273528625          67,18,718      dTLB-loads                                                              (6.78%)
     2.273528625           9,38,150      dTLB-load-misses                 #   13.96% of all dTLB cache accesses  (11.11%)
     2.273528625          24,53,270      branch-loads                                                            (17.35%)
     2.273528625              1,430      branch-load-misses                                                      (24.75%)
     2.284104885       47,48,93,595      cpu-cycles                                                              (56.96%)
     2.284104885        1,40,06,773      instructions                     #    0.03  insn per cycle              (62.46%)
     2.284104885          30,81,033      cache-references                                                        (66.65%)
     2.284104885           9,58,314      cache-misses                     #   31.10% of all cache refs           (69.65%)
     2.284104885          66,43,163      L1-dcache-loads                                                         (65.07%)
     2.284104885          39,99,156      L1-dcache-load-misses            #   60.20% of all L1-dcache accesses   (58.47%)
     2.284104885          24,21,611      L1-dcache-stores                                                        (51.87%)
     2.284104885    <not supported>      L1-dcache-store-misses                                                
     2.284104885          10,43,163      l2_rqsts.demand_data_rd_hit                                             (47.68%)
     2.284104885           7,97,482      l2_rqsts.demand_data_rd_miss                                            (13.34%)
     2.284104885           8,63,311      LLC-loads                                                               (18.41%)
     2.284104885              8,032      LLC-load-misses                  #    0.93% of all LL-cache accesses    (23.78%)
     2.284104885          19,62,328      LLC-stores                                                              (14.34%)
     2.284104885           8,76,614      LLC-store-misses                                                        (15.52%)
     2.284104885          65,74,746      dTLB-loads                                                              (24.12%)
     2.284104885           9,27,039      dTLB-load-misses                 #   14.10% of all dTLB cache accesses  (32.66%)
     2.284104885          24,35,946      branch-loads                                                            (41.33%)
     2.284104885              1,863      branch-load-misses                                                      (49.65%)
     2.297830802       61,30,46,751      cpu-cycles                                                              (36.79%)
     2.297830802        1,83,83,819      instructions                     #    0.03  insn per cycle              (41.76%)
     2.297830802          39,72,901      cache-references                                                        (46.77%)
     2.297830802          12,36,203      cache-misses                     #   31.12% of all cache refs           (52.54%)
     2.297830802          86,42,587      L1-dcache-loads                                                         (51.50%)
     2.297830802          51,68,567      L1-dcache-load-misses            #   59.80% of all L1-dcache accesses   (50.90%)
     2.297830802          31,63,757      L1-dcache-stores                                                        (51.63%)
     2.297830802    <not supported>      L1-dcache-store-misses                                                
     2.297830802          13,40,238      l2_rqsts.demand_data_rd_hit                                             (53.50%)
     2.297830802          10,40,192      l2_rqsts.demand_data_rd_miss                                            (27.58%)
     2.297830802          11,24,227      LLC-loads                                                               (27.59%)
     2.297830802              9,589      LLC-load-misses                  #    0.85% of all LL-cache accesses    (27.30%)
     2.297830802          25,28,659      LLC-stores                                                              (14.14%)
     2.297830802          11,38,453      LLC-store-misses                                                        (14.46%)
     2.297830802          86,28,950      dTLB-loads                                                              (21.12%)
     2.297830802          12,02,731      dTLB-load-misses                 #   13.94% of all dTLB cache accesses  (26.16%)
     2.297830802          32,24,601      branch-loads                                                            (30.39%)
     2.297830802              2,188      branch-load-misses                                                      (33.68%)
     2.311825754       62,75,37,502      cpu-cycles                                                              (31.56%)
     2.311825754        1,86,91,301      instructions                     #    0.03  insn per cycle              (37.46%)
     2.311825754          40,91,431      cache-references                                                        (44.47%)
     2.311825754          12,70,042      cache-misses                     #   31.04% of all cache refs           (51.67%)
     2.311825754          88,68,607      L1-dcache-loads                                                         (52.97%)
     2.311825754          53,13,352      L1-dcache-load-misses            #   59.91% of all L1-dcache accesses   (54.79%)
     2.311825754          32,03,506      L1-dcache-stores                                                        (57.58%)
     2.311825754    <not supported>      L1-dcache-store-misses                                                
     2.311825754          13,68,658      l2_rqsts.demand_data_rd_hit                                             (61.57%)
     2.311825754          10,44,045      l2_rqsts.demand_data_rd_miss                                            (27.79%)
     2.311825754          11,43,759      LLC-loads                                                               (28.42%)
     2.311825754              9,597      LLC-load-misses                  #    0.84% of all LL-cache accesses    (28.89%)
     2.311825754          25,94,991      LLC-stores                                                              (12.21%)
     2.311825754          11,45,739      LLC-store-misses                                                        (10.10%)
     2.311825754          88,32,838      dTLB-loads                                                              (13.73%)
     2.311825754          12,28,393      dTLB-load-misses                 #   13.91% of all dTLB cache accesses  (17.37%)
     2.311825754          32,73,457      branch-loads                                                            (21.81%)
     2.311825754              1,831      branch-load-misses                                                      (26.37%)
     2.325829583       62,50,51,154      cpu-cycles                                                              (38.80%)
     2.325829583        1,84,85,228      instructions                     #    0.03  insn per cycle              (45.38%)
     2.325829583          40,58,352      cache-references                                                        (51.96%)
     2.325829583          12,62,207      cache-misses                     #   31.10% of all cache refs           (58.68%)
     2.325829583          87,74,737      L1-dcache-loads                                                         (61.79%)
     2.325829583          52,55,302      L1-dcache-load-misses            #   59.89% of all L1-dcache accesses   (65.34%)
     2.325829583          31,55,178      L1-dcache-stores                                                        (67.46%)
     2.325829583    <not supported>      L1-dcache-store-misses                                                
     2.325829583          13,46,486      l2_rqsts.demand_data_rd_hit                                             (68.02%)
     2.325829583          10,48,518      l2_rqsts.demand_data_rd_miss                                            (25.79%)
     2.325829583          11,45,502      LLC-loads                                                               (22.89%)
     2.325829583              9,325      LLC-load-misses                  #    0.81% of all LL-cache accesses    (19.83%)
     2.325829583          25,84,501      LLC-stores                                                              (7.95%)
     2.325829583          11,57,767      LLC-store-misses                                                        (7.80%)
     2.325829583          87,67,665      dTLB-loads                                                              (12.75%)
     2.325829583          12,30,409      dTLB-load-misses                 #   14.03% of all dTLB cache accesses  (18.34%)
     2.325829583          31,97,312      branch-loads                                                            (24.21%)
     2.325829583              1,632      branch-load-misses                                                      (30.99%)
     2.336372476       47,25,62,122      cpu-cycles                                                              (55.34%)
     2.336372476        1,38,63,761      instructions                     #    0.03  insn per cycle              (63.15%)
     2.336372476          30,62,224      cache-references                                                        (68.90%)
     2.336372476           9,55,374      cache-misses                     #   31.20% of all cache refs           (73.58%)
     2.336372476          66,18,624      L1-dcache-loads                                                         (70.71%)
     2.336372476          39,89,412      L1-dcache-load-misses            #   60.28% of all L1-dcache accesses   (66.58%)
     2.336372476          24,02,456      L1-dcache-stores                                                        (61.28%)
     2.336372476    <not supported>      L1-dcache-store-misses                                                
     2.336372476          10,35,588      l2_rqsts.demand_data_rd_hit                                             (55.98%)
     2.336372476           7,82,399      l2_rqsts.demand_data_rd_miss                                            (12.53%)
     2.336372476           8,58,195      LLC-loads                                                               (13.19%)
     2.336372476              8,146      LLC-load-misses                  #    0.95% of all LL-cache accesses    (16.94%)
     2.336372476          19,34,736      LLC-stores                                                              (12.57%)
     2.336372476           8,70,805      LLC-store-misses                                                        (13.80%)
     2.336372476          65,71,502      dTLB-loads                                                              (21.45%)
     2.336372476           9,25,947      dTLB-load-misses                 #   14.09% of all dTLB cache accesses  (29.66%)
     2.336372476          24,22,315      branch-loads                                                            (38.29%)
     2.336372476              1,569      branch-load-misses                                                      (47.01%)
     2.346937062       47,05,49,588      cpu-cycles                                                              (34.70%)
     2.346937062        1,39,46,366      instructions                     #    0.03  insn per cycle              (38.91%)
     2.346937062          30,57,219      cache-references                                                        (44.35%)
     2.346937062           9,53,351      cache-misses                     #   31.18% of all cache refs           (50.06%)
     2.346937062          66,37,600      L1-dcache-loads                                                         (49.07%)
     2.346937062          39,63,711      L1-dcache-load-misses            #   59.72% of all L1-dcache accesses   (48.80%)
     2.346937062          24,14,070      L1-dcache-stores                                                        (49.07%)
     2.346937062    <not supported>      L1-dcache-store-misses                                                
     2.346937062          10,28,690      l2_rqsts.demand_data_rd_hit                                             (51.90%)
     2.346937062           8,08,673      l2_rqsts.demand_data_rd_miss                                            (27.49%)
     2.346937062           8,75,662      LLC-loads                                                               (29.72%)
     2.346937062              6,974      LLC-load-misses                  #    0.80% of all LL-cache accesses    (31.40%)
     2.346937062          19,42,368      LLC-stores                                                              (15.60%)
     2.346937062           8,67,942      LLC-store-misses                                                        (13.60%)
     2.346937062          65,91,101      dTLB-loads                                                              (19.70%)
     2.346937062           9,27,086      dTLB-load-misses                 #   14.07% of all dTLB cache accesses  (24.77%)
     2.346937062          23,91,912      branch-loads                                                            (29.20%)
     2.346937062              1,388      branch-load-misses                                                      (33.12%)
     2.357497880       47,44,26,197      cpu-cycles                                                              (38.23%)
     2.357497880        1,42,91,109      instructions                     #    0.03  insn per cycle              (45.92%)
     2.357497880          31,00,681      cache-references                                                        (53.71%)
     2.357497880           9,59,246      cache-misses                     #   30.94% of all cache refs           (61.85%)
     2.357497880          66,93,522      L1-dcache-loads                                                         (66.86%)
     2.357497880          39,87,421      L1-dcache-load-misses            #   59.57% of all L1-dcache accesses   (68.90%)
     2.357497880          24,25,693      L1-dcache-stores                                                        (69.72%)
     2.357497880    <not supported>      L1-dcache-store-misses                                                
     2.357497880          10,22,283      l2_rqsts.demand_data_rd_hit                                             (69.26%)
     2.357497880           7,96,551      l2_rqsts.demand_data_rd_miss                                            (23.01%)
     2.357497880           8,73,171      LLC-loads                                                               (20.58%)
     2.357497880              6,670      LLC-load-misses                  #    0.76% of all LL-cache accesses    (17.70%)
     2.357497880          19,54,814      LLC-stores                                                              (5.98%)
     2.357497880           8,65,692      LLC-store-misses                                                        (7.33%)
     2.357497880          66,43,003      dTLB-loads                                                              (12.50%)
     2.357497880           9,36,953      dTLB-load-misses                 #   14.10% of all dTLB cache accesses  (18.73%)
     2.357497880          24,65,487      branch-loads                                                            (24.51%)
     2.357497880              2,617      branch-load-misses                                                      (30.14%)
     2.368059045       47,34,49,569      cpu-cycles                                                              (47.40%)
     2.368059045        1,40,14,015      instructions                     #    0.03  insn per cycle              (52.09%)
     2.368059045          30,66,704      cache-references                                                        (56.48%)
     2.368059045           9,56,904      cache-misses                     #   31.20% of all cache refs           (59.82%)
     2.368059045          66,56,260      L1-dcache-loads                                                         (56.14%)
     2.368059045          39,94,981      L1-dcache-load-misses            #   60.02% of all L1-dcache accesses   (54.49%)
     2.368059045          24,15,867      L1-dcache-stores                                                        (53.56%)
     2.368059045    <not supported>      L1-dcache-store-misses                                                
     2.368059045          10,45,089      l2_rqsts.demand_data_rd_hit                                             (52.54%)
     2.368059045           7,85,877      l2_rqsts.demand_data_rd_miss                                            (24.84%)
     2.368059045           8,61,798      LLC-loads                                                               (25.38%)
     2.368059045              7,466      LLC-load-misses                  #    0.87% of all LL-cache accesses    (25.54%)
     2.368059045          19,56,983      LLC-stores                                                              (13.13%)
     2.368059045           8,79,231      LLC-store-misses                                                        (13.88%)
     2.368059045          65,97,695      dTLB-loads                                                              (20.82%)
     2.368059045           9,30,857      dTLB-load-misses                 #   14.11% of all dTLB cache accesses  (27.84%)
     2.368059045          24,41,156      branch-loads                                                            (35.60%)
     2.368059045              1,195      branch-load-misses                                                      (42.16%)
     2.378598777       47,30,28,417      cpu-cycles                                                              (34.50%)
     2.378598777        1,42,25,511      instructions                     #    0.03  insn per cycle              (40.92%)
     2.378598777          30,59,245      cache-references                                                        (45.31%)
     2.378598777           9,54,362      cache-misses                     #   31.20% of all cache refs           (50.43%)
     2.378598777          66,71,401      L1-dcache-loads                                                         (50.99%)
     2.378598777          39,85,532      L1-dcache-load-misses            #   59.74% of all L1-dcache accesses   (52.65%)
     2.378598777          24,14,119      L1-dcache-stores                                                        (54.59%)
     2.378598777    <not supported>      L1-dcache-store-misses                                                
     2.378598777          10,17,313      l2_rqsts.demand_data_rd_hit                                             (58.05%)
     2.378598777           8,01,099      l2_rqsts.demand_data_rd_miss                                            (27.92%)
     2.378598777           8,57,871      LLC-loads                                                               (28.43%)
     2.378598777              6,491      LLC-load-misses                  #    0.76% of all LL-cache accesses    (29.22%)
     2.378598777          19,31,762      LLC-stores                                                              (13.90%)
     2.378598777           8,76,464      LLC-store-misses                                                        (11.40%)
     2.378598777          66,40,188      dTLB-loads                                                              (16.45%)
     2.378598777           9,36,086      dTLB-load-misses                 #   14.10% of all dTLB cache accesses  (20.01%)
     2.378598777          24,76,177      branch-loads                                                            (24.06%)
     2.378598777              1,697      branch-load-misses                                                      (28.87%)
     2.389186636       45,72,23,650      cpu-cycles                                                              (50.35%)
     2.389186636        1,34,44,230      instructions                     #    0.03  insn per cycle              (57.06%)
     2.389186636          29,37,318      cache-references                                                        (65.56%)
     2.389186636           9,26,422      cache-misses                     #   31.54% of all cache refs           (73.17%)
     2.389186636          63,77,175      L1-dcache-loads                                                         (72.64%)
     2.389186636          38,49,053      L1-dcache-load-misses            #   60.36% of all L1-dcache accesses   (70.88%)
     2.389186636          23,17,869      L1-dcache-stores                                                        (67.89%)
     2.389186636    <not supported>      L1-dcache-store-misses                                                
     2.389186636           9,79,804      l2_rqsts.demand_data_rd_hit                                             (62.98%)
     2.389186636           7,93,755      l2_rqsts.demand_data_rd_miss                                            (12.69%)
     2.389186636           8,11,034      LLC-loads                                                               (11.71%)
     2.389186636              6,217      LLC-load-misses                  #    0.77% of all LL-cache accesses    (13.19%)
     2.389186636          18,71,755      LLC-stores                                                              (10.80%)
     2.389186636           8,48,148      LLC-store-misses                                                        (12.70%)
     2.389186636          63,34,963      dTLB-loads                                                              (18.71%)
     2.389186636           8,93,193      dTLB-load-misses                 #   14.10% of all dTLB cache accesses  (25.93%)
     2.389186636          23,44,419      branch-loads                                                            (33.90%)
     2.389186636              1,310      branch-load-misses                                                      (42.05%)
     2.399721797       45,84,23,415      cpu-cycles                                                              (37.44%)
     2.399721797        1,26,39,400      instructions                     #    0.03  insn per cycle              (40.49%)
     2.399721797          27,67,578      cache-references                                                        (44.61%)
     2.399721797           8,97,579      cache-misses                     #   32.43% of all cache refs           (48.88%)
     2.399721797          59,84,046      L1-dcache-loads                                                         (46.83%)
     2.399721797          36,40,414      L1-dcache-load-misses            #   60.84% of all L1-dcache accesses   (46.64%)
     2.399721797          22,13,639      L1-dcache-stores                                                        (46.79%)
     2.399721797    <not supported>      L1-dcache-store-misses                                                
     2.399721797           9,64,751      l2_rqsts.demand_data_rd_hit                                             (48.87%)
     2.399721797           7,54,810      l2_rqsts.demand_data_rd_miss                                            (29.18%)
     2.399721797           7,91,909      LLC-loads                                                               (30.12%)
     2.399721797              9,423      LLC-load-misses                  #    1.19% of all LL-cache accesses    (31.53%)
     2.399721797          17,51,317      LLC-stores                                                              (15.93%)
     2.399721797           8,36,007      LLC-store-misses                                                        (15.21%)
     2.399721797          59,21,492      dTLB-loads                                                              (21.75%)
     2.399721797           8,30,647      dTLB-load-misses                 #   14.03% of all dTLB cache accesses  (27.22%)
     2.399721797          21,89,061      branch-loads                                                            (31.90%)
     2.399721797              2,212      branch-load-misses                                                      (35.58%)
     2.410346180       47,44,27,624      cpu-cycles                                                              (37.77%)
     2.410346180        1,39,24,164      instructions                     #    0.03  insn per cycle              (45.41%)
     2.410346180          30,72,033      cache-references                                                        (53.14%)
     2.410346180           9,63,210      cache-misses                     #   31.35% of all cache refs           (60.91%)
     2.410346180          66,23,811      L1-dcache-loads                                                         (66.35%)
     2.410346180          39,76,867      L1-dcache-load-misses            #   60.04% of all L1-dcache accesses   (69.64%)
     2.410346180          23,95,318      L1-dcache-stores                                                        (71.77%)
     2.410346180    <not supported>      L1-dcache-store-misses                                                
     2.410346180          10,18,846      l2_rqsts.demand_data_rd_hit                                             (71.64%)
     2.410346180           8,10,684      l2_rqsts.demand_data_rd_miss                                            (25.28%)
     2.410346180           8,71,984      LLC-loads                                                               (21.68%)
     2.410346180              6,561      LLC-load-misses                  #    0.75% of all LL-cache accesses    (17.18%)
     2.410346180          19,56,449      LLC-stores                                                              (4.98%)
     2.410346180           8,92,326      LLC-store-misses                                                        (6.20%)
     2.410346180          65,68,869      dTLB-loads                                                              (11.01%)
     2.410346180           9,34,525      dTLB-load-misses                 #   14.23% of all dTLB cache accesses  (16.88%)
     2.410346180          24,32,009      branch-loads                                                            (23.33%)
     2.410346180              2,988      branch-load-misses                                                      (30.11%)
     2.420906391       46,42,21,730      cpu-cycles                                                              (50.57%)
     2.420906391        1,38,01,014      instructions                     #    0.03  insn per cycle              (56.10%)
     2.420906391          29,81,647      cache-references                                                        (59.22%)
     2.420906391           9,34,459      cache-misses                     #   31.34% of all cache refs           (62.29%)
     2.420906391          64,64,057      L1-dcache-loads                                                         (57.81%)
     2.420906391          38,43,696      L1-dcache-load-misses            #   59.46% of all L1-dcache accesses   (53.39%)
     2.420906391          23,60,669      L1-dcache-stores                                                        (51.11%)
     2.420906391    <not supported>      L1-dcache-store-misses                                                
     2.420906391           9,89,580      l2_rqsts.demand_data_rd_hit                                             (48.86%)
     2.420906391           7,45,835      l2_rqsts.demand_data_rd_miss                                            (19.80%)
     2.420906391           8,23,980      LLC-loads                                                               (23.81%)
     2.420906391             11,146      LLC-load-misses                  #    1.35% of all LL-cache accesses    (26.31%)
     2.420906391          18,84,897      LLC-stores                                                              (14.67%)
     2.420906391           8,57,079      LLC-store-misses                                                        (15.27%)
     2.420906391          64,26,605      dTLB-loads                                                              (22.56%)
     2.420906391           8,89,292      dTLB-load-misses                 #   13.84% of all dTLB cache accesses  (30.37%)
     2.420906391          23,88,540      branch-loads                                                            (37.05%)
     2.420906391              2,558      branch-load-misses                                                      (43.50%)
     2.431507592       47,60,80,747      cpu-cycles                                                              (30.21%)
     2.431507592        1,40,40,198      instructions                     #    0.03  insn per cycle              (36.02%)
     2.431507592          30,36,966      cache-references                                                        (43.60%)
     2.431507592           9,54,723      cache-misses                     #   31.44% of all cache refs           (51.97%)
     2.431507592          65,95,636      L1-dcache-loads                                                         (52.89%)
     2.431507592          39,48,359      L1-dcache-load-misses            #   59.86% of all L1-dcache accesses   (55.78%)
     2.431507592          23,93,447      L1-dcache-stores                                                        (60.20%)
     2.431507592    <not supported>      L1-dcache-store-misses                                                
     2.431507592          10,26,161      l2_rqsts.demand_data_rd_hit                                             (63.79%)
     2.431507592           7,90,610      l2_rqsts.demand_data_rd_miss                                            (28.97%)
     2.431507592           8,58,735      LLC-loads                                                               (27.91%)
     2.431507592              6,914      LLC-load-misses                  #    0.81% of all LL-cache accesses    (26.03%)
     2.431507592          19,51,168      LLC-stores                                                              (11.78%)
     2.431507592           8,77,415      LLC-store-misses                                                        (10.81%)
     2.431507592          65,84,353      dTLB-loads                                                              (13.95%)
     2.431507592           9,14,291      dTLB-load-misses                 #   13.89% of all dTLB cache accesses  (17.25%)
     2.431507592          24,28,465      branch-loads                                                            (21.28%)
     2.431507592              1,527      branch-load-misses                                                      (25.33%)
     2.445809934       64,25,98,633      cpu-cycles                                                              (43.87%)
     2.445809934        1,87,11,876      instructions                     #    0.03  insn per cycle              (49.55%)
     2.445809934          40,92,654      cache-references                                                        (55.43%)
     2.445809934          12,68,924      cache-misses                     #   31.00% of all cache refs           (61.89%)
     2.445809934          88,48,871      L1-dcache-loads                                                         (63.20%)
     2.445809934          53,08,911      L1-dcache-load-misses            #   60.00% of all L1-dcache accesses   (63.80%)
     2.445809934          32,04,438      L1-dcache-stores                                                        (63.22%)
     2.445809934    <not supported>      L1-dcache-store-misses                                                
     2.445809934          13,66,675      l2_rqsts.demand_data_rd_hit                                             (62.20%)
     2.445809934          10,81,883      l2_rqsts.demand_data_rd_miss                                            (22.96%)
     2.445809934          11,72,156      LLC-loads                                                               (20.67%)
     2.445809934              8,185      LLC-load-misses                  #    0.70% of all LL-cache accesses    (19.38%)
     2.445809934          25,99,014      LLC-stores                                                              (9.74%)
     2.445809934          11,53,038      LLC-store-misses                                                        (10.81%)
     2.445809934          88,20,763      dTLB-loads                                                              (17.36%)
     2.445809934          12,38,077      dTLB-load-misses                 #   14.04% of all dTLB cache accesses  (23.68%)
     2.445809934          32,49,098      branch-loads                                                            (30.11%)
     2.445809934              1,921      branch-load-misses                                                      (37.78%)
     2.456342136       46,73,05,895      cpu-cycles                                                              (49.76%)
     2.456342136        1,40,44,381      instructions                     #    0.03  insn per cycle              (56.10%)
     2.456342136          30,60,448      cache-references                                                        (60.65%)
     2.456342136           9,56,875      cache-misses                     #   31.27% of all cache refs           (63.86%)
     2.456342136          66,49,688      L1-dcache-loads                                                         (60.14%)
     2.456342136          39,49,598      L1-dcache-load-misses            #   59.40% of all L1-dcache accesses   (56.62%)
     2.456342136          23,96,216      L1-dcache-stores                                                        (53.00%)
     2.456342136    <not supported>      L1-dcache-store-misses                                                
     2.456342136          10,18,696      l2_rqsts.demand_data_rd_hit                                             (50.48%)
     2.456342136           7,83,791      l2_rqsts.demand_data_rd_miss                                            (18.49%)
     2.456342136           8,58,975      LLC-loads                                                               (22.15%)
     2.456342136              7,318      LLC-load-misses                  #    0.85% of all LL-cache accesses    (25.58%)
     2.456342136          19,37,828      LLC-stores                                                              (14.15%)
     2.456342136           8,73,388      LLC-store-misses                                                        (13.62%)
     2.456342136          67,18,070      dTLB-loads                                                              (21.22%)
     2.456342136           9,22,053      dTLB-load-misses                 #   13.72% of all dTLB cache accesses  (28.90%)
     2.456342136          24,75,718      branch-loads                                                            (35.91%)
     2.456342136              1,902      branch-load-misses                                                      (42.78%)
     2.466880336       47,02,23,176      cpu-cycles                                                              (29.15%)
     2.466880336        1,41,29,398      instructions                     #    0.03  insn per cycle              (34.70%)
     2.466880336          30,80,008      cache-references                                                        (41.97%)
     2.466880336           9,54,718      cache-misses                     #   31.00% of all cache refs           (49.33%)
     2.466880336          66,55,129      L1-dcache-loads                                                         (50.11%)
     2.466880336          39,82,564      L1-dcache-load-misses            #   59.84% of all L1-dcache accesses   (52.35%)
     2.466880336          24,10,015      L1-dcache-stores                                                        (55.89%)
     2.466880336    <not supported>      L1-dcache-store-misses                                                
     2.466880336          10,26,658      l2_rqsts.demand_data_rd_hit                                             (60.60%)
     2.466880336           7,88,504      l2_rqsts.demand_data_rd_miss                                            (29.13%)
     2.466880336           8,57,275      LLC-loads                                                               (29.25%)
     2.466880336              6,841      LLC-load-misses                  #    0.80% of all LL-cache accesses    (29.39%)
     2.466880336          19,54,654      LLC-stores                                                              (13.91%)
     2.466880336           8,72,012      LLC-store-misses                                                        (11.24%)
     2.466880336          66,09,959      dTLB-loads                                                              (15.00%)
     2.466880336           9,22,843      dTLB-load-misses                 #   13.96% of all dTLB cache accesses  (18.13%)
     2.466880336          24,38,053      branch-loads                                                            (21.64%)
     2.466880336              1,721      branch-load-misses                                                      (25.32%)
     2.477468403       47,01,94,341      cpu-cycles                                                              (52.41%)
     2.477468403        1,44,05,525      instructions                     #    0.03  insn per cycle              (60.00%)
     2.477468403          30,92,912      cache-references                                                        (66.29%)
     2.477468403           9,57,563      cache-misses                     #   30.96% of all cache refs           (73.08%)
     2.477468403          66,82,300      L1-dcache-loads                                                         (73.52%)
     2.477468403          39,79,439      L1-dcache-load-misses            #   59.55% of all L1-dcache accesses   (70.63%)
     2.477468403          24,42,213      L1-dcache-stores                                                        (65.66%)
     2.477468403    <not supported>      L1-dcache-store-misses                                                
     2.477468403          10,10,486      l2_rqsts.demand_data_rd_hit                                             (59.19%)
     2.477468403           8,08,356      l2_rqsts.demand_data_rd_miss                                            (13.08%)
     2.477468403           8,52,576      LLC-loads                                                               (12.54%)
     2.477468403              6,512      LLC-load-misses                  #    0.76% of all LL-cache accesses    (13.47%)
     2.477468403          19,83,266      LLC-stores                                                              (9.72%)
     2.477468403           8,81,934      LLC-store-misses                                                        (12.48%)
     2.477468403          67,28,577      dTLB-loads                                                              (20.61%)
     2.477468403           9,29,689      dTLB-load-misses                 #   13.82% of all dTLB cache accesses  (29.73%)
     2.477468403          25,41,585      branch-loads                                                            (36.67%)
     2.477468403              2,875      branch-load-misses                                                      (43.47%)
#           time             counts unit events
     2.488015582       46,12,59,703      cpu-cycles                                                              (35.90%)
     2.488015582        1,39,97,158      instructions                     #    0.03  insn per cycle              (37.95%)
     2.488015582          30,40,269      cache-references                                                        (40.66%)
     2.488015582           9,38,414      cache-misses                     #   30.87% of all cache refs           (44.14%)
     2.488015582          65,13,917      L1-dcache-loads                                                         (42.49%)
     2.488015582          38,95,637      L1-dcache-load-misses            #   59.80% of all L1-dcache accesses   (44.05%)
     2.488015582          23,94,859      L1-dcache-stores                                                        (45.92%)
     2.488015582    <not supported>      L1-dcache-store-misses                                                
     2.488015582           9,93,913      l2_rqsts.demand_data_rd_hit                                             (49.03%)
     2.488015582           7,72,158      l2_rqsts.demand_data_rd_miss                                            (34.20%)
     2.488015582           8,46,498      LLC-loads                                                               (35.20%)
     2.488015582              8,333      LLC-load-misses                  #    0.98% of all LL-cache accesses    (35.15%)
     2.488015582          19,17,685      LLC-stores                                                              (14.69%)
     2.488015582           8,53,305      LLC-store-misses                                                        (12.77%)
     2.488015582          65,22,297      dTLB-loads                                                              (19.07%)
     2.488015582           9,11,093      dTLB-load-misses                 #   13.97% of all dTLB cache accesses  (25.02%)
     2.488015582          24,49,282      branch-loads                                                            (29.99%)
     2.488015582              2,109      branch-load-misses                                                      (33.95%)
     2.498574965       47,02,06,683      cpu-cycles                                                              (39.44%)
     2.498574965        1,38,57,210      instructions                     #    0.03  insn per cycle              (48.01%)
     2.498574965          30,42,420      cache-references                                                        (55.86%)
     2.498574965           9,62,832      cache-misses                     #   31.65% of all cache refs           (63.47%)
     2.498574965          65,35,978      L1-dcache-loads                                                         (67.23%)
     2.498574965          39,20,193      L1-dcache-load-misses            #   59.98% of all L1-dcache accesses   (70.64%)
     2.498574965          23,62,855      L1-dcache-stores                                                        (73.96%)
     2.498574965    <not supported>      L1-dcache-store-misses                                                
     2.498574965          10,04,819      l2_rqsts.demand_data_rd_hit                                             (73.31%)
     2.498574965           8,09,145      l2_rqsts.demand_data_rd_miss                                            (24.03%)
     2.498574965           8,71,282      LLC-loads                                                               (20.51%)
     2.498574965              7,265      LLC-load-misses                  #    0.83% of all LL-cache accesses    (15.91%)
     2.498574965          19,36,497      LLC-stores                                                              (5.46%)
     2.498574965           9,06,247      LLC-store-misses                                                        (6.67%)
     2.498574965          66,27,833      dTLB-loads                                                              (10.18%)
     2.498574965           9,32,911      dTLB-load-misses                 #   14.08% of all dTLB cache accesses  (16.13%)
     2.498574965          24,40,624      branch-loads                                                            (22.12%)
     2.498574965              1,999      branch-load-misses                                                      (29.61%)
     2.509167411       47,42,03,104      cpu-cycles                                                              (51.81%)
     2.509167411        1,41,02,277      instructions                     #    0.03  insn per cycle              (56.51%)
     2.509167411          30,88,729      cache-references                                                        (60.41%)
     2.509167411           9,59,615      cache-misses                     #   31.07% of all cache refs           (63.66%)
     2.509167411          66,61,311      L1-dcache-loads                                                         (57.71%)
     2.509167411          39,91,421      L1-dcache-load-misses            #   59.92% of all L1-dcache accesses   (52.48%)
     2.509167411          24,10,451      L1-dcache-stores                                                        (48.36%)
     2.509167411    <not supported>      L1-dcache-store-misses                                                
     2.509167411          10,27,074      l2_rqsts.demand_data_rd_hit                                             (45.88%)
     2.509167411           7,99,374      l2_rqsts.demand_data_rd_miss                                            (16.38%)
     2.509167411           8,63,747      LLC-loads                                                               (21.62%)
     2.509167411              8,645      LLC-load-misses                  #    1.00% of all LL-cache accesses    (28.01%)
     2.509167411          19,42,230      LLC-stores                                                              (17.73%)
     2.509167411           8,84,340      LLC-store-misses                                                        (16.62%)
     2.509167411          66,69,569      dTLB-loads                                                              (23.54%)
     2.509167411           9,34,205      dTLB-load-misses                 #   14.01% of all dTLB cache accesses  (30.50%)
     2.509167411          24,61,232      branch-loads                                                            (37.67%)
     2.509167411              2,444      branch-load-misses                                                      (45.17%)
     2.519710219       47,27,27,559      cpu-cycles                                                              (26.14%)
     2.519710219        1,40,85,675      instructions                     #    0.03  insn per cycle              (32.50%)
     2.519710219          30,80,568      cache-references                                                        (39.99%)
     2.519710219           9,55,000      cache-misses                     #   31.00% of all cache refs           (48.47%)
     2.519710219          67,00,550      L1-dcache-loads                                                         (50.38%)
     2.519710219          40,06,935      L1-dcache-load-misses            #   59.80% of all L1-dcache accesses   (54.03%)
     2.519710219          24,31,055      L1-dcache-stores                                                        (57.15%)
     2.519710219    <not supported>      L1-dcache-store-misses                                                
     2.519710219          10,43,811      l2_rqsts.demand_data_rd_hit                                             (61.38%)
     2.519710219           7,93,626      l2_rqsts.demand_data_rd_miss                                            (29.37%)
     2.519710219           8,69,658      LLC-loads                                                               (28.53%)
     2.519710219              6,493      LLC-load-misses                  #    0.75% of all LL-cache accesses    (29.03%)
     2.519710219          19,60,335      LLC-stores                                                              (13.42%)
     2.519710219           8,68,896      LLC-store-misses                                                        (10.33%)
     2.519710219          66,93,424      dTLB-loads                                                              (14.06%)
     2.519710219           9,22,157      dTLB-load-misses                 #   13.78% of all dTLB cache accesses  (16.86%)
     2.519710219          24,95,216      branch-loads                                                            (19.53%)
     2.519710219              2,546      branch-load-misses                                                      (22.54%)
     2.533810300       63,19,96,408      cpu-cycles                                                              (40.55%)
     2.533810300        1,86,66,469      instructions                     #    0.03  insn per cycle              (47.01%)
     2.533810300          41,02,699      cache-references                                                        (53.50%)
     2.533810300          12,72,787      cache-misses                     #   31.02% of all cache refs           (59.84%)
     2.533810300          87,87,836      L1-dcache-loads                                                         (63.33%)
     2.533810300          52,94,531      L1-dcache-load-misses            #   60.25% of all L1-dcache accesses   (65.32%)
     2.533810300          31,59,542      L1-dcache-stores                                                        (66.33%)
     2.533810300    <not supported>      L1-dcache-store-misses                                                
     2.533810300          13,59,471      l2_rqsts.demand_data_rd_hit                                             (66.39%)
     2.533810300          10,60,583      l2_rqsts.demand_data_rd_miss                                            (26.45%)
     2.533810300          11,58,401      LLC-loads                                                               (23.45%)
     2.533810300              8,777      LLC-load-misses                  #    0.76% of all LL-cache accesses    (19.01%)
     2.533810300          26,00,268      LLC-stores                                                              (6.28%)
     2.533810300          11,77,229      LLC-store-misses                                                        (8.58%)
     2.533810300          88,05,474      dTLB-loads                                                              (14.65%)
     2.533810300          12,53,033      dTLB-load-misses                 #   14.23% of all dTLB cache accesses  (21.69%)
     2.533810300          32,01,874      branch-loads                                                            (28.17%)
     2.533810300              1,974      branch-load-misses                                                      (34.13%)
     2.544319710       47,02,78,366      cpu-cycles                                                              (58.86%)
     2.544319710        1,41,44,149      instructions                     #    0.03  insn per cycle              (64.87%)
     2.544319710          30,57,550      cache-references                                                        (68.05%)
     2.544319710           9,56,648      cache-misses                     #   31.29% of all cache refs           (71.17%)
     2.544319710          66,64,040      L1-dcache-loads                                                         (64.43%)
     2.544319710          39,49,842      L1-dcache-load-misses            #   59.27% of all L1-dcache accesses   (57.53%)
     2.544319710          24,40,628      L1-dcache-stores                                                        (51.73%)
     2.544319710    <not supported>      L1-dcache-store-misses                                                
     2.544319710          10,11,242      l2_rqsts.demand_data_rd_hit                                             (45.89%)
     2.544319710           7,87,398      l2_rqsts.demand_data_rd_miss                                            (12.12%)
     2.544319710           8,55,802      LLC-loads                                                               (17.05%)
     2.544319710              6,705      LLC-load-misses                  #    0.78% of all LL-cache accesses    (22.24%)
     2.544319710          19,40,479      LLC-stores                                                              (16.25%)
     2.544319710           8,77,692      LLC-store-misses                                                        (17.30%)
     2.544319710          67,01,588      dTLB-loads                                                              (25.79%)
     2.544319710           9,26,818      dTLB-load-misses                 #   13.83% of all dTLB cache accesses  (34.35%)
     2.544319710          24,95,245      branch-loads                                                            (42.72%)
     2.544319710              2,540      branch-load-misses                                                      (51.05%)
     2.554912635       45,88,09,948      cpu-cycles                                                              (23.73%)
     2.554912635        1,33,10,714      instructions                     #    0.03  insn per cycle              (28.80%)
     2.554912635          29,22,438      cache-references                                                        (35.43%)
     2.554912635           9,20,428      cache-misses                     #   31.50% of all cache refs           (42.90%)
     2.554912635          63,50,335      L1-dcache-loads                                                         (44.89%)
     2.554912635          38,64,417      L1-dcache-load-misses            #   60.85% of all L1-dcache accesses   (49.54%)
     2.554912635          23,08,232      L1-dcache-stores                                                        (55.19%)
     2.554912635    <not supported>      L1-dcache-store-misses                                                
     2.554912635           9,99,912      l2_rqsts.demand_data_rd_hit                                             (60.50%)
     2.554912635           7,98,222      l2_rqsts.demand_data_rd_miss                                            (33.60%)
     2.554912635           8,40,227      LLC-loads                                                               (32.57%)
     2.554912635              7,047      LLC-load-misses                  #    0.84% of all LL-cache accesses    (31.12%)
     2.554912635          18,73,604      LLC-stores                                                              (13.82%)
     2.554912635           8,26,548      LLC-store-misses                                                        (10.79%)
     2.554912635          60,80,099      dTLB-loads                                                              (14.00%)
     2.554912635           8,55,131      dTLB-load-misses                 #   14.06% of all dTLB cache accesses  (17.02%)
     2.554912635          23,05,474      branch-loads                                                            (19.39%)
     2.554912635              2,339      branch-load-misses                                                      (21.76%)
     2.565491821       45,95,10,617      cpu-cycles                                                              (49.66%)
     2.565491821        1,34,79,412      instructions                     #    0.03  insn per cycle              (57.65%)
     2.565491821          29,50,928      cache-references                                                        (65.38%)
     2.565491821           9,26,038      cache-misses                     #   31.38% of all cache refs           (72.55%)
     2.565491821          63,23,823      L1-dcache-loads                                                         (76.42%)
     2.565491821          37,75,907      L1-dcache-load-misses            #   59.71% of all L1-dcache accesses   (76.56%)
     2.565491821          22,85,023      L1-dcache-stores                                                        (73.06%)
     2.565491821    <not supported>      L1-dcache-store-misses                                                
     2.565491821           9,53,050      l2_rqsts.demand_data_rd_hit                                             (68.61%)
     2.565491821           7,83,878      l2_rqsts.demand_data_rd_miss                                            (15.80%)
     2.565491821           8,52,517      LLC-loads                                                               (12.50%)
     2.565491821              5,190      LLC-load-misses                  #    0.61% of all LL-cache accesses    (11.46%)
     2.565491821          19,04,666      LLC-stores                                                              (5.40%)
     2.565491821           8,56,963      LLC-store-misses                                                        (8.40%)
     2.565491821          63,69,153      dTLB-loads                                                              (15.23%)
     2.565491821           9,04,150      dTLB-load-misses                 #   14.20% of all dTLB cache accesses  (22.87%)
     2.565491821          23,65,774      branch-loads                                                            (31.23%)
     2.565491821              1,381      branch-load-misses                                                      (39.81%)
     2.576114096       44,93,86,088      cpu-cycles                                                              (47.61%)
     2.576114096        1,37,68,027      instructions                     #    0.03  insn per cycle              (51.44%)
     2.576114096          30,05,033      cache-references                                                        (53.42%)
     2.576114096           9,35,609      cache-misses                     #   31.13% of all cache refs           (56.19%)
     2.576114096          65,05,768      L1-dcache-loads                                                         (51.47%)
     2.576114096          39,00,024      L1-dcache-load-misses            #   59.95% of all L1-dcache accesses   (47.00%)
     2.576114096          23,86,687      L1-dcache-stores                                                        (44.92%)
     2.576114096    <not supported>      L1-dcache-store-misses                                                
     2.576114096           9,99,035      l2_rqsts.demand_data_rd_hit                                             (44.63%)
     2.576114096           8,30,817      l2_rqsts.demand_data_rd_miss                                            (23.14%)
     2.576114096           8,77,042      LLC-loads                                                               (27.82%)
     2.576114096              6,558      LLC-load-misses                  #    0.75% of all LL-cache accesses    (30.85%)
     2.576114096          18,96,125      LLC-stores                                                              (16.92%)
     2.576114096           8,65,624      LLC-store-misses                                                        (16.45%)
     2.576114096          65,08,148      dTLB-loads                                                              (24.31%)
     2.576114096           9,10,038      dTLB-load-misses                 #   13.98% of all dTLB cache accesses  (31.07%)
     2.576114096          23,92,682      branch-loads                                                            (38.41%)
     2.576114096              1,469      branch-load-misses                                                      (44.49%)
     2.586681884       45,11,53,529      cpu-cycles                                                              (27.07%)
     2.586681884        1,36,86,945      instructions                     #    0.03  insn per cycle              (33.96%)
     2.586681884          29,53,169      cache-references                                                        (42.67%)
     2.586681884           9,31,986      cache-misses                     #   31.56% of all cache refs           (51.73%)
     2.586681884          63,68,195      L1-dcache-loads                                                         (56.23%)
     2.586681884          38,06,730      L1-dcache-load-misses            #   59.78% of all L1-dcache accesses   (61.44%)
     2.586681884          22,89,596      L1-dcache-stores                                                        (66.65%)
     2.586681884    <not supported>      L1-dcache-store-misses                                                
     2.586681884           9,68,058      l2_rqsts.demand_data_rd_hit                                             (71.74%)
     2.586681884           7,44,486      l2_rqsts.demand_data_rd_miss                                            (30.46%)
     2.586681884           8,04,759      LLC-loads                                                               (28.04%)
     2.586681884              6,547      LLC-load-misses                  #    0.81% of all LL-cache accesses    (24.21%)
     2.586681884          18,53,654      LLC-stores                                                              (8.01%)
     2.586681884           7,98,948      LLC-store-misses                                                        (6.55%)
     2.586681884          62,17,053      dTLB-loads                                                              (9.36%)
     2.586681884           8,50,052      dTLB-load-misses                 #   13.67% of all dTLB cache accesses  (12.30%)
     2.586681884          24,39,772      branch-loads                                                            (15.97%)
     2.586681884              2,681      branch-load-misses                                                      (20.06%)
     2.599808844       58,64,33,642      cpu-cycles                                                              (48.15%)
     2.599808844        1,73,64,380      instructions                     #    0.03  insn per cycle              (55.68%)
     2.599808844          37,93,183      cache-references                                                        (62.24%)
     2.599808844          11,85,034      cache-misses                     #   31.24% of all cache refs           (68.58%)
     2.599808844          81,71,863      L1-dcache-loads                                                         (69.64%)
     2.599808844          48,71,287      L1-dcache-load-misses            #   59.61% of all L1-dcache accesses   (68.40%)
     2.599808844          29,89,714      L1-dcache-stores                                                        (65.81%)
     2.599808844    <not supported>      L1-dcache-store-misses                                                
     2.599808844          12,49,165      l2_rqsts.demand_data_rd_hit                                             (62.33%)
     2.599808844          10,30,662      l2_rqsts.demand_data_rd_miss                                            (16.43%)
     2.599808844          11,00,959      LLC-loads                                                               (14.91%)
     2.599808844              9,055      LLC-load-misses                  #    0.82% of all LL-cache accesses    (15.35%)
     2.599808844          24,36,703      LLC-stores                                                              (10.34%)
     2.599808844          11,03,057      LLC-store-misses                                                        (11.79%)
     2.599808844          81,24,544      dTLB-loads                                                              (18.68%)
     2.599808844          11,52,173      dTLB-load-misses                 #   14.18% of all dTLB cache accesses  (25.56%)
     2.599808844          29,81,596      branch-loads                                                            (32.54%)
     2.599808844              2,122      branch-load-misses                                                      (40.13%)
     2.610313171       47,11,17,596      cpu-cycles                                                              (41.09%)
     2.610313171        1,40,47,745      instructions                     #    0.03  insn per cycle              (43.43%)
     2.610313171          30,76,205      cache-references                                                        (45.70%)
     2.610313171           9,55,787      cache-misses                     #   31.07% of all cache refs           (48.00%)
     2.610313171          66,92,777      L1-dcache-loads                                                         (42.75%)
     2.610313171          40,16,167      L1-dcache-load-misses            #   60.01% of all L1-dcache accesses   (39.46%)
     2.610313171          24,58,866      L1-dcache-stores                                                        (38.62%)
     2.610313171    <not supported>      L1-dcache-store-misses                                                
     2.610313171          10,31,438      l2_rqsts.demand_data_rd_hit                                             (41.60%)
     2.610313171           7,62,320      l2_rqsts.demand_data_rd_miss                                            (29.55%)
     2.610313171           8,49,365      LLC-loads                                                               (33.96%)
     2.610313171              8,363      LLC-load-misses                  #    0.98% of all LL-cache accesses    (36.92%)
     2.610313171          19,50,993      LLC-stores                                                              (18.06%)
     2.610313171           8,72,505      LLC-store-misses                                                        (17.17%)
     2.610313171          65,88,994      dTLB-loads                                                              (24.50%)
     2.610313171           9,29,831      dTLB-load-misses                 #   14.11% of all dTLB cache accesses  (30.67%)
     2.610313171          24,70,881      branch-loads                                                            (35.47%)
     2.610313171              1,423      branch-load-misses                                                      (38.79%)
     2.620885525       47,11,62,422      cpu-cycles                                                              (33.99%)
     2.620885525        1,39,02,427      instructions                     #    0.03  insn per cycle              (41.30%)
     2.620885525          30,35,738      cache-references                                                        (49.77%)
     2.620885525           9,45,392      cache-misses                     #   31.14% of all cache refs           (57.74%)
     2.620885525          65,79,068      L1-dcache-loads                                                         (61.91%)
     2.620885525          39,49,571      L1-dcache-load-misses            #   60.03% of all L1-dcache accesses   (66.66%)
     2.620885525          23,70,410      L1-dcache-stores                                                        (69.34%)
     2.620885525    <not supported>      L1-dcache-store-misses                                                
     2.620885525          10,19,341      l2_rqsts.demand_data_rd_hit                                             (71.10%)
     2.620885525           8,03,611      l2_rqsts.demand_data_rd_miss                                            (25.83%)
     2.620885525           8,87,284      LLC-loads                                                               (22.78%)
     2.620885525              6,789      LLC-load-misses                  #    0.77% of all LL-cache accesses    (20.34%)
     2.620885525          19,39,158      LLC-stores                                                              (7.66%)
     2.620885525           8,46,908      LLC-store-misses                                                        (6.78%)
     2.620885525          63,82,836      dTLB-loads                                                              (10.52%)
     2.620885525           9,08,320      dTLB-load-misses                 #   14.23% of all dTLB cache accesses  (14.62%)
     2.620885525          23,60,323      branch-loads                                                            (20.25%)
     2.620885525              1,346      branch-load-misses                                                      (26.81%)
     2.631401134       46,08,14,973      cpu-cycles                                                              (54.97%)
     2.631401134        1,35,90,938      instructions                     #    0.03  insn per cycle              (61.41%)
     2.631401134          29,70,754      cache-references                                                        (66.81%)
     2.631401134           9,34,114      cache-misses                     #   31.44% of all cache refs           (71.12%)
     2.631401134          64,02,892      L1-dcache-loads                                                         (68.64%)
     2.631401134          38,20,177      L1-dcache-load-misses            #   59.66% of all L1-dcache accesses   (64.19%)
     2.631401134          23,26,915      L1-dcache-stores                                                        (59.33%)
     2.631401134    <not supported>      L1-dcache-store-misses                                                
     2.631401134           9,73,137      l2_rqsts.demand_data_rd_hit                                             (54.66%)
     2.631401134           8,41,134      l2_rqsts.demand_data_rd_miss                                            (13.58%)
     2.631401134           8,95,963      LLC-loads                                                               (15.09%)
     2.631401134              7,303      LLC-load-misses                  #    0.82% of all LL-cache accesses    (17.50%)
     2.631401134          19,26,061      LLC-stores                                                              (12.64%)
     2.631401134           8,66,956      LLC-store-misses                                                        (14.37%)
     2.631401134          64,49,569      dTLB-loads                                                              (22.87%)
     2.631401134           9,08,099      dTLB-load-misses                 #   14.08% of all dTLB cache accesses  (30.85%)
     2.631401134          23,51,064      branch-loads                                                            (38.78%)
     2.631401134              1,388      branch-load-misses                                                      (47.53%)
     2.641970964       46,61,36,769      cpu-cycles                                                              (25.87%)
     2.641970964        1,37,32,083      instructions                     #    0.03  insn per cycle              (29.78%)
     2.641970964          30,33,690      cache-references                                                        (34.95%)
     2.641970964           9,61,950      cache-misses                     #   31.71% of all cache refs           (42.03%)
     2.641970964          65,75,457      L1-dcache-loads                                                         (42.78%)
     2.641970964          39,32,534      L1-dcache-load-misses            #   59.81% of all L1-dcache accesses   (46.97%)
     2.641970964          23,79,100      L1-dcache-stores                                                        (52.74%)
     2.641970964    <not supported>      L1-dcache-store-misses                                                
     2.641970964          10,15,324      l2_rqsts.demand_data_rd_hit                                             (58.37%)
     2.641970964           7,63,566      l2_rqsts.demand_data_rd_miss                                            (34.99%)
     2.641970964           8,44,162      LLC-loads                                                               (35.29%)
     2.641970964              6,821      LLC-load-misses                  #    0.81% of all LL-cache accesses    (33.69%)
     2.641970964          19,37,704      LLC-stores                                                              (14.04%)
     2.641970964           8,71,769      LLC-store-misses                                                        (10.78%)
     2.641970964          65,56,816      dTLB-loads                                                              (13.94%)
     2.641970964           9,03,273      dTLB-load-misses                 #   13.78% of all dTLB cache accesses  (17.42%)
     2.641970964          24,07,269      branch-loads                                                            (20.49%)
     2.641970964              2,385      branch-load-misses                                                      (23.60%)
     2.655809671       62,06,61,557      cpu-cycles                                                              (41.67%)
     2.655809671        1,82,67,971      instructions                     #    0.03  insn per cycle              (49.58%)
     2.655809671          39,92,070      cache-references                                                        (56.86%)
     2.655809671          12,49,447      cache-misses                     #   31.30% of all cache refs           (64.15%)
     2.655809671          86,73,319      L1-dcache-loads                                                         (66.11%)
     2.655809671          51,88,041      L1-dcache-load-misses            #   59.82% of all L1-dcache accesses   (67.65%)
     2.655809671          31,39,127      L1-dcache-stores                                                        (67.88%)
     2.655809671    <not supported>      L1-dcache-store-misses                                                
     2.655809671          13,38,902      l2_rqsts.demand_data_rd_hit                                             (68.06%)
     2.655809671          10,49,070      l2_rqsts.demand_data_rd_miss                                            (22.43%)
     2.655809671          11,49,354      LLC-loads                                                               (18.91%)
     2.655809671             11,237      LLC-load-misses                  #    0.98% of all LL-cache accesses    (16.65%)
     2.655809671          25,15,972      LLC-stores                                                              (8.32%)
     2.655809671          11,36,496      LLC-store-misses                                                        (9.67%)
     2.655809671          85,71,682      dTLB-loads                                                              (15.39%)
     2.655809671          12,02,430      dTLB-load-misses                 #   14.03% of all dTLB cache accesses  (20.84%)
     2.655809671          31,56,400      branch-loads                                                            (27.72%)
     2.655809671              2,280      branch-load-misses                                                      (34.03%)
     2.666335716       47,00,41,012      cpu-cycles                                                              (57.71%)
     2.666335716        1,39,82,183      instructions                     #    0.03  insn per cycle              (62.67%)
     2.666335716          30,49,283      cache-references                                                        (65.87%)
     2.666335716           9,49,333      cache-misses                     #   31.13% of all cache refs           (68.53%)
     2.666335716          65,78,167      L1-dcache-loads                                                         (64.95%)
     2.666335716          39,33,146      L1-dcache-load-misses            #   59.79% of all L1-dcache accesses   (59.06%)
     2.666335716          23,97,949      L1-dcache-stores                                                        (52.60%)
     2.666335716    <not supported>      L1-dcache-store-misses                                                
     2.666335716           9,94,996      l2_rqsts.demand_data_rd_hit                                             (47.18%)
     2.666335716           8,07,691      l2_rqsts.demand_data_rd_miss                                            (13.61%)
     2.666335716           8,66,136      LLC-loads                                                               (18.34%)
     2.666335716              7,114      LLC-load-misses                  #    0.82% of all LL-cache accesses    (23.05%)
     2.666335716          19,46,587      LLC-stores                                                              (13.88%)
     2.666335716           8,81,345      LLC-store-misses                                                        (15.39%)
     2.666335716          65,88,120      dTLB-loads                                                              (24.08%)
     2.666335716           9,23,609      dTLB-load-misses                 #   14.02% of all dTLB cache accesses  (33.25%)
     2.666335716          24,46,899      branch-loads                                                            (41.90%)
     2.666335716              2,180      branch-load-misses                                                      (50.08%)
     2.676898131       47,31,32,046      cpu-cycles                                                              (25.39%)
     2.676898131        1,40,06,137      instructions                     #    0.03  insn per cycle              (30.14%)
     2.676898131          30,93,620      cache-references                                                        (36.53%)
     2.676898131           9,57,039      cache-misses                     #   30.94% of all cache refs           (43.50%)
     2.676898131          67,02,909      L1-dcache-loads                                                         (43.96%)
     2.676898131          40,15,674      L1-dcache-load-misses            #   59.91% of all L1-dcache accesses   (47.34%)
     2.676898131          24,30,276      L1-dcache-stores                                                        (53.12%)
     2.676898131    <not supported>      L1-dcache-store-misses                                                
     2.676898131          10,40,691      l2_rqsts.demand_data_rd_hit                                             (59.17%)
     2.676898131           7,78,967      l2_rqsts.demand_data_rd_miss                                            (33.91%)
     2.676898131           8,63,383      LLC-loads                                                               (34.34%)
     2.676898131              6,352      LLC-load-misses                  #    0.74% of all LL-cache accesses    (33.50%)
     2.676898131          19,69,984      LLC-stores                                                              (14.41%)
     2.676898131           8,72,795      LLC-store-misses                                                        (10.82%)
     2.676898131          66,04,432      dTLB-loads                                                              (13.75%)
     2.676898131           9,28,606      dTLB-load-misses                 #   14.06% of all dTLB cache accesses  (16.52%)
     2.676898131          24,30,356      branch-loads                                                            (20.05%)
     2.676898131              1,409      branch-load-misses                                                      (23.27%)
     2.687438809       47,36,32,542      cpu-cycles                                                              (48.03%)
     2.687438809        1,38,81,165      instructions                     #    0.03  insn per cycle              (57.80%)
     2.687438809          30,48,912      cache-references                                                        (65.84%)
     2.687438809           9,49,118      cache-misses                     #   31.13% of all cache refs           (72.78%)
     2.687438809          65,81,316      L1-dcache-loads                                                         (75.70%)
     2.687438809          39,67,914      L1-dcache-load-misses            #   60.29% of all L1-dcache accesses   (75.68%)
     2.687438809          23,76,421      L1-dcache-stores                                                        (72.20%)
     2.687438809    <not supported>      L1-dcache-store-misses                                                
     2.687438809          10,25,413      l2_rqsts.demand_data_rd_hit                                             (67.87%)
     2.687438809           8,48,180      l2_rqsts.demand_data_rd_miss                                            (14.68%)
     2.687438809           9,14,325      LLC-loads                                                               (12.63%)
     2.687438809              6,420      LLC-load-misses                  #    0.70% of all LL-cache accesses    (11.91%)
     2.687438809          19,58,542      LLC-stores                                                              (6.32%)
     2.687438809           8,62,856      LLC-store-misses                                                        (8.97%)
     2.687438809          65,48,288      dTLB-loads                                                              (15.65%)
     2.687438809           9,26,581      dTLB-load-misses                 #   14.15% of all dTLB cache accesses  (22.55%)
     2.687438809          24,20,331      branch-loads                                                            (29.50%)
     2.687438809              1,299      branch-load-misses                                                      (37.56%)
     2.697997606       47,30,13,956      cpu-cycles                                                              (44.26%)
     2.697997606        1,36,95,557      instructions                     #    0.03  insn per cycle              (47.21%)
     2.697997606          30,55,907      cache-references                                                        (51.01%)
     2.697997606           9,48,078      cache-misses                     #   31.02% of all cache refs           (54.77%)
     2.697997606          65,69,847      L1-dcache-loads                                                         (49.61%)
     2.697997606          39,71,268      L1-dcache-load-misses            #   60.45% of all L1-dcache accesses   (45.83%)
     2.697997606          24,18,448      L1-dcache-stores                                                        (46.05%)
     2.697997606    <not supported>      L1-dcache-store-misses                                                
     2.697997606          10,15,201      l2_rqsts.demand_data_rd_hit                                             (47.30%)
     2.697997606           7,87,883      l2_rqsts.demand_data_rd_miss                                            (25.46%)
     2.697997606           8,58,743      LLC-loads                                                               (28.40%)
     2.697997606              7,926      LLC-load-misses                  #    0.92% of all LL-cache accesses    (30.38%)
     2.697997606          19,52,785      LLC-stores                                                              (17.39%)
     2.697997606           8,76,435      LLC-store-misses                                                        (17.13%)
     2.697997606          65,49,751      dTLB-loads                                                              (23.60%)
     2.697997606           9,26,435      dTLB-load-misses                 #   14.14% of all dTLB cache accesses  (29.64%)
     2.697997606          23,98,439      branch-loads                                                            (35.71%)
     2.697997606              1,620      branch-load-misses                                                      (40.84%)
     2.708567118       47,02,69,438      cpu-cycles                                                              (32.82%)
     2.708567118        1,39,91,347      instructions                     #    0.03  insn per cycle              (38.93%)
     2.708567118          30,59,823      cache-references                                                        (45.13%)
     2.708567118           9,57,711      cache-misses                     #   31.30% of all cache refs           (52.64%)
     2.708567118          66,12,620      L1-dcache-loads                                                         (56.98%)
     2.708567118          39,69,319      L1-dcache-load-misses            #   60.03% of all L1-dcache accesses   (60.04%)
     2.708567118          23,87,437      L1-dcache-stores                                                        (60.97%)
     2.708567118    <not supported>      L1-dcache-store-misses                                                
     2.708567118          10,28,113      l2_rqsts.demand_data_rd_hit                                             (61.92%)
     2.708567118           7,96,399      l2_rqsts.demand_data_rd_miss                                            (27.70%)
     2.708567118           8,67,721      LLC-loads                                                               (26.45%)
     2.708567118              7,699      LLC-load-misses                  #    0.89% of all LL-cache accesses    (24.89%)
     2.708567118          19,01,971      LLC-stores                                                              (8.68%)
     2.708567118           8,56,048      LLC-store-misses                                                        (8.55%)
     2.708567118          65,37,749      dTLB-loads                                                              (14.28%)
     2.708567118           9,11,749      dTLB-load-misses                 #   13.95% of all dTLB cache accesses  (19.55%)
     2.708567118          24,32,381      branch-loads                                                            (23.80%)
     2.708567118              2,081      branch-load-misses                                                      (27.24%)
     2.719154295       46,93,93,701      cpu-cycles                                                              (53.06%)
     2.719154295        1,39,63,802      instructions                     #    0.03  insn per cycle              (59.66%)
     2.719154295          30,43,753      cache-references                                                        (66.49%)
     2.719154295           9,49,679      cache-misses                     #   31.20% of all cache refs           (72.39%)
     2.719154295          65,55,875      L1-dcache-loads                                                         (70.66%)
     2.719154295          39,17,349      L1-dcache-load-misses            #   59.75% of all L1-dcache accesses   (69.15%)
     2.719154295          23,76,206      L1-dcache-stores                                                        (66.23%)
     2.719154295    <not supported>      L1-dcache-store-misses                                                
     2.719154295           9,99,119      l2_rqsts.demand_data_rd_hit                                             (61.84%)
     2.719154295           8,19,030      l2_rqsts.demand_data_rd_miss                                            (15.53%)
     2.719154295           8,78,384      LLC-loads                                                               (14.10%)
     2.719154295              7,267      LLC-load-misses                  #    0.83% of all LL-cache accesses    (14.45%)
     2.719154295          19,56,489      LLC-stores                                                              (10.47%)
     2.719154295           8,81,236      LLC-store-misses                                                        (12.20%)
     2.719154295          66,11,659      dTLB-loads                                                              (19.06%)
     2.719154295           9,22,070      dTLB-load-misses                 #   13.95% of all dTLB cache accesses  (26.91%)
     2.719154295          24,39,369      branch-loads                                                            (35.59%)
     2.719154295              2,217      branch-load-misses                                                      (44.87%)
     2.730803748       51,60,71,009      cpu-cycles                                                              (39.57%)
     2.730803748        1,53,85,230      instructions                     #    0.03  insn per cycle              (43.00%)
     2.730803748          33,46,107      cache-references                                                        (46.29%)
     2.730803748          10,48,261      cache-misses                     #   31.33% of all cache refs           (50.37%)
     2.730803748          73,23,913      L1-dcache-loads                                                         (48.25%)
     2.730803748          43,41,162      L1-dcache-load-misses            #   59.27% of all L1-dcache accesses   (47.22%)
     2.730803748          26,94,145      L1-dcache-stores                                                        (47.84%)
     2.730803748    <not supported>      L1-dcache-store-misses                                                
     2.730803748          11,20,762      l2_rqsts.demand_data_rd_hit                                             (50.00%)
     2.730803748           8,46,555      l2_rqsts.demand_data_rd_miss                                            (28.15%)
     2.730803748           9,31,164      LLC-loads                                                               (31.18%)
     2.730803748              7,106      LLC-load-misses                  #    0.76% of all LL-cache accesses    (32.50%)
     2.730803748          21,32,846      LLC-stores                                                              (15.15%)
     2.730803748           9,47,418      LLC-store-misses                                                        (13.60%)
     2.730803748          72,31,726      dTLB-loads                                                              (19.78%)
     2.730803748          10,05,402      dTLB-load-misses                 #   13.90% of all dTLB cache accesses  (25.57%)
     2.730803748          26,91,383      branch-loads                                                            (31.19%)
     2.730803748              3,829      branch-load-misses                                                      (35.88%)
     2.741397110       47,45,64,094      cpu-cycles                                                              (31.34%)
     2.741397110        1,44,91,324      instructions                     #    0.03  insn per cycle              (39.77%)
     2.741397110          30,97,807      cache-references                                                        (48.36%)
     2.741397110           9,65,386      cache-misses                     #   31.16% of all cache refs           (56.66%)
     2.741397110          67,16,009      L1-dcache-loads                                                         (61.28%)
     2.741397110          39,94,706      L1-dcache-load-misses            #   59.48% of all L1-dcache accesses   (65.38%)
     2.741397110          24,37,996      L1-dcache-stores                                                        (68.67%)
     2.741397110    <not supported>      L1-dcache-store-misses                                                
     2.741397110          10,34,955      l2_rqsts.demand_data_rd_hit                                             (71.42%)
     2.741397110           7,99,453      l2_rqsts.demand_data_rd_miss                                            (27.11%)
     2.741397110           8,74,285      LLC-loads                                                               (24.23%)
     2.741397110              6,097      LLC-load-misses                  #    0.70% of all LL-cache accesses    (21.04%)
     2.741397110          19,47,004      LLC-stores                                                              (7.33%)
     2.741397110           8,87,893      LLC-store-misses                                                        (6.99%)
     2.741397110          66,31,695      dTLB-loads                                                              (10.49%)
     2.741397110           9,19,356      dTLB-load-misses                 #   13.86% of all dTLB cache accesses  (14.48%)
     2.741397110          24,96,011      branch-loads                                                            (18.59%)
     2.741397110              2,023      branch-load-misses                                                      (24.02%)
     2.753828194       55,63,37,408      cpu-cycles                                                              (47.71%)
     2.753828194        1,64,41,995      instructions                     #    0.03  insn per cycle              (53.71%)
     2.753828194          35,89,523      cache-references                                                        (59.56%)
     2.753828194          11,20,768      cache-misses                     #   31.22% of all cache refs           (66.11%)
     2.753828194          77,55,242      L1-dcache-loads                                                         (66.03%)
     2.753828194          46,54,165      L1-dcache-load-misses            #   60.01% of all L1-dcache accesses   (64.21%)
     2.753828194          28,25,897      L1-dcache-stores                                                        (62.36%)
     2.753828194    <not supported>      L1-dcache-store-misses                                                
     2.753828194          11,93,759      l2_rqsts.demand_data_rd_hit                                             (59.05%)
     2.753828194           9,55,398      l2_rqsts.demand_data_rd_miss                                            (17.39%)
     2.753828194          10,31,483      LLC-loads                                                               (17.16%)
     2.753828194              8,116      LLC-load-misses                  #    0.79% of all LL-cache accesses    (17.48%)
     2.753828194          23,07,366      LLC-stores                                                              (11.67%)
     2.753828194          10,33,018      LLC-store-misses                                                        (13.05%)
     2.753828194          77,14,651      dTLB-loads                                                              (20.03%)
     2.753828194          10,90,731      dTLB-load-misses                 #   14.14% of all dTLB cache accesses  (26.74%)
     2.753828194          28,69,757      branch-loads                                                            (33.39%)
     2.753828194              2,251      branch-load-misses                                                      (40.77%)
     2.764368894       47,18,17,750      cpu-cycles                                                              (40.79%)
     2.764368894        1,39,84,792      instructions                     #    0.03  insn per cycle              (44.29%)
     2.764368894          30,50,172      cache-references                                                        (48.48%)
     2.764368894           9,49,071      cache-misses                     #   31.12% of all cache refs           (51.74%)
     2.764368894          66,33,838      L1-dcache-loads                                                         (48.48%)
     2.764368894          39,86,315      L1-dcache-load-misses            #   60.09% of all L1-dcache accesses   (47.37%)
     2.764368894          24,24,295      L1-dcache-stores                                                        (45.78%)
     2.764368894    <not supported>      L1-dcache-store-misses                                                
     2.764368894          10,29,205      l2_rqsts.demand_data_rd_hit                                             (47.08%)
     2.764368894           7,80,176      l2_rqsts.demand_data_rd_miss                                            (28.68%)
     2.764368894           8,54,824      LLC-loads                                                               (30.93%)
     2.764368894              7,827      LLC-load-misses                  #    0.92% of all LL-cache accesses    (32.99%)
     2.764368894          19,49,954      LLC-stores                                                              (14.91%)
     2.764368894           8,63,403      LLC-store-misses                                                        (13.52%)
     2.764368894          65,73,152      dTLB-loads                                                              (21.19%)
     2.764368894           9,22,491      dTLB-load-misses                 #   14.03% of all dTLB cache accesses  (28.01%)
     2.764368894          24,59,427      branch-loads                                                            (34.06%)
     2.764368894              1,897      branch-load-misses                                                      (38.27%)
#           time             counts unit events
     2.774920146       47,23,55,848      cpu-cycles                                                              (37.05%)
     2.774920146        1,40,91,695      instructions                     #    0.03  insn per cycle              (44.88%)
     2.774920146          30,79,781      cache-references                                                        (52.72%)
     2.774920146           9,54,810      cache-misses                     #   31.00% of all cache refs           (60.76%)
     2.774920146          66,26,829      L1-dcache-loads                                                         (64.44%)
     2.774920146          39,86,248      L1-dcache-load-misses            #   60.15% of all L1-dcache accesses   (66.42%)
     2.774920146          23,96,413      L1-dcache-stores                                                        (68.12%)
     2.774920146    <not supported>      L1-dcache-store-misses                                                
     2.774920146          10,27,312      l2_rqsts.demand_data_rd_hit                                             (70.08%)
     2.774920146           7,93,780      l2_rqsts.demand_data_rd_miss                                            (24.68%)
     2.774920146           8,64,303      LLC-loads                                                               (22.51%)
     2.774920146              7,797      LLC-load-misses                  #    0.90% of all LL-cache accesses    (19.65%)
     2.774920146          19,17,077      LLC-stores                                                              (6.85%)
     2.774920146           8,54,347      LLC-store-misses                                                        (7.96%)
     2.774920146          65,52,250      dTLB-loads                                                              (12.35%)
     2.774920146           9,14,458      dTLB-load-misses                 #   13.96% of all dTLB cache accesses  (16.30%)
     2.774920146          24,41,098      branch-loads                                                            (21.15%)
     2.774920146              1,762      branch-load-misses                                                      (28.20%)
     2.785472690       47,41,81,183      cpu-cycles                                                              (46.88%)
     2.785472690        1,40,85,241      instructions                     #    0.03  insn per cycle              (53.95%)
     2.785472690          30,74,263      cache-references                                                        (60.26%)
     2.785472690           9,56,104      cache-misses                     #   31.10% of all cache refs           (64.46%)
     2.785472690          66,43,073      L1-dcache-loads                                                         (61.97%)
     2.785472690          39,91,194      L1-dcache-load-misses            #   60.08% of all L1-dcache accesses   (59.71%)
     2.785472690          24,21,039      L1-dcache-stores                                                        (57.22%)
     2.785472690    <not supported>      L1-dcache-store-misses                                                
     2.785472690          10,15,517      l2_rqsts.demand_data_rd_hit                                             (54.15%)
     2.785472690           8,07,794      l2_rqsts.demand_data_rd_miss                                            (17.01%)
     2.785472690           8,79,073      LLC-loads                                                               (18.66%)
     2.785472690              7,170      LLC-load-misses                  #    0.82% of all LL-cache accesses    (21.66%)
     2.785472690          19,45,728      LLC-stores                                                              (14.49%)
     2.785472690           8,67,783      LLC-store-misses                                                        (14.09%)
     2.785472690          65,70,161      dTLB-loads                                                              (20.94%)
     2.785472690           9,31,034      dTLB-load-misses                 #   14.17% of all dTLB cache accesses  (28.30%)
     2.785472690          24,59,441      branch-loads                                                            (34.38%)
     2.785472690              1,408      branch-load-misses                                                      (40.40%)
     2.798809154       59,69,72,789      cpu-cycles                                                              (41.72%)
     2.798809154        1,74,83,667      instructions                     #    0.03  insn per cycle              (44.80%)
     2.798809154          38,78,277      cache-references                                                        (48.81%)
     2.798809154          12,02,930      cache-misses                     #   31.02% of all cache refs           (53.69%)
     2.798809154          83,91,303      L1-dcache-loads                                                         (52.31%)
     2.798809154          50,19,503      L1-dcache-load-misses            #   59.82% of all L1-dcache accesses   (51.72%)
     2.798809154          30,67,065      L1-dcache-stores                                                        (52.28%)
     2.798809154    <not supported>      L1-dcache-store-misses                                                
     2.798809154          12,96,413      l2_rqsts.demand_data_rd_hit                                             (51.99%)
     2.798809154           9,76,680      l2_rqsts.demand_data_rd_miss                                            (26.13%)
     2.798809154          10,85,699      LLC-loads                                                               (26.74%)
     2.798809154              9,121      LLC-load-misses                  #    0.84% of all LL-cache accesses    (27.51%)
     2.798809154          24,58,714      LLC-stores                                                              (14.75%)
     2.798809154          10,99,682      LLC-store-misses                                                        (13.94%)
     2.798809154          82,18,437      dTLB-loads                                                              (20.32%)
     2.798809154          11,65,430      dTLB-load-misses                 #   14.18% of all dTLB cache accesses  (26.64%)
     2.798809154          30,21,158      branch-loads                                                            (33.66%)
     2.798809154              2,023      branch-load-misses                                                      (38.35%)
     2.809428295       47,32,00,859      cpu-cycles                                                              (33.95%)
     2.809428295        1,39,53,448      instructions                     #    0.03  insn per cycle              (41.52%)
     2.809428295          30,46,584      cache-references                                                        (49.27%)
     2.809428295           9,53,509      cache-misses                     #   31.30% of all cache refs           (57.55%)
     2.809428295          65,73,777      L1-dcache-loads                                                         (61.17%)
     2.809428295          39,42,222      L1-dcache-load-misses            #   59.97% of all L1-dcache accesses   (64.99%)
     2.809428295          23,96,053      L1-dcache-stores                                                        (67.70%)
     2.809428295    <not supported>      L1-dcache-store-misses                                                
     2.809428295          10,17,609      l2_rqsts.demand_data_rd_hit                                             (70.66%)
     2.809428295           8,05,116      l2_rqsts.demand_data_rd_miss                                            (27.11%)
     2.809428295           8,79,070      LLC-loads                                                               (24.61%)
     2.809428295              7,158      LLC-load-misses                  #    0.81% of all LL-cache accesses    (21.14%)
     2.809428295          19,23,600      LLC-stores                                                              (7.11%)
     2.809428295           8,50,035      LLC-store-misses                                                        (7.31%)
     2.809428295          64,20,588      dTLB-loads                                                              (11.32%)
     2.809428295           9,06,024      dTLB-load-misses                 #   14.11% of all dTLB cache accesses  (14.79%)
     2.809428295          23,76,076      branch-loads                                                            (18.89%)
     2.809428295              1,660      branch-load-misses                                                      (25.59%)
     2.819953251       47,06,23,630      cpu-cycles                                                              (51.79%)
     2.819953251        1,39,02,488      instructions                     #    0.03  insn per cycle              (58.84%)
     2.819953251          30,62,305      cache-references                                                        (64.52%)
     2.819953251           9,48,472      cache-misses                     #   30.97% of all cache refs           (68.69%)
     2.819953251          66,07,549      L1-dcache-loads                                                         (65.65%)
     2.819953251          39,74,390      L1-dcache-load-misses            #   60.15% of all L1-dcache accesses   (61.67%)
     2.819953251          23,71,054      L1-dcache-stores                                                        (57.39%)
     2.819953251    <not supported>      L1-dcache-store-misses                                                
     2.819953251          10,05,550      l2_rqsts.demand_data_rd_hit                                             (53.06%)
     2.819953251           7,89,392      l2_rqsts.demand_data_rd_miss                                            (15.13%)
     2.819953251           8,58,554      LLC-loads                                                               (16.94%)
     2.819953251              7,206      LLC-load-misses                  #    0.84% of all LL-cache accesses    (19.54%)
     2.819953251          19,32,410      LLC-stores                                                              (13.30%)
     2.819953251           8,63,943      LLC-store-misses                                                        (14.78%)
     2.819953251          66,01,417      dTLB-loads                                                              (22.78%)
     2.819953251           9,24,240      dTLB-load-misses                 #   14.00% of all dTLB cache accesses  (31.00%)
     2.819953251          24,25,958      branch-loads                                                            (38.29%)
     2.819953251              1,782      branch-load-misses                                                      (45.05%)
     2.830515064       47,14,81,900      cpu-cycles                                                              (33.42%)
     2.830515064        1,38,42,063      instructions                     #    0.03  insn per cycle              (37.02%)
     2.830515064          30,41,250      cache-references                                                        (41.84%)
     2.830515064           9,59,063      cache-misses                     #   31.54% of all cache refs           (48.16%)
     2.830515064          66,09,921      L1-dcache-loads                                                         (47.88%)
     2.830515064          39,76,352      L1-dcache-load-misses            #   60.16% of all L1-dcache accesses   (49.31%)
     2.830515064          24,02,623      L1-dcache-stores                                                        (52.21%)
     2.830515064    <not supported>      L1-dcache-store-misses                                                
     2.830515064          10,24,965      l2_rqsts.demand_data_rd_hit                                             (57.07%)
     2.830515064           7,77,300      l2_rqsts.demand_data_rd_miss                                            (31.08%)
     2.830515064           8,54,810      LLC-loads                                                               (30.62%)
     2.830515064              6,957      LLC-load-misses                  #    0.81% of all LL-cache accesses    (29.22%)
     2.830515064          19,19,435      LLC-stores                                                              (13.41%)
     2.830515064           8,68,599      LLC-store-misses                                                        (13.90%)
     2.830515064          65,50,049      dTLB-loads                                                              (18.98%)
     2.830515064           9,13,618      dTLB-load-misses                 #   13.95% of all dTLB cache accesses  (22.19%)
     2.830515064          24,33,264      branch-loads                                                            (26.25%)
     2.830515064              1,075      branch-load-misses                                                      (30.32%)
     2.841129426       47,39,63,627      cpu-cycles                                                              (42.84%)
     2.841129426        1,41,19,827      instructions                     #    0.03  insn per cycle              (50.30%)
     2.841129426          30,84,569      cache-references                                                        (57.21%)
     2.841129426           9,59,216      cache-misses                     #   31.10% of all cache refs           (64.25%)
     2.841129426          66,63,328      L1-dcache-loads                                                         (67.11%)
     2.841129426          39,79,042      L1-dcache-load-misses            #   59.72% of all L1-dcache accesses   (69.83%)
     2.841129426          24,14,933      L1-dcache-stores                                                        (70.79%)
     2.841129426    <not supported>      L1-dcache-store-misses                                                
     2.841129426          10,22,672      l2_rqsts.demand_data_rd_hit                                             (67.88%)
     2.841129426           8,30,343      l2_rqsts.demand_data_rd_miss                                            (20.89%)
     2.841129426           9,03,169      LLC-loads                                                               (18.40%)
     2.841129426              7,037      LLC-load-misses                  #    0.78% of all LL-cache accesses    (16.68%)
     2.841129426          19,51,890      LLC-stores                                                              (8.25%)
     2.841129426           8,90,600      LLC-store-misses                                                        (7.55%)
     2.841129426          66,14,024      dTLB-loads                                                              (12.30%)
     2.841129426           9,39,260      dTLB-load-misses                 #   14.20% of all dTLB cache accesses  (19.22%)
     2.841129426          24,36,381      branch-loads                                                            (26.09%)
     2.841129426              1,321      branch-load-misses                                                      (33.89%)
     2.851654942       46,37,37,469      cpu-cycles                                                              (49.20%)
     2.851654942        1,36,33,709      instructions                     #    0.03  insn per cycle              (53.93%)
     2.851654942          29,81,990      cache-references                                                        (59.28%)
     2.851654942           9,37,724      cache-misses                     #   31.45% of all cache refs           (64.17%)
     2.851654942          64,49,174      L1-dcache-loads                                                         (61.58%)
     2.851654942          38,61,626      L1-dcache-load-misses            #   59.88% of all L1-dcache accesses   (57.61%)
     2.851654942          23,61,864      L1-dcache-stores                                                        (53.96%)
     2.851654942    <not supported>      L1-dcache-store-misses                                                
     2.851654942           9,87,879      l2_rqsts.demand_data_rd_hit                                             (52.03%)
     2.851654942           7,95,739      l2_rqsts.demand_data_rd_miss                                            (17.04%)
     2.851654942           8,67,428      LLC-loads                                                               (20.77%)
     2.851654942              8,516      LLC-load-misses                  #    0.98% of all LL-cache accesses    (24.41%)
     2.851654942          18,93,798      LLC-stores                                                              (14.54%)
     2.851654942           8,43,660      LLC-store-misses                                                        (14.26%)
     2.851654942          63,95,025      dTLB-loads                                                              (21.47%)
     2.851654942           8,92,764      dTLB-load-misses                 #   13.96% of all dTLB cache accesses  (28.46%)
     2.851654942          23,68,558      branch-loads                                                            (36.45%)
     2.851654942              2,362      branch-load-misses                                                      (44.19%)
     2.865808335       63,46,95,304      cpu-cycles                                                              (37.27%)
     2.865808335        1,91,52,099      instructions                     #    0.03  insn per cycle              (43.70%)
     2.865808335          41,29,128      cache-references                                                        (49.04%)
     2.865808335          12,91,006      cache-misses                     #   31.27% of all cache refs           (54.24%)
     2.865808335          89,81,538      L1-dcache-loads                                                         (53.66%)
     2.865808335          53,50,597      L1-dcache-load-misses            #   59.57% of all L1-dcache accesses   (53.59%)
     2.865808335          32,70,529      L1-dcache-stores                                                        (53.91%)
     2.865808335    <not supported>      L1-dcache-store-misses                                                
     2.865808335          13,80,714      l2_rqsts.demand_data_rd_hit                                             (55.09%)
     2.865808335          10,57,772      l2_rqsts.demand_data_rd_miss                                            (27.47%)
     2.865808335          11,54,805      LLC-loads                                                               (27.75%)
     2.865808335              7,991      LLC-load-misses                  #    0.69% of all LL-cache accesses    (27.39%)
     2.865808335          25,63,839      LLC-stores                                                              (12.27%)
     2.865808335          11,64,395      LLC-store-misses                                                        (12.24%)
     2.865808335          88,15,473      dTLB-loads                                                              (18.73%)
     2.865808335          12,33,907      dTLB-load-misses                 #   14.00% of all dTLB cache accesses  (24.70%)
     2.865808335          32,99,830      branch-loads                                                            (29.06%)
     2.865808335              1,915      branch-load-misses                                                      (32.99%)
     2.876365021       47,52,84,488      cpu-cycles                                                              (32.22%)
     2.876365021        1,43,77,492      instructions                     #    0.03  insn per cycle              (39.04%)
     2.876365021          30,98,802      cache-references                                                        (47.21%)
     2.876365021           9,61,521      cache-misses                     #   31.03% of all cache refs           (55.37%)
     2.876365021          67,21,590      L1-dcache-loads                                                         (59.50%)
     2.876365021          40,19,972      L1-dcache-load-misses            #   59.81% of all L1-dcache accesses   (63.50%)
     2.876365021          24,26,935      L1-dcache-stores                                                        (68.96%)
     2.876365021    <not supported>      L1-dcache-store-misses                                                
     2.876365021          10,39,458      l2_rqsts.demand_data_rd_hit                                             (73.06%)
     2.876365021           7,96,812      l2_rqsts.demand_data_rd_miss                                            (28.20%)
     2.876365021           8,67,118      LLC-loads                                                               (24.61%)
     2.876365021              6,744      LLC-load-misses                  #    0.78% of all LL-cache accesses    (21.05%)
     2.876365021          19,62,553      LLC-stores                                                              (8.28%)
     2.876365021           8,69,242      LLC-store-misses                                                        (8.04%)
     2.876365021          66,25,061      dTLB-loads                                                              (10.28%)
     2.876365021           9,21,919      dTLB-load-misses                 #   13.92% of all dTLB cache accesses  (13.35%)
     2.876365021          24,81,164      branch-loads                                                            (18.71%)
     2.876365021              1,578      branch-load-misses                                                      (24.70%)
     2.886932932       47,34,50,147      cpu-cycles                                                              (54.07%)
     2.886932932        1,40,16,490      instructions                     #    0.03  insn per cycle              (60.35%)
     2.886932932          30,71,887      cache-references                                                        (64.75%)
     2.886932932           9,58,442      cache-misses                     #   31.20% of all cache refs           (69.75%)
     2.886932932          66,39,217      L1-dcache-loads                                                         (66.84%)
     2.886932932          39,64,268      L1-dcache-load-misses            #   59.71% of all L1-dcache accesses   (63.69%)
     2.886932932          24,24,357      L1-dcache-stores                                                        (57.24%)
     2.886932932    <not supported>      L1-dcache-store-misses                                                
     2.886932932          10,13,787      l2_rqsts.demand_data_rd_hit                                             (50.95%)
     2.886932932           8,09,717      l2_rqsts.demand_data_rd_miss                                            (12.35%)
     2.886932932           8,52,474      LLC-loads                                                               (15.98%)
     2.886932932              9,287      LLC-load-misses                  #    1.09% of all LL-cache accesses    (20.07%)
     2.886932932          19,56,804      LLC-stores                                                              (13.23%)
     2.886932932           8,87,324      LLC-store-misses                                                        (13.78%)
     2.886932932          65,74,158      dTLB-loads                                                              (22.40%)
     2.886932932           9,29,762      dTLB-load-misses                 #   14.14% of all dTLB cache accesses  (31.03%)
     2.886932932          23,88,563      branch-loads                                                            (39.21%)
     2.886932932              1,767      branch-load-misses                                                      (47.02%)
     2.897506576       47,21,71,428      cpu-cycles                                                              (30.32%)
     2.897506576        1,39,58,832      instructions                     #    0.03  insn per cycle              (33.68%)
     2.897506576          30,74,793      cache-references                                                        (39.10%)
     2.897506576           9,59,011      cache-misses                     #   31.19% of all cache refs           (45.19%)
     2.897506576          66,57,984      L1-dcache-loads                                                         (45.10%)
     2.897506576          39,90,198      L1-dcache-load-misses            #   59.93% of all L1-dcache accesses   (46.31%)
     2.897506576          24,19,178      L1-dcache-stores                                                        (49.76%)
     2.897506576    <not supported>      L1-dcache-store-misses                                                
     2.897506576          10,36,514      l2_rqsts.demand_data_rd_hit                                             (54.39%)
     2.897506576           7,78,629      l2_rqsts.demand_data_rd_miss                                            (32.57%)
     2.897506576           8,50,053      LLC-loads                                                               (32.93%)
     2.897506576              6,727      LLC-load-misses                  #    0.79% of all LL-cache accesses    (32.86%)
     2.897506576          19,30,776      LLC-stores                                                              (14.65%)
     2.897506576           8,70,897      LLC-store-misses                                                        (13.21%)
     2.897506576          65,63,261      dTLB-loads                                                              (17.61%)
     2.897506576           9,18,000      dTLB-load-misses                 #   13.99% of all dTLB cache accesses  (21.68%)
     2.897506576          24,26,391      branch-loads                                                            (25.67%)
     2.897506576              1,770      branch-load-misses                                                      (28.91%)
     2.908075804       46,97,63,965      cpu-cycles                                                              (42.29%)
     2.908075804        1,40,70,014      instructions                     #    0.03  insn per cycle              (50.97%)
     2.908075804          30,60,713      cache-references                                                        (59.01%)
     2.908075804           9,55,523      cache-misses                     #   31.22% of all cache refs           (66.88%)
     2.908075804          66,00,480      L1-dcache-loads                                                         (72.00%)
     2.908075804          39,49,769      L1-dcache-load-misses            #   59.84% of all L1-dcache accesses   (75.05%)
     2.908075804          23,61,064      L1-dcache-stores                                                        (74.35%)
     2.908075804    <not supported>      L1-dcache-store-misses                                                
     2.908075804          10,13,880      l2_rqsts.demand_data_rd_hit                                             (72.49%)
     2.908075804           8,10,145      l2_rqsts.demand_data_rd_miss                                            (20.24%)
     2.908075804           8,84,226      LLC-loads                                                               (16.28%)
     2.908075804              7,258      LLC-load-misses                  #    0.82% of all LL-cache accesses    (12.95%)
     2.908075804          19,58,925      LLC-stores                                                              (4.95%)
     2.908075804           8,79,674      LLC-store-misses                                                        (6.40%)
     2.908075804          67,61,291      dTLB-loads                                                              (12.51%)
     2.908075804           9,38,648      dTLB-load-misses                 #   13.88% of all dTLB cache accesses  (18.64%)
     2.908075804          24,62,855      branch-loads                                                            (24.88%)
     2.908075804              2,195      branch-load-misses                                                      (32.38%)
     2.918612772       46,96,81,387      cpu-cycles                                                              (51.71%)
     2.918612772        1,39,80,599      instructions                     #    0.03  insn per cycle              (55.15%)
     2.918612772          30,63,648      cache-references                                                        (58.35%)
     2.918612772           9,54,936      cache-misses                     #   31.17% of all cache refs           (60.99%)
     2.918612772          66,25,051      L1-dcache-loads                                                         (54.92%)
     2.918612772          39,56,489      L1-dcache-load-misses            #   59.72% of all L1-dcache accesses   (50.02%)
     2.918612772          24,39,698      L1-dcache-stores                                                        (47.82%)
     2.918612772    <not supported>      L1-dcache-store-misses                                                
     2.918612772          10,06,394      l2_rqsts.demand_data_rd_hit                                             (45.98%)
     2.918612772           7,67,658      l2_rqsts.demand_data_rd_miss                                            (20.83%)
     2.918612772           8,47,168      LLC-loads                                                               (24.59%)
     2.918612772              7,575      LLC-load-misses                  #    0.89% of all LL-cache accesses    (27.35%)
     2.918612772          19,39,526      LLC-stores                                                              (16.45%)
     2.918612772           8,80,587      LLC-store-misses                                                        (17.15%)
     2.918612772          65,97,511      dTLB-loads                                                              (24.80%)
     2.918612772           9,26,211      dTLB-load-misses                 #   14.04% of all dTLB cache accesses  (32.70%)
     2.918612772          24,48,515      branch-loads                                                            (40.18%)
     2.918612772              2,186      branch-load-misses                                                      (47.28%)
     2.930827704       54,57,42,500      cpu-cycles                                                              (27.58%)
     2.930827704        1,64,10,779      instructions                     #    0.03  insn per cycle              (34.03%)
     2.930827704          35,42,357      cache-references                                                        (40.87%)
     2.930827704          11,02,754      cache-misses                     #   31.13% of all cache refs           (47.14%)
     2.930827704          76,85,255      L1-dcache-loads                                                         (47.31%)
     2.930827704          45,90,249      L1-dcache-load-misses            #   59.73% of all L1-dcache accesses   (49.88%)
     2.930827704          27,81,198      L1-dcache-stores                                                        (53.87%)
     2.930827704    <not supported>      L1-dcache-store-misses                                                
     2.930827704          11,88,766      l2_rqsts.demand_data_rd_hit                                             (58.95%)
     2.930827704           9,06,809      l2_rqsts.demand_data_rd_miss                                            (30.27%)
     2.930827704           9,88,701      LLC-loads                                                               (31.75%)
     2.930827704              7,656      LLC-load-misses                  #    0.77% of all LL-cache accesses    (32.27%)
     2.930827704          22,40,138      LLC-stores                                                              (14.32%)
     2.930827704          10,10,411      LLC-store-misses                                                        (10.92%)
     2.930827704          75,54,779      dTLB-loads                                                              (14.09%)
     2.930827704          10,48,192      dTLB-load-misses                 #   13.87% of all dTLB cache accesses  (16.53%)
     2.930827704          28,36,087      branch-loads                                                            (19.54%)
     2.930827704              2,400      branch-load-misses                                                      (22.62%)
     2.941379769       47,39,79,675      cpu-cycles                                                              (45.05%)
     2.941379769        1,40,64,152      instructions                     #    0.03  insn per cycle              (52.67%)
     2.941379769          30,82,255      cache-references                                                        (60.36%)
     2.941379769           9,57,286      cache-misses                     #   31.06% of all cache refs           (69.29%)
     2.941379769          66,41,782      L1-dcache-loads                                                         (74.93%)
     2.941379769          39,78,410      L1-dcache-load-misses            #   59.90% of all L1-dcache accesses   (76.63%)
     2.941379769          23,90,823      L1-dcache-stores                                                        (74.28%)
     2.941379769    <not supported>      L1-dcache-store-misses                                                
     2.941379769          10,21,392      l2_rqsts.demand_data_rd_hit                                             (70.76%)
     2.941379769           8,24,458      l2_rqsts.demand_data_rd_miss                                            (18.02%)
     2.941379769           8,91,610      LLC-loads                                                               (12.87%)
     2.941379769              7,091      LLC-load-misses                  #    0.80% of all LL-cache accesses    (10.48%)
     2.941379769          19,59,264      LLC-stores                                                              (4.91%)
     2.941379769           8,84,149      LLC-store-misses                                                        (8.19%)
     2.941379769          66,64,175      dTLB-loads                                                              (15.11%)
     2.941379769           9,40,345      dTLB-load-misses                 #   14.11% of all dTLB cache accesses  (21.77%)
     2.941379769          24,55,580      branch-loads                                                            (28.62%)
     2.941379769              1,478      branch-load-misses                                                      (36.20%)
     2.951937954       47,15,94,169      cpu-cycles                                                              (54.24%)
     2.951937954        1,39,31,541      instructions                     #    0.03  insn per cycle              (56.24%)
     2.951937954          30,51,828      cache-references                                                        (58.03%)
     2.951937954           9,51,148      cache-misses                     #   31.17% of all cache refs           (59.38%)
     2.951937954          66,24,083      L1-dcache-loads                                                         (52.95%)
     2.951937954          39,73,432      L1-dcache-load-misses            #   59.98% of all L1-dcache accesses   (47.75%)
     2.951937954          24,33,692      L1-dcache-stores                                                        (44.17%)
     2.951937954    <not supported>      L1-dcache-store-misses                                                
     2.951937954          10,19,495      l2_rqsts.demand_data_rd_hit                                             (40.99%)
     2.951937954           7,77,622      l2_rqsts.demand_data_rd_miss                                            (22.92%)
     2.951937954           8,47,226      LLC-loads                                                               (26.80%)
     2.951937954              5,550      LLC-load-misses                  #    0.66% of all LL-cache accesses    (28.79%)
     2.951937954          19,32,954      LLC-stores                                                              (16.57%)
     2.951937954           8,68,197      LLC-store-misses                                                        (17.21%)
     2.951937954          65,82,452      dTLB-loads                                                              (26.89%)
     2.951937954           9,24,502      dTLB-load-misses                 #   14.04% of all dTLB cache accesses  (36.78%)
     2.951937954          24,24,696      branch-loads                                                            (45.86%)
     2.951937954              1,646      branch-load-misses                                                      (51.88%)
     2.963382616       51,01,95,832      cpu-cycles                                                              (23.58%)
     2.963382616        1,81,78,284      instructions                     #    0.04  insn per cycle              (30.59%)
     2.963382616          33,49,576      cache-references                                                        (37.83%)
     2.963382616          10,50,784      cache-misses                     #   31.37% of all cache refs           (45.41%)
     2.963382616          75,75,419      L1-dcache-loads                                                         (49.85%)
     2.963382616          43,10,331      L1-dcache-load-misses            #   56.90% of all L1-dcache accesses   (55.71%)
     2.963382616          28,37,072      L1-dcache-stores                                                        (62.04%)
     2.963382616    <not supported>      L1-dcache-store-misses                                                
     2.963382616          11,14,583      l2_rqsts.demand_data_rd_hit                                             (68.16%)
     2.963382616           8,47,735      l2_rqsts.demand_data_rd_miss                                            (32.62%)
     2.963382616           9,19,833      LLC-loads                                                               (32.45%)
     2.963382616              6,520      LLC-load-misses                  #    0.71% of all LL-cache accesses    (30.70%)
     2.963382616          21,04,376      LLC-stores                                                              (10.03%)
     2.963382616           9,31,518      LLC-store-misses                                                        (5.95%)
     2.963382616          69,62,885      dTLB-loads                                                              (7.60%)
     2.963382616           9,46,036      dTLB-load-misses                 #   13.59% of all dTLB cache accesses  (9.84%)
     2.963382616          36,63,679      branch-loads                                                            (11.80%)
     2.963382616              6,072      branch-load-misses                                                      (15.97%)
     2.973977946       47,06,59,711      cpu-cycles                                                              (54.46%)
     2.973977946        1,40,81,001      instructions                     #    0.03  insn per cycle              (63.23%)
     2.973977946          30,64,028      cache-references                                                        (72.00%)
     2.973977946           9,55,254      cache-misses                     #   31.18% of all cache refs           (79.00%)
     2.973977946          66,21,314      L1-dcache-loads                                                         (78.23%)
     2.973977946          39,57,155      L1-dcache-load-misses            #   59.76% of all L1-dcache accesses   (73.71%)
     2.973977946          24,14,993      L1-dcache-stores                                                        (67.89%)
     2.973977946    <not supported>      L1-dcache-store-misses                                                
     2.973977946          10,10,466      l2_rqsts.demand_data_rd_hit                                             (62.19%)
     2.973977946           8,44,327      l2_rqsts.demand_data_rd_miss                                            (10.11%)
     2.973977946           8,84,964      LLC-loads                                                               (8.88%)
     2.973977946             11,895      LLC-load-misses                  #    1.34% of all LL-cache accesses    (10.00%)
     2.973977946          19,56,354      LLC-stores                                                              (9.56%)
     2.973977946           8,89,142      LLC-store-misses                                                        (13.38%)
     2.973977946          66,03,514      dTLB-loads                                                              (21.86%)
     2.973977946           9,29,966      dTLB-load-misses                 #   14.08% of all dTLB cache accesses  (29.80%)
     2.973977946          24,44,643      branch-loads                                                            (37.70%)
     2.973977946              3,201      branch-load-misses                                                      (45.51%)
     2.986825115       57,25,02,266      cpu-cycles                                                              (44.44%)
     2.986825115        1,68,29,920      instructions                     #    0.03  insn per cycle              (47.88%)
     2.986825115          36,97,177      cache-references                                                        (50.87%)
     2.986825115          11,50,070      cache-misses                     #   31.11% of all cache refs           (53.84%)
     2.986825115          79,88,175      L1-dcache-loads                                                         (50.66%)
     2.986825115          47,99,122      L1-dcache-load-misses            #   60.08% of all L1-dcache accesses   (50.54%)
     2.986825115          29,20,950      L1-dcache-stores                                                        (49.93%)
     2.986825115    <not supported>      L1-dcache-store-misses                                                
     2.986825115          12,30,761      l2_rqsts.demand_data_rd_hit                                             (49.74%)
     2.986825115           9,24,914      l2_rqsts.demand_data_rd_miss                                            (27.09%)
     2.986825115          10,23,405      LLC-loads                                                               (26.91%)
     2.986825115              8,676      LLC-load-misses                  #    0.85% of all LL-cache accesses    (27.69%)
     2.986825115          23,85,764      LLC-stores                                                              (14.89%)
     2.986825115          10,52,303      LLC-store-misses                                                        (15.28%)
     2.986825115          79,14,677      dTLB-loads                                                              (22.36%)
     2.986825115          11,18,258      dTLB-load-misses                 #   14.13% of all dTLB cache accesses  (29.02%)
     2.986825115          29,35,236      branch-loads                                                            (35.60%)
     2.986825115              2,045      branch-load-misses                                                      (41.51%)
     2.997425751       45,12,39,646      cpu-cycles                                                              (26.18%)
     2.997425751        1,25,03,725      instructions                     #    0.03  insn per cycle              (32.51%)
     2.997425751          28,23,851      cache-references                                                        (39.49%)
     2.997425751           9,06,115      cache-misses                     #   32.09% of all cache refs           (48.30%)
     2.997425751          59,07,968      L1-dcache-loads                                                         (54.31%)
     2.997425751          35,42,300      L1-dcache-load-misses            #   59.96% of all L1-dcache accesses   (60.26%)
     2.997425751          21,48,229      L1-dcache-stores                                                        (64.74%)
     2.997425751    <not supported>      L1-dcache-store-misses                                                
     2.997425751           9,02,487      l2_rqsts.demand_data_rd_hit                                             (68.96%)
     2.997425751           7,13,037      l2_rqsts.demand_data_rd_miss                                            (31.66%)
     2.997425751           7,93,399      LLC-loads                                                               (29.56%)
     2.997425751              6,474      LLC-load-misses                  #    0.82% of all LL-cache accesses    (26.58%)
     2.997425751          17,57,361      LLC-stores                                                              (7.67%)
     2.997425751           7,40,094      LLC-store-misses                                                        (5.43%)
     2.997425751          57,07,696      dTLB-loads                                                              (8.89%)
     2.997425751           8,11,924      dTLB-load-misses                 #   14.23% of all dTLB cache accesses  (12.19%)
     2.997425751          21,19,566      branch-loads                                                            (14.93%)
     2.997425751              1,329      branch-load-misses                                                      (18.73%)
     3.008039845       47,05,28,708      cpu-cycles                                                              (51.75%)
     3.008039845        1,36,13,151      instructions                     #    0.03  insn per cycle              (58.78%)
     3.008039845          30,13,453      cache-references                                                        (65.99%)
     3.008039845           9,41,285      cache-misses                     #   31.24% of all cache refs           (72.44%)
     3.008039845          64,61,783      L1-dcache-loads                                                         (68.95%)
     3.008039845          38,82,590      L1-dcache-load-misses            #   60.09% of all L1-dcache accesses   (64.29%)
     3.008039845          23,21,005      L1-dcache-stores                                                        (60.15%)
     3.008039845    <not supported>      L1-dcache-store-misses                                                
     3.008039845           9,82,218      l2_rqsts.demand_data_rd_hit                                             (56.16%)
     3.008039845           7,90,310      l2_rqsts.demand_data_rd_miss                                            (12.85%)
     3.008039845           8,46,967      LLC-loads                                                               (14.40%)
     3.008039845              9,608      LLC-load-misses                  #    1.13% of all LL-cache accesses    (16.96%)
     3.008039845          19,34,681      LLC-stores                                                              (13.63%)
     3.008039845           8,76,041      LLC-store-misses                                                        (15.61%)
     3.008039845          65,52,924      dTLB-loads                                                              (22.76%)
     3.008039845           9,17,254      dTLB-load-misses                 #   14.00% of all dTLB cache accesses  (30.32%)
     3.008039845          23,85,444      branch-loads                                                            (37.76%)
     3.008039845              1,950      branch-load-misses                                                      (44.72%)
     3.018596077       47,45,17,751      cpu-cycles                                                              (38.58%)
     3.018596077        1,33,16,275      instructions                     #    0.03  insn per cycle              (41.88%)
     3.018596077          30,10,686      cache-references                                                        (44.77%)
     3.018596077           9,35,509      cache-misses                     #   31.07% of all cache refs           (48.80%)
     3.018596077          64,94,948      L1-dcache-loads                                                         (46.53%)
     3.018596077          39,45,339      L1-dcache-load-misses            #   60.74% of all L1-dcache accesses   (46.72%)
     3.018596077          23,45,970      L1-dcache-stores                                                        (47.80%)
     3.018596077    <not supported>      L1-dcache-store-misses                                                
     3.018596077          10,19,143      l2_rqsts.demand_data_rd_hit                                             (50.12%)
     3.018596077           7,74,144      l2_rqsts.demand_data_rd_miss                                            (30.55%)
     3.018596077           8,48,283      LLC-loads                                                               (31.34%)
     3.018596077              6,810      LLC-load-misses                  #    0.80% of all LL-cache accesses    (31.30%)
     3.018596077          19,37,720      LLC-stores                                                              (15.18%)
     3.018596077           8,60,292      LLC-store-misses                                                        (15.02%)
     3.018596077          64,25,596      dTLB-loads                                                              (20.92%)
     3.018596077           9,17,753      dTLB-load-misses                 #   14.28% of all dTLB cache accesses  (26.61%)
     3.018596077          23,23,130      branch-loads                                                            (30.65%)
     3.018596077              1,721      branch-load-misses                                                      (34.85%)
     3.032804378       62,87,54,110      cpu-cycles                                                              (36.73%)
     3.032804378        1,77,98,518      instructions                     #    0.03  insn per cycle              (43.24%)
     3.032804378          40,33,257      cache-references                                                        (49.62%)
     3.032804378          12,58,759      cache-misses                     #   31.21% of all cache refs           (57.31%)
     3.032804378          85,79,839      L1-dcache-loads                                                         (59.58%)
     3.032804378          51,92,215      L1-dcache-load-misses            #   60.52% of all L1-dcache accesses   (61.63%)
     3.032804378          30,60,313      L1-dcache-stores                                                        (63.00%)
     3.032804378    <not supported>      L1-dcache-store-misses                                                
     3.032804378          13,40,130      l2_rqsts.demand_data_rd_hit                                             (64.36%)
     3.032804378          10,42,986      l2_rqsts.demand_data_rd_miss                                            (24.20%)
     3.032804378          11,39,100      LLC-loads                                                               (22.86%)
     3.032804378             10,440      LLC-load-misses                  #    0.92% of all LL-cache accesses    (22.51%)
     3.032804378          26,18,255      LLC-stores                                                              (10.99%)
     3.032804378          11,66,724      LLC-store-misses                                                        (9.97%)
     3.032804378          86,21,106      dTLB-loads                                                              (14.57%)
     3.032804378          12,16,979      dTLB-load-misses                 #   14.12% of all dTLB cache accesses  (18.90%)
     3.032804378          31,45,609      branch-loads                                                            (24.84%)
     3.032804378              2,275      branch-load-misses                                                      (30.76%)
     3.043343679       47,41,20,728      cpu-cycles                                                              (44.99%)
     3.043343679        1,34,22,931      instructions                     #    0.03  insn per cycle              (52.67%)
     3.043343679          30,78,630      cache-references                                                        (60.43%)
     3.043343679           9,51,182      cache-misses                     #   30.90% of all cache refs           (66.50%)
     3.043343679          65,32,570      L1-dcache-loads                                                         (68.69%)
     3.043343679          39,69,664      L1-dcache-load-misses            #   60.77% of all L1-dcache accesses   (68.84%)
     3.043343679          23,12,878      L1-dcache-stores                                                        (67.89%)
     3.043343679    <not supported>      L1-dcache-store-misses                                                
     3.043343679          10,05,163      l2_rqsts.demand_data_rd_hit                                             (65.76%)
     3.043343679           7,99,370      l2_rqsts.demand_data_rd_miss                                            (19.28%)
     3.043343679           8,69,660      LLC-loads                                                               (17.57%)
     3.043343679              7,717      LLC-load-misses                  #    0.89% of all LL-cache accesses    (16.43%)
     3.043343679          20,18,557      LLC-stores                                                              (7.89%)
     3.043343679           8,83,992      LLC-store-misses                                                        (9.54%)
     3.043343679          65,18,072      dTLB-loads                                                              (15.59%)
     3.043343679           9,50,682      dTLB-load-misses                 #   14.59% of all dTLB cache accesses  (22.31%)
     3.043343679          23,18,909      branch-loads                                                            (29.80%)
     3.043343679              1,114      branch-load-misses                                                      (37.42%)
     3.053889003       47,25,47,479      cpu-cycles                                                              (45.41%)
     3.053889003        1,34,23,317      instructions                     #    0.03  insn per cycle              (48.38%)
     3.053889003          30,48,514      cache-references                                                        (51.37%)
     3.053889003           9,42,336      cache-misses                     #   30.91% of all cache refs           (54.91%)
     3.053889003          64,99,715      L1-dcache-loads                                                         (50.44%)
     3.053889003          39,56,156      L1-dcache-load-misses            #   60.87% of all L1-dcache accesses   (47.16%)
     3.053889003          23,16,050      L1-dcache-stores                                                        (46.08%)
     3.053889003    <not supported>      L1-dcache-store-misses                                                
     3.053889003          10,20,808      l2_rqsts.demand_data_rd_hit                                             (45.84%)
     3.053889003           7,74,939      l2_rqsts.demand_data_rd_miss                                            (25.05%)
     3.053889003           8,53,337      LLC-loads                                                               (28.00%)
     3.053889003              6,314      LLC-load-misses                  #    0.74% of all LL-cache accesses    (30.48%)
     3.053889003          19,40,797      LLC-stores                                                              (16.92%)
     3.053889003           8,66,610      LLC-store-misses                                                        (16.21%)
     3.053889003          64,51,113      dTLB-loads                                                              (23.46%)
     3.053889003           9,22,656      dTLB-load-misses                 #   14.30% of all dTLB cache accesses  (30.36%)
     3.053889003          23,33,818      branch-loads                                                            (36.52%)
     3.053889003              1,426      branch-load-misses                                                      (41.01%)
#           time             counts unit events
     3.064387994       45,37,95,852      cpu-cycles                                                              (33.60%)
     3.064387994        1,25,81,398      instructions                     #    0.03  insn per cycle              (42.30%)
     3.064387994          28,63,139      cache-references                                                        (50.69%)
     3.064387994           9,08,613      cache-misses                     #   31.73% of all cache refs           (60.06%)
     3.064387994          60,94,532      L1-dcache-loads                                                         (63.81%)
     3.064387994          37,15,067      L1-dcache-load-misses            #   60.96% of all L1-dcache accesses   (66.99%)
     3.064387994          21,89,671      L1-dcache-stores                                                        (68.07%)
     3.064387994    <not supported>      L1-dcache-store-misses                                                
     3.064387994           9,47,098      l2_rqsts.demand_data_rd_hit                                             (69.91%)
     3.064387994           7,80,610      l2_rqsts.demand_data_rd_miss                                            (23.40%)
     3.064387994           8,24,188      LLC-loads                                                               (22.48%)
     3.064387994              6,771      LLC-load-misses                  #    0.82% of all LL-cache accesses    (21.35%)
     3.064387994          18,52,124      LLC-stores                                                              (7.51%)
     3.064387994           8,31,444      LLC-store-misses                                                        (6.35%)
     3.064387994          61,94,076      dTLB-loads                                                              (10.63%)
     3.064387994           8,88,501      dTLB-load-misses                 #   14.34% of all dTLB cache accesses  (14.99%)
     3.064387994          21,82,200      branch-loads                                                            (19.45%)
     3.064387994              1,865      branch-load-misses                                                      (25.84%)
     3.075003835       44,47,78,226      cpu-cycles                                                              (45.64%)
     3.075003835        1,26,00,827      instructions                     #    0.03  insn per cycle              (51.21%)
     3.075003835          28,95,423      cache-references                                                        (57.61%)
     3.075003835           9,06,767      cache-misses                     #   31.32% of all cache refs           (63.36%)
     3.075003835          61,37,614      L1-dcache-loads                                                         (61.54%)
     3.075003835          37,49,712      L1-dcache-load-misses            #   61.09% of all L1-dcache accesses   (59.52%)
     3.075003835          21,63,750      L1-dcache-stores                                                        (58.18%)
     3.075003835    <not supported>      L1-dcache-store-misses                                                
     3.075003835           9,37,602      l2_rqsts.demand_data_rd_hit                                             (57.03%)
     3.075003835           8,02,567      l2_rqsts.demand_data_rd_miss                                            (20.07%)
     3.075003835           8,64,585      LLC-loads                                                               (19.22%)
     3.075003835              9,621      LLC-load-misses                  #    1.11% of all LL-cache accesses    (20.69%)
     3.075003835          17,63,686      LLC-stores                                                              (13.82%)
     3.075003835           8,12,768      LLC-store-misses                                                        (14.39%)
     3.075003835          60,06,482      dTLB-loads                                                              (21.10%)
     3.075003835           8,64,292      dTLB-load-misses                 #   14.39% of all dTLB cache accesses  (27.79%)
     3.075003835          21,97,863      branch-loads                                                            (34.43%)
     3.075003835              2,059      branch-load-misses                                                      (40.34%)
     3.085518391       45,13,13,417      cpu-cycles                                                              (38.39%)
     3.085518391        1,26,74,045      instructions                     #    0.03  insn per cycle              (42.78%)
     3.085518391          29,79,431      cache-references                                                        (46.48%)
     3.085518391           9,36,684      cache-misses                     #   31.44% of all cache refs           (52.02%)
     3.085518391          63,86,662      L1-dcache-loads                                                         (51.85%)
     3.085518391          39,44,395      L1-dcache-load-misses            #   61.76% of all L1-dcache accesses   (51.68%)
     3.085518391          22,68,296      L1-dcache-stores                                                        (51.12%)
     3.085518391    <not supported>      L1-dcache-store-misses                                                
     3.085518391           9,96,077      l2_rqsts.demand_data_rd_hit                                             (53.03%)
     3.085518391           7,85,225      l2_rqsts.demand_data_rd_miss                                            (27.57%)
     3.085518391           8,33,658      LLC-loads                                                               (27.83%)
     3.085518391              7,593      LLC-load-misses                  #    0.91% of all LL-cache accesses    (27.27%)
     3.085518391          18,97,085      LLC-stores                                                              (13.26%)
     3.085518391           8,43,698      LLC-store-misses                                                        (14.09%)
     3.085518391          62,40,961      dTLB-loads                                                              (21.70%)
     3.085518391           9,04,264      dTLB-load-misses                 #   14.49% of all dTLB cache accesses  (26.23%)
     3.085518391          22,22,877      branch-loads                                                            (30.13%)
     3.085518391              1,339      branch-load-misses                                                      (34.35%)
     3.096138510       46,28,49,831      cpu-cycles                                                              (39.64%)
     3.096138510        1,27,72,484      instructions                     #    0.03  insn per cycle              (46.27%)
     3.096138510          29,27,575      cache-references                                                        (52.74%)
     3.096138510           9,21,009      cache-misses                     #   31.46% of all cache refs           (58.92%)
     3.096138510          62,28,772      L1-dcache-loads                                                         (60.29%)
     3.096138510          37,99,811      L1-dcache-load-misses            #   61.00% of all L1-dcache accesses   (63.85%)
     3.096138510          22,05,552      L1-dcache-stores                                                        (67.94%)
     3.096138510    <not supported>      L1-dcache-store-misses                                                
     3.096138510           9,65,550      l2_rqsts.demand_data_rd_hit                                             (68.69%)
     3.096138510           7,84,237      l2_rqsts.demand_data_rd_miss                                            (26.46%)
     3.096138510           8,47,106      LLC-loads                                                               (24.35%)
     3.096138510              7,915      LLC-load-misses                  #    0.93% of all LL-cache accesses    (21.64%)
     3.096138510          18,24,706      LLC-stores                                                              (8.87%)
     3.096138510           8,49,470      LLC-store-misses                                                        (7.59%)
     3.096138510          63,04,601      dTLB-loads                                                              (10.46%)
     3.096138510           9,09,922      dTLB-load-misses                 #   14.43% of all dTLB cache accesses  (16.21%)
     3.096138510          22,51,406      branch-loads                                                            (23.33%)
     3.096138510              1,462      branch-load-misses                                                      (31.25%)
     3.109819652       61,27,18,328      cpu-cycles                                                              (47.04%)
     3.109819652        1,74,39,104      instructions                     #    0.03  insn per cycle              (52.64%)
     3.109819652          39,64,654      cache-references                                                        (59.10%)
     3.109819652          12,31,264      cache-misses                     #   31.06% of all cache refs           (65.77%)
     3.109819652          84,46,537      L1-dcache-loads                                                         (63.76%)
     3.109819652          51,39,075      L1-dcache-load-misses            #   60.84% of all L1-dcache accesses   (60.19%)
     3.109819652          30,15,590      L1-dcache-stores                                                        (55.50%)
     3.109819652    <not supported>      L1-dcache-store-misses                                                
     3.109819652          13,19,374      l2_rqsts.demand_data_rd_hit                                             (52.49%)
     3.109819652           9,89,127      l2_rqsts.demand_data_rd_miss                                            (16.33%)
     3.109819652          10,89,479      LLC-loads                                                               (17.85%)
     3.109819652              9,303      LLC-load-misses                  #    0.85% of all LL-cache accesses    (21.15%)
     3.109819652          25,38,025      LLC-stores                                                              (14.09%)
     3.109819652          11,30,553      LLC-store-misses                                                        (15.03%)
     3.109819652          83,85,745      dTLB-loads                                                              (23.16%)
     3.109819652          11,99,419      dTLB-load-misses                 #   14.30% of all dTLB cache accesses  (30.03%)
     3.109819652          30,23,643      branch-loads                                                            (36.08%)
     3.109819652              2,545      branch-load-misses                                                      (41.56%)
     3.120370371       47,44,55,994      cpu-cycles                                                              (33.48%)
     3.120370371        1,31,41,590      instructions                     #    0.03  insn per cycle              (37.83%)
     3.120370371          30,62,748      cache-references                                                        (42.17%)
     3.120370371           9,49,161      cache-misses                     #   30.99% of all cache refs           (46.56%)
     3.120370371          65,18,802      L1-dcache-loads                                                         (47.39%)
     3.120370371          39,81,590      L1-dcache-load-misses            #   61.08% of all L1-dcache accesses   (50.55%)
     3.120370371          22,97,700      L1-dcache-stores                                                        (53.64%)
     3.120370371    <not supported>      L1-dcache-store-misses                                                
     3.120370371          10,31,542      l2_rqsts.demand_data_rd_hit                                             (55.91%)
     3.120370371           7,88,388      l2_rqsts.demand_data_rd_miss                                            (33.18%)
     3.120370371           8,58,970      LLC-loads                                                               (31.63%)
     3.120370371              7,380      LLC-load-misses                  #    0.86% of all LL-cache accesses    (29.50%)
     3.120370371          19,85,091      LLC-stores                                                              (12.76%)
     3.120370371           8,76,794      LLC-store-misses                                                        (11.11%)
     3.120370371          64,84,515      dTLB-loads                                                              (16.97%)
     3.120370371           9,34,507      dTLB-load-misses                 #   14.41% of all dTLB cache accesses  (23.22%)
     3.120370371          23,22,262      branch-loads                                                            (27.50%)
     3.120370371              1,424      branch-load-misses                                                      (30.82%)
     3.130968268       47,43,44,352      cpu-cycles                                                              (43.91%)
     3.130968268        1,34,73,854      instructions                     #    0.03  insn per cycle              (50.88%)
     3.130968268          30,71,419      cache-references                                                        (57.81%)
     3.130968268           9,51,093      cache-misses                     #   30.97% of all cache refs           (64.82%)
     3.130968268          64,85,445      L1-dcache-loads                                                         (66.58%)
     3.130968268          39,55,572      L1-dcache-load-misses            #   60.99% of all L1-dcache accesses   (67.69%)
     3.130968268          22,78,166      L1-dcache-stores                                                        (68.76%)
     3.130968268    <not supported>      L1-dcache-store-misses                                                
     3.130968268           9,99,751      l2_rqsts.demand_data_rd_hit                                             (70.05%)
     3.130968268           7,91,737      l2_rqsts.demand_data_rd_miss                                            (22.56%)
     3.130968268           8,58,253      LLC-loads                                                               (20.26%)
     3.130968268              8,595      LLC-load-misses                  #    1.00% of all LL-cache accesses    (18.41%)
     3.130968268          19,78,237      LLC-stores                                                              (7.74%)
     3.130968268           8,74,104      LLC-store-misses                                                        (8.58%)
     3.130968268          65,27,594      dTLB-loads                                                              (12.92%)
     3.130968268           9,37,729      dTLB-load-misses                 #   14.37% of all dTLB cache accesses  (17.74%)
     3.130968268          23,42,492      branch-loads                                                            (25.02%)
     3.130968268              1,450      branch-load-misses                                                      (34.53%)
     3.141509657       46,18,24,164      cpu-cycles                                                              (49.20%)
     3.141509657        1,31,33,908      instructions                     #    0.03  insn per cycle              (54.14%)
     3.141509657          29,88,143      cache-references                                                        (57.38%)
     3.141509657           9,34,280      cache-misses                     #   31.27% of all cache refs           (59.89%)
     3.141509657          63,62,588      L1-dcache-loads                                                         (54.68%)
     3.141509657          38,87,158      L1-dcache-load-misses            #   61.09% of all L1-dcache accesses   (50.03%)
     3.141509657          22,62,952      L1-dcache-stores                                                        (45.40%)
     3.141509657    <not supported>      L1-dcache-store-misses                                                
     3.141509657          10,04,708      l2_rqsts.demand_data_rd_hit                                             (42.74%)
     3.141509657           7,84,234      l2_rqsts.demand_data_rd_miss                                            (18.48%)
     3.141509657           8,61,453      LLC-loads                                                               (24.41%)
     3.141509657              7,012      LLC-load-misses                  #    0.81% of all LL-cache accesses    (29.98%)
     3.141509657          19,29,796      LLC-stores                                                              (17.46%)
     3.141509657           8,51,081      LLC-store-misses                                                        (15.96%)
     3.141509657          63,28,882      dTLB-loads                                                              (24.56%)
     3.141509657           9,02,023      dTLB-load-misses                 #   14.25% of all dTLB cache accesses  (31.72%)
     3.141509657          22,84,263      branch-loads                                                            (38.73%)
     3.141509657              2,121      branch-load-misses                                                      (43.98%)
     3.153826812       52,99,72,367      cpu-cycles                                                              (32.42%)
     3.153826812        1,59,56,164      instructions                     #    0.03  insn per cycle              (37.99%)
     3.153826812          35,74,299      cache-references                                                        (45.29%)
     3.153826812          11,08,704      cache-misses                     #   31.02% of all cache refs           (53.78%)
     3.153826812          75,27,171      L1-dcache-loads                                                         (56.03%)
     3.153826812          45,75,851      L1-dcache-load-misses            #   60.79% of all L1-dcache accesses   (58.33%)
     3.153826812          26,58,906      L1-dcache-stores                                                        (59.96%)
     3.153826812    <not supported>      L1-dcache-store-misses                                                
     3.153826812          11,60,356      l2_rqsts.demand_data_rd_hit                                             (62.08%)
     3.153826812           8,99,215      l2_rqsts.demand_data_rd_miss                                            (26.88%)
     3.153826812           9,81,476      LLC-loads                                                               (23.78%)
     3.153826812              6,977      LLC-load-misses                  #    0.71% of all LL-cache accesses    (22.77%)
     3.153826812          22,53,487      LLC-stores                                                              (11.75%)
     3.153826812          10,04,759      LLC-store-misses                                                        (12.39%)
     3.153826812          75,73,444      dTLB-loads                                                              (17.26%)
     3.153826812          10,64,702      dTLB-load-misses                 #   14.06% of all dTLB cache accesses  (21.46%)
     3.153826812          27,96,911      branch-loads                                                            (24.99%)
     3.153826812              2,154      branch-load-misses                                                      (28.87%)
     3.166825528       54,79,47,665      cpu-cycles                                                              (37.11%)
     3.166825528        1,59,44,636      instructions                     #    0.03  insn per cycle              (44.52%)
     3.166825528          36,59,086      cache-references                                                        (50.65%)
     3.166825528          11,37,285      cache-misses                     #   31.08% of all cache refs           (56.57%)
     3.166825528          76,99,749      L1-dcache-loads                                                         (58.03%)
     3.166825528          46,75,951      L1-dcache-load-misses            #   60.73% of all L1-dcache accesses   (60.26%)
     3.166825528          27,22,518      L1-dcache-stores                                                        (63.80%)
     3.166825528    <not supported>      L1-dcache-store-misses                                                
     3.166825528          11,80,882      l2_rqsts.demand_data_rd_hit                                             (65.69%)
     3.166825528           9,61,221      l2_rqsts.demand_data_rd_miss                                            (26.69%)
     3.166825528          10,59,730      LLC-loads                                                               (28.05%)
     3.166825528             10,528      LLC-load-misses                  #    0.99% of all LL-cache accesses    (25.78%)
     3.166825528          23,58,689      LLC-stores                                                              (8.74%)
     3.166825528          10,41,342      LLC-store-misses                                                        (6.95%)
     3.166825528          76,08,390      dTLB-loads                                                              (10.53%)
     3.166825528          11,04,614      dTLB-load-misses                 #   14.52% of all dTLB cache accesses  (15.42%)
     3.166825528          27,85,370      branch-loads                                                            (21.58%)
     3.166825528              2,052      branch-load-misses                                                      (29.27%)
     3.177365407       44,86,46,734      cpu-cycles                                                              (52.72%)
     3.177365407        1,28,12,291      instructions                     #    0.03  insn per cycle              (58.24%)
     3.177365407          29,22,784      cache-references                                                        (64.72%)
     3.177365407           9,19,834      cache-misses                     #   31.47% of all cache refs           (69.65%)
     3.177365407          62,24,267      L1-dcache-loads                                                         (65.24%)
     3.177365407          38,17,488      L1-dcache-load-misses            #   61.33% of all L1-dcache accesses   (60.51%)
     3.177365407          22,49,996      L1-dcache-stores                                                        (56.06%)
     3.177365407    <not supported>      L1-dcache-store-misses                                                
     3.177365407           9,81,062      l2_rqsts.demand_data_rd_hit                                             (51.87%)
     3.177365407           8,65,345      l2_rqsts.demand_data_rd_miss                                            (13.89%)
     3.177365407           8,91,450      LLC-loads                                                               (15.36%)
     3.177365407              7,542      LLC-load-misses                  #    0.85% of all LL-cache accesses    (19.10%)
     3.177365407          18,87,657      LLC-stores                                                              (15.32%)
     3.177365407           8,55,032      LLC-store-misses                                                        (16.94%)
     3.177365407          62,44,101      dTLB-loads                                                              (24.68%)
     3.177365407           8,88,469      dTLB-load-misses                 #   14.23% of all dTLB cache accesses  (32.36%)
     3.177365407          22,60,632      branch-loads                                                            (39.69%)
     3.177365407              2,440      branch-load-misses                                                      (46.14%)
     3.187938710       44,94,02,530      cpu-cycles                                                              (29.75%)
     3.187938710        1,30,14,503      instructions                     #    0.03  insn per cycle              (34.25%)
     3.187938710          29,17,384      cache-references                                                        (39.42%)
     3.187938710           9,15,511      cache-misses                     #   31.38% of all cache refs           (46.73%)
     3.187938710          61,90,628      L1-dcache-loads                                                         (51.16%)
     3.187938710          37,59,745      L1-dcache-load-misses            #   60.73% of all L1-dcache accesses   (54.46%)
     3.187938710          22,09,590      L1-dcache-stores                                                        (57.33%)
     3.187938710    <not supported>      L1-dcache-store-misses                                                
     3.187938710           9,50,270      l2_rqsts.demand_data_rd_hit                                             (60.46%)
     3.187938710           7,87,810      l2_rqsts.demand_data_rd_miss                                            (31.26%)
     3.187938710           8,32,356      LLC-loads                                                               (30.00%)
     3.187938710              7,696      LLC-load-misses                  #    0.92% of all LL-cache accesses    (27.47%)
     3.187938710          18,31,117      LLC-stores                                                              (10.73%)
     3.187938710           8,23,996      LLC-store-misses                                                        (9.85%)
     3.187938710          61,54,904      dTLB-loads                                                              (15.32%)
     3.187938710           8,52,707      dTLB-load-misses                 #   13.85% of all dTLB cache accesses  (19.77%)
     3.187938710          22,61,827      branch-loads                                                            (23.81%)
     3.187938710              2,366      branch-load-misses                                                      (26.66%)
     3.198544775       47,16,68,784      cpu-cycles                                                              (48.28%)
     3.198544775        1,33,12,089      instructions                     #    0.03  insn per cycle              (55.21%)
     3.198544775          30,48,433      cache-references                                                        (62.06%)
     3.198544775           9,65,885      cache-misses                     #   31.68% of all cache refs           (68.04%)
     3.198544775          64,31,775      L1-dcache-loads                                                         (68.10%)
     3.198544775          39,11,019      L1-dcache-load-misses            #   60.81% of all L1-dcache accesses   (67.03%)
     3.198544775          22,87,483      L1-dcache-stores                                                        (65.92%)
     3.198544775    <not supported>      L1-dcache-store-misses                                                
     3.198544775          10,03,396      l2_rqsts.demand_data_rd_hit                                             (64.76%)
     3.198544775           7,78,436      l2_rqsts.demand_data_rd_miss                                            (19.80%)
     3.198544775           8,45,079      LLC-loads                                                               (18.24%)
     3.198544775              7,350      LLC-load-misses                  #    0.87% of all LL-cache accesses    (17.09%)
     3.198544775          20,05,070      LLC-stores                                                              (8.71%)
     3.198544775           9,34,739      LLC-store-misses                                                        (10.75%)
     3.198544775          65,69,973      dTLB-loads                                                              (16.86%)
     3.198544775           9,44,167      dTLB-load-misses                 #   14.37% of all dTLB cache accesses  (23.64%)
     3.198544775          23,34,307      branch-loads                                                            (32.00%)
     3.198544775              2,597      branch-load-misses                                                      (40.08%)
     3.209104660       46,27,67,523      cpu-cycles                                                              (44.82%)
     3.209104660        1,29,14,726      instructions                     #    0.03  insn per cycle              (48.96%)
     3.209104660          30,00,956      cache-references                                                        (52.07%)
     3.209104660           9,36,175      cache-misses                     #   31.20% of all cache refs           (55.80%)
     3.209104660          63,53,611      L1-dcache-loads                                                         (53.09%)
     3.209104660          38,75,603      L1-dcache-load-misses            #   61.00% of all L1-dcache accesses   (50.40%)
     3.209104660          22,72,318      L1-dcache-stores                                                        (47.95%)
     3.209104660    <not supported>      L1-dcache-store-misses                                                
     3.209104660          10,00,363      l2_rqsts.demand_data_rd_hit                                             (47.19%)
     3.209104660           7,58,441      l2_rqsts.demand_data_rd_miss                                            (22.79%)
     3.209104660           8,32,966      LLC-loads                                                               (26.56%)
     3.209104660              8,450      LLC-load-misses                  #    1.01% of all LL-cache accesses    (29.10%)
     3.209104660          19,32,027      LLC-stores                                                              (15.16%)
     3.209104660           8,64,266      LLC-store-misses                                                        (15.16%)
     3.209104660          62,64,974      dTLB-loads                                                              (23.09%)
     3.209104660           9,08,439      dTLB-load-misses                 #   14.50% of all dTLB cache accesses  (29.33%)
     3.209104660          22,69,583      branch-loads                                                            (35.10%)
     3.209104660              1,630      branch-load-misses                                                      (40.61%)
     3.222814347       60,37,38,289      cpu-cycles                                                              (33.31%)
     3.222814347        1,73,41,060      instructions                     #    0.03  insn per cycle              (39.43%)
     3.222814347          39,38,378      cache-references                                                        (46.11%)
     3.222814347          12,23,902      cache-misses                     #   31.08% of all cache refs           (53.33%)
     3.222814347          83,42,716      L1-dcache-loads                                                         (54.97%)
     3.222814347          50,56,575      L1-dcache-load-misses            #   60.61% of all L1-dcache accesses   (57.04%)
     3.222814347          29,31,896      L1-dcache-stores                                                        (58.62%)
     3.222814347    <not supported>      L1-dcache-store-misses                                                
     3.222814347          12,99,549      l2_rqsts.demand_data_rd_hit                                             (61.68%)
     3.222814347          10,00,463      l2_rqsts.demand_data_rd_miss                                            (27.74%)
     3.222814347          10,85,098      LLC-loads                                                               (26.18%)
     3.222814347              9,485      LLC-load-misses                  #    0.87% of all LL-cache accesses    (24.83%)
     3.222814347          25,42,048      LLC-stores                                                              (11.41%)
     3.222814347          11,34,420      LLC-store-misses                                                        (11.26%)
     3.222814347          83,93,432      dTLB-loads                                                              (16.60%)
     3.222814347          11,82,014      dTLB-load-misses                 #   14.08% of all dTLB cache accesses  (20.48%)
     3.222814347          30,55,879      branch-loads                                                            (24.23%)
     3.222814347              4,122      branch-load-misses                                                      (28.26%)
     3.233324613       46,63,40,979      cpu-cycles                                                              (49.06%)
     3.233324613        1,31,20,406      instructions                     #    0.03  insn per cycle              (57.44%)
     3.233324613          30,04,398      cache-references                                                        (64.15%)
     3.233324613           9,40,988      cache-misses                     #   31.32% of all cache refs           (69.97%)
     3.233324613          63,56,566      L1-dcache-loads                                                         (70.92%)
     3.233324613          38,75,011      L1-dcache-load-misses            #   60.96% of all L1-dcache accesses   (71.13%)
     3.233324613          22,53,390      L1-dcache-stores                                                        (69.30%)
     3.233324613    <not supported>      L1-dcache-store-misses                                                
     3.233324613           9,93,518      l2_rqsts.demand_data_rd_hit                                             (64.20%)
     3.233324613           7,82,091      l2_rqsts.demand_data_rd_miss                                            (16.72%)
     3.233324613           8,38,740      LLC-loads                                                               (15.07%)
     3.233324613              7,876      LLC-load-misses                  #    0.94% of all LL-cache accesses    (14.70%)
     3.233324613          19,41,876      LLC-stores                                                              (8.56%)
     3.233324613           8,87,232      LLC-store-misses                                                        (9.47%)
     3.233324613          64,47,878      dTLB-loads                                                              (15.80%)
     3.233324613           9,22,083      dTLB-load-misses                 #   14.30% of all dTLB cache accesses  (24.02%)
     3.233324613          22,72,471      branch-loads                                                            (32.39%)
     3.233324613              2,197      branch-load-misses                                                      (40.50%)
     3.243904487       47,22,08,466      cpu-cycles                                                              (42.44%)
     3.243904487        1,36,08,123      instructions                     #    0.03  insn per cycle              (45.68%)
     3.243904487          30,65,280      cache-references                                                        (48.80%)
     3.243904487           9,51,754      cache-misses                     #   31.05% of all cache refs           (52.65%)
     3.243904487          65,57,069      L1-dcache-loads                                                         (49.98%)
     3.243904487          39,92,687      L1-dcache-load-misses            #   60.89% of all L1-dcache accesses   (47.94%)
     3.243904487          23,38,507      L1-dcache-stores                                                        (48.80%)
     3.243904487    <not supported>      L1-dcache-store-misses                                                
     3.243904487          10,25,041      l2_rqsts.demand_data_rd_hit                                             (49.47%)
     3.243904487           7,86,750      l2_rqsts.demand_data_rd_miss                                            (26.95%)
     3.243904487           8,58,729      LLC-loads                                                               (30.19%)
     3.243904487              7,167      LLC-load-misses                  #    0.83% of all LL-cache accesses    (30.64%)
     3.243904487          19,42,523      LLC-stores                                                              (14.93%)
     3.243904487           8,63,098      LLC-store-misses                                                        (14.18%)
     3.243904487          64,66,137      dTLB-loads                                                              (20.70%)
     3.243904487           9,20,364      dTLB-load-misses                 #   14.23% of all dTLB cache accesses  (27.12%)
     3.243904487          23,46,244      branch-loads                                                            (33.47%)
     3.243904487              1,739      branch-load-misses                                                      (39.27%)
     3.254432135       46,80,32,269      cpu-cycles                                                              (32.47%)
     3.254432135        1,31,08,067      instructions                     #    0.03  insn per cycle              (40.04%)
     3.254432135          30,02,358      cache-references                                                        (48.06%)
     3.254432135           9,37,193      cache-misses                     #   31.22% of all cache refs           (55.89%)
     3.254432135          63,68,931      L1-dcache-loads                                                         (59.49%)
     3.254432135          39,01,371      L1-dcache-load-misses            #   61.26% of all L1-dcache accesses   (63.32%)
     3.254432135          22,45,962      L1-dcache-stores                                                        (66.47%)
     3.254432135    <not supported>      L1-dcache-store-misses                                                
     3.254432135          10,00,256      l2_rqsts.demand_data_rd_hit                                             (69.92%)
     3.254432135           7,75,912      l2_rqsts.demand_data_rd_miss                                            (27.16%)
     3.254432135           8,55,267      LLC-loads                                                               (25.59%)
     3.254432135              8,547      LLC-load-misses                  #    1.00% of all LL-cache accesses    (23.20%)
     3.254432135          19,17,359      LLC-stores                                                              (8.09%)
     3.254432135           8,54,881      LLC-store-misses                                                        (7.20%)
     3.254432135          63,81,347      dTLB-loads                                                              (10.42%)
     3.254432135           9,17,221      dTLB-load-misses                 #   14.37% of all dTLB cache accesses  (14.48%)
     3.254432135          22,36,197      branch-loads                                                            (18.84%)
     3.254432135              1,738      branch-load-misses                                                      (24.38%)
     3.265007110       47,56,40,405      cpu-cycles                                                              (51.27%)
     3.265007110        1,31,73,558      instructions                     #    0.03  insn per cycle              (57.03%)
     3.265007110          30,50,540      cache-references                                                        (62.42%)
     3.265007110           9,45,806      cache-misses                     #   31.00% of all cache refs           (68.20%)
     3.265007110          64,89,198      L1-dcache-loads                                                         (64.81%)
     3.265007110          39,65,561      L1-dcache-load-misses            #   61.11% of all L1-dcache accesses   (59.98%)
     3.265007110          22,99,974      L1-dcache-stores                                                        (55.01%)
     3.265007110    <not supported>      L1-dcache-store-misses                                                
     3.265007110          10,22,030      l2_rqsts.demand_data_rd_hit                                             (51.07%)
     3.265007110           7,63,455      l2_rqsts.demand_data_rd_miss                                            (14.01%)
     3.265007110           8,48,423      LLC-loads                                                               (17.25%)
     3.265007110              6,724      LLC-load-misses                  #    0.79% of all LL-cache accesses    (21.56%)
     3.265007110          19,99,565      LLC-stores                                                              (14.52%)
     3.265007110           8,78,262      LLC-store-misses                                                        (15.48%)
     3.265007110          64,66,433      dTLB-loads                                                              (23.29%)
     3.265007110           9,34,179      dTLB-load-misses                 #   14.45% of all dTLB cache accesses  (30.96%)
     3.265007110          23,01,745      branch-loads                                                            (38.30%)
     3.265007110              1,680      branch-load-misses                                                      (45.21%)
     3.275569177       47,16,78,152      cpu-cycles                                                              (33.31%)
     3.275569177        1,34,39,173      instructions                     #    0.03  insn per cycle              (38.93%)
     3.275569177          30,44,120      cache-references                                                        (44.91%)
     3.275569177           9,52,020      cache-misses                     #   31.27% of all cache refs           (51.35%)
     3.275569177          65,20,647      L1-dcache-loads                                                         (52.38%)
     3.275569177          39,81,909      L1-dcache-load-misses            #   61.07% of all L1-dcache accesses   (54.50%)
     3.275569177          23,02,998      L1-dcache-stores                                                        (56.25%)
     3.275569177    <not supported>      L1-dcache-store-misses                                                
     3.275569177          10,29,637      l2_rqsts.demand_data_rd_hit                                             (58.48%)
     3.275569177           7,89,571      l2_rqsts.demand_data_rd_miss                                            (28.20%)
     3.275569177           8,63,282      LLC-loads                                                               (26.60%)
     3.275569177              7,292      LLC-load-misses                  #    0.84% of all LL-cache accesses    (26.63%)
     3.275569177          19,48,120      LLC-stores                                                              (13.42%)
     3.275569177           8,62,294      LLC-store-misses                                                        (12.08%)
     3.275569177          64,99,334      dTLB-loads                                                              (17.31%)
     3.275569177           9,21,086      dTLB-load-misses                 #   14.17% of all dTLB cache accesses  (21.71%)
     3.275569177          23,64,690      branch-loads                                                            (26.23%)
     3.275569177              1,851      branch-load-misses                                                      (29.76%)
     3.287805987       54,44,46,576      cpu-cycles                                                              (38.66%)
     3.287805987        1,53,95,334      instructions                     #    0.03  insn per cycle              (44.74%)
     3.287805987          35,14,371      cache-references                                                        (50.87%)
     3.287805987          10,91,921      cache-misses                     #   31.07% of all cache refs           (57.68%)
     3.287805987          74,93,010      L1-dcache-loads                                                         (60.66%)
     3.287805987          45,58,364      L1-dcache-load-misses            #   60.83% of all L1-dcache accesses   (62.42%)
     3.287805987          26,65,009      L1-dcache-stores                                                        (65.40%)
     3.287805987    <not supported>      L1-dcache-store-misses                                                
     3.287805987          11,62,495      l2_rqsts.demand_data_rd_hit                                             (66.99%)
     3.287805987           9,05,363      l2_rqsts.demand_data_rd_miss                                            (26.96%)
     3.287805987           9,91,548      LLC-loads                                                               (25.44%)
     3.287805987              8,266      LLC-load-misses                  #    0.83% of all LL-cache accesses    (21.67%)
     3.287805987          22,47,351      LLC-stores                                                              (7.08%)
     3.287805987           9,83,070      LLC-store-misses                                                        (8.24%)
     3.287805987          74,83,611      dTLB-loads                                                              (12.87%)
     3.287805987          10,76,389      dTLB-load-misses                 #   14.38% of all dTLB cache accesses  (18.14%)
     3.287805987          26,96,332      branch-loads                                                            (24.52%)
     3.287805987              1,994      branch-load-misses                                                      (31.44%)
     3.298325970       47,15,70,188      cpu-cycles                                                              (50.88%)
     3.298325970        1,33,94,367      instructions                     #    0.03  insn per cycle              (56.89%)
     3.298325970          30,45,839      cache-references                                                        (62.63%)
     3.298325970           9,50,534      cache-misses                     #   31.21% of all cache refs           (67.16%)
     3.298325970          65,04,853      L1-dcache-loads                                                         (63.69%)
     3.298325970          39,44,836      L1-dcache-load-misses            #   60.64% of all L1-dcache accesses   (59.37%)
     3.298325970          23,05,642      L1-dcache-stores                                                        (56.26%)
     3.298325970    <not supported>      L1-dcache-store-misses                                                
     3.298325970          10,19,209      l2_rqsts.demand_data_rd_hit                                             (52.68%)
     3.298325970           7,54,826      l2_rqsts.demand_data_rd_miss                                            (16.74%)
     3.298325970           8,46,976      LLC-loads                                                               (18.89%)
     3.298325970              8,163      LLC-load-misses                  #    0.96% of all LL-cache accesses    (21.30%)
     3.298325970          19,34,669      LLC-stores                                                              (13.81%)
     3.298325970           8,73,054      LLC-store-misses                                                        (15.23%)
     3.298325970          64,43,235      dTLB-loads                                                              (22.34%)
     3.298325970           9,21,588      dTLB-load-misses                 #   14.30% of all dTLB cache accesses  (30.13%)
     3.298325970          23,21,699      branch-loads                                                            (37.11%)
     3.298325970              1,893      branch-load-misses                                                      (44.51%)
     3.308931554       47,34,71,389      cpu-cycles                                                              (32.83%)
     3.308931554        1,36,31,832      instructions                     #    0.03  insn per cycle              (38.07%)
     3.308931554          30,79,944      cache-references                                                        (43.55%)
     3.308931554           9,56,409      cache-misses                     #   31.05% of all cache refs           (50.09%)
     3.308931554          66,17,806      L1-dcache-loads                                                         (51.43%)
     3.308931554          39,95,239      L1-dcache-load-misses            #   60.37% of all L1-dcache accesses   (52.79%)
     3.308931554          23,20,383      L1-dcache-stores                                                        (54.98%)
     3.308931554    <not supported>      L1-dcache-store-misses                                                
     3.308931554          10,32,068      l2_rqsts.demand_data_rd_hit                                             (57.59%)
     3.308931554           7,88,665      l2_rqsts.demand_data_rd_miss                                            (28.51%)
     3.308931554           8,62,170      LLC-loads                                                               (28.37%)
     3.308931554              8,104      LLC-load-misses                  #    0.94% of all LL-cache accesses    (28.41%)
     3.308931554          19,55,489      LLC-stores                                                              (13.13%)
     3.308931554           8,68,471      LLC-store-misses                                                        (11.75%)
     3.308931554          66,38,362      dTLB-loads                                                              (16.73%)
     3.308931554           9,32,389      dTLB-load-misses                 #   14.05% of all dTLB cache accesses  (21.32%)
     3.308931554          24,05,633      branch-loads                                                            (25.16%)
     3.308931554              2,565      branch-load-misses                                                      (28.85%)
     3.319467121       47,49,59,088      cpu-cycles                                                              (44.30%)
     3.319467121        1,33,41,816      instructions                     #    0.03  insn per cycle              (50.36%)
     3.319467121          30,58,669      cache-references                                                        (56.36%)
     3.319467121           9,48,034      cache-misses                     #   30.99% of all cache refs           (63.09%)
     3.319467121          64,83,953      L1-dcache-loads                                                         (64.00%)
     3.319467121          39,75,939      L1-dcache-load-misses            #   61.32% of all L1-dcache accesses   (63.81%)
     3.319467121          22,84,728      L1-dcache-stores                                                        (62.76%)
     3.319467121    <not supported>      L1-dcache-store-misses                                                
     3.319467121          10,16,584      l2_rqsts.demand_data_rd_hit                                             (60.84%)
     3.319467121           7,99,269      l2_rqsts.demand_data_rd_miss                                            (21.24%)
     3.319467121           8,60,749      LLC-loads                                                               (19.78%)
     3.319467121              7,712      LLC-load-misses                  #    0.90% of all LL-cache accesses    (18.93%)
     3.319467121          19,68,170      LLC-stores                                                              (10.31%)
     3.319467121           8,72,553      LLC-store-misses                                                        (11.55%)
     3.319467121          65,29,470      dTLB-loads                                                              (18.29%)
     3.319467121           9,39,391      dTLB-load-misses                 #   14.39% of all dTLB cache accesses  (24.89%)
     3.319467121          23,27,788      branch-loads                                                            (31.43%)
     3.319467121              1,389      branch-load-misses                                                      (37.50%)
     3.333812789       64,26,29,987      cpu-cycles                                                              (44.20%)
     3.333812789        1,97,61,453      instructions                     #    0.03  insn per cycle              (51.06%)
     3.333812789          39,26,180      cache-references                                                        (56.97%)
     3.333812789          12,28,729      cache-misses                     #   31.30% of all cache refs           (62.09%)
     3.333812789          87,89,232      L1-dcache-loads                                                         (61.15%)
     3.333812789          52,36,769      L1-dcache-load-misses            #   59.58% of all L1-dcache accesses   (59.67%)
     3.333812789          30,49,687      L1-dcache-stores                                                        (59.34%)
     3.333812789    <not supported>      L1-dcache-store-misses                                                
     3.333812789          13,71,210      l2_rqsts.demand_data_rd_hit                                             (58.82%)
     3.333812789          11,79,145      l2_rqsts.demand_data_rd_miss                                            (20.79%)
     3.333812789          12,62,218      LLC-loads                                                               (22.24%)
     3.333812789              9,930      LLC-load-misses                  #    0.79% of all LL-cache accesses    (23.57%)
     3.333812789          25,71,196      LLC-stores                                                              (12.30%)
     3.333812789          11,34,772      LLC-store-misses                                                        (11.64%)
     3.333812789          87,78,402      dTLB-loads                                                              (17.05%)
     3.333812789          11,86,306      dTLB-load-misses                 #   13.51% of all dTLB cache accesses  (23.50%)
     3.333812789          38,03,903      branch-loads                                                            (29.96%)
     3.333812789              1,994      branch-load-misses                                                      (37.05%)
     3.344336442       46,63,52,694      cpu-cycles                                                              (40.23%)
     3.344336442        1,30,11,068      instructions                     #    0.03  insn per cycle              (43.46%)
     3.344336442          30,06,629      cache-references                                                        (47.76%)
     3.344336442           9,26,774      cache-misses                     #   30.82% of all cache refs           (52.55%)
     3.344336442          64,29,300      L1-dcache-loads                                                         (49.90%)
     3.344336442          39,02,093      L1-dcache-load-misses            #   60.69% of all L1-dcache accesses   (50.34%)
     3.344336442          22,19,409      L1-dcache-stores                                                        (50.54%)
     3.344336442    <not supported>      L1-dcache-store-misses                                                
     3.344336442           9,91,603      l2_rqsts.demand_data_rd_hit                                             (50.90%)
     3.344336442           7,95,752      l2_rqsts.demand_data_rd_miss                                            (27.54%)
     3.344336442           8,50,271      LLC-loads                                                               (26.87%)
     3.344336442              7,655      LLC-load-misses                  #    0.90% of all LL-cache accesses    (27.85%)
     3.344336442          19,50,596      LLC-stores                                                              (15.44%)
     3.344336442           8,59,907      LLC-store-misses                                                        (15.18%)
     3.344336442          63,83,281      dTLB-loads                                                              (21.58%)
     3.344336442           9,40,735      dTLB-load-misses                 #   14.74% of all dTLB cache accesses  (27.27%)
     3.344336442          22,74,455      branch-loads                                                            (32.13%)
     3.344336442              1,360      branch-load-misses                                                      (36.52%)
#           time             counts unit events
     3.354889277       47,34,43,639      cpu-cycles                                                              (38.08%)
     3.354889277        1,29,71,623      instructions                     #    0.03  insn per cycle              (45.36%)
     3.354889277          30,41,663      cache-references                                                        (52.41%)
     3.354889277           9,42,597      cache-misses                     #   30.99% of all cache refs           (59.31%)
     3.354889277          64,19,031      L1-dcache-loads                                                         (62.93%)
     3.354889277          39,48,736      L1-dcache-load-misses            #   61.52% of all L1-dcache accesses   (67.29%)
     3.354889277          22,30,971      L1-dcache-stores                                                        (68.06%)
     3.354889277    <not supported>      L1-dcache-store-misses                                                
     3.354889277          10,09,839      l2_rqsts.demand_data_rd_hit                                             (68.26%)
     3.354889277           7,82,779      l2_rqsts.demand_data_rd_miss                                            (24.76%)
     3.354889277           8,55,902      LLC-loads                                                               (21.51%)
     3.354889277              7,855      LLC-load-misses                  #    0.92% of all LL-cache accesses    (19.87%)
     3.354889277          19,55,229      LLC-stores                                                              (8.01%)
     3.354889277           8,58,658      LLC-store-misses                                                        (6.98%)
     3.354889277          63,53,560      dTLB-loads                                                              (12.15%)
     3.354889277           9,38,068      dTLB-load-misses                 #   14.76% of all dTLB cache accesses  (17.77%)
     3.354889277          22,69,769      branch-loads                                                            (24.24%)
     3.354889277              1,782      branch-load-misses                                                      (31.13%)
     3.365455687       47,44,74,371      cpu-cycles                                                              (48.70%)
     3.365455687        1,29,40,078      instructions                     #    0.03  insn per cycle              (54.26%)
     3.365455687          30,37,917      cache-references                                                        (59.11%)
     3.365455687           9,41,565      cache-misses                     #   30.99% of all cache refs           (63.45%)
     3.365455687          64,19,798      L1-dcache-loads                                                         (60.74%)
     3.365455687          39,67,320      L1-dcache-load-misses            #   61.80% of all L1-dcache accesses   (56.69%)
     3.365455687          22,43,063      L1-dcache-stores                                                        (54.19%)
     3.365455687    <not supported>      L1-dcache-store-misses                                                
     3.365455687          10,29,746      l2_rqsts.demand_data_rd_hit                                             (52.23%)
     3.365455687           7,80,918      l2_rqsts.demand_data_rd_miss                                            (18.83%)
     3.365455687           8,58,416      LLC-loads                                                               (22.22%)
     3.365455687              8,322      LLC-load-misses                  #    0.97% of all LL-cache accesses    (24.76%)
     3.365455687          19,94,041      LLC-stores                                                              (13.55%)
     3.365455687           8,64,129      LLC-store-misses                                                        (14.09%)
     3.365455687          63,80,124      dTLB-loads                                                              (20.93%)
     3.365455687           9,32,950      dTLB-load-misses                 #   14.62% of all dTLB cache accesses  (27.82%)
     3.365455687          22,41,367      branch-loads                                                            (35.34%)
     3.365455687              1,309      branch-load-misses                                                      (42.70%)
     3.375985661       47,15,91,087      cpu-cycles                                                              (32.80%)
     3.375985661        1,29,92,435      instructions                     #    0.03  insn per cycle              (38.52%)
     3.375985661          30,38,910      cache-references                                                        (44.88%)
     3.375985661           9,41,043      cache-misses                     #   30.97% of all cache refs           (51.84%)
     3.375985661          64,47,041      L1-dcache-loads                                                         (51.49%)
     3.375985661          39,72,719      L1-dcache-load-misses            #   61.62% of all L1-dcache accesses   (54.31%)
     3.375985661          22,51,223      L1-dcache-stores                                                        (57.16%)
     3.375985661    <not supported>      L1-dcache-store-misses                                                
     3.375985661          10,24,898      l2_rqsts.demand_data_rd_hit                                             (59.79%)
     3.375985661           7,88,187      l2_rqsts.demand_data_rd_miss                                            (28.51%)
     3.375985661           8,54,755      LLC-loads                                                               (28.52%)
     3.375985661              7,229      LLC-load-misses                  #    0.85% of all LL-cache accesses    (27.22%)
     3.375985661          19,50,386      LLC-stores                                                              (12.93%)
     3.375985661           8,51,748      LLC-store-misses                                                        (11.39%)
     3.375985661          63,49,328      dTLB-loads                                                              (15.75%)
     3.375985661           9,29,331      dTLB-load-misses                 #   14.64% of all dTLB cache accesses  (20.12%)
     3.375985661          22,60,532      branch-loads                                                            (23.98%)
     3.375985661              1,450      branch-load-misses                                                      (27.93%)
     3.386556523       47,21,18,769      cpu-cycles                                                              (46.85%)
     3.386556523        1,34,76,662      instructions                     #    0.03  insn per cycle              (53.82%)
     3.386556523          30,36,469      cache-references                                                        (61.16%)
     3.386556523           9,46,367      cache-misses                     #   31.17% of all cache refs           (67.83%)
     3.386556523          64,50,563      L1-dcache-loads                                                         (68.43%)
     3.386556523          38,29,920      L1-dcache-load-misses            #   59.37% of all L1-dcache accesses   (67.23%)
     3.386556523          21,74,006      L1-dcache-stores                                                        (64.76%)
     3.386556523    <not supported>      L1-dcache-store-misses                                                
     3.386556523           9,90,491      l2_rqsts.demand_data_rd_hit                                             (62.22%)
     3.386556523           7,51,835      l2_rqsts.demand_data_rd_miss                                            (18.51%)
     3.386556523           8,53,993      LLC-loads                                                               (16.35%)
     3.386556523             11,293      LLC-load-misses                  #    1.32% of all LL-cache accesses    (16.53%)
     3.386556523          19,46,173      LLC-stores                                                              (9.39%)
     3.386556523           8,88,155      LLC-store-misses                                                        (12.02%)
     3.386556523          64,74,370      dTLB-loads                                                              (18.57%)
     3.386556523           9,43,963      dTLB-load-misses                 #   14.58% of all dTLB cache accesses  (25.55%)
     3.386556523          23,01,154      branch-loads                                                            (32.16%)
     3.386556523              2,537      branch-load-misses                                                      (39.57%)
     3.397073804       42,97,89,907      cpu-cycles                                                              (37.13%)
     3.397073804        1,39,46,372      instructions                     #    0.03  insn per cycle              (43.18%)
     3.397073804          27,39,482      cache-references                                                        (47.48%)
     3.397073804           9,03,722      cache-misses                     #   32.99% of all cache refs           (51.62%)
     3.397073804          62,14,295      L1-dcache-loads                                                         (50.91%)
     3.397073804          37,55,380      L1-dcache-load-misses            #   60.43% of all L1-dcache accesses   (51.42%)
     3.397073804          21,40,958      L1-dcache-stores                                                        (54.23%)
     3.397073804    <not supported>      L1-dcache-store-misses                                                
     3.397073804           9,38,485      l2_rqsts.demand_data_rd_hit                                             (56.71%)
     3.397073804           6,89,916      l2_rqsts.demand_data_rd_miss                                            (29.13%)
     3.397073804           7,17,118      LLC-loads                                                               (29.38%)
     3.397073804              7,732      LLC-load-misses                  #    1.08% of all LL-cache accesses    (28.08%)
     3.397073804          16,06,708      LLC-stores                                                              (13.19%)
     3.397073804           7,15,579      LLC-store-misses                                                        (12.52%)
     3.397073804          55,41,195      dTLB-loads                                                              (17.76%)
     3.397073804           7,38,724      dTLB-load-misses                 #   13.33% of all dTLB cache accesses  (22.88%)
     3.397073804          28,14,719      branch-loads                                                            (28.13%)
     3.397073804              2,863      branch-load-misses                                                      (32.44%)
     3.408817830       46,06,73,165      cpu-cycles                                                              (43.01%)
     3.408817830        1,43,51,609      instructions                     #    0.03  insn per cycle              (49.30%)
     3.408817830          31,63,022      cache-references                                                        (56.61%)
     3.408817830          10,33,465      cache-misses                     #   32.67% of all cache refs           (63.77%)
     3.408817830          66,65,603      L1-dcache-loads                                                         (64.84%)
     3.408817830          38,94,610      L1-dcache-load-misses            #   58.43% of all L1-dcache accesses   (64.06%)
     3.408817830          21,95,122      L1-dcache-stores                                                        (62.76%)
     3.408817830    <not supported>      L1-dcache-store-misses                                                
     3.408817830           9,90,542      l2_rqsts.demand_data_rd_hit                                             (61.65%)
     3.408817830           8,59,036      l2_rqsts.demand_data_rd_miss                                            (19.68%)
     3.408817830           9,70,263      LLC-loads                                                               (19.19%)
     3.408817830              8,298      LLC-load-misses                  #    0.86% of all LL-cache accesses    (18.85%)
     3.408817830          22,80,253      LLC-stores                                                              (10.48%)
     3.408817830          10,52,696      LLC-store-misses                                                        (11.55%)
     3.408817830          72,66,093      dTLB-loads                                                              (18.32%)
     3.408817830          10,48,036      dTLB-load-misses                 #   14.42% of all dTLB cache accesses  (24.02%)
     3.408817830          24,75,511      branch-loads                                                            (29.89%)
     3.408817830              2,824      branch-load-misses                                                      (36.61%)
     3.419325717       38,72,02,870      cpu-cycles                                                              (42.54%)
     3.419325717        1,39,21,615      instructions                     #    0.04  insn per cycle              (47.37%)
     3.419325717          26,82,008      cache-references                                                        (51.65%)
     3.419325717           8,95,183      cache-misses                     #   33.38% of all cache refs           (56.46%)
     3.419325717          59,55,736      L1-dcache-loads                                                         (55.25%)
     3.419325717          34,73,982      L1-dcache-load-misses            #   58.33% of all L1-dcache accesses   (55.18%)
     3.419325717          20,02,197      L1-dcache-stores                                                        (55.57%)
     3.419325717    <not supported>      L1-dcache-store-misses                                                
     3.419325717           9,00,019      l2_rqsts.demand_data_rd_hit                                             (55.00%)
     3.419325717           7,25,312      l2_rqsts.demand_data_rd_miss                                            (25.02%)
     3.419325717           7,87,358      LLC-loads                                                               (25.19%)
     3.419325717              6,760      LLC-load-misses                  #    0.86% of all LL-cache accesses    (25.74%)
     3.419325717          18,09,526      LLC-stores                                                              (13.35%)
     3.419325717           7,64,742      LLC-store-misses                                                        (12.74%)
     3.419325717          55,86,657      dTLB-loads                                                              (18.81%)
     3.419325717           7,67,028      dTLB-load-misses                 #   13.73% of all dTLB cache accesses  (25.48%)
     3.419325717          26,02,276      branch-loads                                                            (31.61%)
     3.419325717              1,815      branch-load-misses                                                      (36.95%)
     3.429829754       35,41,53,183      cpu-cycles                                                              (37.79%)
     3.429829754        1,17,21,136      instructions                     #    0.03  insn per cycle              (44.27%)
     3.429829754          26,30,684      cache-references                                                        (51.24%)
     3.429829754           8,77,824      cache-misses                     #   33.37% of all cache refs           (58.72%)
     3.429829754          52,25,111      L1-dcache-loads                                                         (61.04%)
     3.429829754          29,60,655      L1-dcache-load-misses            #   56.66% of all L1-dcache accesses   (64.24%)
     3.429829754          16,56,183      L1-dcache-stores                                                        (66.10%)
     3.429829754    <not supported>      L1-dcache-store-misses                                                
     3.429829754           7,43,642      l2_rqsts.demand_data_rd_hit                                             (66.63%)
     3.429829754           7,39,122      l2_rqsts.demand_data_rd_miss                                            (24.32%)
     3.429829754           8,77,103      LLC-loads                                                               (22.25%)
     3.429829754              5,884      LLC-load-misses                  #    0.67% of all LL-cache accesses    (21.44%)
     3.429829754          19,59,505      LLC-stores                                                              (9.89%)
     3.429829754           9,27,939      LLC-store-misses                                                        (8.65%)
     3.429829754          62,04,904      dTLB-loads                                                              (12.51%)
     3.429829754           8,70,435      dTLB-load-misses                 #   14.03% of all dTLB cache accesses  (17.52%)
     3.429829754          20,95,546      branch-loads                                                            (23.53%)
     3.429829754              1,345      branch-load-misses                                                      (30.54%)
     3.440418494       32,21,68,937      cpu-cycles                                                              (41.68%)
     3.440418494        1,31,25,855      instructions                     #    0.04  insn per cycle              (47.91%)
     3.440418494          25,10,552      cache-references                                                        (53.95%)
     3.440418494           9,04,571      cache-misses                     #   36.03% of all cache refs           (59.12%)
     3.440418494          57,79,791      L1-dcache-loads                                                         (57.88%)
     3.440418494          34,29,391      L1-dcache-load-misses            #   59.33% of all L1-dcache accesses   (56.40%)
     3.440418494          19,70,234      L1-dcache-stores                                                        (52.83%)
     3.440418494    <not supported>      L1-dcache-store-misses                                                
     3.440418494           8,55,577      l2_rqsts.demand_data_rd_hit                                             (51.69%)
     3.440418494           7,94,351      l2_rqsts.demand_data_rd_miss                                            (19.76%)
     3.440418494           7,51,206      LLC-loads                                                               (22.45%)
     3.440418494              4,436      LLC-load-misses                  #    0.59% of all LL-cache accesses    (26.17%)
     3.440418494          15,48,119      LLC-stores                                                              (14.87%)
     3.440418494           7,03,796      LLC-store-misses                                                        (13.42%)
     3.440418494          52,41,301      dTLB-loads                                                              (20.89%)
     3.440418494           7,06,119      dTLB-load-misses                 #   13.47% of all dTLB cache accesses  (27.09%)
     3.440418494          25,43,179      branch-loads                                                            (32.24%)
     3.440418494              2,831      branch-load-misses                                                      (37.26%)
     3.450948273       26,38,67,656      cpu-cycles                                                              (37.87%)
     3.450948273        1,09,44,123      instructions                     #    0.04  insn per cycle              (43.83%)
     3.450948273          28,83,913      cache-references                                                        (50.62%)
     3.450948273           9,84,458      cache-misses                     #   34.14% of all cache refs           (58.50%)
     3.450948273          52,92,465      L1-dcache-loads                                                         (62.25%)
     3.450948273          32,02,779      L1-dcache-load-misses            #   60.52% of all L1-dcache accesses   (61.91%)
     3.450948273          17,24,679      L1-dcache-stores                                                        (63.04%)
     3.450948273    <not supported>      L1-dcache-store-misses                                                
     3.450948273           7,64,008      l2_rqsts.demand_data_rd_hit                                             (64.21%)
     3.450948273           6,08,243      l2_rqsts.demand_data_rd_miss                                            (23.97%)
     3.450948273           6,85,669      LLC-loads                                                               (22.68%)
     3.450948273              3,335      LLC-load-misses                  #    0.49% of all LL-cache accesses    (21.10%)
     3.450948273          16,21,566      LLC-stores                                                              (9.08%)
     3.450948273           8,19,720      LLC-store-misses                                                        (10.66%)
     3.450948273          57,20,947      dTLB-loads                                                              (15.94%)
     3.450948273           8,22,506      dTLB-load-misses                 #   14.38% of all dTLB cache accesses  (20.98%)
     3.450948273          19,81,320      branch-loads                                                            (27.31%)
     3.450948273                771      branch-load-misses                                                      (32.65%)
     3.461407023       26,25,09,911      cpu-cycles                                                              (47.37%)
     3.461407023        1,20,07,765      instructions                     #    0.05  insn per cycle              (53.19%)
     3.461407023          22,50,387      cache-references                                                        (57.99%)
     3.461407023           8,42,467      cache-misses                     #   37.44% of all cache refs           (62.79%)
     3.461407023          52,86,494      L1-dcache-loads                                                         (61.09%)
     3.461407023          30,35,783      L1-dcache-load-misses            #   57.43% of all L1-dcache accesses   (60.25%)
     3.461407023          16,95,135      L1-dcache-stores                                                        (58.61%)
     3.461407023    <not supported>      L1-dcache-store-misses                                                
     3.461407023           6,74,129      l2_rqsts.demand_data_rd_hit                                             (55.44%)
     3.461407023           5,24,083      l2_rqsts.demand_data_rd_miss                                            (22.11%)
     3.461407023           4,40,813      LLC-loads                                                               (22.62%)
     3.461407023              2,979      LLC-load-misses                  #    0.68% of all LL-cache accesses    (21.48%)
     3.461407023          11,89,729      LLC-stores                                                              (10.71%)
     3.461407023           6,06,305      LLC-store-misses                                                        (12.31%)
     3.461407023          45,42,701      dTLB-loads                                                              (19.78%)
     3.461407023           6,63,695      dTLB-load-misses                 #   14.61% of all dTLB cache accesses  (27.80%)
     3.461407023          23,25,232      branch-loads                                                            (34.94%)
     3.461407023                831      branch-load-misses                                                      (40.79%)
     3.471718688       18,65,51,999      cpu-cycles                                                              (33.91%)
     3.471718688        1,15,13,459      instructions                     #    0.06  insn per cycle              (38.35%)
     3.471718688          24,55,805      cache-references                                                        (42.84%)
     3.471718688          10,68,548      cache-misses                     #   43.51% of all cache refs           (47.34%)
     3.471718688          40,80,240      L1-dcache-loads                                                         (47.56%)
     3.471718688          18,30,192      L1-dcache-load-misses            #   44.86% of all L1-dcache accesses   (49.82%)
     3.471718688           8,89,861      L1-dcache-stores                                                        (52.75%)
     3.471718688    <not supported>      L1-dcache-store-misses                                                
     3.471718688           3,13,298      l2_rqsts.demand_data_rd_hit                                             (57.23%)
     3.471718688           1,71,902      l2_rqsts.demand_data_rd_miss                                            (32.31%)
     3.471718688           2,40,075      LLC-loads                                                               (33.00%)
     3.471718688              7,352      LLC-load-misses                  #    3.06% of all LL-cache accesses    (33.27%)
     3.471718688           7,55,069      LLC-stores                                                              (12.73%)
     3.471718688           5,95,523      LLC-store-misses                                                        (9.55%)
     3.471718688          40,40,109      dTLB-loads                                                              (14.08%)
     3.471718688           4,78,726      dTLB-load-misses                 #   11.85% of all dTLB cache accesses  (18.62%)
     3.471718688          24,03,789      branch-loads                                                            (22.57%)
     3.471718688                912      branch-load-misses                                                      (29.36%)
     3.481982369        6,82,03,676      cpu-cycles                                                              (30.67%)
     3.481982369          38,95,310      instructions                     #    0.06  insn per cycle              (36.82%)
     3.481982369           9,71,608      cache-references                                                        (42.98%)
     3.481982369           5,35,433      cache-misses                     #   55.11% of all cache refs           (49.14%)
     3.481982369          18,07,190      L1-dcache-loads                                                         (49.11%)
     3.481982369          12,13,962      L1-dcache-load-misses            #   67.17% of all L1-dcache accesses   (49.10%)
     3.481982369           7,71,929      L1-dcache-stores                                                        (49.10%)
     3.481982369    <not supported>      L1-dcache-store-misses                                                
     3.481982369           3,27,334      l2_rqsts.demand_data_rd_hit                                             (49.43%)
     3.481982369           4,05,180      l2_rqsts.demand_data_rd_miss                                            (24.75%)
     3.481982369           3,30,276      LLC-loads                                                               (30.84%)
     3.481982369              8,160      LLC-load-misses                  #    2.47% of all LL-cache accesses    (32.39%)
     3.481982369             89,503      LLC-stores                                                              (13.97%)
     3.481982369                137      LLC-store-misses                                                        (12.38%)
     3.481982369           4,73,030      dTLB-loads                                                              (18.56%)
     3.481982369                114      dTLB-load-misses                 #    0.02% of all dTLB cache accesses  (24.43%)
     3.481982369           9,09,864      branch-loads                                                            (24.43%)
     3.481982369                495      branch-load-misses                                                      (24.43%)
     3.492211799        4,31,98,260      cpu-cycles                                                              (68.46%)
     3.492211799          30,73,036      instructions                     #    0.07  insn per cycle              (78.21%)
     3.492211799          13,51,831      cache-references                                                        (88.00%)
     3.492211799           6,60,846      cache-misses                     #   48.89% of all cache refs           (92.45%)
     3.492211799          15,91,254      L1-dcache-loads                                                         (82.70%)
     3.492211799           9,91,172      L1-dcache-load-misses            #   62.29% of all L1-dcache accesses   (72.97%)
     3.492211799           5,34,429      L1-dcache-stores                                                        (63.22%)
     3.492211799    <not supported>      L1-dcache-store-misses                                                
     3.492211799           2,00,655      l2_rqsts.demand_data_rd_hit                                             (53.49%)
     3.492211799      <not counted>      l2_rqsts.demand_data_rd_miss                                            (0.00%)
     3.492211799      <not counted>      LLC-loads                                                               (0.00%)
     3.492211799              9,804      LLC-load-misses                                                         (7.31%)
     3.492211799           4,99,642      LLC-stores                                                              (17.06%)
     3.492211799           3,28,529      LLC-store-misses                                                        (19.56%)
     3.492211799          15,96,497      dTLB-loads                                                              (29.35%)
     3.492211799           2,25,126      dTLB-load-misses                 #   14.10% of all dTLB cache accesses  (39.13%)
     3.492211799           5,39,848      branch-loads                                                            (48.92%)
     3.492211799                 85      branch-load-misses                                                      (58.71%)
     3.502424749        4,50,77,659      cpu-cycles                                                              (26.05%)
     3.502424749          33,24,614      instructions                     #    0.07  insn per cycle              (26.11%)
     3.502424749          14,70,979      cache-references                                                        (26.14%)
     3.502424749           6,87,280      cache-misses                     #   46.72% of all cache refs           (31.48%)
     3.502424749          16,82,156      L1-dcache-loads                                                         (31.48%)
     3.502424749          10,28,976      L1-dcache-load-misses            #   61.17% of all L1-dcache accesses   (31.48%)
     3.502424749           5,44,120      L1-dcache-stores                                                        (34.61%)
     3.502424749    <not supported>      L1-dcache-store-misses                                                
     3.502424749           2,06,469      l2_rqsts.demand_data_rd_hit                                             (44.33%)
     3.502424749           2,56,572      l2_rqsts.demand_data_rd_miss                                            (39.16%)
     3.502424749           2,58,859      LLC-loads                                                               (39.16%)
     3.502424749              8,443      LLC-load-misses                  #    3.26% of all LL-cache accesses    (39.12%)
     3.502424749           5,38,319      LLC-stores                                                              (19.58%)
     3.502424749           3,47,015      LLC-store-misses                                                        (19.57%)
     3.502424749          17,19,590      dTLB-loads                                                              (26.43%)
     3.502424749           2,41,215      dTLB-load-misses                 #   14.03% of all dTLB cache accesses  (26.46%)
     3.502424749           5,80,577      branch-loads                                                            (26.48%)
     3.502424749                135      branch-load-misses                                                      (26.50%)
     3.512644451       35,67,16,512      cpu-cycles                                                              (44.99%)
     3.512644451        4,65,11,217      instructions                     #    0.13  insn per cycle              (52.13%)
     3.512644451           8,06,104      cache-references                                                        (57.80%)
     3.512644451           3,54,234      cache-misses                     #   43.94% of all cache refs           (62.47%)
     3.512644451          56,36,226      L1-dcache-loads                                                         (61.75%)
     3.512644451           4,79,086      L1-dcache-load-misses            #    8.50% of all L1-dcache accesses   (61.76%)
     3.512644451          36,31,740      L1-dcache-stores                                                        (62.16%)
     3.512644451    <not supported>      L1-dcache-store-misses                                                
     3.512644451             70,480      l2_rqsts.demand_data_rd_hit                                             (62.16%)
     3.512644451             65,010      l2_rqsts.demand_data_rd_miss                                            (24.40%)
     3.512644451           1,00,534      LLC-loads                                                               (21.34%)
     3.512644451             64,900      LLC-load-misses                  #   64.56% of all LL-cache accesses    (19.14%)
     3.512644451             36,638      LLC-stores                                                              (10.46%)
     3.512644451             14,046      LLC-store-misses                                                        (12.61%)
     3.512644451        2,24,34,385      dTLB-loads                                                              (18.68%)
     3.512644451           1,26,258      dTLB-load-misses                 #    0.56% of all dTLB cache accesses  (24.48%)
     3.512644451        1,25,10,383      branch-loads                                                            (31.01%)
     3.512644451              9,526      branch-load-misses                                                      (37.95%)
     3.522900007       25,02,52,447      cpu-cycles                                                              (45.13%)
     3.522900007       14,25,53,285      instructions                     #    0.57  insn per cycle              (50.57%)
     3.522900007           7,74,290      cache-references                                                        (57.65%)
     3.522900007           4,51,551      cache-misses                     #   58.32% of all cache refs           (65.96%)
     3.522900007        3,57,20,993      L1-dcache-loads                                                         (68.86%)
     3.522900007           5,74,246      L1-dcache-load-misses            #    1.61% of all L1-dcache accesses   (65.76%)
     3.522900007        1,92,19,466      L1-dcache-stores                                                        (61.34%)
     3.522900007    <not supported>      L1-dcache-store-misses                                                
     3.522900007             87,362      l2_rqsts.demand_data_rd_hit                                             (56.31%)
     3.522900007             14,026      l2_rqsts.demand_data_rd_miss                                            (14.28%)
     3.522900007              6,735      LLC-loads                                                               (15.99%)
     3.522900007              2,840      LLC-load-misses                  #   42.17% of all LL-cache accesses    (18.52%)
     3.522900007              1,298      LLC-stores                                                              (10.24%)
     3.522900007              6,121      LLC-store-misses                                                        (13.17%)
     3.522900007        2,19,58,985      dTLB-loads                                                              (20.13%)
     3.522900007                382      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.47%)
     3.522900007        1,83,62,494      branch-loads                                                            (35.39%)
     3.522900007             15,597      branch-load-misses                                                      (40.47%)
     3.534795341       30,14,82,430      cpu-cycles                                                              (38.75%)
     3.534795341       16,68,95,952      instructions                     #    0.55  insn per cycle              (44.24%)
     3.534795341           1,97,949      cache-references                                                        (48.40%)
     3.534795341             69,260      cache-misses                     #   34.99% of all cache refs           (52.52%)
     3.534795341        3,53,70,322      L1-dcache-loads                                                         (49.58%)
     3.534795341           3,89,488      L1-dcache-load-misses            #    1.10% of all L1-dcache accesses   (50.38%)
     3.534795341        1,95,52,271      L1-dcache-stores                                                        (54.27%)
     3.534795341    <not supported>      L1-dcache-store-misses                                                
     3.534795341             83,867      l2_rqsts.demand_data_rd_hit                                             (55.84%)
     3.534795341           1,22,274      l2_rqsts.demand_data_rd_miss                                            (27.74%)
     3.534795341           1,57,436      LLC-loads                                                               (29.55%)
     3.534795341             86,363      LLC-load-misses                  #   54.86% of all LL-cache accesses    (29.34%)
     3.534795341              3,803      LLC-stores                                                              (14.70%)
     3.534795341                981      LLC-store-misses                                                        (12.23%)
     3.534795341        3,56,14,223      dTLB-loads                                                              (16.45%)
     3.534795341              2,103      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (21.63%)
     3.534795341        4,02,75,257      branch-loads                                                            (28.19%)
     3.534795341          90,20,342      branch-load-misses                                                      (33.64%)
     3.545047499       40,80,89,970      cpu-cycles                                                              (43.62%)
     3.545047499       22,85,33,292      instructions                     #    0.56  insn per cycle              (49.71%)
     3.545047499           2,60,287      cache-references                                                        (57.00%)
     3.545047499           1,07,303      cache-misses                     #   41.22% of all cache refs           (62.51%)
     3.545047499        4,85,93,971      L1-dcache-loads                                                         (62.77%)
     3.545047499           4,06,636      L1-dcache-load-misses            #    0.84% of all L1-dcache accesses   (61.84%)
     3.545047499        2,16,74,872      L1-dcache-stores                                                        (59.88%)
     3.545047499    <not supported>      L1-dcache-store-misses                                                
     3.545047499             85,230      l2_rqsts.demand_data_rd_hit                                             (59.80%)
     3.545047499             18,218      l2_rqsts.demand_data_rd_miss                                            (22.48%)
     3.545047499             18,065      LLC-loads                                                               (22.47%)
     3.545047499              9,028      LLC-load-misses                  #   49.98% of all LL-cache accesses    (21.80%)
     3.545047499              2,461      LLC-stores                                                              (9.39%)
     3.545047499                988      LLC-store-misses                                                        (11.23%)
     3.545047499        4,77,15,194      dTLB-loads                                                              (18.23%)
     3.545047499              2,731      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (24.35%)
     3.545047499        5,42,30,974      branch-loads                                                            (30.06%)
     3.545047499        1,20,91,046      branch-load-misses                                                      (36.94%)
     3.555277304       44,97,58,297      cpu-cycles                                                              (34.53%)
     3.555277304       24,40,58,300      instructions                     #    0.54  insn per cycle              (40.87%)
     3.555277304           2,62,130      cache-references                                                        (46.64%)
     3.555277304           1,10,117      cache-misses                     #   42.01% of all cache refs           (53.06%)
     3.555277304        5,21,55,442      L1-dcache-loads                                                         (55.05%)
     3.555277304           3,72,639      L1-dcache-load-misses            #    0.71% of all L1-dcache accesses   (58.60%)
     3.555277304        2,32,41,676      L1-dcache-stores                                                        (61.35%)
     3.555277304    <not supported>      L1-dcache-store-misses                                                
     3.555277304             72,877      l2_rqsts.demand_data_rd_hit                                             (63.41%)
     3.555277304             23,472      l2_rqsts.demand_data_rd_miss                                            (28.60%)
     3.555277304             25,436      LLC-loads                                                               (25.90%)
     3.555277304             14,877      LLC-load-misses                  #   58.49% of all LL-cache accesses    (24.26%)
     3.555277304              2,735      LLC-stores                                                              (10.82%)
     3.555277304              1,164      LLC-store-misses                                                        (9.88%)
     3.555277304        5,20,25,855      dTLB-loads                                                              (14.46%)
     3.555277304              2,554      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.26%)
     3.555277304        5,83,46,234      branch-loads                                                            (24.08%)
     3.555277304        1,31,69,431      branch-load-misses                                                      (28.66%)
     3.565498985       44,81,93,057      cpu-cycles                                                              (48.93%)
     3.565498985       25,18,74,985      instructions                     #    0.56  insn per cycle              (55.14%)
     3.565498985           2,75,751      cache-references                                                        (61.65%)
     3.565498985           1,07,141      cache-misses                     #   38.85% of all cache refs           (67.65%)
     3.565498985        5,34,52,135      L1-dcache-loads                                                         (66.31%)
     3.565498985           4,55,835      L1-dcache-load-misses            #    0.85% of all L1-dcache accesses   (64.34%)
     3.565498985        2,30,10,409      L1-dcache-stores                                                        (62.31%)
     3.565498985    <not supported>      L1-dcache-store-misses                                                
     3.565498985             73,440      l2_rqsts.demand_data_rd_hit                                             (60.30%)
     3.565498985             21,417      l2_rqsts.demand_data_rd_miss                                            (18.55%)
     3.565498985             19,969      LLC-loads                                                               (18.02%)
     3.565498985             11,255      LLC-load-misses                  #   56.36% of all LL-cache accesses    (18.60%)
     3.565498985              2,300      LLC-stores                                                              (10.96%)
     3.565498985                733      LLC-store-misses                                                        (12.54%)
     3.565498985        5,37,08,869      dTLB-loads                                                              (19.02%)
     3.565498985              2,839      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (25.85%)
     3.565498985        6,03,35,706      branch-loads                                                            (33.43%)
     3.565498985        1,34,10,481      branch-load-misses                                                      (40.82%)
     3.575706555       46,54,86,469      cpu-cycles                                                              (37.75%)
     3.575706555       25,87,51,725      instructions                     #    0.56  insn per cycle              (42.38%)
     3.575706555           2,69,601      cache-references                                                        (46.19%)
     3.575706555           1,04,303      cache-misses                     #   38.69% of all cache refs           (51.08%)
     3.575706555        5,50,13,149      L1-dcache-loads                                                         (50.22%)
     3.575706555           4,00,657      L1-dcache-load-misses            #    0.73% of all L1-dcache accesses   (50.27%)
     3.575706555        2,43,76,759      L1-dcache-stores                                                        (50.30%)
     3.575706555    <not supported>      L1-dcache-store-misses                                                
     3.575706555             78,942      l2_rqsts.demand_data_rd_hit                                             (52.28%)
     3.575706555             20,791      l2_rqsts.demand_data_rd_miss                                            (26.59%)
     3.575706555             21,067      LLC-loads                                                               (28.24%)
     3.575706555             10,488      LLC-load-misses                  #   49.78% of all LL-cache accesses    (30.01%)
     3.575706555              2,478      LLC-stores                                                              (15.17%)
     3.575706555                710      LLC-store-misses                                                        (13.51%)
     3.575706555        5,56,88,587      dTLB-loads                                                              (19.77%)
     3.575706555              2,826      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (24.27%)
     3.575706555        6,23,85,305      branch-loads                                                            (28.93%)
     3.575706555        1,39,36,660      branch-load-misses                                                      (33.42%)
     3.585951974       46,64,38,990      cpu-cycles                                                              (37.43%)
     3.585951974       26,20,40,599      instructions                     #    0.56  insn per cycle              (44.62%)
     3.585951974           2,85,646      cache-references                                                        (52.78%)
     3.585951974           1,03,556      cache-misses                     #   36.25% of all cache refs           (60.75%)
     3.585951974        5,57,18,824      L1-dcache-loads                                                         (63.37%)
     3.585951974           4,53,360      L1-dcache-load-misses            #    0.81% of all L1-dcache accesses   (66.62%)
     3.585951974        2,48,49,391      L1-dcache-stores                                                        (68.56%)
     3.585951974    <not supported>      L1-dcache-store-misses                                                
     3.585951974             78,278      l2_rqsts.demand_data_rd_hit                                             (67.17%)
     3.585951974             19,792      l2_rqsts.demand_data_rd_miss                                            (22.92%)
     3.585951974             20,507      LLC-loads                                                               (20.35%)
     3.585951974             12,526      LLC-load-misses                  #   61.08% of all LL-cache accesses    (18.37%)
     3.585951974              2,513      LLC-stores                                                              (9.11%)
     3.585951974                335      LLC-store-misses                                                        (8.64%)
     3.585951974        5,43,66,278      dTLB-loads                                                              (13.07%)
     3.585951974              2,912      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (19.26%)
     3.585951974        6,22,15,851      branch-loads                                                            (24.75%)
     3.585951974        1,39,10,479      branch-load-misses                                                      (30.96%)
     3.596157917       45,20,35,708      cpu-cycles                                                              (48.48%)
     3.596157917       25,65,65,376      instructions                     #    0.57  insn per cycle              (53.08%)
     3.596157917           2,86,924      cache-references                                                        (56.97%)
     3.596157917           1,18,157      cache-misses                     #   41.18% of all cache refs           (61.50%)
     3.596157917        5,43,57,857      L1-dcache-loads                                                         (59.67%)
     3.596157917           3,68,470      L1-dcache-load-misses            #    0.68% of all L1-dcache accesses   (56.09%)
     3.596157917        2,40,19,642      L1-dcache-stores                                                        (52.36%)
     3.596157917    <not supported>      L1-dcache-store-misses                                                
     3.596157917             72,234      l2_rqsts.demand_data_rd_hit                                             (50.73%)
     3.596157917             24,184      l2_rqsts.demand_data_rd_miss                                            (20.77%)
     3.596157917             28,363      LLC-loads                                                               (22.16%)
     3.596157917             14,209      LLC-load-misses                  #   50.10% of all LL-cache accesses    (24.12%)
     3.596157917              4,376      LLC-stores                                                              (13.39%)
     3.596157917                771      LLC-store-misses                                                        (15.30%)
     3.596157917        5,49,20,803      dTLB-loads                                                              (23.43%)
     3.596157917              3,044      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (30.68%)
     3.596157917        6,15,43,311      branch-loads                                                            (37.23%)
     3.596157917        1,34,19,764      branch-load-misses                                                      (43.24%)
     3.606401097       46,64,94,828      cpu-cycles                                                              (34.85%)
     3.606401097       25,47,86,759      instructions                     #    0.55  insn per cycle              (40.72%)
     3.606401097           2,71,708      cache-references                                                        (46.57%)
     3.606401097             99,250      cache-misses                     #   36.53% of all cache refs           (52.79%)
     3.606401097        5,49,80,255      L1-dcache-loads                                                         (54.56%)
     3.606401097           4,51,254      L1-dcache-load-misses            #    0.82% of all L1-dcache accesses   (57.28%)
     3.606401097        2,43,30,771      L1-dcache-stores                                                        (60.81%)
     3.606401097    <not supported>      L1-dcache-store-misses                                                
     3.606401097             80,719      l2_rqsts.demand_data_rd_hit                                             (62.77%)
     3.606401097             22,030      l2_rqsts.demand_data_rd_miss                                            (29.15%)
     3.606401097             19,530      LLC-loads                                                               (28.03%)
     3.606401097              9,523      LLC-load-misses                  #   48.76% of all LL-cache accesses    (25.70%)
     3.606401097              2,576      LLC-stores                                                              (10.13%)
     3.606401097                965      LLC-store-misses                                                        (9.12%)
     3.606401097        5,48,74,506      dTLB-loads                                                              (13.57%)
     3.606401097              3,039      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (18.98%)
     3.606401097        6,01,89,891      branch-loads                                                            (24.85%)
     3.606401097        1,38,71,498      branch-load-misses                                                      (29.30%)
     3.619767469       60,94,53,429      cpu-cycles                                                              (41.86%)
     3.619767469       34,14,00,707      instructions                     #    0.56  insn per cycle              (48.82%)
     3.619767469           3,81,306      cache-references                                                        (55.61%)
     3.619767469           1,40,469      cache-misses                     #   36.84% of all cache refs           (62.40%)
     3.619767469        7,25,81,036      L1-dcache-loads                                                         (61.08%)
     3.619767469           5,80,118      L1-dcache-load-misses            #    0.80% of all L1-dcache accesses   (61.05%)
     3.619767469        3,18,46,112      L1-dcache-stores                                                        (61.04%)
     3.619767469    <not supported>      L1-dcache-store-misses                                                
     3.619767469           1,02,305      l2_rqsts.demand_data_rd_hit                                             (60.18%)
     3.619767469             26,951      l2_rqsts.demand_data_rd_miss                                            (20.71%)
     3.619767469             27,558      LLC-loads                                                               (21.15%)
     3.619767469             13,639      LLC-load-misses                  #   49.49% of all LL-cache accesses    (21.59%)
     3.619767469              2,726      LLC-stores                                                              (12.69%)
     3.619767469              1,132      LLC-store-misses                                                        (11.92%)
     3.619767469        7,33,77,368      dTLB-loads                                                              (17.38%)
     3.619767469              3,972      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (22.81%)
     3.619767469        8,28,23,574      branch-loads                                                            (28.19%)
     3.619767469        1,82,29,169      branch-load-misses                                                      (34.99%)
#           time             counts unit events
     3.630006354       46,36,78,217      cpu-cycles                                                              (47.28%)
     3.630006354       25,86,58,645      instructions                     #    0.56  insn per cycle              (51.72%)
     3.630006354           3,30,853      cache-references                                                        (56.42%)
     3.630006354           1,17,418      cache-misses                     #   35.49% of all cache refs           (60.88%)
     3.630006354        5,48,29,618      L1-dcache-loads                                                         (60.74%)
     3.630006354           4,30,437      L1-dcache-load-misses            #    0.79% of all L1-dcache accesses   (57.74%)
     3.630006354        2,40,96,739      L1-dcache-stores                                                        (54.21%)
     3.630006354    <not supported>      L1-dcache-store-misses                                                
     3.630006354             82,418      l2_rqsts.demand_data_rd_hit                                             (52.19%)
     3.630006354             20,400      l2_rqsts.demand_data_rd_miss                                            (20.51%)
     3.630006354             22,418      LLC-loads                                                               (21.50%)
     3.630006354             12,472      LLC-load-misses                  #   55.63% of all LL-cache accesses    (23.28%)
     3.630006354              2,979      LLC-stores                                                              (12.52%)
     3.630006354                771      LLC-store-misses                                                        (14.40%)
     3.630006354        5,53,63,518      dTLB-loads                                                              (22.42%)
     3.630006354              3,373      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (29.97%)
     3.630006354        6,23,61,631      branch-loads                                                            (36.33%)
     3.630006354        1,38,63,448      branch-load-misses                                                      (42.44%)
     3.640241506       46,51,96,738      cpu-cycles                                                              (34.55%)
     3.640241506       24,76,58,206      instructions                     #    0.53  insn per cycle              (39.89%)
     3.640241506           2,79,003      cache-references                                                        (45.86%)
     3.640241506             92,894      cache-misses                     #   33.29% of all cache refs           (52.09%)
     3.640241506        5,32,26,629      L1-dcache-loads                                                         (53.86%)
     3.640241506           5,94,845      L1-dcache-load-misses            #    1.12% of all L1-dcache accesses   (56.93%)
     3.640241506        2,38,77,788      L1-dcache-stores                                                        (60.43%)
     3.640241506    <not supported>      L1-dcache-store-misses                                                
     3.640241506             84,147      l2_rqsts.demand_data_rd_hit                                             (62.36%)
     3.640241506             23,113      l2_rqsts.demand_data_rd_miss                                            (30.11%)
     3.640241506             24,009      LLC-loads                                                               (28.64%)
     3.640241506             10,309      LLC-load-misses                  #   42.94% of all LL-cache accesses    (26.05%)
     3.640241506              2,165      LLC-stores                                                              (9.88%)
     3.640241506                624      LLC-store-misses                                                        (9.13%)
     3.640241506        5,24,56,677      dTLB-loads                                                              (13.60%)
     3.640241506              2,272      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.28%)
     3.640241506        5,91,57,573      branch-loads                                                            (24.90%)
     3.640241506        1,39,84,473      branch-load-misses                                                      (29.62%)
     3.650458040       46,55,45,997      cpu-cycles                                                              (47.67%)
     3.650458040       26,26,03,671      instructions                     #    0.56  insn per cycle              (54.53%)
     3.650458040           2,79,077      cache-references                                                        (60.78%)
     3.650458040           1,06,376      cache-misses                     #   38.12% of all cache refs           (66.50%)
     3.650458040        5,57,11,275      L1-dcache-loads                                                         (65.62%)
     3.650458040           4,36,321      L1-dcache-load-misses            #    0.78% of all L1-dcache accesses   (64.48%)
     3.650458040        2,45,76,724      L1-dcache-stores                                                        (62.74%)
     3.650458040    <not supported>      L1-dcache-store-misses                                                
     3.650458040             77,568      l2_rqsts.demand_data_rd_hit                                             (61.86%)
     3.650458040             16,197      l2_rqsts.demand_data_rd_miss                                            (20.41%)
     3.650458040             16,767      LLC-loads                                                               (19.92%)
     3.650458040             10,235      LLC-load-misses                  #   61.04% of all LL-cache accesses    (19.87%)
     3.650458040              2,604      LLC-stores                                                              (9.75%)
     3.650458040                557      LLC-store-misses                                                        (11.12%)
     3.650458040        5,59,80,754      dTLB-loads                                                              (17.33%)
     3.650458040              3,046      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (23.57%)
     3.650458040        6,28,32,288      branch-loads                                                            (30.81%)
     3.650458040        1,39,97,872      branch-load-misses                                                      (39.13%)
     3.660668692       46,51,54,422      cpu-cycles                                                              (37.89%)
     3.660668692       26,09,92,715      instructions                     #    0.56  insn per cycle              (44.17%)
     3.660668692           2,81,873      cache-references                                                        (48.54%)
     3.660668692           1,15,740      cache-misses                     #   41.06% of all cache refs           (52.65%)
     3.660668692        5,55,72,379      L1-dcache-loads                                                         (50.94%)
     3.660668692           3,68,476      L1-dcache-load-misses            #    0.66% of all L1-dcache accesses   (50.29%)
     3.660668692        2,44,61,548      L1-dcache-stores                                                        (50.45%)
     3.660668692    <not supported>      L1-dcache-store-misses                                                
     3.660668692             78,243      l2_rqsts.demand_data_rd_hit                                             (52.22%)
     3.660668692             21,374      l2_rqsts.demand_data_rd_miss                                            (24.97%)
     3.660668692             22,767      LLC-loads                                                               (27.55%)
     3.660668692             10,622      LLC-load-misses                  #   46.66% of all LL-cache accesses    (30.15%)
     3.660668692              2,796      LLC-stores                                                              (15.95%)
     3.660668692                988      LLC-store-misses                                                        (13.36%)
     3.660668692        5,69,41,397      dTLB-loads                                                              (19.46%)
     3.660668692              3,504      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (23.91%)
     3.660668692        6,30,67,086      branch-loads                                                            (28.57%)
     3.660668692        1,37,52,096      branch-load-misses                                                      (33.05%)
     3.670881042       46,43,57,920      cpu-cycles                                                              (37.33%)
     3.670881042       25,75,59,960      instructions                     #    0.55  insn per cycle              (43.84%)
     3.670881042           3,16,571      cache-references                                                        (52.81%)
     3.670881042           1,10,059      cache-misses                     #   34.77% of all cache refs           (61.67%)
     3.670881042        5,53,24,781      L1-dcache-loads                                                         (62.71%)
     3.670881042           5,00,125      L1-dcache-load-misses            #    0.90% of all L1-dcache accesses   (65.09%)
     3.670881042        2,44,64,718      L1-dcache-stores                                                        (67.66%)
     3.670881042    <not supported>      L1-dcache-store-misses                                                
     3.670881042             79,832      l2_rqsts.demand_data_rd_hit                                             (67.02%)
     3.670881042             18,190      l2_rqsts.demand_data_rd_miss                                            (21.90%)
     3.670881042             18,654      LLC-loads                                                               (20.11%)
     3.670881042             10,039      LLC-load-misses                  #   53.82% of all LL-cache accesses    (18.33%)
     3.670881042              2,649      LLC-stores                                                              (10.76%)
     3.670881042                924      LLC-store-misses                                                        (10.38%)
     3.670881042        5,37,26,569      dTLB-loads                                                              (14.02%)
     3.670881042              3,221      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (19.37%)
     3.670881042        6,17,21,686      branch-loads                                                            (24.76%)
     3.670881042        1,39,06,937      branch-load-misses                                                      (31.01%)
     3.681093630       46,51,76,522      cpu-cycles                                                              (49.29%)
     3.681093630       26,03,79,823      instructions                     #    0.56  insn per cycle              (53.76%)
     3.681093630           2,89,181      cache-references                                                        (58.43%)
     3.681093630           1,05,182      cache-misses                     #   36.37% of all cache refs           (62.91%)
     3.681093630        5,52,43,110      L1-dcache-loads                                                         (62.71%)
     3.681093630           4,28,376      L1-dcache-load-misses            #    0.78% of all L1-dcache accesses   (58.76%)
     3.681093630        2,46,62,378      L1-dcache-stores                                                        (53.46%)
     3.681093630    <not supported>      L1-dcache-store-misses                                                
     3.681093630             78,739      l2_rqsts.demand_data_rd_hit                                             (50.78%)
     3.681093630             18,104      l2_rqsts.demand_data_rd_miss                                            (18.71%)
     3.681093630             18,125      LLC-loads                                                               (20.08%)
     3.681093630              9,443      LLC-load-misses                  #   52.10% of all LL-cache accesses    (22.76%)
     3.681093630              2,494      LLC-stores                                                              (12.47%)
     3.681093630                641      LLC-store-misses                                                        (14.81%)
     3.681093630        5,48,45,828      dTLB-loads                                                              (23.70%)
     3.681093630              2,756      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (31.52%)
     3.681093630        6,25,13,392      branch-loads                                                            (38.13%)
     3.681093630        1,39,85,408      branch-load-misses                                                      (44.29%)
     3.691309426       46,48,93,191      cpu-cycles                                                              (31.81%)
     3.691309426       25,15,44,948      instructions                     #    0.54  insn per cycle              (37.16%)
     3.691309426           2,99,038      cache-references                                                        (43.10%)
     3.691309426           1,05,647      cache-misses                     #   35.33% of all cache refs           (49.33%)
     3.691309426        5,43,71,286      L1-dcache-loads                                                         (51.49%)
     3.691309426           5,01,034      L1-dcache-load-misses            #    0.92% of all L1-dcache accesses   (55.47%)
     3.691309426        2,41,63,027      L1-dcache-stores                                                        (59.91%)
     3.691309426    <not supported>      L1-dcache-store-misses                                                
     3.691309426             76,474      l2_rqsts.demand_data_rd_hit                                             (63.31%)
     3.691309426             19,634      l2_rqsts.demand_data_rd_miss                                            (32.77%)
     3.691309426             20,940      LLC-loads                                                               (31.01%)
     3.691309426             11,072      LLC-load-misses                  #   52.87% of all LL-cache accesses    (27.56%)
     3.691309426              3,164      LLC-stores                                                              (9.61%)
     3.691309426                626      LLC-store-misses                                                        (8.13%)
     3.691309426        5,41,56,294      dTLB-loads                                                              (12.61%)
     3.691309426              3,376      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (18.16%)
     3.691309426        6,03,63,998      branch-loads                                                            (23.46%)
     3.691309426        1,38,34,330      branch-load-misses                                                      (27.02%)
     3.701525622       46,46,34,307      cpu-cycles                                                              (48.68%)
     3.701525622       25,94,47,555      instructions                     #    0.56  insn per cycle              (54.72%)
     3.701525622           2,97,892      cache-references                                                        (60.81%)
     3.701525622           1,05,742      cache-misses                     #   35.50% of all cache refs           (66.66%)
     3.701525622        5,48,85,078      L1-dcache-loads                                                         (65.18%)
     3.701525622           4,82,866      L1-dcache-load-misses            #    0.88% of all L1-dcache accesses   (62.91%)
     3.701525622        2,41,02,310      L1-dcache-stores                                                        (61.18%)
     3.701525622    <not supported>      L1-dcache-store-misses                                                
     3.701525622             81,006      l2_rqsts.demand_data_rd_hit                                             (60.67%)
     3.701525622             19,360      l2_rqsts.demand_data_rd_miss                                            (19.52%)
     3.701525622             19,927      LLC-loads                                                               (20.03%)
     3.701525622             11,137      LLC-load-misses                  #   55.89% of all LL-cache accesses    (20.58%)
     3.701525622              3,099      LLC-stores                                                              (10.74%)
     3.701525622                509      LLC-store-misses                                                        (11.97%)
     3.701525622        5,53,47,760      dTLB-loads                                                              (18.19%)
     3.701525622              3,051      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (24.45%)
     3.701525622        6,20,95,968      branch-loads                                                            (31.87%)
     3.701525622        1,40,36,294      branch-load-misses                                                      (40.80%)
     3.711736732       46,44,68,098      cpu-cycles                                                              (37.86%)
     3.711736732       25,87,28,316      instructions                     #    0.56  insn per cycle              (43.39%)
     3.711736732           2,98,745      cache-references                                                        (47.85%)
     3.711736732           1,12,056      cache-misses                     #   37.51% of all cache refs           (51.84%)
     3.711736732        5,50,67,725      L1-dcache-loads                                                         (50.26%)
     3.711736732           4,37,582      L1-dcache-load-misses            #    0.79% of all L1-dcache accesses   (50.28%)
     3.711736732        2,47,20,962      L1-dcache-stores                                                        (50.22%)
     3.711736732    <not supported>      L1-dcache-store-misses                                                
     3.711736732             76,693      l2_rqsts.demand_data_rd_hit                                             (52.12%)
     3.711736732             22,982      l2_rqsts.demand_data_rd_miss                                            (26.27%)
     3.711736732             22,995      LLC-loads                                                               (28.07%)
     3.711736732             11,579      LLC-load-misses                  #   50.35% of all LL-cache accesses    (30.10%)
     3.711736732              2,652      LLC-stores                                                              (15.42%)
     3.711736732                697      LLC-store-misses                                                        (13.47%)
     3.711736732        5,57,79,579      dTLB-loads                                                              (19.72%)
     3.711736732              3,371      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (24.20%)
     3.711736732        6,16,98,578      branch-loads                                                            (27.96%)
     3.711736732        1,38,78,271      branch-load-misses                                                      (32.44%)
     3.723860329       55,11,78,397      cpu-cycles                                                              (38.43%)
     3.723860329       30,71,14,925      instructions                     #    0.56  insn per cycle              (45.21%)
     3.723860329           3,42,135      cache-references                                                        (53.50%)
     3.723860329           1,29,398      cache-misses                     #   37.82% of all cache refs           (62.53%)
     3.723860329        6,52,37,518      L1-dcache-loads                                                         (66.33%)
     3.723860329           5,53,990      L1-dcache-load-misses            #    0.85% of all L1-dcache accesses   (69.33%)
     3.723860329        2,86,61,994      L1-dcache-stores                                                        (69.58%)
     3.723860329    <not supported>      L1-dcache-store-misses                                                
     3.723860329             90,966      l2_rqsts.demand_data_rd_hit                                             (68.13%)
     3.723860329             22,461      l2_rqsts.demand_data_rd_miss                                            (22.90%)
     3.723860329             23,429      LLC-loads                                                               (17.94%)
     3.723860329             11,047      LLC-load-misses                  #   47.15% of all LL-cache accesses    (15.42%)
     3.723860329              4,005      LLC-stores                                                              (7.49%)
     3.723860329                844      LLC-store-misses                                                        (9.72%)
     3.723860329        6,43,41,040      dTLB-loads                                                              (14.98%)
     3.723860329              3,450      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (21.04%)
     3.723860329        7,30,98,256      branch-loads                                                            (26.42%)
     3.723860329        1,64,13,985      branch-load-misses                                                      (31.68%)
     3.734073142       46,49,18,452      cpu-cycles                                                              (48.40%)
     3.734073142       26,19,49,754      instructions                     #    0.56  insn per cycle              (53.73%)
     3.734073142           2,99,473      cache-references                                                        (57.26%)
     3.734073142           1,12,456      cache-misses                     #   37.55% of all cache refs           (59.96%)
     3.734073142        5,54,34,841      L1-dcache-loads                                                         (56.31%)
     3.734073142           4,48,205      L1-dcache-load-misses            #    0.81% of all L1-dcache accesses   (52.76%)
     3.734073142        2,39,70,292      L1-dcache-stores                                                        (52.88%)
     3.734073142    <not supported>      L1-dcache-store-misses                                                
     3.734073142             80,823      l2_rqsts.demand_data_rd_hit                                             (52.42%)
     3.734073142             16,215      l2_rqsts.demand_data_rd_miss                                            (22.47%)
     3.734073142             19,213      LLC-loads                                                               (25.78%)
     3.734073142             11,081      LLC-load-misses                  #   57.67% of all LL-cache accesses    (26.33%)
     3.734073142              2,327      LLC-stores                                                              (14.26%)
     3.734073142                665      LLC-store-misses                                                        (14.27%)
     3.734073142        5,57,63,521      dTLB-loads                                                              (20.77%)
     3.734073142              2,870      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (27.97%)
     3.734073142        6,24,22,989      branch-loads                                                            (35.85%)
     3.734073142        1,40,03,948      branch-load-misses                                                      (42.77%)
     3.747371735       60,43,84,870      cpu-cycles                                                              (40.77%)
     3.747371735       33,19,31,415      instructions                     #    0.55  insn per cycle              (45.76%)
     3.747371735           3,43,023      cache-references                                                        (51.99%)
     3.747371735           1,33,560      cache-misses                     #   38.94% of all cache refs           (58.33%)
     3.747371735        7,12,02,883      L1-dcache-loads                                                         (56.74%)
     3.747371735           6,06,479      L1-dcache-load-misses            #    0.85% of all L1-dcache accesses   (55.20%)
     3.747371735        3,17,60,349      L1-dcache-stores                                                        (54.26%)
     3.747371735    <not supported>      L1-dcache-store-misses                                                
     3.747371735           1,01,330      l2_rqsts.demand_data_rd_hit                                             (53.97%)
     3.747371735             30,431      l2_rqsts.demand_data_rd_miss                                            (21.69%)
     3.747371735             30,704      LLC-loads                                                               (24.26%)
     3.747371735             13,717      LLC-load-misses                  #   44.67% of all LL-cache accesses    (26.92%)
     3.747371735              2,682      LLC-stores                                                              (14.17%)
     3.747371735                876      LLC-store-misses                                                        (13.23%)
     3.747371735        7,09,59,968      dTLB-loads                                                              (18.85%)
     3.747371735              3,759      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (24.74%)
     3.747371735        8,04,84,812      branch-loads                                                            (30.26%)
     3.747371735        1,81,36,670      branch-load-misses                                                      (35.25%)
     3.757596791       46,35,51,360      cpu-cycles                                                              (34.64%)
     3.757596791       26,28,49,427      instructions                     #    0.57  insn per cycle              (42.67%)
     3.757596791           3,19,420      cache-references                                                        (50.55%)
     3.757596791           1,13,010      cache-misses                     #   35.38% of all cache refs           (58.23%)
     3.757596791        5,58,12,367      L1-dcache-loads                                                         (63.16%)
     3.757596791           4,29,145      L1-dcache-load-misses            #    0.77% of all L1-dcache accesses   (67.58%)
     3.757596791        2,49,38,454      L1-dcache-stores                                                        (69.29%)
     3.757596791    <not supported>      L1-dcache-store-misses                                                
     3.757596791             75,833      l2_rqsts.demand_data_rd_hit                                             (70.31%)
     3.757596791             20,048      l2_rqsts.demand_data_rd_miss                                            (26.17%)
     3.757596791             19,321      LLC-loads                                                               (21.14%)
     3.757596791              9,841      LLC-load-misses                  #   50.93% of all LL-cache accesses    (17.81%)
     3.757596791              1,632      LLC-stores                                                              (7.17%)
     3.757596791                517      LLC-store-misses                                                        (7.54%)
     3.757596791        5,45,09,364      dTLB-loads                                                              (12.90%)
     3.757596791              3,271      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (17.27%)
     3.757596791        6,09,83,609      branch-loads                                                            (21.72%)
     3.757596791        1,36,42,066      branch-load-misses                                                      (27.96%)
     3.767789128       46,39,71,107      cpu-cycles                                                              (46.11%)
     3.767789128       26,02,67,461      instructions                     #    0.56  insn per cycle              (51.48%)
     3.767789128           2,83,034      cache-references                                                        (55.27%)
     3.767789128           1,05,752      cache-misses                     #   37.36% of all cache refs           (59.90%)
     3.767789128        5,50,91,823      L1-dcache-loads                                                         (58.10%)
     3.767789128           4,37,572      L1-dcache-load-misses            #    0.79% of all L1-dcache accesses   (56.65%)
     3.767789128        2,42,19,152      L1-dcache-stores                                                        (56.52%)
     3.767789128    <not supported>      L1-dcache-store-misses                                                
     3.767789128             80,637      l2_rqsts.demand_data_rd_hit                                             (55.54%)
     3.767789128             17,441      l2_rqsts.demand_data_rd_miss                                            (23.10%)
     3.767789128             20,528      LLC-loads                                                               (24.58%)
     3.767789128             11,279      LLC-load-misses                  #   54.94% of all LL-cache accesses    (24.50%)
     3.767789128              3,205      LLC-stores                                                              (12.60%)
     3.767789128              1,078      LLC-store-misses                                                        (12.52%)
     3.767789128        5,50,35,594      dTLB-loads                                                              (18.98%)
     3.767789128              3,158      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (26.31%)
     3.767789128        6,23,58,307      branch-loads                                                            (34.36%)
     3.767789128        1,39,70,856      branch-load-misses                                                      (40.79%)
     3.778000473       46,57,15,735      cpu-cycles                                                              (37.72%)
     3.778000473       25,93,46,240      instructions                     #    0.56  insn per cycle              (41.50%)
     3.778000473           2,83,355      cache-references                                                        (46.78%)
     3.778000473           1,09,721      cache-misses                     #   38.72% of all cache refs           (52.13%)
     3.778000473        5,52,56,465      L1-dcache-loads                                                         (51.11%)
     3.778000473           4,04,244      L1-dcache-load-misses            #    0.73% of all L1-dcache accesses   (51.53%)
     3.778000473        2,47,17,673      L1-dcache-stores                                                        (52.40%)
     3.778000473    <not supported>      L1-dcache-store-misses                                                
     3.778000473             78,799      l2_rqsts.demand_data_rd_hit                                             (54.18%)
     3.778000473             19,479      l2_rqsts.demand_data_rd_miss                                            (27.70%)
     3.778000473             20,004      LLC-loads                                                               (29.08%)
     3.778000473             10,562      LLC-load-misses                  #   52.80% of all LL-cache accesses    (29.33%)
     3.778000473              6,152      LLC-stores                                                              (13.57%)
     3.778000473              4,821      LLC-store-misses                                                        (12.94%)
     3.778000473        5,55,96,120      dTLB-loads                                                              (18.30%)
     3.778000473              3,441      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (23.77%)
     3.778000473        6,20,91,724      branch-loads                                                            (27.62%)
     3.778000473        1,37,55,187      branch-load-misses                                                      (32.81%)
     3.788213523       46,37,42,015      cpu-cycles                                                              (44.79%)
     3.788213523       26,04,75,532      instructions                     #    0.56  insn per cycle              (54.37%)
     3.788213523           2,98,350      cache-references                                                        (62.41%)
     3.788213523           1,08,600      cache-misses                     #   36.40% of all cache refs           (69.04%)
     3.788213523        5,53,98,724      L1-dcache-loads                                                         (70.90%)
     3.788213523           4,49,070      L1-dcache-load-misses            #    0.81% of all L1-dcache accesses   (70.41%)
     3.788213523        2,45,91,304      L1-dcache-stores                                                        (68.62%)
     3.788213523    <not supported>      L1-dcache-store-misses                                                
     3.788213523             75,038      l2_rqsts.demand_data_rd_hit                                             (66.44%)
     3.788213523             19,014      l2_rqsts.demand_data_rd_miss                                            (15.30%)
     3.788213523             19,876      LLC-loads                                                               (15.71%)
     3.788213523             10,814      LLC-load-misses                  #   54.41% of all LL-cache accesses    (17.17%)
     3.788213523              2,640      LLC-stores                                                              (8.98%)
     3.788213523                968      LLC-store-misses                                                        (8.78%)
     3.788213523        5,44,80,891      dTLB-loads                                                              (14.16%)
     3.788213523              2,629      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.08%)
     3.788213523        6,22,16,292      branch-loads                                                            (27.75%)
     3.788213523        1,38,87,954      branch-load-misses                                                      (35.74%)
     3.798413354       46,47,84,626      cpu-cycles                                                              (39.49%)
     3.798413354       26,26,73,048      instructions                     #    0.57  insn per cycle              (43.07%)
     3.798413354           2,90,675      cache-references                                                        (48.25%)
     3.798413354           1,05,461      cache-misses                     #   36.28% of all cache refs           (54.97%)
     3.798413354        5,52,45,063      L1-dcache-loads                                                         (51.41%)
     3.798413354           4,29,587      L1-dcache-load-misses            #    0.78% of all L1-dcache accesses   (49.11%)
     3.798413354        2,37,04,680      L1-dcache-stores                                                        (49.16%)
     3.798413354    <not supported>      L1-dcache-store-misses                                                
     3.798413354             80,758      l2_rqsts.demand_data_rd_hit                                             (50.42%)
     3.798413354             19,472      l2_rqsts.demand_data_rd_miss                                            (25.37%)
     3.798413354             21,011      LLC-loads                                                               (27.13%)
     3.798413354             10,512      LLC-load-misses                  #   50.03% of all LL-cache accesses    (28.67%)
     3.798413354              3,080      LLC-stores                                                              (16.00%)
     3.798413354                506      LLC-store-misses                                                        (15.99%)
     3.798413354        5,61,63,538      dTLB-loads                                                              (22.20%)
     3.798413354              2,967      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (27.57%)
     3.798413354        6,29,27,604      branch-loads                                                            (32.40%)
     3.798413354        1,38,87,139      branch-load-misses                                                      (35.99%)
     3.808623947       45,64,12,266      cpu-cycles                                                              (36.93%)
     3.808623947       25,57,06,352      instructions                     #    0.56  insn per cycle              (43.28%)
     3.808623947           2,79,889      cache-references                                                        (49.16%)
     3.808623947           1,02,759      cache-misses                     #   36.71% of all cache refs           (56.19%)
     3.808623947        5,44,28,180      L1-dcache-loads                                                         (58.13%)
     3.808623947           4,52,265      L1-dcache-load-misses            #    0.83% of all L1-dcache accesses   (60.98%)
     3.808623947        2,41,96,127      L1-dcache-stores                                                        (62.53%)
     3.808623947    <not supported>      L1-dcache-store-misses                                                
     3.808623947             75,562      l2_rqsts.demand_data_rd_hit                                             (63.29%)
     3.808623947             21,637      l2_rqsts.demand_data_rd_miss                                            (27.09%)
     3.808623947             22,402      LLC-loads                                                               (23.55%)
     3.808623947             11,977      LLC-load-misses                  #   53.46% of all LL-cache accesses    (21.12%)
     3.808623947              2,874      LLC-stores                                                              (10.26%)
     3.808623947                371      LLC-store-misses                                                        (10.77%)
     3.808623947        5,35,33,222      dTLB-loads                                                              (16.34%)
     3.808623947              2,864      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (21.64%)
     3.808623947        6,01,50,610      branch-loads                                                            (25.79%)
     3.808623947        1,35,34,311      branch-load-misses                                                      (31.22%)
     3.818852523       46,59,94,702      cpu-cycles                                                              (48.15%)
     3.818852523       25,99,21,198      instructions                     #    0.56  insn per cycle              (53.60%)
     3.818852523           3,32,608      cache-references                                                        (57.34%)
     3.818852523           1,11,996      cache-misses                     #   33.67% of all cache refs           (61.15%)
     3.818852523        5,49,80,251      L1-dcache-loads                                                         (60.25%)
     3.818852523           4,80,534      L1-dcache-load-misses            #    0.87% of all L1-dcache accesses   (58.60%)
     3.818852523        2,41,17,102      L1-dcache-stores                                                        (58.40%)
     3.818852523    <not supported>      L1-dcache-store-misses                                                
     3.818852523             79,785      l2_rqsts.demand_data_rd_hit                                             (57.27%)
     3.818852523             18,349      l2_rqsts.demand_data_rd_miss                                            (21.31%)
     3.818852523             19,609      LLC-loads                                                               (21.22%)
     3.818852523             10,755      LLC-load-misses                  #   54.85% of all LL-cache accesses    (21.78%)
     3.818852523              2,518      LLC-stores                                                              (13.10%)
     3.818852523              1,350      LLC-store-misses                                                        (13.33%)
     3.818852523        5,60,72,668      dTLB-loads                                                              (19.81%)
     3.818852523              3,182      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (26.52%)
     3.818852523        6,24,40,900      branch-loads                                                            (34.50%)
     3.818852523        1,40,34,798      branch-load-misses                                                      (41.77%)
     3.829073377       46,45,53,806      cpu-cycles                                                              (39.42%)
     3.829073377       25,50,71,006      instructions                     #    0.55  insn per cycle              (45.26%)
     3.829073377           2,81,329      cache-references                                                        (52.17%)
     3.829073377           1,01,647      cache-misses                     #   36.13% of all cache refs           (57.82%)
     3.829073377        5,43,96,104      L1-dcache-loads                                                         (58.72%)
     3.829073377           4,99,848      L1-dcache-load-misses            #    0.92% of all L1-dcache accesses   (60.16%)
     3.829073377        2,41,85,686      L1-dcache-stores                                                        (61.93%)
     3.829073377    <not supported>      L1-dcache-store-misses                                                
     3.829073377             79,824      l2_rqsts.demand_data_rd_hit                                             (61.86%)
     3.829073377             19,953      l2_rqsts.demand_data_rd_miss                                            (23.65%)
     3.829073377             18,065      LLC-loads                                                               (24.61%)
     3.829073377              9,403      LLC-load-misses                  #   52.05% of all LL-cache accesses    (24.94%)
     3.829073377              2,369      LLC-stores                                                              (11.06%)
     3.829073377                667      LLC-store-misses                                                        (9.59%)
     3.829073377        5,49,41,711      dTLB-loads                                                              (13.18%)
     3.829073377              2,748      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (18.96%)
     3.829073377        6,09,49,500      branch-loads                                                            (25.20%)
     3.829073377        1,38,54,418      branch-load-misses                                                      (32.11%)
     3.839300574       46,61,03,371      cpu-cycles                                                              (36.57%)
     3.839300574       26,20,36,990      instructions                     #    0.56  insn per cycle              (43.14%)
     3.839300574           2,70,588      cache-references                                                        (50.33%)
     3.839300574           1,11,637      cache-misses                     #   41.26% of all cache refs           (56.46%)
     3.839300574        5,61,95,700      L1-dcache-loads                                                         (58.04%)
     3.839300574           4,43,910      L1-dcache-load-misses            #    0.79% of all L1-dcache accesses   (59.31%)
     3.839300574        2,48,30,170      L1-dcache-stores                                                        (59.08%)
     3.839300574    <not supported>      L1-dcache-store-misses                                                
     3.839300574             79,414      l2_rqsts.demand_data_rd_hit                                             (59.90%)
     3.839300574             18,352      l2_rqsts.demand_data_rd_miss                                            (23.55%)
     3.839300574             17,583      LLC-loads                                                               (24.31%)
     3.839300574             10,316      LLC-load-misses                  #   58.67% of all LL-cache accesses    (26.12%)
     3.839300574              2,325      LLC-stores                                                              (11.65%)
     3.839300574                902      LLC-store-misses                                                        (9.42%)
     3.839300574        5,53,03,944      dTLB-loads                                                              (14.77%)
     3.839300574              3,165      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (20.12%)
     3.839300574        6,24,86,042      branch-loads                                                            (25.48%)
     3.839300574        1,39,95,723      branch-load-misses                                                      (30.82%)
     3.849500089       46,52,48,725      cpu-cycles                                                              (43.26%)
     3.849500089       25,76,06,939      instructions                     #    0.55  insn per cycle              (48.61%)
     3.849500089           2,90,468      cache-references                                                        (54.37%)
     3.849500089           1,08,054      cache-misses                     #   37.20% of all cache refs           (60.57%)
     3.849500089        5,46,39,691      L1-dcache-loads                                                         (58.81%)
     3.849500089           4,62,341      L1-dcache-load-misses            #    0.85% of all L1-dcache accesses   (55.37%)
     3.849500089        2,37,41,126      L1-dcache-stores                                                        (54.08%)
     3.849500089    <not supported>      L1-dcache-store-misses                                                
     3.849500089             83,997      l2_rqsts.demand_data_rd_hit                                             (54.03%)
     3.849500089             18,512      l2_rqsts.demand_data_rd_miss                                            (22.42%)
     3.849500089             19,492      LLC-loads                                                               (24.33%)
     3.849500089             10,571      LLC-load-misses                  #   54.23% of all LL-cache accesses    (24.51%)
     3.849500089              3,014      LLC-stores                                                              (12.44%)
     3.849500089                836      LLC-store-misses                                                        (14.46%)
     3.849500089        5,55,09,933      dTLB-loads                                                              (21.41%)
     3.849500089              3,283      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (27.66%)
     3.849500089        6,20,20,970      branch-loads                                                            (33.54%)
     3.849500089        1,40,13,683      branch-load-misses                                                      (38.32%)
     3.862789024       60,48,40,401      cpu-cycles                                                              (42.78%)
     3.862789024       33,79,40,891      instructions                     #    0.56  insn per cycle              (48.56%)
     3.862789024           3,55,070      cache-references                                                        (53.37%)
     3.862789024           1,36,002      cache-misses                     #   38.30% of all cache refs           (58.70%)
     3.862789024        7,19,62,829      L1-dcache-loads                                                         (59.04%)
     3.862789024           5,15,791      L1-dcache-load-misses            #    0.72% of all L1-dcache accesses   (61.35%)
     3.862789024        3,21,53,363      L1-dcache-stores                                                        (62.85%)
     3.862789024    <not supported>      L1-dcache-store-misses                                                
     3.862789024             98,302      l2_rqsts.demand_data_rd_hit                                             (62.17%)
     3.862789024             22,980      l2_rqsts.demand_data_rd_miss                                            (25.18%)
     3.862789024             23,947      LLC-loads                                                               (22.72%)
     3.862789024             13,247      LLC-load-misses                  #   55.32% of all LL-cache accesses    (20.64%)
     3.862789024              3,224      LLC-stores                                                              (10.95%)
     3.862789024                616      LLC-store-misses                                                        (11.19%)
     3.862789024        7,16,03,704      dTLB-loads                                                              (16.53%)
     3.862789024              3,849      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (22.70%)
     3.862789024        8,02,30,794      branch-loads                                                            (29.16%)
     3.862789024        1,79,77,807      branch-load-misses                                                      (36.40%)
     3.873000215       46,43,08,562      cpu-cycles                                                              (37.56%)
     3.873000215       25,33,15,224      instructions                     #    0.55  insn per cycle              (44.64%)
     3.873000215           4,30,874      cache-references                                                        (51.71%)
     3.873000215           1,33,104      cache-misses                     #   30.89% of all cache refs           (58.20%)
     3.873000215        5,41,14,631      L1-dcache-loads                                                         (59.57%)
     3.873000215           5,99,503      L1-dcache-load-misses            #    1.11% of all L1-dcache accesses   (59.05%)
     3.873000215        2,31,99,284      L1-dcache-stores                                                        (58.16%)
     3.873000215    <not supported>      L1-dcache-store-misses                                                
     3.873000215             77,424      l2_rqsts.demand_data_rd_hit                                             (58.87%)
     3.873000215             18,973      l2_rqsts.demand_data_rd_miss                                            (21.76%)
     3.873000215             18,134      LLC-loads                                                               (23.87%)
     3.873000215             10,622      LLC-load-misses                  #   58.58% of all LL-cache accesses    (26.09%)
     3.873000215              2,421      LLC-stores                                                              (11.65%)
     3.873000215                705      LLC-store-misses                                                        (10.35%)
     3.873000215        5,63,27,688      dTLB-loads                                                              (15.72%)
     3.873000215              3,244      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (21.08%)
     3.873000215        6,22,64,942      branch-loads                                                            (26.45%)
     3.873000215        1,40,54,450      branch-load-misses                                                      (31.82%)
     3.883215364       46,48,17,031      cpu-cycles                                                              (42.22%)
     3.883215364       23,66,80,470      instructions                     #    0.51  insn per cycle              (48.47%)
     3.883215364           2,51,503      cache-references                                                        (55.40%)
     3.883215364             89,240      cache-misses                     #   35.48% of all cache refs           (62.24%)
     3.883215364        5,13,46,881      L1-dcache-loads                                                         (60.71%)
     3.883215364           4,15,173      L1-dcache-load-misses            #    0.81% of all L1-dcache accesses   (58.93%)
     3.883215364        2,29,45,683      L1-dcache-stores                                                        (57.75%)
     3.883215364    <not supported>      L1-dcache-store-misses                                                
     3.883215364             80,995      l2_rqsts.demand_data_rd_hit                                             (56.84%)
     3.883215364             16,761      l2_rqsts.demand_data_rd_miss                                            (21.48%)
     3.883215364             15,922      LLC-loads                                                               (21.42%)
     3.883215364              7,282      LLC-load-misses                  #   45.74% of all LL-cache accesses    (21.82%)
     3.883215364              2,393      LLC-stores                                                              (12.37%)
     3.883215364                345      LLC-store-misses                                                        (13.87%)
     3.883215364        4,72,61,064      dTLB-loads                                                              (20.44%)
     3.883215364              2,199      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.69%)
     3.883215364        5,37,55,121      branch-loads                                                            (32.08%)
     3.883215364        1,22,50,495      branch-load-misses                                                      (36.54%)
     3.893421146       45,44,89,134      cpu-cycles                                                              (41.92%)
     3.893421146       23,77,62,810      instructions                     #    0.52  insn per cycle              (47.23%)
     3.893421146           3,25,398      cache-references                                                        (52.16%)
     3.893421146           1,00,901      cache-misses                     #   31.01% of all cache refs           (57.99%)
     3.893421146        4,90,19,848      L1-dcache-loads                                                         (58.11%)
     3.893421146           4,50,959      L1-dcache-load-misses            #    0.92% of all L1-dcache accesses   (58.48%)
     3.893421146        2,14,88,545      L1-dcache-stores                                                        (59.12%)
     3.893421146    <not supported>      L1-dcache-store-misses                                                
     3.893421146             73,425      l2_rqsts.demand_data_rd_hit                                             (59.17%)
     3.893421146             20,796      l2_rqsts.demand_data_rd_miss                                            (25.48%)
     3.893421146             21,811      LLC-loads                                                               (23.09%)
     3.893421146             10,389      LLC-load-misses                  #   47.63% of all LL-cache accesses    (21.36%)
     3.893421146              1,746      LLC-stores                                                              (11.85%)
     3.893421146                632      LLC-store-misses                                                        (12.96%)
     3.893421146        5,33,27,895      dTLB-loads                                                              (19.52%)
     3.893421146              2,710      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (25.61%)
     3.893421146        5,98,69,365      branch-loads                                                            (31.38%)
     3.893421146        1,28,45,949      branch-load-misses                                                      (36.66%)
#           time             counts unit events
     3.903644770       46,23,15,840      cpu-cycles                                                              (43.07%)
     3.903644770       25,81,89,760      instructions                     #    0.56  insn per cycle              (47.58%)
     3.903644770           2,93,309      cache-references                                                        (52.06%)
     3.903644770           1,06,499      cache-misses                     #   36.31% of all cache refs           (57.15%)
     3.903644770        5,47,98,523      L1-dcache-loads                                                         (58.06%)
     3.903644770           4,57,058      L1-dcache-load-misses            #    0.83% of all L1-dcache accesses   (58.86%)
     3.903644770        2,36,58,936      L1-dcache-stores                                                        (59.02%)
     3.903644770    <not supported>      L1-dcache-store-misses                                                
     3.903644770             78,315      l2_rqsts.demand_data_rd_hit                                             (59.84%)
     3.903644770             20,315      l2_rqsts.demand_data_rd_miss                                            (25.80%)
     3.903644770             23,273      LLC-loads                                                               (24.69%)
     3.903644770             12,292      LLC-load-misses                  #   52.82% of all LL-cache accesses    (23.62%)
     3.903644770              2,395      LLC-stores                                                              (10.77%)
     3.903644770                670      LLC-store-misses                                                        (11.03%)
     3.903644770        5,56,85,202      dTLB-loads                                                              (17.37%)
     3.903644770              2,994      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (23.01%)
     3.903644770        6,25,71,381      branch-loads                                                            (29.66%)
     3.903644770        1,39,23,421      branch-load-misses                                                      (36.35%)
     3.913860752       46,50,86,293      cpu-cycles                                                              (39.35%)
     3.913860752       25,81,76,146      instructions                     #    0.56  insn per cycle              (45.74%)
     3.913860752           2,65,891      cache-references                                                        (51.18%)
     3.913860752             96,765      cache-misses                     #   36.39% of all cache refs           (56.52%)
     3.913860752        5,57,74,274      L1-dcache-loads                                                         (57.20%)
     3.913860752           4,10,561      L1-dcache-load-misses            #    0.74% of all L1-dcache accesses   (58.18%)
     3.913860752        2,46,10,402      L1-dcache-stores                                                        (59.88%)
     3.913860752    <not supported>      L1-dcache-store-misses                                                
     3.913860752             82,431      l2_rqsts.demand_data_rd_hit                                             (59.27%)
     3.913860752             18,683      l2_rqsts.demand_data_rd_miss                                            (24.60%)
     3.913860752             18,412      LLC-loads                                                               (26.43%)
     3.913860752              8,958      LLC-load-misses                  #   48.65% of all LL-cache accesses    (26.39%)
     3.913860752              2,745      LLC-stores                                                              (11.00%)
     3.913860752                707      LLC-store-misses                                                        (9.19%)
     3.913860752        5,41,38,557      dTLB-loads                                                              (13.76%)
     3.913860752              2,562      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.02%)
     3.913860752        6,08,23,527      branch-loads                                                            (26.31%)
     3.913860752        1,37,73,413      branch-load-misses                                                      (32.74%)
     3.924077148       46,30,68,049      cpu-cycles                                                              (40.06%)
     3.924077148       26,49,09,444      instructions                     #    0.57  insn per cycle              (46.94%)
     3.924077148           2,94,967      cache-references                                                        (54.31%)
     3.924077148           1,12,109      cache-misses                     #   38.01% of all cache refs           (60.88%)
     3.924077148        5,60,77,614      L1-dcache-loads                                                         (59.59%)
     3.924077148           4,36,271      L1-dcache-load-misses            #    0.78% of all L1-dcache accesses   (58.41%)
     3.924077148        2,43,48,485      L1-dcache-stores                                                        (57.52%)
     3.924077148    <not supported>      L1-dcache-store-misses                                                
     3.924077148             76,063      l2_rqsts.demand_data_rd_hit                                             (57.78%)
     3.924077148             17,452      l2_rqsts.demand_data_rd_miss                                            (20.86%)
     3.924077148             18,794      LLC-loads                                                               (23.67%)
     3.924077148              9,090      LLC-load-misses                  #   48.37% of all LL-cache accesses    (25.03%)
     3.924077148              3,184      LLC-stores                                                              (12.18%)
     3.924077148                772      LLC-store-misses                                                        (12.05%)
     3.924077148        5,65,12,493      dTLB-loads                                                              (17.42%)
     3.924077148              2,442      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (22.80%)
     3.924077148        6,31,63,352      branch-loads                                                            (28.01%)
     3.924077148        1,38,71,676      branch-load-misses                                                      (34.15%)
     3.934281409       46,15,90,511      cpu-cycles                                                              (40.91%)
     3.934281409       25,68,44,291      instructions                     #    0.56  insn per cycle              (47.09%)
     3.934281409           2,72,088      cache-references                                                        (53.55%)
     3.934281409           1,01,746      cache-misses                     #   37.39% of all cache refs           (59.58%)
     3.934281409        5,48,06,400      L1-dcache-loads                                                         (58.76%)
     3.934281409           3,71,761      L1-dcache-load-misses            #    0.68% of all L1-dcache accesses   (57.19%)
     3.934281409        2,29,66,893      L1-dcache-stores                                                        (55.79%)
     3.934281409    <not supported>      L1-dcache-store-misses                                                
     3.934281409             72,569      l2_rqsts.demand_data_rd_hit                                             (55.87%)
     3.934281409             20,391      l2_rqsts.demand_data_rd_miss                                            (21.85%)
     3.934281409             19,672      LLC-loads                                                               (21.97%)
     3.934281409             10,122      LLC-load-misses                  #   51.45% of all LL-cache accesses    (23.18%)
     3.934281409              2,701      LLC-stores                                                              (13.44%)
     3.934281409                737      LLC-store-misses                                                        (14.24%)
     3.934281409        5,41,96,546      dTLB-loads                                                              (21.03%)
     3.934281409              2,978      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (26.35%)
     3.934281409        6,14,67,679      branch-loads                                                            (30.86%)
     3.934281409        1,33,81,414      branch-load-misses                                                      (35.28%)
     3.944492674       42,44,47,681      cpu-cycles                                                              (43.38%)
     3.944492674       13,84,73,596      instructions                     #    0.33  insn per cycle              (47.32%)
     3.944492674           1,56,308      cache-references                                                        (51.71%)
     3.944492674             65,319      cache-misses                     #   41.79% of all cache refs           (56.64%)
     3.944492674        3,60,52,296      L1-dcache-loads                                                         (56.08%)
     3.944492674           3,39,469      L1-dcache-load-misses            #    0.94% of all L1-dcache accesses   (56.34%)
     3.944492674        1,85,98,218      L1-dcache-stores                                                        (57.15%)
     3.944492674    <not supported>      L1-dcache-store-misses                                                
     3.944492674             52,874      l2_rqsts.demand_data_rd_hit                                             (56.98%)
     3.944492674             13,299      l2_rqsts.demand_data_rd_miss                                            (26.30%)
     3.944492674             13,160      LLC-loads                                                               (23.90%)
     3.944492674              6,673      LLC-load-misses                  #   50.71% of all LL-cache accesses    (22.06%)
     3.944492674              1,291      LLC-stores                                                              (12.70%)
     3.944492674                150      LLC-store-misses                                                        (13.99%)
     3.944492674        2,17,06,518      dTLB-loads                                                              (20.81%)
     3.944492674              1,188      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (27.35%)
     3.944492674        2,86,17,159      branch-loads                                                            (34.03%)
     3.944492674          57,54,400      branch-load-misses                                                      (39.50%)
     3.954685330       28,36,24,338      cpu-cycles                                                              (54.48%)
     3.954685330       10,49,92,906      instructions                     #    0.37  insn per cycle              (60.44%)
     3.954685330           1,21,024      cache-references                                                        (66.45%)
     3.954685330             46,134      cache-misses                     #   38.12% of all cache refs           (70.90%)
     3.954685330        2,45,68,816      L1-dcache-loads                                                         (70.90%)
     3.954685330           1,84,522      L1-dcache-load-misses            #    0.75% of all L1-dcache accesses   (70.28%)
     3.954685330        1,14,45,754      L1-dcache-stores                                                        (65.60%)
     3.954685330    <not supported>      L1-dcache-store-misses                                                
     3.954685330             36,533      l2_rqsts.demand_data_rd_hit                                             (60.02%)
     3.954685330             10,910      l2_rqsts.demand_data_rd_miss                                            (15.68%)
     3.954685330             11,384      LLC-loads                                                               (15.90%)
     3.954685330              4,693      LLC-load-misses                  #   41.22% of all LL-cache accesses    (18.52%)
     3.954685330              2,011      LLC-stores                                                              (8.95%)
     3.954685330                602      LLC-store-misses                                                        (9.30%)
     3.954685330        2,06,11,530      dTLB-loads                                                              (15.82%)
     3.954685330              1,106      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (25.11%)
     3.954685330        2,30,93,185      branch-loads                                                            (35.30%)
     3.954685330          46,25,908      branch-load-misses                                                      (45.66%)
     3.964885840       20,50,87,551      cpu-cycles                                                              (37.01%)
     3.964885840       10,50,95,607      instructions                     #    0.51  insn per cycle              (45.35%)
     3.964885840           1,10,484      cache-references                                                        (50.78%)
     3.964885840             39,067      cache-misses                     #   35.36% of all cache refs           (55.00%)
     3.964885840        1,95,98,811      L1-dcache-loads                                                         (52.63%)
     3.964885840           1,94,591      L1-dcache-load-misses            #    0.99% of all L1-dcache accesses   (51.19%)
     3.964885840          84,51,282      L1-dcache-stores                                                        (51.21%)
     3.964885840    <not supported>      L1-dcache-store-misses                                                
     3.964885840             23,316      l2_rqsts.demand_data_rd_hit                                             (51.24%)
     3.964885840             10,163      l2_rqsts.demand_data_rd_miss                                            (23.94%)
     3.964885840              9,453      LLC-loads                                                               (27.50%)
     3.964885840              4,920      LLC-load-misses                  #   52.05% of all LL-cache accesses    (29.55%)
     3.964885840              2,112      LLC-stores                                                              (15.01%)
     3.964885840                154      LLC-store-misses                                                        (12.96%)
     3.964885840        2,62,77,669      dTLB-loads                                                              (19.26%)
     3.964885840              1,408      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (25.56%)
     3.964885840        2,90,40,772      branch-loads                                                            (30.10%)
     3.964885840          65,01,074      branch-load-misses                                                      (32.64%)
     3.975046082       17,48,01,863      cpu-cycles                                                              (31.81%)
     3.975046082       11,22,29,963      instructions                     #    0.64  insn per cycle              (39.17%)
     3.975046082           1,01,560      cache-references                                                        (48.70%)
     3.975046082             38,892      cache-misses                     #   38.29% of all cache refs           (58.52%)
     3.975046082        2,34,23,619      L1-dcache-loads                                                         (61.99%)
     3.975046082           1,46,897      L1-dcache-load-misses            #    0.63% of all L1-dcache accesses   (66.20%)
     3.975046082        1,00,53,478      L1-dcache-stores                                                        (71.12%)
     3.975046082    <not supported>      L1-dcache-store-misses                                                
     3.975046082             27,896      l2_rqsts.demand_data_rd_hit                                             (76.03%)
     3.975046082              5,637      l2_rqsts.demand_data_rd_miss                                            (27.81%)
     3.975046082              5,868      LLC-loads                                                               (23.62%)
     3.975046082              3,828      LLC-load-misses                  #   65.24% of all LL-cache accesses    (18.70%)
     3.975046082              1,295      LLC-stores                                                              (7.03%)
     3.975046082                 64      LLC-store-misses                                                        (7.76%)
     3.975046082        2,39,34,027      dTLB-loads                                                              (10.23%)
     3.975046082              1,142      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (12.69%)
     3.975046082        2,69,31,050      branch-loads                                                            (17.24%)
     3.975046082          59,91,103      branch-load-misses                                                      (24.23%)
     3.985197839       17,33,28,045      cpu-cycles                                                              (56.98%)
     3.985197839        9,73,49,037      instructions                     #    0.56  insn per cycle              (62.99%)
     3.985197839             94,700      cache-references                                                        (66.55%)
     3.985197839             35,686      cache-misses                     #   37.68% of all cache refs           (69.02%)
     3.985197839        2,03,39,121      L1-dcache-loads                                                         (65.87%)
     3.985197839           1,19,973      L1-dcache-load-misses            #    0.59% of all L1-dcache accesses   (60.32%)
     3.985197839          95,88,862      L1-dcache-stores                                                        (52.97%)
     3.985197839    <not supported>      L1-dcache-store-misses                                                
     3.985197839             26,075      l2_rqsts.demand_data_rd_hit                                             (46.93%)
     3.985197839              5,035      l2_rqsts.demand_data_rd_miss                                            (12.71%)
     3.985197839              5,585      LLC-loads                                                               (15.76%)
     3.985197839              3,969      LLC-load-misses                  #   71.07% of all LL-cache accesses    (20.66%)
     3.985197839                616      LLC-stores                                                              (14.75%)
     3.985197839                103      LLC-store-misses                                                        (16.47%)
     3.985197839        1,94,28,318      dTLB-loads                                                              (26.30%)
     3.985197839                987      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (34.84%)
     3.985197839        2,23,87,184      branch-loads                                                            (42.22%)
     3.985197839          49,33,212      branch-load-misses                                                      (49.59%)
     3.995361049       16,75,02,826      cpu-cycles                                                              (26.65%)
     3.995361049        7,02,43,049      instructions                     #    0.42  insn per cycle              (30.70%)
     3.995361049             62,371      cache-references                                                        (37.31%)
     3.995361049             20,783      cache-misses                     #   33.32% of all cache refs           (45.05%)
     3.995361049        1,13,85,893      L1-dcache-loads                                                         (46.08%)
     3.995361049             55,161      L1-dcache-load-misses            #    0.48% of all L1-dcache accesses   (50.46%)
     3.995361049          40,34,366      L1-dcache-stores                                                        (55.60%)
     3.995361049    <not supported>      L1-dcache-store-misses                                                
     3.995361049             12,304      l2_rqsts.demand_data_rd_hit                                             (59.37%)
     3.995361049              3,311      l2_rqsts.demand_data_rd_miss                                            (31.77%)
     3.995361049              4,404      LLC-loads                                                               (30.95%)
     3.995361049              2,743      LLC-load-misses                  #   62.28% of all LL-cache accesses    (30.94%)
     3.995361049                627      LLC-stores                                                              (14.50%)
     3.995361049                182      LLC-store-misses                                                        (10.94%)
     3.995361049        2,25,13,635      dTLB-loads                                                              (13.53%)
     3.995361049              1,200      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (17.49%)
     3.995361049        2,17,11,786      branch-loads                                                            (21.69%)
     3.995361049          39,20,091      branch-load-misses                                                      (24.29%)
     4.005514753        9,66,98,383      cpu-cycles                                                              (43.65%)
     4.005514753        3,81,37,144      instructions                     #    0.39  insn per cycle              (52.64%)
     4.005514753             35,624      cache-references                                                        (61.65%)
     4.005514753             13,081      cache-misses                     #   36.72% of all cache refs           (70.67%)
     4.005514753          79,75,424      L1-dcache-loads                                                         (77.89%)
     4.005514753             40,127      L1-dcache-load-misses            #    0.50% of all L1-dcache accesses   (79.48%)
     4.005514753          36,23,098      L1-dcache-stores                                                        (77.51%)
     4.005514753    <not supported>      L1-dcache-store-misses                                                
     4.005514753              9,134      l2_rqsts.demand_data_rd_hit                                             (77.52%)
     4.005514753              2,658      l2_rqsts.demand_data_rd_miss                                            (20.39%)
     4.005514753              3,025      LLC-loads                                                               (12.46%)
     4.005514753              2,466      LLC-load-misses                  #   81.52% of all LL-cache accesses    (7.95%)
     4.005514753              2,520      LLC-stores                                                              (1.75%)
     4.005514753                 75      LLC-store-misses                                                        (7.99%)
     4.005514753          67,54,495      dTLB-loads                                                              (14.48%)
     4.005514753                474      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (18.98%)
     4.005514753          96,96,005      branch-loads                                                            (25.19%)
     4.005514753          19,09,388      branch-load-misses                                                      (34.22%)
     4.015656574        5,78,61,098      cpu-cycles                                                              (53.32%)
     4.015656574        4,04,28,192      instructions                     #    0.70  insn per cycle              (60.06%)
     4.015656574             36,634      cache-references                                                        (60.08%)
     4.015656574             14,332      cache-misses                     #   39.12% of all cache refs           (60.09%)
     4.015656574          86,78,216      L1-dcache-loads                                                         (52.49%)
     4.015656574             39,034      L1-dcache-load-misses            #    0.45% of all L1-dcache accesses   (46.80%)
     4.015656574          30,48,074      L1-dcache-stores                                                        (46.80%)
     4.015656574    <not supported>      L1-dcache-store-misses                                                
     4.015656574              5,327      l2_rqsts.demand_data_rd_hit                                             (46.81%)
     4.015656574                883      l2_rqsts.demand_data_rd_miss                                            (24.56%)
     4.015656574              1,132      LLC-loads                                                               (30.30%)
     4.015656574                683      LLC-load-misses                  #   60.34% of all LL-cache accesses    (30.29%)
     4.015656574                 91      LLC-stores                                                              (15.26%)
     4.015656574                 19      LLC-store-misses                                                        (15.26%)
     4.015656574          84,34,151      dTLB-loads                                                              (22.89%)
     4.015656574                474      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (30.53%)
     4.015656574          95,96,624      branch-loads                                                            (38.16%)
     4.015656574          20,95,020      branch-load-misses                                                      (45.80%)
     4.025783384        4,09,35,343      cpu-cycles                                                              (9.96%)
     4.025783384        2,97,46,025      instructions                     #    0.73  insn per cycle              (11.13%)
     4.025783384             29,017      cache-references                                                        (21.00%)
     4.025783384             11,107      cache-misses                     #   38.28% of all cache refs           (30.88%)
     4.025783384          67,25,129      L1-dcache-loads                                                         (30.87%)
     4.025783384             34,862      L1-dcache-load-misses            #    0.52% of all L1-dcache accesses   (40.58%)
     4.025783384          29,48,203      L1-dcache-stores                                                        (50.44%)
     4.025783384    <not supported>      L1-dcache-store-misses                                                
     4.025783384              6,681      l2_rqsts.demand_data_rd_hit                                             (60.33%)
     4.025783384              1,487      l2_rqsts.demand_data_rd_miss                                            (39.45%)
     4.025783384              1,693      LLC-loads                                                               (39.45%)
     4.025783384              1,064      LLC-load-misses                  #   62.85% of all LL-cache accesses    (39.46%)
     4.025783384                136      LLC-stores                                                              (19.73%)
     4.025783384                 68      LLC-store-misses                                                        (10.24%)
     4.025783384          61,01,001      dTLB-loads                                                              (10.25%)
     4.025783384                263      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (10.26%)
     4.025783384          67,57,367      branch-loads                                                            (10.28%)
     4.025783384          14,17,812      branch-load-misses                                                      (10.29%)
     4.035933884        4,46,10,813      cpu-cycles                                                              (59.03%)
     4.035933884        3,11,59,740      instructions                     #    0.70  insn per cycle              (68.86%)
     4.035933884             30,091      cache-references                                                        (78.70%)
     4.035933884             11,403      cache-misses                     #   37.90% of all cache refs           (88.54%)
     4.035933884          66,02,160      L1-dcache-loads                                                         (98.38%)
     4.035933884             30,972      L1-dcache-load-misses            #    0.47% of all L1-dcache accesses   (90.31%)
     4.035933884          29,27,494      L1-dcache-stores                                                        (80.47%)
     4.035933884    <not supported>      L1-dcache-store-misses                                                
     4.035933884              6,205      l2_rqsts.demand_data_rd_hit                                             (70.63%)
     4.035933884              1,657      l2_rqsts.demand_data_rd_miss                                            (1.69%)
     4.035933884      <not counted>      LLC-loads                                                               (0.00%)
     4.035933884      <not counted>      LLC-load-misses                                                         (0.00%)
     4.035933884      <not counted>      LLC-stores                                                              (0.00%)
     4.035933884                 31      LLC-store-misses                                                        (9.49%)
     4.035933884          64,19,781      dTLB-loads                                                              (19.34%)
     4.035933884                404      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (29.19%)
     4.035933884          73,57,402      branch-loads                                                            (39.05%)
     4.035933884          16,00,391      branch-load-misses                                                      (48.90%)
     4.046065840        4,42,46,300      cpu-cycles                                                              (42.35%)
     4.046065840        3,11,99,695      instructions                     #    0.71  insn per cycle              (42.38%)
     4.046065840             28,974      cache-references                                                        (42.39%)
     4.046065840             11,024      cache-misses                     #   38.05% of all cache refs           (42.40%)
     4.046065840          66,31,632      L1-dcache-loads                                                         (32.55%)
     4.046065840             34,802      L1-dcache-load-misses            #    0.52% of all L1-dcache accesses   (30.92%)
     4.046065840          25,80,426      L1-dcache-stores                                                        (30.92%)
     4.046065840    <not supported>      L1-dcache-store-misses                                                
     4.046065840              6,362      l2_rqsts.demand_data_rd_hit                                             (30.92%)
     4.046065840              1,429      l2_rqsts.demand_data_rd_miss                                            (37.79%)
     4.046065840              1,557      LLC-loads                                                               (39.47%)
     4.046065840                967      LLC-load-misses                  #   62.11% of all LL-cache accesses    (39.47%)
     4.046065840                126      LLC-stores                                                              (19.74%)
     4.046065840                 10      LLC-store-misses                                                        (19.74%)
     4.046065840          67,57,942      dTLB-loads                                                              (29.61%)
     4.046065840                369      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (39.48%)
     4.046065840          74,38,975      branch-loads                                                            (42.55%)
     4.046065840          15,94,047      branch-load-misses                                                      (42.56%)
     4.057799102       52,02,00,979      cpu-cycles                                                              (30.35%)
     4.057799102        3,61,45,654      instructions                     #    0.07  insn per cycle              (34.37%)
     4.057799102           2,15,318      cache-references                                                        (39.22%)
     4.057799102           3,68,232      cache-misses                     #  171.02% of all cache refs           (45.23%)
     4.057799102          63,55,914      L1-dcache-loads                                                         (47.14%)
     4.057799102           3,92,177      L1-dcache-load-misses            #    6.17% of all L1-dcache accesses   (51.20%)
     4.057799102          12,90,701      L1-dcache-stores                                                        (55.54%)
     4.057799102    <not supported>      L1-dcache-store-misses                                                
     4.057799102             14,533      l2_rqsts.demand_data_rd_hit                                             (60.23%)
     4.057799102              5,671      l2_rqsts.demand_data_rd_miss                                            (33.50%)
     4.057799102              7,308      LLC-loads                                                               (33.41%)
     4.057799102              8,909      LLC-load-misses                  #  121.91% of all LL-cache accesses    (31.18%)
     4.057799102           6,27,881      LLC-stores                                                              (11.45%)
     4.057799102             70,226      LLC-store-misses                                                        (8.91%)
     4.057799102          48,21,554      dTLB-loads                                                              (13.31%)
     4.057799102                829      dTLB-load-misses                 #    0.02% of all dTLB cache accesses  (17.35%)
     4.057799102          79,26,254      branch-loads                                                            (21.59%)
     4.057799102             62,688      branch-load-misses                                                      (26.54%)
     4.068059885       45,19,94,200      cpu-cycles                                                              (46.70%)
     4.068059885       12,97,93,296      instructions                     #    0.29  insn per cycle              (56.08%)
     4.068059885          19,69,275      cache-references                                                        (64.57%)
     4.068059885          15,08,877      cache-misses                     #   76.62% of all cache refs           (71.55%)
     4.068059885        2,36,90,543      L1-dcache-loads                                                         (72.15%)
     4.068059885          16,47,804      L1-dcache-load-misses            #    6.96% of all L1-dcache accesses   (71.34%)
     4.068059885        1,28,22,278      L1-dcache-stores                                                        (70.35%)
     4.068059885    <not supported>      L1-dcache-store-misses                                                
     4.068059885           2,39,148      l2_rqsts.demand_data_rd_hit                                             (68.06%)
     4.068059885             78,422      l2_rqsts.demand_data_rd_miss                                            (17.05%)
     4.068059885           1,29,286      LLC-loads                                                               (15.58%)
     4.068059885             50,321      LLC-load-misses                  #   38.92% of all LL-cache accesses    (14.17%)
     4.068059885           8,90,900      LLC-stores                                                              (7.67%)
     4.068059885          15,23,084      LLC-store-misses                                                        (9.88%)
     4.068059885        4,56,18,517      dTLB-loads                                                              (15.44%)
     4.068059885              5,696      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (21.66%)
     4.068059885        2,81,77,000      branch-loads                                                            (28.54%)
     4.068059885             10,880      branch-load-misses                                                      (36.66%)
     4.078344918       46,76,82,906      cpu-cycles                                                              (43.50%)
     4.078344918        2,80,62,498      instructions                     #    0.06  insn per cycle              (47.34%)
     4.078344918           1,91,380      cache-references                                                        (51.19%)
     4.078344918           1,53,276      cache-misses                     #   80.09% of all cache refs           (55.25%)
     4.078344918          53,51,914      L1-dcache-loads                                                         (50.61%)
     4.078344918           2,61,077      L1-dcache-load-misses            #    4.88% of all L1-dcache accesses   (47.43%)
     4.078344918          23,06,860      L1-dcache-stores                                                        (45.44%)
     4.078344918    <not supported>      L1-dcache-store-misses                                                
     4.078344918             22,823      l2_rqsts.demand_data_rd_hit                                             (45.80%)
     4.078344918              6,338      l2_rqsts.demand_data_rd_miss                                            (23.36%)
     4.078344918              7,206      LLC-loads                                                               (25.56%)
     4.078344918              1,883      LLC-load-misses                  #   26.13% of all LL-cache accesses    (29.20%)
     4.078344918             33,908      LLC-stores                                                              (18.45%)
     4.078344918                 16      LLC-store-misses                                                        (18.03%)
     4.078344918          31,67,155      dTLB-loads                                                              (25.42%)
     4.078344918                235      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (31.02%)
     4.078344918          60,73,845      branch-loads                                                            (35.49%)
     4.078344918              2,575      branch-load-misses                                                      (39.95%)
     4.088575487       46,37,35,143      cpu-cycles                                                              (31.51%)
     4.088575487       10,52,85,465      instructions                     #    0.23  insn per cycle              (38.11%)
     4.088575487          32,81,110      cache-references                                                        (45.56%)
     4.088575487          27,72,654      cache-misses                     #   84.50% of all cache refs           (54.43%)
     4.088575487        2,85,33,448      L1-dcache-loads                                                         (61.16%)
     4.088575487          35,62,668      L1-dcache-load-misses            #   12.49% of all L1-dcache accesses   (65.47%)
     4.088575487        1,62,16,102      L1-dcache-stores                                                        (69.69%)
     4.088575487    <not supported>      L1-dcache-store-misses                                                
     4.088575487           9,97,252      l2_rqsts.demand_data_rd_hit                                             (70.76%)
     4.088575487           2,39,180      l2_rqsts.demand_data_rd_miss                                            (26.58%)
     4.088575487           7,45,504      LLC-loads                                                               (22.66%)
     4.088575487           6,25,129      LLC-load-misses                  #   83.85% of all LL-cache accesses    (19.60%)
     4.088575487          11,51,181      LLC-stores                                                              (8.25%)
     4.088575487          12,13,950      LLC-store-misses                                                        (6.90%)
     4.088575487        2,77,76,234      dTLB-loads                                                              (10.90%)
     4.088575487             29,015      dTLB-load-misses                 #    0.10% of all dTLB cache accesses  (15.42%)
     4.088575487        1,95,96,969      branch-loads                                                            (20.73%)
     4.088575487           8,29,393      branch-load-misses                                                      (25.68%)
     4.099210351       47,98,75,062      cpu-cycles                                                              (55.15%)
     4.099210351       11,55,80,362      instructions                     #    0.24  insn per cycle              (60.29%)
     4.099210351          35,83,780      cache-references                                                        (64.64%)
     4.099210351          30,34,203      cache-misses                     #   84.66% of all cache refs           (68.74%)
     4.099210351        3,12,69,036      L1-dcache-loads                                                         (66.62%)
     4.099210351          37,36,162      L1-dcache-load-misses            #   11.95% of all L1-dcache accesses   (63.73%)
     4.099210351        1,72,09,592      L1-dcache-stores                                                        (59.02%)
     4.099210351    <not supported>      L1-dcache-store-misses                                                
     4.099210351           9,87,393      l2_rqsts.demand_data_rd_hit                                             (53.70%)
     4.099210351           2,40,337      l2_rqsts.demand_data_rd_miss                                            (16.75%)
     4.099210351           8,41,346      LLC-loads                                                               (17.90%)
     4.099210351           7,56,312      LLC-load-misses                  #   89.89% of all LL-cache accesses    (19.50%)
     4.099210351          14,59,561      LLC-stores                                                              (11.16%)
     4.099210351          13,66,238      LLC-store-misses                                                        (12.92%)
     4.099210351        3,10,79,547      dTLB-loads                                                              (21.18%)
     4.099210351             32,428      dTLB-load-misses                 #    0.10% of all dTLB cache accesses  (30.52%)
     4.099210351        2,15,43,263      branch-loads                                                            (39.87%)
     4.099210351           9,50,858      branch-load-misses                                                      (48.05%)
     4.110695125       51,47,47,688      cpu-cycles                                                              (34.26%)
     4.110695125       12,49,73,575      instructions                     #    0.24  insn per cycle              (38.40%)
     4.110695125          38,66,824      cache-references                                                        (43.29%)
     4.110695125          32,80,975      cache-misses                     #   84.85% of all cache refs           (48.16%)
     4.110695125        3,35,38,405      L1-dcache-loads                                                         (46.19%)
     4.110695125          41,27,484      L1-dcache-load-misses            #   12.31% of all L1-dcache accesses   (46.42%)
     4.110695125        1,87,18,247      L1-dcache-stores                                                        (48.62%)
     4.110695125    <not supported>      L1-dcache-store-misses                                                
     4.110695125          11,48,776      l2_rqsts.demand_data_rd_hit                                             (53.11%)
     4.110695125           2,71,473      l2_rqsts.demand_data_rd_miss                                            (29.70%)
     4.110695125           8,98,651      LLC-loads                                                               (32.58%)
     4.110695125           7,90,586      LLC-load-misses                  #   87.97% of all LL-cache accesses    (34.19%)
     4.110695125          15,85,903      LLC-stores                                                              (15.39%)
     4.110695125          14,99,671      LLC-store-misses                                                        (13.08%)
     4.110695125        3,35,95,503      dTLB-loads                                                              (17.44%)
     4.110695125             35,097      dTLB-load-misses                 #    0.10% of all dTLB cache accesses  (21.34%)
     4.110695125        2,31,31,949      branch-loads                                                            (26.25%)
     4.110695125           9,62,939      branch-load-misses                                                      (30.75%)
     4.121230446       47,67,12,510      cpu-cycles                                                              (35.87%)
     4.121230446       11,41,45,596      instructions                     #    0.24  insn per cycle              (45.34%)
     4.121230446          35,32,115      cache-references                                                        (54.85%)
     4.121230446          30,09,580      cache-misses                     #   85.21% of all cache refs           (63.93%)
     4.121230446        3,08,66,091      L1-dcache-loads                                                         (69.99%)
     4.121230446          38,28,588      L1-dcache-load-misses            #   12.40% of all L1-dcache accesses   (73.55%)
     4.121230446        1,70,45,303      L1-dcache-stores                                                        (73.79%)
     4.121230446    <not supported>      L1-dcache-store-misses                                                
     4.121230446          10,35,822      l2_rqsts.demand_data_rd_hit                                             (72.95%)
     4.121230446           2,36,496      l2_rqsts.demand_data_rd_miss                                            (22.25%)
     4.121230446           7,72,847      LLC-loads                                                               (18.41%)
     4.121230446           6,71,820      LLC-load-misses                  #   86.93% of all LL-cache accesses    (15.67%)
     4.121230446          13,97,086      LLC-stores                                                              (4.82%)
     4.121230446          13,00,451      LLC-store-misses                                                        (5.48%)
     4.121230446        3,05,46,376      dTLB-loads                                                              (10.44%)
     4.121230446             30,641      dTLB-load-misses                 #    0.10% of all dTLB cache accesses  (15.64%)
     4.121230446        2,11,57,113      branch-loads                                                            (20.84%)
     4.121230446           9,35,913      branch-load-misses                                                      (26.78%)
     4.133804688       57,05,89,231      cpu-cycles                                                              (53.35%)
     4.133804688       13,57,69,218      instructions                     #    0.24  insn per cycle              (58.58%)
     4.133804688          41,71,575      cache-references                                                        (62.27%)
     4.133804688          35,63,603      cache-misses                     #   85.43% of all cache refs           (66.24%)
     4.133804688        3,68,04,192      L1-dcache-loads                                                         (63.33%)
     4.133804688          45,08,358      L1-dcache-load-misses            #   12.25% of all L1-dcache accesses   (59.86%)
     4.133804688        2,07,08,182      L1-dcache-stores                                                        (56.33%)
     4.133804688    <not supported>      L1-dcache-store-misses                                                
     4.133804688          12,07,697      l2_rqsts.demand_data_rd_hit                                             (53.00%)
     4.133804688           2,90,263      l2_rqsts.demand_data_rd_miss                                            (17.71%)
     4.133804688          10,07,071      LLC-loads                                                               (18.08%)
     4.133804688           9,07,376      LLC-load-misses                  #   90.10% of all LL-cache accesses    (19.98%)
     4.133804688          17,02,569      LLC-stores                                                              (13.98%)
     4.133804688          16,04,698      LLC-store-misses                                                        (15.51%)
     4.133804688        3,65,78,634      dTLB-loads                                                              (23.59%)
     4.133804688             36,361      dTLB-load-misses                 #    0.10% of all dTLB cache accesses  (31.41%)
     4.133804688        2,54,77,767      branch-loads                                                            (39.33%)
     4.133804688          10,91,550      branch-load-misses                                                      (46.76%)
     4.144240949       45,20,84,612      cpu-cycles                                                              (25.88%)
     4.144240949        4,57,04,976      instructions                     #    0.10  insn per cycle              (29.42%)
     4.144240949          11,93,270      cache-references                                                        (34.74%)
     4.144240949           9,19,935      cache-misses                     #   77.09% of all cache refs           (40.24%)
     4.144240949        1,56,44,403      L1-dcache-loads                                                         (38.47%)
     4.144240949          17,62,520      L1-dcache-load-misses            #   11.27% of all L1-dcache accesses   (40.07%)
     4.144240949        1,08,47,450      L1-dcache-stores                                                        (45.29%)
     4.144240949    <not supported>      L1-dcache-store-misses                                                
     4.144240949           6,35,479      l2_rqsts.demand_data_rd_hit                                             (51.47%)
     4.144240949           1,24,529      l2_rqsts.demand_data_rd_miss                                            (35.84%)
     4.144240949           3,77,240      LLC-loads                                                               (38.71%)
     4.144240949           2,37,858      LLC-load-misses                  #   63.05% of all LL-cache accesses    (38.61%)
     4.144240949           2,74,736      LLC-stores                                                              (16.10%)
     4.144240949             88,778      LLC-store-misses                                                        (12.67%)
     4.144240949          50,65,766      dTLB-loads                                                              (16.37%)
     4.144240949              1,877      dTLB-load-misses                 #    0.04% of all dTLB cache accesses  (20.08%)
     4.144240949          67,76,166      branch-loads                                                            (22.89%)
     4.144240949             80,318      branch-load-misses                                                      (24.66%)
     4.154505954       33,90,88,402      cpu-cycles                                                              (58.44%)
     4.154505954        7,53,83,463      instructions                     #    0.22  insn per cycle              (67.44%)
     4.154505954           8,46,593      cache-references                                                        (75.03%)
     4.154505954           5,10,525      cache-misses                     #   60.30% of all cache refs           (81.15%)
     4.154505954        1,36,42,751      L1-dcache-loads                                                         (83.25%)
     4.154505954           5,98,625      L1-dcache-load-misses            #    4.39% of all L1-dcache accesses   (79.91%)
     4.154505954          36,33,526      L1-dcache-stores                                                        (72.08%)
     4.154505954    <not supported>      L1-dcache-store-misses                                                
     4.154505954           1,55,969      l2_rqsts.demand_data_rd_hit                                             (63.24%)
     4.154505954              9,011      l2_rqsts.demand_data_rd_miss                                            (7.68%)
     4.154505954           1,68,077      LLC-loads                                                               (4.14%)
     4.154505954           3,85,883      LLC-load-misses                  #  229.59% of all LL-cache accesses    (5.65%)
     4.154505954           9,56,151      LLC-stores                                                              (7.29%)
     4.154505954           3,31,692      LLC-store-misses                                                        (12.47%)
     4.154505954        2,99,43,450      dTLB-loads                                                              (22.08%)
     4.154505954              9,172      dTLB-load-misses                 #    0.03% of all dTLB cache accesses  (31.01%)
     4.154505954        1,84,12,293      branch-loads                                                            (39.86%)
     4.154505954           2,29,806      branch-load-misses                                                      (48.28%)
     4.164723928       38,19,93,539      cpu-cycles                                                              (26.90%)
     4.164723928        9,88,85,474      instructions                     #    0.26  insn per cycle              (31.42%)
     4.164723928           4,42,757      cache-references                                                        (37.14%)
     4.164723928           2,61,583      cache-misses                     #   59.08% of all cache refs           (43.67%)
     4.164723928        2,58,96,427      L1-dcache-loads                                                         (44.73%)
     4.164723928           8,72,488      L1-dcache-load-misses            #    3.37% of all L1-dcache accesses   (46.57%)
     4.164723928        1,57,01,402      L1-dcache-stores                                                        (53.39%)
     4.164723928    <not supported>      L1-dcache-store-misses                                                
     4.164723928           1,87,809      l2_rqsts.demand_data_rd_hit                                             (62.46%)
     4.164723928           1,57,647      l2_rqsts.demand_data_rd_miss                                            (38.07%)
     4.164723928           1,30,263      LLC-loads                                                               (37.19%)
     4.164723928             25,236      LLC-load-misses                  #   19.37% of all LL-cache accesses    (32.48%)
     4.164723928              1,321      LLC-stores                                                              (10.89%)
     4.164723928                364      LLC-store-misses                                                        (10.96%)
     4.164723928          26,58,800      dTLB-loads                                                              (14.24%)
     4.164723928                460      dTLB-load-misses                 #    0.02% of all dTLB cache accesses  (16.72%)
     4.164723928        1,24,40,473      branch-loads                                                            (19.55%)
     4.164723928             11,905      branch-load-misses                                                      (23.12%)
#           time             counts unit events
     4.174959196        6,23,13,051      cpu-cycles                                                              (64.41%)
     4.174959196        7,78,44,521      instructions                     #    1.25  insn per cycle              (65.10%)
     4.174959196          10,53,702      cache-references                                                        (65.12%)
     4.174959196           3,81,096      cache-misses                     #   36.17% of all cache refs           (65.15%)
     4.174959196        1,99,04,596      L1-dcache-loads                                                         (52.82%)
     4.174959196           8,00,395      L1-dcache-load-misses            #    4.02% of all L1-dcache accesses   (44.77%)
     4.174959196        1,11,87,672      L1-dcache-stores                                                        (38.57%)
     4.174959196    <not supported>      L1-dcache-store-misses                                                
     4.174959196           1,60,007      l2_rqsts.demand_data_rd_hit                                             (32.37%)
     4.174959196           2,90,542      l2_rqsts.demand_data_rd_miss                                            (6.96%)
     4.174959196           2,37,336      LLC-loads                                                               (20.31%)
     4.174959196             60,512      LLC-load-misses                  #   25.50% of all LL-cache accesses    (34.70%)
     4.174959196             83,626      LLC-stores                                                              (26.79%)
     4.174959196             40,817      LLC-store-misses                                                        (20.47%)
     4.174959196        1,80,61,323      dTLB-loads                                                              (26.71%)
     4.174959196                287      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (33.08%)
     4.174959196        1,34,34,405      branch-loads                                                            (39.83%)
     4.174959196             58,644      branch-load-misses                                                      (53.25%)
     4.188787744       34,30,47,113      cpu-cycles                                                              (47.31%)
     4.188787744        6,45,11,315      instructions                     #    0.19  insn per cycle              (54.33%)
     4.188787744          12,54,135      cache-references                                                        (62.73%)
     4.188787744           9,05,309      cache-misses                     #   72.19% of all cache refs           (70.00%)
     4.188787744        2,00,90,081      L1-dcache-loads                                                         (70.34%)
     4.188787744          13,29,472      L1-dcache-load-misses            #    6.62% of all L1-dcache accesses   (68.10%)
     4.188787744        1,45,79,989      L1-dcache-stores                                                        (64.56%)
     4.188787744    <not supported>      L1-dcache-store-misses                                                
     4.188787744           1,95,785      l2_rqsts.demand_data_rd_hit                                             (59.84%)
     4.188787744           4,56,368      l2_rqsts.demand_data_rd_miss                                            (14.49%)
     4.188787744           3,54,024      LLC-loads                                                               (14.55%)
     4.188787744             42,932      LLC-load-misses                  #   12.13% of all LL-cache accesses    (17.03%)
     4.188787744             67,714      LLC-stores                                                              (11.35%)
     4.188787744             44,659      LLC-store-misses                                                        (11.34%)
     4.188787744          96,79,422      dTLB-loads                                                              (18.35%)
     4.188787744              4,472      dTLB-load-misses                 #    0.05% of all dTLB cache accesses  (26.70%)
     4.188787744        1,04,52,319      branch-loads                                                            (35.07%)
     4.188787744          19,47,030      branch-load-misses                                                      (42.32%)
     4.199004278       46,15,77,454      cpu-cycles                                                              (35.54%)
     4.199004278        2,46,50,392      instructions                     #    0.05  insn per cycle              (41.34%)
     4.199004278           1,05,906      cache-references                                                        (46.03%)
     4.199004278             48,078      cache-misses                     #   45.40% of all cache refs           (51.38%)
     4.199004278          38,89,808      L1-dcache-loads                                                         (53.10%)
     4.199004278             68,357      L1-dcache-load-misses            #    1.76% of all L1-dcache accesses   (55.70%)
     4.199004278           5,71,104      L1-dcache-stores                                                        (59.03%)
     4.199004278    <not supported>      L1-dcache-store-misses                                                
     4.199004278             12,760      l2_rqsts.demand_data_rd_hit                                             (63.27%)
     4.199004278             11,715      l2_rqsts.demand_data_rd_miss                                            (30.97%)
     4.199004278             13,479      LLC-loads                                                               (29.48%)
     4.199004278              2,424      LLC-load-misses                  #   17.98% of all LL-cache accesses    (26.40%)
     4.199004278              5,029      LLC-stores                                                              (9.50%)
     4.199004278              7,171      LLC-store-misses                                                        (9.90%)
     4.199004278          34,63,232      dTLB-loads                                                              (14.66%)
     4.199004278              1,009      dTLB-load-misses                 #    0.03% of all dTLB cache accesses  (18.52%)
     4.199004278          69,29,633      branch-loads                                                            (23.13%)
     4.199004278             10,526      branch-load-misses                                                      (28.40%)
     4.209163500       44,57,57,217      cpu-cycles                                                              (44.48%)
     4.209163500        2,27,92,431      instructions                     #    0.05  insn per cycle              (52.14%)
     4.209163500           4,57,517      cache-references                                                        (60.10%)
     4.209163500           2,16,438      cache-misses                     #   47.31% of all cache refs           (65.50%)
     4.209163500          39,67,831      L1-dcache-loads                                                         (64.59%)
     4.209163500           4,07,976      L1-dcache-load-misses            #   10.28% of all L1-dcache accesses   (64.22%)
     4.209163500           6,52,673      L1-dcache-stores                                                        (63.47%)
     4.209163500    <not supported>      L1-dcache-store-misses                                                
     4.209163500           1,16,497      l2_rqsts.demand_data_rd_hit                                             (61.31%)
     4.209163500           5,09,812      l2_rqsts.demand_data_rd_miss                                            (18.43%)
     4.209163500           6,41,565      LLC-loads                                                               (19.41%)
     4.209163500           2,42,822      LLC-load-misses                  #   37.85% of all LL-cache accesses    (20.52%)
     4.209163500             27,537      LLC-stores                                                              (11.28%)
     4.209163500                 65      LLC-store-misses                                                        (10.65%)
     4.209163500          30,14,602      dTLB-loads                                                              (15.98%)
     4.209163500                211      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (22.23%)
     4.209163500          57,67,843      branch-loads                                                            (29.41%)
     4.209163500             41,241      branch-load-misses                                                      (36.86%)
     4.219391899       43,52,50,603      cpu-cycles                                                              (35.40%)
     4.219391899        2,30,24,561      instructions                     #    0.05  insn per cycle              (39.99%)
     4.219391899           2,91,833      cache-references                                                        (45.55%)
     4.219391899             38,024      cache-misses                     #   13.03% of all cache refs           (51.94%)
     4.219391899          38,76,477      L1-dcache-loads                                                         (51.03%)
     4.219391899           2,58,925      L1-dcache-load-misses            #    6.68% of all L1-dcache accesses   (52.95%)
     4.219391899           3,95,412      L1-dcache-stores                                                        (53.01%)
     4.219391899    <not supported>      L1-dcache-store-misses                                                
     4.219391899             97,246      l2_rqsts.demand_data_rd_hit                                             (55.18%)
     4.219391899             85,921      l2_rqsts.demand_data_rd_miss                                            (25.98%)
     4.219391899           1,09,230      LLC-loads                                                               (25.81%)
     4.219391899             39,536      LLC-load-misses                  #   36.20% of all LL-cache accesses    (29.56%)
     4.219391899             27,018      LLC-stores                                                              (16.15%)
     4.219391899                573      LLC-store-misses                                                        (12.74%)
     4.219391899          42,51,836      dTLB-loads                                                              (17.51%)
     4.219391899              1,613      dTLB-load-misses                 #    0.04% of all dTLB cache accesses  (22.25%)
     4.219391899          59,62,515      branch-loads                                                            (26.96%)
     4.219391899              2,769      branch-load-misses                                                      (31.52%)
     4.229624637       46,04,81,432      cpu-cycles                                                              (41.34%)
     4.229624637        8,31,25,247      instructions                     #    0.18  insn per cycle              (47.93%)
     4.229624637          33,24,369      cache-references                                                        (55.18%)
     4.229624637          18,99,484      cache-misses                     #   57.14% of all cache refs           (62.57%)
     4.229624637        2,56,17,407      L1-dcache-loads                                                         (65.09%)
     4.229624637          40,84,027      L1-dcache-load-misses            #   15.94% of all L1-dcache accesses   (64.59%)
     4.229624637          55,65,002      L1-dcache-stores                                                        (62.05%)
     4.229624637    <not supported>      L1-dcache-store-misses                                                
     4.229624637          14,05,049      l2_rqsts.demand_data_rd_hit                                             (60.26%)
     4.229624637          14,43,535      l2_rqsts.demand_data_rd_miss                                            (18.85%)
     4.229624637          15,56,962      LLC-loads                                                               (17.98%)
     4.229624637           6,26,059      LLC-load-misses                  #   40.21% of all LL-cache accesses    (19.68%)
     4.229624637             12,253      LLC-stores                                                              (11.40%)
     4.229624637                400      LLC-store-misses                                                        (11.23%)
     4.229624637        2,08,81,530      dTLB-loads                                                              (18.19%)
     4.229624637             78,555      dTLB-load-misses                 #    0.38% of all dTLB cache accesses  (24.46%)
     4.229624637        1,55,52,118      branch-loads                                                            (30.56%)
     4.229624637          25,17,399      branch-load-misses                                                      (35.74%)
     4.239986570       46,18,40,291      cpu-cycles                                                              (45.65%)
     4.239986570        8,14,92,192      instructions                     #    0.18  insn per cycle              (50.15%)
     4.239986570          23,98,416      cache-references                                                        (54.77%)
     4.239986570          11,52,022      cache-misses                     #   48.03% of all cache refs           (60.96%)
     4.239986570        1,80,88,619      L1-dcache-loads                                                         (58.42%)
     4.239986570          19,53,836      L1-dcache-load-misses            #   10.80% of all L1-dcache accesses   (55.70%)
     4.239986570          17,10,660      L1-dcache-stores                                                        (54.11%)
     4.239986570    <not supported>      L1-dcache-store-misses                                                
     4.239986570           3,55,244      l2_rqsts.demand_data_rd_hit                                             (52.45%)
     4.239986570           6,05,762      l2_rqsts.demand_data_rd_miss                                            (24.15%)
     4.239986570           4,63,052      LLC-loads                                                               (24.46%)
     4.239986570           1,66,426      LLC-load-misses                  #   35.94% of all LL-cache accesses    (23.45%)
     4.239986570             49,907      LLC-stores                                                              (11.82%)
     4.239986570                606      LLC-store-misses                                                        (14.36%)
     4.239986570        2,49,22,898      dTLB-loads                                                              (22.44%)
     4.239986570           1,38,378      dTLB-load-misses                 #    0.56% of all dTLB cache accesses  (30.31%)
     4.239986570        1,74,63,352      branch-loads                                                            (36.39%)
     4.239986570          28,33,006      branch-load-misses                                                      (41.40%)
     4.250195008       46,41,92,593      cpu-cycles                                                              (38.35%)
     4.250195008        4,73,31,120      instructions                     #    0.10  insn per cycle              (45.34%)
     4.250195008             65,073      cache-references                                                        (51.48%)
     4.250195008             20,996      cache-misses                     #   32.27% of all cache refs           (56.85%)
     4.250195008        1,74,24,292      L1-dcache-loads                                                         (59.12%)
     4.250195008             81,443      L1-dcache-load-misses            #    0.47% of all L1-dcache accesses   (62.42%)
     4.250195008           5,07,354      L1-dcache-stores                                                        (65.39%)
     4.250195008    <not supported>      L1-dcache-store-misses                                                
     4.250195008             30,170      l2_rqsts.demand_data_rd_hit                                             (68.21%)
     4.250195008              8,507      l2_rqsts.demand_data_rd_miss                                            (28.77%)
     4.250195008              7,435      LLC-loads                                                               (25.14%)
     4.250195008              3,604      LLC-load-misses                  #   48.47% of all LL-cache accesses    (20.59%)
     4.250195008             34,963      LLC-stores                                                              (8.05%)
     4.250195008              8,052      LLC-store-misses                                                        (8.94%)
     4.250195008        1,06,21,350      dTLB-loads                                                              (14.07%)
     4.250195008                894      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (18.45%)
     4.250195008        1,47,71,792      branch-loads                                                            (23.96%)
     4.250195008           1,49,069      branch-load-misses                                                      (30.96%)
     4.260370449       46,43,44,481      cpu-cycles                                                              (46.88%)
     4.260370449        1,99,16,350      instructions                     #    0.04  insn per cycle              (52.96%)
     4.260370449           7,00,885      cache-references                                                        (57.77%)
     4.260370449           5,89,909      cache-misses                     #   84.17% of all cache refs           (62.26%)
     4.260370449          39,29,107      L1-dcache-loads                                                         (59.59%)
     4.260370449           5,46,205      L1-dcache-load-misses            #   13.90% of all L1-dcache accesses   (57.59%)
     4.260370449           1,31,316      L1-dcache-stores                                                        (57.19%)
     4.260370449    <not supported>      L1-dcache-store-misses                                                
     4.260370449           1,07,959      l2_rqsts.demand_data_rd_hit                                             (55.59%)
     4.260370449           4,97,887      l2_rqsts.demand_data_rd_miss                                            (19.17%)
     4.260370449           4,98,716      LLC-loads                                                               (21.55%)
     4.260370449           3,27,415      LLC-load-misses                  #   65.65% of all LL-cache accesses    (23.75%)
     4.260370449                936      LLC-stores                                                              (14.31%)
     4.260370449                526      LLC-store-misses                                                        (13.69%)
     4.260370449          48,43,422      dTLB-loads                                                              (19.05%)
     4.260370449           4,00,938      dTLB-load-misses                 #    8.28% of all dTLB cache accesses  (25.34%)
     4.260370449          49,48,501      branch-loads                                                            (32.49%)
     4.260370449             38,368      branch-load-misses                                                      (39.76%)
     4.270564303       46,48,00,049      cpu-cycles                                                              (34.60%)
     4.270564303        2,15,33,904      instructions                     #    0.05  insn per cycle              (39.26%)
     4.270564303             18,292      cache-references                                                        (46.01%)
     4.270564303              2,368      cache-misses                     #   12.95% of all cache refs           (53.17%)
     4.270564303          31,66,311      L1-dcache-loads                                                         (53.66%)
     4.270564303             17,510      L1-dcache-load-misses            #    0.55% of all L1-dcache accesses   (55.58%)
     4.270564303           1,33,850      L1-dcache-stores                                                        (56.50%)
     4.270564303    <not supported>      L1-dcache-store-misses                                                
     4.270564303             10,776      l2_rqsts.demand_data_rd_hit                                             (58.02%)
     4.270564303              2,643      l2_rqsts.demand_data_rd_miss                                            (25.31%)
     4.270564303              3,007      LLC-loads                                                               (25.77%)
     4.270564303                304      LLC-load-misses                  #   10.11% of all LL-cache accesses    (27.56%)
     4.270564303              1,252      LLC-stores                                                              (13.89%)
     4.270564303                 51      LLC-store-misses                                                        (11.54%)
     4.270564303          31,78,300      dTLB-loads                                                              (15.99%)
     4.270564303                126      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.48%)
     4.270564303          60,48,566      branch-loads                                                            (24.97%)
     4.270564303              1,691      branch-load-misses                                                      (29.73%)
     4.280744464       46,34,12,063      cpu-cycles                                                              (43.14%)
     4.280744464        5,94,79,865      instructions                     #    0.13  insn per cycle              (50.28%)
     4.280744464           8,68,115      cache-references                                                        (57.53%)
     4.280744464           8,71,909      cache-misses                     #  100.44% of all cache refs           (64.69%)
     4.280744464        1,43,87,244      L1-dcache-loads                                                         (68.10%)
     4.280744464          11,44,958      L1-dcache-load-misses            #    7.96% of all L1-dcache accesses   (66.29%)
     4.280744464          47,30,594      L1-dcache-stores                                                        (63.83%)
     4.280744464    <not supported>      L1-dcache-store-misses                                                
     4.280744464             11,537      l2_rqsts.demand_data_rd_hit                                             (60.79%)
     4.280744464             17,077      l2_rqsts.demand_data_rd_miss                                            (17.90%)
     4.280744464             13,339      LLC-loads                                                               (17.72%)
     4.280744464              5,624      LLC-load-misses                  #   42.16% of all LL-cache accesses    (18.58%)
     4.280744464             22,175      LLC-stores                                                              (9.44%)
     4.280744464             16,848      LLC-store-misses                                                        (10.56%)
     4.280744464        1,52,14,600      dTLB-loads                                                              (17.49%)
     4.280744464              3,165      dTLB-load-misses                 #    0.02% of all dTLB cache accesses  (24.64%)
     4.280744464        2,30,79,877      branch-loads                                                            (31.77%)
     4.280744464          11,75,524      branch-load-misses                                                      (37.23%)
     4.290963045       45,50,11,189      cpu-cycles                                                              (42.61%)
     4.290963045        2,81,43,949      instructions                     #    0.06  insn per cycle              (47.18%)
     4.290963045           1,60,136      cache-references                                                        (50.85%)
     4.290963045             43,176      cache-misses                     #   26.96% of all cache refs           (55.41%)
     4.290963045          34,40,857      L1-dcache-loads                                                         (52.90%)
     4.290963045             24,681      L1-dcache-load-misses            #    0.72% of all L1-dcache accesses   (51.35%)
     4.290963045           1,79,669      L1-dcache-stores                                                        (51.93%)
     4.290963045    <not supported>      L1-dcache-store-misses                                                
     4.290963045              8,335      l2_rqsts.demand_data_rd_hit                                             (52.81%)
     4.290963045              4,144      l2_rqsts.demand_data_rd_miss                                            (29.77%)
     4.290963045              5,165      LLC-loads                                                               (30.35%)
     4.290963045              1,493      LLC-load-misses                  #   28.91% of all LL-cache accesses    (27.31%)
     4.290963045              8,787      LLC-stores                                                              (11.13%)
     4.290963045              6,825      LLC-store-misses                                                        (13.49%)
     4.290963045          62,71,774      dTLB-loads                                                              (20.80%)
     4.290963045              2,405      dTLB-load-misses                 #    0.04% of all dTLB cache accesses  (28.10%)
     4.290963045          77,92,069      branch-loads                                                            (33.34%)
     4.290963045           4,35,953      branch-load-misses                                                      (38.22%)
     4.301143462       45,95,71,734      cpu-cycles                                                              (43.19%)
     4.301143462        2,12,69,527      instructions                     #    0.05  insn per cycle              (50.54%)
     4.301143462             26,910      cache-references                                                        (56.62%)
     4.301143462             11,994      cache-misses                     #   44.57% of all cache refs           (61.49%)
     4.301143462          31,49,062      L1-dcache-loads                                                         (61.28%)
     4.301143462             26,185      L1-dcache-load-misses            #    0.83% of all L1-dcache accesses   (61.90%)
     4.301143462           1,44,949      L1-dcache-stores                                                        (62.80%)
     4.301143462    <not supported>      L1-dcache-store-misses                                                
     4.301143462             10,354      l2_rqsts.demand_data_rd_hit                                             (64.24%)
     4.301143462              8,746      l2_rqsts.demand_data_rd_miss                                            (23.47%)
     4.301143462             11,161      LLC-loads                                                               (22.04%)
     4.301143462              5,378      LLC-load-misses                  #   48.19% of all LL-cache accesses    (20.95%)
     4.301143462                526      LLC-stores                                                              (10.64%)
     4.301143462                174      LLC-store-misses                                                        (10.86%)
     4.301143462          30,87,668      dTLB-loads                                                              (16.30%)
     4.301143462                141      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (21.22%)
     4.301143462          59,51,348      branch-loads                                                            (27.14%)
     4.301143462              1,542      branch-load-misses                                                      (34.82%)
     4.311350573       44,26,19,944      cpu-cycles                                                              (42.17%)
     4.311350573        5,62,11,357      instructions                     #    0.13  insn per cycle              (46.50%)
     4.311350573          19,58,639      cache-references                                                        (51.46%)
     4.311350573           7,76,143      cache-misses                     #   39.63% of all cache refs           (56.66%)
     4.311350573        1,10,98,051      L1-dcache-loads                                                         (54.80%)
     4.311350573          27,37,447      L1-dcache-load-misses            #   24.67% of all L1-dcache accesses   (53.99%)
     4.311350573           7,96,873      L1-dcache-stores                                                        (54.32%)
     4.311350573    <not supported>      L1-dcache-store-misses                                                
     4.311350573          18,34,854      l2_rqsts.demand_data_rd_hit                                             (54.43%)
     4.311350573           5,98,626      l2_rqsts.demand_data_rd_miss                                            (22.14%)
     4.311350573           5,80,983      LLC-loads                                                               (24.17%)
     4.311350573             67,355      LLC-load-misses                  #   11.59% of all LL-cache accesses    (26.61%)
     4.311350573             56,994      LLC-stores                                                              (15.39%)
     4.311350573             60,051      LLC-store-misses                                                        (13.88%)
     4.311350573        1,22,45,758      dTLB-loads                                                              (19.09%)
     4.311350573             17,819      dTLB-load-misses                 #    0.15% of all dTLB cache accesses  (24.23%)
     4.311350573        1,11,98,663      branch-loads                                                            (30.20%)
     4.311350573           8,92,607      branch-load-misses                                                      (36.47%)
     4.321784543       47,04,10,164      cpu-cycles                                                              (37.25%)
     4.321784543       13,60,08,035      instructions                     #    0.29  insn per cycle              (43.43%)
     4.321784543          61,08,853      cache-references                                                        (50.23%)
     4.321784543          26,25,489      cache-misses                     #   42.98% of all cache refs           (58.12%)
     4.321784543        3,61,60,271      L1-dcache-loads                                                         (59.50%)
     4.321784543        1,20,66,572      L1-dcache-load-misses            #   33.37% of all L1-dcache accesses   (61.48%)
     4.321784543          27,89,760      L1-dcache-stores                                                        (62.12%)
     4.321784543    <not supported>      L1-dcache-store-misses                                                
     4.321784543          74,58,685      l2_rqsts.demand_data_rd_hit                                             (62.30%)
     4.321784543          25,32,705      l2_rqsts.demand_data_rd_miss                                            (23.40%)
     4.321784543          26,66,710      LLC-loads                                                               (22.55%)
     4.321784543           2,50,564      LLC-load-misses                  #    9.40% of all LL-cache accesses    (22.74%)
     4.321784543              9,451      LLC-stores                                                              (11.04%)
     4.321784543                829      LLC-store-misses                                                        (10.37%)
     4.321784543        3,52,04,374      dTLB-loads                                                              (15.16%)
     4.321784543             60,918      dTLB-load-misses                 #    0.17% of all dTLB cache accesses  (20.47%)
     4.321784543        2,87,55,839      branch-loads                                                            (25.78%)
     4.321784543          33,45,251      branch-load-misses                                                      (31.29%)
     4.332156114       46,95,20,370      cpu-cycles                                                              (44.75%)
     4.332156114        6,05,85,870      instructions                     #    0.13  insn per cycle              (51.52%)
     4.332156114          21,51,282      cache-references                                                        (58.04%)
     4.332156114          11,10,706      cache-misses                     #   51.63% of all cache refs           (63.71%)
     4.332156114        1,69,87,959      L1-dcache-loads                                                         (63.39%)
     4.332156114          26,88,834      L1-dcache-load-misses            #   15.83% of all L1-dcache accesses   (62.18%)
     4.332156114          25,28,106      L1-dcache-stores                                                        (59.28%)
     4.332156114    <not supported>      L1-dcache-store-misses                                                
     4.332156114           8,39,384      l2_rqsts.demand_data_rd_hit                                             (56.20%)
     4.332156114           9,25,858      l2_rqsts.demand_data_rd_miss                                            (19.27%)
     4.332156114           9,07,735      LLC-loads                                                               (19.71%)
     4.332156114           3,22,234      LLC-load-misses                  #   35.50% of all LL-cache accesses    (20.90%)
     4.332156114             12,252      LLC-stores                                                              (12.03%)
     4.332156114                528      LLC-store-misses                                                        (11.92%)
     4.332156114        1,69,65,164      dTLB-loads                                                              (19.65%)
     4.332156114             58,259      dTLB-load-misses                 #    0.34% of all dTLB cache accesses  (27.14%)
     4.332156114        1,28,45,041      branch-loads                                                            (34.13%)
     4.332156114          15,49,889      branch-load-misses                                                      (39.96%)
     4.342487807       46,83,74,767      cpu-cycles                                                              (38.85%)
     4.342487807        4,47,26,054      instructions                     #    0.10  insn per cycle              (43.27%)
     4.342487807          12,70,416      cache-references                                                        (48.23%)
     4.342487807           6,49,247      cache-misses                     #   51.11% of all cache refs           (54.05%)
     4.342487807        1,16,90,416      L1-dcache-loads                                                         (54.19%)
     4.342487807          15,05,988      L1-dcache-load-misses            #   12.88% of all L1-dcache accesses   (53.07%)
     4.342487807          21,41,244      L1-dcache-stores                                                        (54.18%)
     4.342487807    <not supported>      L1-dcache-store-misses                                                
     4.342487807           3,22,344      l2_rqsts.demand_data_rd_hit                                             (56.34%)
     4.342487807           7,88,671      l2_rqsts.demand_data_rd_miss                                            (27.71%)
     4.342487807           7,30,229      LLC-loads                                                               (28.67%)
     4.342487807           2,58,736      LLC-load-misses                  #   35.43% of all LL-cache accesses    (26.96%)
     4.342487807             76,415      LLC-stores                                                              (11.38%)
     4.342487807                477      LLC-store-misses                                                        (12.98%)
     4.342487807          82,28,777      dTLB-loads                                                              (18.97%)
     4.342487807             35,037      dTLB-load-misses                 #    0.43% of all dTLB cache accesses  (24.57%)
     4.342487807          89,75,334      branch-loads                                                            (29.71%)
     4.342487807           8,92,906      branch-load-misses                                                      (34.55%)
     4.352688026       46,40,72,370      cpu-cycles                                                              (43.21%)
     4.352688026        9,03,49,859      instructions                     #    0.19  insn per cycle              (51.25%)
     4.352688026          12,95,210      cache-references                                                        (59.15%)
     4.352688026          10,76,330      cache-misses                     #   83.10% of all cache refs           (64.43%)
     4.352688026        2,22,72,068      L1-dcache-loads                                                         (64.78%)
     4.352688026           9,17,857      L1-dcache-load-misses            #    4.12% of all L1-dcache accesses   (66.31%)
     4.352688026           2,01,673      L1-dcache-stores                                                        (66.06%)
     4.352688026    <not supported>      L1-dcache-store-misses                                                
     4.352688026             73,733      l2_rqsts.demand_data_rd_hit                                             (64.40%)
     4.352688026             90,209      l2_rqsts.demand_data_rd_miss                                            (21.56%)
     4.352688026           1,27,172      LLC-loads                                                               (20.15%)
     4.352688026             89,300      LLC-load-misses                  #   70.22% of all LL-cache accesses    (19.22%)
     4.352688026             10,341      LLC-stores                                                              (8.89%)
     4.352688026                668      LLC-store-misses                                                        (9.12%)
     4.352688026        1,55,85,212      dTLB-loads                                                              (14.68%)
     4.352688026             57,408      dTLB-load-misses                 #    0.37% of all dTLB cache accesses  (21.00%)
     4.352688026        2,05,31,498      branch-loads                                                            (26.54%)
     4.352688026          22,75,507      branch-load-misses                                                      (34.03%)
     4.364789773       55,14,00,718      cpu-cycles                                                              (43.03%)
     4.364789773        2,50,92,095      instructions                     #    0.05  insn per cycle              (48.40%)
     4.364789773           1,04,978      cache-references                                                        (53.05%)
     4.364789773             62,091      cache-misses                     #   59.15% of all cache refs           (59.78%)
     4.364789773          55,48,369      L1-dcache-loads                                                         (59.88%)
     4.364789773             76,957      L1-dcache-load-misses            #    1.39% of all L1-dcache accesses   (57.77%)
     4.364789773           1,70,253      L1-dcache-stores                                                        (57.04%)
     4.364789773    <not supported>      L1-dcache-store-misses                                                
     4.364789773             19,733      l2_rqsts.demand_data_rd_hit                                             (55.53%)
     4.364789773             28,508      l2_rqsts.demand_data_rd_miss                                            (20.53%)
     4.364789773             47,293      LLC-loads                                                               (21.96%)
     4.364789773             16,017      LLC-load-misses                  #   33.87% of all LL-cache accesses    (23.40%)
     4.364789773              1,077      LLC-stores                                                              (13.46%)
     4.364789773                 74      LLC-store-misses                                                        (13.47%)
     4.364789773          37,89,140      dTLB-loads                                                              (19.56%)
     4.364789773             39,783      dTLB-load-misses                 #    1.05% of all dTLB cache accesses  (26.33%)
     4.364789773          70,32,155      branch-loads                                                            (32.48%)
     4.364789773              3,046      branch-load-misses                                                      (37.82%)
     4.374979913       46,56,27,885      cpu-cycles                                                              (34.96%)
     4.374979913        2,99,69,161      instructions                     #    0.06  insn per cycle              (40.31%)
     4.374979913           1,27,471      cache-references                                                        (46.42%)
     4.374979913             99,372      cache-misses                     #   77.96% of all cache refs           (51.10%)
     4.374979913          45,63,966      L1-dcache-loads                                                         (50.83%)
     4.374979913             92,975      L1-dcache-load-misses            #    2.04% of all L1-dcache accesses   (53.29%)
     4.374979913           1,43,923      L1-dcache-stores                                                        (55.99%)
     4.374979913    <not supported>      L1-dcache-store-misses                                                
     4.374979913             11,340      l2_rqsts.demand_data_rd_hit                                             (60.05%)
     4.374979913             16,734      l2_rqsts.demand_data_rd_miss                                            (31.57%)
     4.374979913             17,742      LLC-loads                                                               (30.32%)
     4.374979913             13,302      LLC-load-misses                  #   74.97% of all LL-cache accesses    (28.48%)
     4.374979913                941      LLC-stores                                                              (11.79%)
     4.374979913                 48      LLC-store-misses                                                        (10.33%)
     4.374979913          52,55,737      dTLB-loads                                                              (15.62%)
     4.374979913                447      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (20.35%)
     4.374979913        1,31,50,808      branch-loads                                                            (25.22%)
     4.374979913              2,595      branch-load-misses                                                      (30.48%)
     4.385263621       46,53,13,647      cpu-cycles                                                              (43.03%)
     4.385263621        6,72,01,608      instructions                     #    0.14  insn per cycle              (50.04%)
     4.385263621           9,51,765      cache-references                                                        (55.85%)
     4.385263621           8,57,643      cache-misses                     #   90.11% of all cache refs           (62.80%)
     4.385263621        1,34,48,434      L1-dcache-loads                                                         (65.02%)
     4.385263621          10,50,067      L1-dcache-load-misses            #    7.81% of all L1-dcache accesses   (64.78%)
     4.385263621          48,33,129      L1-dcache-stores                                                        (64.77%)
     4.385263621    <not supported>      L1-dcache-store-misses                                                
     4.385263621             11,023      l2_rqsts.demand_data_rd_hit                                             (64.24%)
     4.385263621             19,964      l2_rqsts.demand_data_rd_miss                                            (19.27%)
     4.385263621             19,418      LLC-loads                                                               (18.34%)
     4.385263621              8,839      LLC-load-misses                  #   45.52% of all LL-cache accesses    (18.65%)
     4.385263621             17,345      LLC-stores                                                              (10.80%)
     4.385263621              5,088      LLC-store-misses                                                        (11.08%)
     4.385263621        1,03,76,079      dTLB-loads                                                              (16.54%)
     4.385263621              4,877      dTLB-load-misses                 #    0.05% of all dTLB cache accesses  (21.57%)
     4.385263621        1,80,22,195      branch-loads                                                            (28.06%)
     4.385263621          18,71,756      branch-load-misses                                                      (35.21%)
     4.395461969       45,52,41,116      cpu-cycles                                                              (42.64%)
     4.395461969        2,10,40,847      instructions                     #    0.05  insn per cycle              (46.97%)
     4.395461969             27,536      cache-references                                                        (51.71%)
     4.395461969              5,540      cache-misses                     #   20.12% of all cache refs           (56.28%)
     4.395461969          31,10,309      L1-dcache-loads                                                         (53.61%)
     4.395461969             18,922      L1-dcache-load-misses            #    0.61% of all L1-dcache accesses   (53.33%)
     4.395461969           1,40,868      L1-dcache-stores                                                        (52.86%)
     4.395461969    <not supported>      L1-dcache-store-misses                                                
     4.395461969              7,940      l2_rqsts.demand_data_rd_hit                                             (51.49%)
     4.395461969              4,678      l2_rqsts.demand_data_rd_miss                                            (23.74%)
     4.395461969              4,316      LLC-loads                                                               (25.13%)
     4.395461969              1,407      LLC-load-misses                  #   32.60% of all LL-cache accesses    (26.85%)
     4.395461969              1,274      LLC-stores                                                              (15.38%)
     4.395461969                451      LLC-store-misses                                                        (13.96%)
     4.395461969          30,88,774      dTLB-loads                                                              (20.27%)
     4.395461969                446      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (27.10%)
     4.395461969          59,12,766      branch-loads                                                            (32.56%)
     4.395461969              2,333      branch-load-misses                                                      (38.05%)
     4.408791148       59,40,42,783      cpu-cycles                                                              (36.57%)
     4.408791148        2,77,11,294      instructions                     #    0.05  insn per cycle              (43.06%)
     4.408791148             77,771      cache-references                                                        (50.58%)
     4.408791148             42,540      cache-misses                     #   54.70% of all cache refs           (56.23%)
     4.408791148          41,11,787      L1-dcache-loads                                                         (56.43%)
     4.408791148             42,335      L1-dcache-load-misses            #    1.03% of all L1-dcache accesses   (55.54%)
     4.408791148           2,13,491      L1-dcache-stores                                                        (55.87%)
     4.408791148    <not supported>      L1-dcache-store-misses                                                
     4.408791148             14,220      l2_rqsts.demand_data_rd_hit                                             (58.91%)
     4.408791148             12,126      l2_rqsts.demand_data_rd_miss                                            (25.66%)
     4.408791148             13,144      LLC-loads                                                               (26.32%)
     4.408791148              7,146      LLC-load-misses                  #   54.37% of all LL-cache accesses    (26.67%)
     4.408791148             72,959      LLC-stores                                                              (11.65%)
     4.408791148             69,734      LLC-store-misses                                                        (11.83%)
     4.408791148          41,04,599      dTLB-loads                                                              (17.48%)
     4.408791148                678      dTLB-load-misses                 #    0.02% of all dTLB cache accesses  (21.51%)
     4.408791148          77,56,724      branch-loads                                                            (26.39%)
     4.408791148              3,754      branch-load-misses                                                      (31.29%)
     4.419033702       45,43,26,331      cpu-cycles                                                              (45.66%)
     4.419033702       11,15,51,544      instructions                     #    0.25  insn per cycle              (52.25%)
     4.419033702          52,13,904      cache-references                                                        (58.82%)
     4.419033702          22,51,354      cache-misses                     #   43.18% of all cache refs           (66.95%)
     4.419033702        3,05,39,774      L1-dcache-loads                                                         (68.24%)
     4.419033702          99,66,296      L1-dcache-load-misses            #   32.63% of all L1-dcache accesses   (68.24%)
     4.419033702          27,42,833      L1-dcache-stores                                                        (67.22%)
     4.419033702    <not supported>      L1-dcache-store-misses                                                
     4.419033702          62,10,560      l2_rqsts.demand_data_rd_hit                                             (63.62%)
     4.419033702          22,89,557      l2_rqsts.demand_data_rd_miss                                            (17.14%)
     4.419033702          22,45,704      LLC-loads                                                               (16.19%)
     4.419033702           2,23,286      LLC-load-misses                  #    9.94% of all LL-cache accesses    (16.00%)
     4.419033702              9,004      LLC-stores                                                              (10.11%)
     4.419033702              1,163      LLC-store-misses                                                        (11.01%)
     4.419033702        2,66,12,565      dTLB-loads                                                              (16.84%)
     4.419033702             48,113      dTLB-load-misses                 #    0.18% of all dTLB cache accesses  (23.70%)
     4.419033702        2,24,01,007      branch-loads                                                            (30.96%)
     4.419033702          28,41,795      branch-load-misses                                                      (38.19%)
     4.429418068       45,88,28,331      cpu-cycles                                                              (42.49%)
     4.429418068        6,10,24,047      instructions                     #    0.13  insn per cycle              (45.87%)
     4.429418068          23,15,904      cache-references                                                        (50.13%)
     4.429418068           9,58,503      cache-misses                     #   41.39% of all cache refs           (54.64%)
     4.429418068        1,46,13,137      L1-dcache-loads                                                         (54.10%)
     4.429418068          44,48,978      L1-dcache-load-misses            #   30.45% of all L1-dcache accesses   (52.72%)
     4.429418068          13,44,377      L1-dcache-stores                                                        (51.34%)
     4.429418068    <not supported>      L1-dcache-store-misses                                                
     4.429418068          32,40,190      l2_rqsts.demand_data_rd_hit                                             (50.56%)
     4.429418068          14,26,294      l2_rqsts.demand_data_rd_miss                                            (25.21%)
     4.429418068          15,64,304      LLC-loads                                                               (26.63%)
     4.429418068           1,63,539      LLC-load-misses                  #   10.45% of all LL-cache accesses    (27.47%)
     4.429418068              5,241      LLC-stores                                                              (13.78%)
     4.429418068                494      LLC-store-misses                                                        (13.76%)
     4.429418068        1,40,53,639      dTLB-loads                                                              (21.11%)
     4.429418068             21,178      dTLB-load-misses                 #    0.15% of all dTLB cache accesses  (28.39%)
     4.429418068        1,22,65,644      branch-loads                                                            (33.73%)
     4.429418068          11,67,784      branch-load-misses                                                      (38.67%)
     4.439618771       46,30,49,723      cpu-cycles                                                              (35.69%)
     4.439618771        7,14,09,293      instructions                     #    0.15  insn per cycle              (43.64%)
     4.439618771          26,90,519      cache-references                                                        (50.75%)
     4.439618771          14,50,504      cache-misses                     #   53.91% of all cache refs           (57.70%)
     4.439618771        2,09,27,010      L1-dcache-loads                                                         (60.53%)
     4.439618771          28,62,934      L1-dcache-load-misses            #   13.68% of all L1-dcache accesses   (62.89%)
     4.439618771          36,10,150      L1-dcache-stores                                                        (65.21%)
     4.439618771    <not supported>      L1-dcache-store-misses                                                
     4.439618771           5,02,968      l2_rqsts.demand_data_rd_hit                                             (67.78%)
     4.439618771          12,46,073      l2_rqsts.demand_data_rd_miss                                            (26.20%)
     4.439618771          12,84,615      LLC-loads                                                               (25.14%)
     4.439618771           5,44,210      LLC-load-misses                  #   42.36% of all LL-cache accesses    (22.90%)
     4.439618771             17,419      LLC-stores                                                              (8.13%)
     4.439618771                792      LLC-store-misses                                                        (7.44%)
     4.439618771        2,14,90,916      dTLB-loads                                                              (11.93%)
     4.439618771           1,05,921      dTLB-load-misses                 #    0.49% of all dTLB cache accesses  (17.06%)
     4.439618771        1,42,96,401      branch-loads                                                            (23.33%)
     4.439618771          23,91,884      branch-load-misses                                                      (29.62%)
#           time             counts unit events
     4.449790948       46,30,42,390      cpu-cycles                                                              (51.48%)
     4.449790948        6,92,25,531      instructions                     #    0.15  insn per cycle              (56.94%)
     4.449790948          13,60,440      cache-references                                                        (62.30%)
     4.449790948          10,98,330      cache-misses                     #   80.73% of all cache refs           (66.92%)
     4.449790948        1,33,43,931      L1-dcache-loads                                                         (63.52%)
     4.449790948          10,71,859      L1-dcache-load-misses            #    8.03% of all L1-dcache accesses   (60.01%)
     4.449790948           2,00,675      L1-dcache-stores                                                        (56.45%)
     4.449790948    <not supported>      L1-dcache-store-misses                                                
     4.449790948             90,157      l2_rqsts.demand_data_rd_hit                                             (53.02%)
     4.449790948           1,18,321      l2_rqsts.demand_data_rd_miss                                            (17.29%)
     4.449790948           1,10,949      LLC-loads                                                               (19.94%)
     4.449790948             62,280      LLC-load-misses                  #   56.13% of all LL-cache accesses    (22.01%)
     4.449790948              6,083      LLC-stores                                                              (12.86%)
     4.449790948                761      LLC-store-misses                                                        (14.32%)
     4.449790948          93,97,998      dTLB-loads                                                              (21.50%)
     4.449790948             41,945      dTLB-load-misses                 #    0.45% of all dTLB cache accesses  (28.81%)
     4.449790948        1,37,81,868      branch-loads                                                            (36.00%)
     4.449790948          21,27,550      branch-load-misses                                                      (43.34%)
     4.459979387       46,28,03,812      cpu-cycles                                                              (29.97%)
     4.459979387        7,38,06,040      instructions                     #    0.16  insn per cycle              (36.20%)
     4.459979387             40,732      cache-references                                                        (42.49%)
     4.459979387              8,894      cache-misses                     #   21.84% of all cache refs           (48.71%)
     4.459979387        1,98,46,878      L1-dcache-loads                                                         (49.82%)
     4.459979387             31,026      L1-dcache-load-misses            #    0.16% of all L1-dcache accesses   (53.17%)
     4.459979387           1,41,982      L1-dcache-stores                                                        (56.75%)
     4.459979387    <not supported>      L1-dcache-store-misses                                                
     4.459979387             14,288      l2_rqsts.demand_data_rd_hit                                             (60.14%)
     4.459979387              3,122      l2_rqsts.demand_data_rd_miss                                            (30.01%)
     4.459979387              3,800      LLC-loads                                                               (28.29%)
     4.459979387              2,469      LLC-load-misses                  #   64.97% of all LL-cache accesses    (28.06%)
     4.459979387              1,922      LLC-stores                                                              (13.94%)
     4.459979387                743      LLC-store-misses                                                        (10.76%)
     4.459979387        2,36,31,920      dTLB-loads                                                              (15.26%)
     4.459979387                472      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (19.27%)
     4.459979387        1,49,25,421      branch-loads                                                            (23.06%)
     4.459979387             12,866      branch-load-misses                                                      (26.65%)
     4.470173493       46,44,24,853      cpu-cycles                                                              (47.78%)
     4.470173493        2,14,48,048      instructions                     #    0.05  insn per cycle              (54.38%)
     4.470173493             74,116      cache-references                                                        (60.64%)
     4.470173493             42,558      cache-misses                     #   57.42% of all cache refs           (68.28%)
     4.470173493          32,27,957      L1-dcache-loads                                                         (69.65%)
     4.470173493             63,908      L1-dcache-load-misses            #    1.98% of all L1-dcache accesses   (67.99%)
     4.470173493           1,48,908      L1-dcache-stores                                                        (66.34%)
     4.470173493    <not supported>      L1-dcache-store-misses                                                
     4.470173493             16,315      l2_rqsts.demand_data_rd_hit                                             (63.76%)
     4.470173493             22,031      l2_rqsts.demand_data_rd_miss                                            (17.60%)
     4.470173493             52,683      LLC-loads                                                               (15.95%)
     4.470173493             38,581      LLC-load-misses                  #   73.23% of all LL-cache accesses    (15.06%)
     4.470173493              2,033      LLC-stores                                                              (9.15%)
     4.470173493                128      LLC-store-misses                                                        (12.43%)
     4.470173493          32,61,431      dTLB-loads                                                              (18.60%)
     4.470173493             35,583      dTLB-load-misses                 #    1.09% of all dTLB cache accesses  (25.28%)
     4.470173493          59,53,149      branch-loads                                                            (32.88%)
     4.470173493              3,379      branch-load-misses                                                      (40.03%)
     4.480329119       46,10,98,073      cpu-cycles                                                              (41.64%)
     4.480329119        4,32,89,341      instructions                     #    0.09  insn per cycle              (45.41%)
     4.480329119           3,00,570      cache-references                                                        (49.02%)
     4.480329119           2,35,236      cache-misses                     #   78.26% of all cache refs           (52.63%)
     4.480329119          72,02,878      L1-dcache-loads                                                         (50.46%)
     4.480329119           2,45,900      L1-dcache-load-misses            #    3.41% of all L1-dcache accesses   (50.50%)
     4.480329119           1,98,993      L1-dcache-stores                                                        (49.69%)
     4.480329119    <not supported>      L1-dcache-store-misses                                                
     4.480329119             13,330      l2_rqsts.demand_data_rd_hit                                             (48.95%)
     4.480329119              4,568      l2_rqsts.demand_data_rd_miss                                            (26.90%)
     4.480329119              4,132      LLC-loads                                                               (28.67%)
     4.480329119              1,782      LLC-load-misses                  #   43.13% of all LL-cache accesses    (29.90%)
     4.480329119                769      LLC-stores                                                              (14.55%)
     4.480329119                144      LLC-store-misses                                                        (13.13%)
     4.480329119          80,85,099      dTLB-loads                                                              (20.37%)
     4.480329119                525      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (27.57%)
     4.480329119        1,41,63,326      branch-loads                                                            (33.11%)
     4.480329119              3,806      branch-load-misses                                                      (37.60%)
     4.490514766       43,42,00,821      cpu-cycles                                                              (38.02%)
     4.490514766        5,48,38,814      instructions                     #    0.13  insn per cycle              (46.94%)
     4.490514766           9,24,594      cache-references                                                        (58.11%)
     4.490514766           7,20,097      cache-misses                     #   77.88% of all cache refs           (66.65%)
     4.490514766        1,15,03,611      L1-dcache-loads                                                         (69.60%)
     4.490514766           9,27,728      L1-dcache-load-misses            #    8.06% of all L1-dcache accesses   (70.58%)
     4.490514766          48,60,511      L1-dcache-stores                                                        (72.01%)
     4.490514766    <not supported>      L1-dcache-store-misses                                                
     4.490514766             11,352      l2_rqsts.demand_data_rd_hit                                             (72.54%)
     4.490514766             12,924      l2_rqsts.demand_data_rd_miss                                            (18.92%)
     4.490514766             17,339      LLC-loads                                                               (18.39%)
     4.490514766              7,403      LLC-load-misses                  #   42.70% of all LL-cache accesses    (16.45%)
     4.490514766             31,928      LLC-stores                                                              (7.24%)
     4.490514766              9,994      LLC-store-misses                                                        (7.79%)
     4.490514766          66,93,348      dTLB-loads                                                              (11.58%)
     4.490514766              3,843      dTLB-load-misses                 #    0.06% of all dTLB cache accesses  (16.10%)
     4.490514766        1,08,16,959      branch-loads                                                            (22.49%)
     4.490514766          15,22,936      branch-load-misses                                                      (30.46%)
     4.500706406       45,02,05,470      cpu-cycles                                                              (42.33%)
     4.500706406        2,13,79,248      instructions                     #    0.05  insn per cycle              (46.03%)
     4.500706406             73,571      cache-references                                                        (49.54%)
     4.500706406             43,084      cache-misses                     #   58.56% of all cache refs           (53.03%)
     4.500706406          32,23,411      L1-dcache-loads                                                         (51.37%)
     4.500706406             70,218      L1-dcache-load-misses            #    2.18% of all L1-dcache accesses   (49.53%)
     4.500706406           2,19,409      L1-dcache-stores                                                        (47.83%)
     4.500706406    <not supported>      L1-dcache-store-misses                                                
     4.500706406             11,655      l2_rqsts.demand_data_rd_hit                                             (48.79%)
     4.500706406              6,010      l2_rqsts.demand_data_rd_miss                                            (26.35%)
     4.500706406             17,749      LLC-loads                                                               (29.05%)
     4.500706406             10,694      LLC-load-misses                  #   60.25% of all LL-cache accesses    (30.76%)
     4.500706406              1,241      LLC-stores                                                              (14.01%)
     4.500706406                142      LLC-store-misses                                                        (14.02%)
     4.500706406          30,61,255      dTLB-loads                                                              (21.40%)
     4.500706406                336      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (27.32%)
     4.500706406          58,26,047      branch-loads                                                            (31.92%)
     4.500706406              4,936      branch-load-misses                                                      (36.83%)
     4.510902784       44,48,22,303      cpu-cycles                                                              (37.24%)
     4.510902784        3,93,28,970      instructions                     #    0.09  insn per cycle              (44.61%)
     4.510902784          14,48,562      cache-references                                                        (51.80%)
     4.510902784           6,86,739      cache-misses                     #   47.41% of all cache refs           (58.68%)
     4.510902784          93,63,645      L1-dcache-loads                                                         (60.55%)
     4.510902784          19,37,631      L1-dcache-load-misses            #   20.69% of all L1-dcache accesses   (62.34%)
     4.510902784          12,20,854      L1-dcache-stores                                                        (64.46%)
     4.510902784    <not supported>      L1-dcache-store-misses                                                
     4.510902784          10,94,838      l2_rqsts.demand_data_rd_hit                                             (64.68%)
     4.510902784           7,03,560      l2_rqsts.demand_data_rd_miss                                            (23.24%)
     4.510902784          10,03,242      LLC-loads                                                               (21.35%)
     4.510902784           1,68,588      LLC-load-misses                  #   16.80% of all LL-cache accesses    (21.12%)
     4.510902784              6,704      LLC-stores                                                              (11.57%)
     4.510902784                991      LLC-store-misses                                                        (10.59%)
     4.510902784        1,25,06,525      dTLB-loads                                                              (14.53%)
     4.510902784             23,572      dTLB-load-misses                 #    0.19% of all dTLB cache accesses  (20.04%)
     4.510902784          92,34,896      branch-loads                                                            (25.86%)
     4.510902784           9,25,819      branch-load-misses                                                      (31.80%)
     4.521301130       45,18,93,169      cpu-cycles                                                              (45.96%)
     4.521301130        8,87,89,561      instructions                     #    0.20  insn per cycle              (50.68%)
     4.521301130          47,31,339      cache-references                                                        (54.89%)
     4.521301130          23,88,193      cache-misses                     #   50.48% of all cache refs           (60.08%)
     4.521301130        2,65,77,120      L1-dcache-loads                                                         (59.22%)
     4.521301130          74,84,217      L1-dcache-load-misses            #   28.16% of all L1-dcache accesses   (57.71%)
     4.521301130          39,68,743      L1-dcache-stores                                                        (55.54%)
     4.521301130    <not supported>      L1-dcache-store-misses                                                
     4.521301130          37,17,255      l2_rqsts.demand_data_rd_hit                                             (54.78%)
     4.521301130          17,64,824      l2_rqsts.demand_data_rd_miss                                            (21.93%)
     4.521301130          18,63,990      LLC-loads                                                               (21.78%)
     4.521301130           2,82,283      LLC-load-misses                  #   15.14% of all LL-cache accesses    (23.20%)
     4.521301130             10,331      LLC-stores                                                              (13.26%)
     4.521301130                566      LLC-store-misses                                                        (13.77%)
     4.521301130        2,56,66,963      dTLB-loads                                                              (21.15%)
     4.521301130             65,356      dTLB-load-misses                 #    0.25% of all dTLB cache accesses  (27.26%)
     4.521301130        1,76,71,164      branch-loads                                                            (33.42%)
     4.521301130          32,97,899      branch-load-misses                                                      (39.83%)
     4.531715850       46,44,07,555      cpu-cycles                                                              (38.12%)
     4.531715850        5,62,69,238      instructions                     #    0.12  insn per cycle              (43.89%)
     4.531715850          16,04,974      cache-references                                                        (50.45%)
     4.531715850           7,46,584      cache-misses                     #   46.52% of all cache refs           (55.80%)
     4.531715850        1,27,92,675      L1-dcache-loads                                                         (55.94%)
     4.531715850          16,51,189      L1-dcache-load-misses            #   12.91% of all L1-dcache accesses   (57.08%)
     4.531715850          14,51,348      L1-dcache-stores                                                        (59.35%)
     4.531715850    <not supported>      L1-dcache-store-misses                                                
     4.531715850           2,52,046      l2_rqsts.demand_data_rd_hit                                             (59.09%)
     4.531715850           5,99,500      l2_rqsts.demand_data_rd_miss                                            (26.05%)
     4.531715850           5,81,015      LLC-loads                                                               (25.72%)
     4.531715850           2,83,384      LLC-load-misses                  #   48.77% of all LL-cache accesses    (24.51%)
     4.531715850             11,292      LLC-stores                                                              (11.90%)
     4.531715850              4,471      LLC-store-misses                                                        (11.07%)
     4.531715850        1,48,44,818      dTLB-loads                                                              (16.23%)
     4.531715850             84,680      dTLB-load-misses                 #    0.57% of all dTLB cache accesses  (22.77%)
     4.531715850        1,26,67,201      branch-loads                                                            (28.60%)
     4.531715850          19,99,447      branch-load-misses                                                      (33.56%)
     4.542089358       45,89,25,322      cpu-cycles                                                              (41.11%)
     4.542089358        6,95,95,686      instructions                     #    0.15  insn per cycle              (46.87%)
     4.542089358          16,55,856      cache-references                                                        (52.88%)
     4.542089358          11,20,392      cache-misses                     #   67.66% of all cache refs           (60.28%)
     4.542089358        1,56,77,482      L1-dcache-loads                                                         (63.29%)
     4.542089358          15,79,366      L1-dcache-load-misses            #   10.07% of all L1-dcache accesses   (64.51%)
     4.542089358           7,81,994      L1-dcache-stores                                                        (63.77%)
     4.542089358    <not supported>      L1-dcache-store-misses                                                
     4.542089358           1,56,719      l2_rqsts.demand_data_rd_hit                                             (64.45%)
     4.542089358           5,29,915      l2_rqsts.demand_data_rd_miss                                            (23.74%)
     4.542089358           6,48,801      LLC-loads                                                               (23.79%)
     4.542089358           4,05,077      LLC-load-misses                  #   62.43% of all LL-cache accesses    (22.80%)
     4.542089358              8,469      LLC-stores                                                              (7.24%)
     4.542089358                512      LLC-store-misses                                                        (8.01%)
     4.542089358        1,24,25,136      dTLB-loads                                                              (13.35%)
     4.542089358             71,402      dTLB-load-misses                 #    0.57% of all dTLB cache accesses  (18.79%)
     4.542089358        1,52,70,630      branch-loads                                                            (25.83%)
     4.542089358          25,97,828      branch-load-misses                                                      (33.31%)
     4.552318396       46,53,41,023      cpu-cycles                                                              (45.87%)
     4.552318396        7,92,28,139      instructions                     #    0.17  insn per cycle              (52.32%)
     4.552318396             29,403      cache-references                                                        (58.19%)
     4.552318396              7,915      cache-misses                     #   26.92% of all cache refs           (62.37%)
     4.552318396        1,74,66,309      L1-dcache-loads                                                         (58.03%)
     4.552318396             27,387      L1-dcache-load-misses            #    0.16% of all L1-dcache accesses   (55.04%)
     4.552318396           1,41,573      L1-dcache-stores                                                        (53.05%)
     4.552318396    <not supported>      L1-dcache-store-misses                                                
     4.552318396             13,160      l2_rqsts.demand_data_rd_hit                                             (51.65%)
     4.552318396              9,415      l2_rqsts.demand_data_rd_miss                                            (20.38%)
     4.552318396             10,214      LLC-loads                                                               (22.66%)
     4.552318396              3,277      LLC-load-misses                  #   32.08% of all LL-cache accesses    (25.11%)
     4.552318396                767      LLC-stores                                                              (15.10%)
     4.552318396                229      LLC-store-misses                                                        (14.81%)
     4.552318396        1,26,72,163      dTLB-loads                                                              (21.84%)
     4.552318396                488      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.63%)
     4.552318396        1,19,26,641      branch-loads                                                            (34.54%)
     4.552318396             11,136      branch-load-misses                                                      (40.10%)
     4.562494171       45,52,63,003      cpu-cycles                                                              (34.55%)
     4.562494171        2,11,55,418      instructions                     #    0.05  insn per cycle              (39.53%)
     4.562494171             46,538      cache-references                                                        (45.42%)
     4.562494171             17,395      cache-misses                     #   37.38% of all cache refs           (52.68%)
     4.562494171          50,57,120      L1-dcache-loads                                                         (54.10%)
     4.562494171             41,701      L1-dcache-load-misses            #    0.82% of all L1-dcache accesses   (55.23%)
     4.562494171           1,43,804      L1-dcache-stores                                                        (57.77%)
     4.562494171    <not supported>      L1-dcache-store-misses                                                
     4.562494171             12,488      l2_rqsts.demand_data_rd_hit                                             (61.97%)
     4.562494171             26,716      l2_rqsts.demand_data_rd_miss                                            (27.89%)
     4.562494171             25,942      LLC-loads                                                               (26.22%)
     4.562494171             19,363      LLC-load-misses                  #   74.64% of all LL-cache accesses    (24.76%)
     4.562494171              2,316      LLC-stores                                                              (12.39%)
     4.562494171                 23      LLC-store-misses                                                        (12.74%)
     4.562494171          31,32,291      dTLB-loads                                                              (17.54%)
     4.562494171              8,604      dTLB-load-misses                 #    0.27% of all dTLB cache accesses  (20.40%)
     4.562494171          59,28,001      branch-loads                                                            (24.42%)
     4.562494171              3,690      branch-load-misses                                                      (29.32%)
     4.572667807       45,69,96,163      cpu-cycles                                                              (47.52%)
     4.572667807        3,28,61,325      instructions                     #    0.07  insn per cycle              (53.90%)
     4.572667807           1,98,460      cache-references                                                        (60.18%)
     4.572667807           1,68,666      cache-misses                     #   84.99% of all cache refs           (65.87%)
     4.572667807          60,02,745      L1-dcache-loads                                                         (67.61%)
     4.572667807           2,39,569      L1-dcache-load-misses            #    3.99% of all L1-dcache accesses   (68.24%)
     4.572667807           1,23,046      L1-dcache-stores                                                        (66.57%)
     4.572667807    <not supported>      L1-dcache-store-misses                                                
     4.572667807              8,737      l2_rqsts.demand_data_rd_hit                                             (61.43%)
     4.572667807              6,841      l2_rqsts.demand_data_rd_miss                                            (18.37%)
     4.572667807              8,034      LLC-loads                                                               (16.76%)
     4.572667807              1,103      LLC-load-misses                  #   13.73% of all LL-cache accesses    (16.04%)
     4.572667807              1,020      LLC-stores                                                              (9.31%)
     4.572667807                 96      LLC-store-misses                                                        (10.41%)
     4.572667807          49,89,374      dTLB-loads                                                              (17.30%)
     4.572667807                322      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (25.41%)
     4.572667807          99,36,052      branch-loads                                                            (32.69%)
     4.572667807              1,439      branch-load-misses                                                      (39.95%)
     4.582870028       45,26,99,606      cpu-cycles                                                              (38.15%)
     4.582870028        6,62,97,612      instructions                     #    0.15  insn per cycle              (41.92%)
     4.582870028          10,12,850      cache-references                                                        (46.59%)
     4.582870028           8,77,252      cache-misses                     #   86.61% of all cache refs           (51.29%)
     4.582870028        1,22,71,450      L1-dcache-loads                                                         (49.31%)
     4.582870028           8,19,247      L1-dcache-load-misses            #    6.68% of all L1-dcache accesses   (49.35%)
     4.582870028          35,33,174      L1-dcache-stores                                                        (51.18%)
     4.582870028    <not supported>      L1-dcache-store-misses                                                
     4.582870028              9,294      l2_rqsts.demand_data_rd_hit                                             (53.35%)
     4.582870028             14,605      l2_rqsts.demand_data_rd_miss                                            (28.65%)
     4.582870028             18,410      LLC-loads                                                               (30.22%)
     4.582870028             11,216      LLC-load-misses                  #   60.92% of all LL-cache accesses    (31.11%)
     4.582870028             23,146      LLC-stores                                                              (14.95%)
     4.582870028             52,500      LLC-store-misses                                                        (12.26%)
     4.582870028        1,68,08,316      dTLB-loads                                                              (17.79%)
     4.582870028              7,378      dTLB-load-misses                 #    0.04% of all dTLB cache accesses  (23.95%)
     4.582870028        1,48,35,359      branch-loads                                                            (30.52%)
     4.582870028          28,38,659      branch-load-misses                                                      (35.31%)
     4.594338256       50,91,25,521      cpu-cycles                                                              (38.07%)
     4.594338256        2,44,38,310      instructions                     #    0.05  insn per cycle              (45.68%)
     4.594338256             86,818      cache-references                                                        (51.91%)
     4.594338256             43,858      cache-misses                     #   50.52% of all cache refs           (59.09%)
     4.594338256          36,02,037      L1-dcache-loads                                                         (61.59%)
     4.594338256             59,074      L1-dcache-load-misses            #    1.64% of all L1-dcache accesses   (63.48%)
     4.594338256           2,47,678      L1-dcache-stores                                                        (63.98%)
     4.594338256    <not supported>      L1-dcache-store-misses                                                
     4.594338256             10,446      l2_rqsts.demand_data_rd_hit                                             (65.00%)
     4.594338256             43,950      l2_rqsts.demand_data_rd_miss                                            (23.73%)
     4.594338256             52,296      LLC-loads                                                               (22.41%)
     4.594338256              6,529      LLC-load-misses                  #   12.48% of all LL-cache accesses    (21.53%)
     4.594338256              2,506      LLC-stores                                                              (9.33%)
     4.594338256                447      LLC-store-misses                                                        (9.61%)
     4.594338256          34,63,362      dTLB-loads                                                              (14.47%)
     4.594338256                335      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (19.07%)
     4.594338256          66,24,312      branch-loads                                                            (23.78%)
     4.594338256              3,157      branch-load-misses                                                      (29.96%)
     4.605819753       51,04,78,775      cpu-cycles                                                              (45.35%)
     4.605819753        2,38,64,077      instructions                     #    0.05  insn per cycle              (49.58%)
     4.605819753             81,282      cache-references                                                        (54.80%)
     4.605819753             44,200      cache-misses                     #   54.38% of all cache refs           (60.47%)
     4.605819753          36,22,858      L1-dcache-loads                                                         (58.23%)
     4.605819753           1,09,503      L1-dcache-load-misses            #    3.02% of all L1-dcache accesses   (54.97%)
     4.605819753           2,03,335      L1-dcache-stores                                                        (53.54%)
     4.605819753    <not supported>      L1-dcache-store-misses                                                
     4.605819753             42,793      l2_rqsts.demand_data_rd_hit                                             (53.10%)
     4.605819753             32,428      l2_rqsts.demand_data_rd_miss                                            (21.69%)
     4.605819753             36,000      LLC-loads                                                               (22.99%)
     4.605819753              9,299      LLC-load-misses                  #   25.83% of all LL-cache accesses    (24.36%)
     4.605819753              4,494      LLC-stores                                                              (13.88%)
     4.605819753                366      LLC-store-misses                                                        (15.29%)
     4.605819753          38,05,187      dTLB-loads                                                              (22.05%)
     4.605819753              2,405      dTLB-load-misses                 #    0.06% of all dTLB cache accesses  (28.19%)
     4.605819753          68,14,808      branch-loads                                                            (34.61%)
     4.605819753             37,042      branch-load-misses                                                      (41.05%)
     4.618841771       57,46,60,925      cpu-cycles                                                              (39.87%)
     4.618841771       12,40,19,614      instructions                     #    0.22  insn per cycle              (46.33%)
     4.618841771          64,22,984      cache-references                                                        (51.97%)
     4.618841771          29,94,060      cache-misses                     #   46.61% of all cache refs           (57.73%)
     4.618841771        3,50,20,677      L1-dcache-loads                                                         (57.79%)
     4.618841771        1,07,59,263      L1-dcache-load-misses            #   30.72% of all L1-dcache accesses   (57.81%)
     4.618841771          43,64,611      L1-dcache-stores                                                        (58.38%)
     4.618841771    <not supported>      L1-dcache-store-misses                                                
     4.618841771          57,50,454      l2_rqsts.demand_data_rd_hit                                             (59.14%)
     4.618841771          25,21,095      l2_rqsts.demand_data_rd_miss                                            (24.93%)
     4.618841771          26,78,321      LLC-loads                                                               (25.67%)
     4.618841771           3,33,095      LLC-load-misses                  #   12.44% of all LL-cache accesses    (24.54%)
     4.618841771             12,352      LLC-stores                                                              (10.82%)
     4.618841771              1,297      LLC-store-misses                                                        (11.33%)
     4.618841771        3,56,95,484      dTLB-loads                                                              (17.11%)
     4.618841771             84,015      dTLB-load-misses                 #    0.24% of all dTLB cache accesses  (22.73%)
     4.618841771        2,58,69,718      branch-loads                                                            (28.48%)
     4.618841771          41,76,807      branch-load-misses                                                      (33.55%)
     4.629234756       45,83,44,589      cpu-cycles                                                              (40.26%)
     4.629234756        5,32,70,035      instructions                     #    0.12  insn per cycle              (46.49%)
     4.629234756          17,65,524      cache-references                                                        (53.04%)
     4.629234756           8,47,070      cache-misses                     #   47.98% of all cache refs           (58.92%)
     4.629234756        1,33,36,603      L1-dcache-loads                                                         (59.79%)
     4.629234756          23,83,048      L1-dcache-load-misses            #   17.87% of all L1-dcache accesses   (61.60%)
     4.629234756          17,00,059      L1-dcache-stores                                                        (61.90%)
     4.629234756    <not supported>      L1-dcache-store-misses                                                
     4.629234756           6,22,433      l2_rqsts.demand_data_rd_hit                                             (60.29%)
     4.629234756           6,60,646      l2_rqsts.demand_data_rd_miss                                            (22.76%)
     4.629234756           7,41,217      LLC-loads                                                               (22.13%)
     4.629234756           3,44,666      LLC-load-misses                  #   46.50% of all LL-cache accesses    (21.78%)
     4.629234756              9,246      LLC-stores                                                              (11.40%)
     4.629234756             40,153      LLC-store-misses                                                        (10.33%)
     4.629234756        1,37,07,694      dTLB-loads                                                              (16.29%)
     4.629234756             58,677      dTLB-load-misses                 #    0.43% of all dTLB cache accesses  (22.89%)
     4.629234756        1,16,06,977      branch-loads                                                            (28.77%)
     4.629234756          14,99,387      branch-load-misses                                                      (34.22%)
     4.639582067       46,84,71,291      cpu-cycles                                                              (44.19%)
     4.639582067        4,50,53,832      instructions                     #    0.10  insn per cycle              (50.40%)
     4.639582067          11,26,571      cache-references                                                        (56.81%)
     4.639582067           5,56,354      cache-misses                     #   49.38% of all cache refs           (63.06%)
     4.639582067        1,05,31,131      L1-dcache-loads                                                         (62.04%)
     4.639582067          11,69,639      L1-dcache-load-misses            #   11.11% of all L1-dcache accesses   (59.90%)
     4.639582067          13,56,354      L1-dcache-stores                                                        (58.26%)
     4.639582067    <not supported>      L1-dcache-store-misses                                                
     4.639582067           1,63,143      l2_rqsts.demand_data_rd_hit                                             (58.42%)
     4.639582067           6,89,299      l2_rqsts.demand_data_rd_miss                                            (20.40%)
     4.639582067           7,41,687      LLC-loads                                                               (21.42%)
     4.639582067           3,30,011      LLC-load-misses                  #   44.49% of all LL-cache accesses    (23.00%)
     4.639582067              8,626      LLC-stores                                                              (12.10%)
     4.639582067                449      LLC-store-misses                                                        (12.67%)
     4.639582067        1,12,85,247      dTLB-loads                                                              (18.75%)
     4.639582067             53,776      dTLB-load-misses                 #    0.48% of all dTLB cache accesses  (24.29%)
     4.639582067        1,00,87,488      branch-loads                                                            (30.86%)
     4.639582067          11,22,809      branch-load-misses                                                      (38.11%)
     4.649789234       46,01,61,023      cpu-cycles                                                              (36.71%)
     4.649789234        6,51,90,351      instructions                     #    0.14  insn per cycle              (43.00%)
     4.649789234          12,46,789      cache-references                                                        (48.44%)
     4.649789234          10,08,805      cache-misses                     #   80.91% of all cache refs           (53.25%)
     4.649789234        1,31,39,323      L1-dcache-loads                                                         (54.91%)
     4.649789234          10,64,730      L1-dcache-load-misses            #    8.10% of all L1-dcache accesses   (56.69%)
     4.649789234           1,87,399      L1-dcache-stores                                                        (57.61%)
     4.649789234    <not supported>      L1-dcache-store-misses                                                
     4.649789234             98,647      l2_rqsts.demand_data_rd_hit                                             (58.45%)
     4.649789234           1,42,232      l2_rqsts.demand_data_rd_miss                                            (27.28%)
     4.649789234           1,29,532      LLC-loads                                                               (27.15%)
     4.649789234             79,187      LLC-load-misses                  #   61.13% of all LL-cache accesses    (25.19%)
     4.649789234              8,032      LLC-stores                                                              (10.69%)
     4.649789234                403      LLC-store-misses                                                        (10.91%)
     4.649789234          96,18,462      dTLB-loads                                                              (17.20%)
     4.649789234             37,424      dTLB-load-misses                 #    0.39% of all dTLB cache accesses  (22.75%)
     4.649789234        1,56,15,795      branch-loads                                                            (27.34%)
     4.649789234          19,10,744      branch-load-misses                                                      (31.24%)
     4.659989779       46,52,94,389      cpu-cycles                                                              (42.65%)
     4.659989779        5,09,94,940      instructions                     #    0.11  insn per cycle              (48.90%)
     4.659989779             53,869      cache-references                                                        (56.74%)
     4.659989779             22,954      cache-misses                     #   42.61% of all cache refs           (62.77%)
     4.659989779        1,25,61,094      L1-dcache-loads                                                         (61.87%)
     4.659989779             61,732      L1-dcache-load-misses            #    0.49% of all L1-dcache accesses   (61.67%)
     4.659989779           1,39,500      L1-dcache-stores                                                        (63.22%)
     4.659989779    <not supported>      L1-dcache-store-misses                                                
     4.659989779             16,463      l2_rqsts.demand_data_rd_hit                                             (62.78%)
     4.659989779             22,307      l2_rqsts.demand_data_rd_miss                                            (21.97%)
     4.659989779             27,841      LLC-loads                                                               (20.41%)
     4.659989779             17,180      LLC-load-misses                  #   61.71% of all LL-cache accesses    (20.27%)
     4.659989779              1,836      LLC-stores                                                              (12.31%)
     4.659989779                 25      LLC-store-misses                                                        (11.87%)
     4.659989779          31,56,274      dTLB-loads                                                              (16.53%)
     4.659989779             11,888      dTLB-load-misses                 #    0.38% of all dTLB cache accesses  (22.62%)
     4.659989779        1,15,67,198      branch-loads                                                            (29.69%)
     4.659989779             10,060      branch-load-misses                                                      (36.28%)
     4.670154111       46,38,73,630      cpu-cycles                                                              (43.40%)
     4.670154111        2,13,12,914      instructions                     #    0.05  insn per cycle              (47.35%)
     4.670154111             13,647      cache-references                                                        (50.40%)
     4.670154111              1,871      cache-misses                     #   13.71% of all cache refs           (55.91%)
     4.670154111          31,58,989      L1-dcache-loads                                                         (55.10%)
     4.670154111             16,115      L1-dcache-load-misses            #    0.51% of all L1-dcache accesses   (53.02%)
     4.670154111           1,29,130      L1-dcache-stores                                                        (51.26%)
     4.670154111    <not supported>      L1-dcache-store-misses                                                
     4.670154111              8,227      l2_rqsts.demand_data_rd_hit                                             (51.72%)
     4.670154111              4,421      l2_rqsts.demand_data_rd_miss                                            (23.32%)
     4.670154111              3,819      LLC-loads                                                               (24.87%)
     4.670154111                374      LLC-load-misses                  #    9.79% of all LL-cache accesses    (27.20%)
     4.670154111                527      LLC-stores                                                              (14.23%)
     4.670154111                 20      LLC-store-misses                                                        (14.89%)
     4.670154111          31,53,638      dTLB-loads                                                              (21.55%)
     4.670154111                304      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (26.93%)
     4.670154111          60,06,686      branch-loads                                                            (32.31%)
     4.670154111              1,723      branch-load-misses                                                      (38.34%)
     4.680361171       46,54,46,369      cpu-cycles                                                              (35.74%)
     4.680361171        6,69,93,620      instructions                     #    0.14  insn per cycle              (42.42%)
     4.680361171           8,45,529      cache-references                                                        (49.73%)
     4.680361171           7,64,915      cache-misses                     #   90.47% of all cache refs           (56.83%)
     4.680361171        1,29,71,811      L1-dcache-loads                                                         (59.78%)
     4.680361171           9,03,820      L1-dcache-load-misses            #    6.97% of all L1-dcache accesses   (63.83%)
     4.680361171          33,10,749      L1-dcache-stores                                                        (65.77%)
     4.680361171    <not supported>      L1-dcache-store-misses                                                
     4.680361171              9,897      l2_rqsts.demand_data_rd_hit                                             (64.89%)
     4.680361171             12,254      l2_rqsts.demand_data_rd_miss                                            (24.78%)
     4.680361171             14,340      LLC-loads                                                               (23.27%)
     4.680361171             11,939      LLC-load-misses                  #   83.26% of all LL-cache accesses    (22.05%)
     4.680361171             45,882      LLC-stores                                                              (9.86%)
     4.680361171             29,206      LLC-store-misses                                                        (7.56%)
     4.680361171        1,20,23,807      dTLB-loads                                                              (12.20%)
     4.680361171              4,139      dTLB-load-misses                 #    0.03% of all dTLB cache accesses  (18.39%)
     4.680361171        2,51,58,508      branch-loads                                                            (24.38%)
     4.680361171          14,62,616      branch-load-misses                                                      (29.75%)
     4.690787738       46,21,24,439      cpu-cycles                                                              (48.49%)
     4.690787738        2,45,57,297      instructions                     #    0.05  insn per cycle              (53.91%)
     4.690787738             91,976      cache-references                                                        (59.63%)
     4.690787738             67,784      cache-misses                     #   73.70% of all cache refs           (65.64%)
     4.690787738          36,02,522      L1-dcache-loads                                                         (63.68%)
     4.690787738             93,554      L1-dcache-load-misses            #    2.60% of all L1-dcache accesses   (60.15%)
     4.690787738           5,58,239      L1-dcache-stores                                                        (57.50%)
     4.690787738    <not supported>      L1-dcache-store-misses                                                
     4.690787738              9,101      l2_rqsts.demand_data_rd_hit                                             (56.66%)
     4.690787738             16,527      l2_rqsts.demand_data_rd_miss                                            (20.03%)
     4.690787738             15,480      LLC-loads                                                               (20.70%)
     4.690787738              8,040      LLC-load-misses                  #   51.94% of all LL-cache accesses    (21.31%)
     4.690787738              4,301      LLC-stores                                                              (11.46%)
     4.690787738              1,775      LLC-store-misses                                                        (13.91%)
     4.690787738          36,71,624      dTLB-loads                                                              (21.16%)
     4.690787738              1,269      dTLB-load-misses                 #    0.03% of all dTLB cache accesses  (28.35%)
     4.690787738          63,33,153      branch-loads                                                            (35.80%)
     4.690787738             96,181      branch-load-misses                                                      (43.17%)
     4.700987134       46,42,26,424      cpu-cycles                                                              (35.48%)
     4.700987134        2,18,60,080      instructions                     #    0.05  insn per cycle              (40.83%)
     4.700987134             47,793      cache-references                                                        (45.51%)
     4.700987134             25,156      cache-misses                     #   52.64% of all cache refs           (49.99%)
     4.700987134          32,46,252      L1-dcache-loads                                                         (50.81%)
     4.700987134             19,770      L1-dcache-load-misses            #    0.61% of all L1-dcache accesses   (52.52%)
     4.700987134           1,47,155      L1-dcache-stores                                                        (53.67%)
     4.700987134    <not supported>      L1-dcache-store-misses                                                
     4.700987134              8,655      l2_rqsts.demand_data_rd_hit                                             (56.00%)
     4.700987134              3,815      l2_rqsts.demand_data_rd_miss                                            (29.56%)
     4.700987134              3,243      LLC-loads                                                               (30.70%)
     4.700987134             70,434      LLC-load-misses                  # 2171.88% of all LL-cache accesses    (29.44%)
     4.700987134             24,651      LLC-stores                                                              (11.46%)
     4.700987134             10,350      LLC-store-misses                                                        (10.76%)
     4.700987134          33,49,673      dTLB-loads                                                              (16.91%)
     4.700987134             17,057      dTLB-load-misses                 #    0.51% of all dTLB cache accesses  (21.77%)
     4.700987134          60,93,773      branch-loads                                                            (25.61%)
     4.700987134              2,001      branch-load-misses                                                      (29.38%)
     4.711193813       44,51,11,088      cpu-cycles                                                              (45.20%)
     4.711193813        2,46,14,918      instructions                     #    0.06  insn per cycle              (54.48%)
     4.711193813           4,68,563      cache-references                                                        (64.02%)
     4.711193813           2,82,203      cache-misses                     #   60.23% of all cache refs           (71.71%)
     4.711193813          56,64,878      L1-dcache-loads                                                         (70.96%)
     4.711193813           7,97,825      L1-dcache-load-misses            #   14.08% of all L1-dcache accesses   (70.46%)
     4.711193813           7,66,329      L1-dcache-stores                                                        (70.62%)
     4.711193813    <not supported>      L1-dcache-store-misses                                                
     4.711193813           4,87,223      l2_rqsts.demand_data_rd_hit                                             (68.40%)
     4.711193813           4,92,049      l2_rqsts.demand_data_rd_miss                                            (15.89%)
     4.711193813           5,48,746      LLC-loads                                                               (14.40%)
     4.711193813             64,290      LLC-load-misses                  #   11.72% of all LL-cache accesses    (14.10%)
     4.711193813              2,856      LLC-stores                                                              (10.01%)
     4.711193813                337      LLC-store-misses                                                        (10.68%)
     4.711193813          52,99,208      dTLB-loads                                                              (15.31%)
     4.711193813              5,263      dTLB-load-misses                 #    0.10% of all dTLB cache accesses  (21.18%)
     4.711193813          66,13,443      branch-loads                                                            (28.20%)
     4.711193813           2,40,387      branch-load-misses                                                      (35.86%)
#           time             counts unit events
     4.721655304       45,87,32,673      cpu-cycles                                                              (37.93%)
     4.721655304        8,31,38,630      instructions                     #    0.18  insn per cycle              (40.69%)
     4.721655304          42,76,784      cache-references                                                        (43.86%)
     4.721655304          22,58,644      cache-misses                     #   52.81% of all cache refs           (48.85%)
     4.721655304        2,50,45,611      L1-dcache-loads                                                         (47.55%)
     4.721655304          62,85,906      L1-dcache-load-misses            #   25.10% of all L1-dcache accesses   (46.42%)
     4.721655304          42,54,747      L1-dcache-stores                                                        (47.41%)
     4.721655304    <not supported>      L1-dcache-store-misses                                                
     4.721655304          29,04,028      l2_rqsts.demand_data_rd_hit                                             (49.17%)
     4.721655304          16,00,167      l2_rqsts.demand_data_rd_miss                                            (27.88%)
     4.721655304          16,72,560      LLC-loads                                                               (30.02%)
     4.721655304           3,13,128      LLC-load-misses                  #   18.72% of all LL-cache accesses    (32.54%)
     4.721655304             11,154      LLC-stores                                                              (16.22%)
     4.721655304                793      LLC-store-misses                                                        (14.63%)
     4.721655304        2,53,81,805      dTLB-loads                                                              (20.14%)
     4.721655304             69,151      dTLB-load-misses                 #    0.27% of all dTLB cache accesses  (25.51%)
     4.721655304        1,65,15,862      branch-loads                                                            (29.97%)
     4.721655304          33,21,374      branch-load-misses                                                      (33.95%)
     4.732081971       46,77,38,418      cpu-cycles                                                              (38.16%)
     4.732081971        6,27,29,889      instructions                     #    0.13  insn per cycle              (46.08%)
     4.732081971          24,09,334      cache-references                                                        (53.96%)
     4.732081971          11,75,602      cache-misses                     #   48.79% of all cache refs           (62.08%)
     4.732081971        1,69,29,694      L1-dcache-loads                                                         (65.18%)
     4.732081971          26,74,990      L1-dcache-load-misses            #   15.80% of all L1-dcache accesses   (67.85%)
     4.732081971          20,28,439      L1-dcache-stores                                                        (68.49%)
     4.732081971    <not supported>      L1-dcache-store-misses                                                
     4.732081971           6,51,755      l2_rqsts.demand_data_rd_hit                                             (68.57%)
     4.732081971           9,58,628      l2_rqsts.demand_data_rd_miss                                            (21.98%)
     4.732081971          10,45,586      LLC-loads                                                               (19.70%)
     4.732081971           5,09,749      LLC-load-misses                  #   48.75% of all LL-cache accesses    (18.09%)
     4.732081971             15,754      LLC-stores                                                              (8.62%)
     4.732081971                506      LLC-store-misses                                                        (8.10%)
     4.732081971        2,09,93,809      dTLB-loads                                                              (13.36%)
     4.732081971             79,844      dTLB-load-misses                 #    0.38% of all dTLB cache accesses  (18.63%)
     4.732081971        1,40,80,832      branch-loads                                                            (25.44%)
     4.732081971          23,02,948      branch-load-misses                                                      (31.93%)
     4.743634491       52,08,42,834      cpu-cycles                                                              (49.41%)
     4.743634491       13,02,88,760      instructions                     #    0.25  insn per cycle              (53.41%)
     4.743634491          16,88,806      cache-references                                                        (57.24%)
     4.743634491          12,36,839      cache-misses                     #   73.24% of all cache refs           (61.12%)
     4.743634491        3,05,08,538      L1-dcache-loads                                                         (59.93%)
     4.743634491          12,58,078      L1-dcache-load-misses            #    4.12% of all L1-dcache accesses   (57.99%)
     4.743634491           4,90,048      L1-dcache-stores                                                        (54.98%)
     4.743634491    <not supported>      L1-dcache-store-misses                                                
     4.743634491           1,24,006      l2_rqsts.demand_data_rd_hit                                             (51.30%)
     4.743634491           4,06,584      l2_rqsts.demand_data_rd_miss                                            (20.97%)
     4.743634491           4,43,202      LLC-loads                                                               (21.67%)
     4.743634491           1,82,246      LLC-load-misses                  #   41.12% of all LL-cache accesses    (23.06%)
     4.743634491             77,733      LLC-stores                                                              (12.66%)
     4.743634491                797      LLC-store-misses                                                        (13.93%)
     4.743634491        2,44,63,131      dTLB-loads                                                              (21.89%)
     4.743634491             83,136      dTLB-load-misses                 #    0.34% of all dTLB cache accesses  (30.40%)
     4.743634491        2,46,14,895      branch-loads                                                            (37.32%)
     4.743634491          25,66,379      branch-load-misses                                                      (44.01%)
     4.753787702       46,00,99,560      cpu-cycles                                                              (35.34%)
     4.753787702        2,13,91,794      instructions                     #    0.05  insn per cycle              (41.30%)
     4.753787702             42,201      cache-references                                                        (47.41%)
     4.753787702             12,288      cache-misses                     #   29.12% of all cache refs           (52.84%)
     4.753787702          32,60,376      L1-dcache-loads                                                         (52.78%)
     4.753787702             45,785      L1-dcache-load-misses            #    1.40% of all L1-dcache accesses   (52.97%)
     4.753787702           2,14,719      L1-dcache-stores                                                        (55.71%)
     4.753787702    <not supported>      L1-dcache-store-misses                                                
     4.753787702             15,668      l2_rqsts.demand_data_rd_hit                                             (59.25%)
     4.753787702              7,246      l2_rqsts.demand_data_rd_miss                                            (28.34%)
     4.753787702             13,691      LLC-loads                                                               (30.00%)
     4.753787702             10,705      LLC-load-misses                  #   78.19% of all LL-cache accesses    (28.86%)
     4.753787702              2,371      LLC-stores                                                              (11.68%)
     4.753787702                 27      LLC-store-misses                                                        (10.94%)
     4.753787702          31,42,079      dTLB-loads                                                              (15.52%)
     4.753787702              3,206      dTLB-load-misses                 #    0.10% of all dTLB cache accesses  (20.11%)
     4.753787702          59,72,098      branch-loads                                                            (25.60%)
     4.753787702              2,737      branch-load-misses                                                      (30.69%)
     4.763962320       45,87,85,702      cpu-cycles                                                              (40.05%)
     4.763962320        4,21,60,927      instructions                     #    0.09  insn per cycle              (48.33%)
     4.763962320           3,09,591      cache-references                                                        (56.41%)
     4.763962320           2,21,021      cache-misses                     #   71.39% of all cache refs           (63.81%)
     4.763962320          68,30,175      L1-dcache-loads                                                         (65.11%)
     4.763962320           3,26,706      L1-dcache-load-misses            #    4.78% of all L1-dcache accesses   (66.03%)
     4.763962320           1,98,109      L1-dcache-stores                                                        (65.40%)
     4.763962320    <not supported>      L1-dcache-store-misses                                                
     4.763962320             13,313      l2_rqsts.demand_data_rd_hit                                             (65.54%)
     4.763962320              6,896      l2_rqsts.demand_data_rd_miss                                            (21.75%)
     4.763962320              8,665      LLC-loads                                                               (21.21%)
     4.763962320              2,227      LLC-load-misses                  #   25.70% of all LL-cache accesses    (20.34%)
     4.763962320              2,184      LLC-stores                                                              (8.24%)
     4.763962320                 67      LLC-store-misses                                                        (8.89%)
     4.763962320          55,41,651      dTLB-loads                                                              (14.20%)
     4.763962320                617      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (19.44%)
     4.763962320        1,15,41,986      branch-loads                                                            (24.64%)
     4.763962320              4,245      branch-load-misses                                                      (31.63%)
     4.774123943       45,96,42,575      cpu-cycles                                                              (40.60%)
     4.774123943        5,29,64,093      instructions                     #    0.12  insn per cycle              (45.85%)
     4.774123943           7,58,153      cache-references                                                        (50.35%)
     4.774123943           6,80,492      cache-misses                     #   89.76% of all cache refs           (54.15%)
     4.774123943        1,11,96,587      L1-dcache-loads                                                         (50.72%)
     4.774123943           8,59,805      L1-dcache-load-misses            #    7.68% of all L1-dcache accesses   (48.55%)
     4.774123943          45,53,316      L1-dcache-stores                                                        (48.01%)
     4.774123943    <not supported>      L1-dcache-store-misses                                                
     4.774123943              9,340      l2_rqsts.demand_data_rd_hit                                             (49.09%)
     4.774123943             19,713      l2_rqsts.demand_data_rd_miss                                            (24.14%)
     4.774123943             18,931      LLC-loads                                                               (26.42%)
     4.774123943              6,863      LLC-load-misses                  #   36.25% of all LL-cache accesses    (29.24%)
     4.774123943             12,796      LLC-stores                                                              (17.43%)
     4.774123943             25,544      LLC-store-misses                                                        (16.11%)
     4.774123943        1,21,74,236      dTLB-loads                                                              (22.79%)
     4.774123943              5,645      dTLB-load-misses                 #    0.05% of all dTLB cache accesses  (28.06%)
     4.774123943        1,26,64,105      branch-loads                                                            (32.57%)
     4.774123943          21,78,030      branch-load-misses                                                      (36.58%)
     4.784354899       46,02,40,219      cpu-cycles                                                              (38.75%)
     4.784354899        2,72,99,107      instructions                     #    0.06  insn per cycle              (45.04%)
     4.784354899          11,81,770      cache-references                                                        (52.24%)
     4.784354899           4,54,142      cache-misses                     #   38.43% of all cache refs           (60.77%)
     4.784354899          46,52,900      L1-dcache-loads                                                         (64.40%)
     4.784354899           5,97,469      L1-dcache-load-misses            #   12.84% of all L1-dcache accesses   (67.48%)
     4.784354899           5,25,411      L1-dcache-stores                                                        (70.22%)
     4.784354899    <not supported>      L1-dcache-store-misses                                                
     4.784354899           1,08,157      l2_rqsts.demand_data_rd_hit                                             (70.35%)
     4.784354899           2,83,095      l2_rqsts.demand_data_rd_miss                                            (24.16%)
     4.784354899           4,52,225      LLC-loads                                                               (19.66%)
     4.784354899           2,08,105      LLC-load-misses                  #   46.02% of all LL-cache accesses    (15.98%)
     4.784354899             25,806      LLC-stores                                                              (8.20%)
     4.784354899             10,547      LLC-store-misses                                                        (9.76%)
     4.784354899          33,67,705      dTLB-loads                                                              (13.88%)
     4.784354899             31,872      dTLB-load-misses                 #    0.95% of all dTLB cache accesses  (19.40%)
     4.784354899          65,04,072      branch-loads                                                            (25.69%)
     4.784354899           1,87,498      branch-load-misses                                                      (32.25%)
     4.794763674       45,90,91,772      cpu-cycles                                                              (49.50%)
     4.794763674        2,94,36,958      instructions                     #    0.06  insn per cycle              (54.06%)
     4.794763674           6,40,384      cache-references                                                        (58.27%)
     4.794763674           2,58,453      cache-misses                     #   40.36% of all cache refs           (62.80%)
     4.794763674          63,69,719      L1-dcache-loads                                                         (60.46%)
     4.794763674           6,98,596      L1-dcache-load-misses            #   10.97% of all L1-dcache accesses   (58.35%)
     4.794763674          11,13,150      L1-dcache-stores                                                        (54.23%)
     4.794763674    <not supported>      L1-dcache-store-misses                                                
     4.794763674           2,56,463      l2_rqsts.demand_data_rd_hit                                             (51.18%)
     4.794763674           1,81,836      l2_rqsts.demand_data_rd_miss                                            (20.20%)
     4.794763674           1,53,888      LLC-loads                                                               (21.95%)
     4.794763674             31,171      LLC-load-misses                  #   20.26% of all LL-cache accesses    (24.28%)
     4.794763674             48,458      LLC-stores                                                              (12.71%)
     4.794763674                479      LLC-store-misses                                                        (13.13%)
     4.794763674          52,60,370      dTLB-loads                                                              (21.37%)
     4.794763674              6,457      dTLB-load-misses                 #    0.12% of all dTLB cache accesses  (29.50%)
     4.794763674          67,77,529      branch-loads                                                            (36.85%)
     4.794763674           2,21,844      branch-load-misses                                                      (43.48%)
     4.807953326       56,93,63,943      cpu-cycles                                                              (35.72%)
     4.807953326        8,73,65,282      instructions                     #    0.15  insn per cycle              (42.17%)
     4.807953326          33,93,667      cache-references                                                        (47.48%)
     4.807953326          19,55,196      cache-misses                     #   57.61% of all cache refs           (53.64%)
     4.807953326        2,68,18,164      L1-dcache-loads                                                         (54.74%)
     4.807953326          40,16,718      L1-dcache-load-misses            #   14.98% of all L1-dcache accesses   (55.50%)
     4.807953326          57,01,527      L1-dcache-stores                                                        (56.31%)
     4.807953326    <not supported>      L1-dcache-store-misses                                                
     4.807953326          14,71,550      l2_rqsts.demand_data_rd_hit                                             (58.71%)
     4.807953326          17,07,726      l2_rqsts.demand_data_rd_miss                                            (25.49%)
     4.807953326          18,09,045      LLC-loads                                                               (26.03%)
     4.807953326           6,78,792      LLC-load-misses                  #   37.52% of all LL-cache accesses    (26.65%)
     4.807953326             12,098      LLC-stores                                                              (13.28%)
     4.807953326              1,349      LLC-store-misses                                                        (11.41%)
     4.807953326        2,64,80,418      dTLB-loads                                                              (17.10%)
     4.807953326             84,454      dTLB-load-misses                 #    0.32% of all dTLB cache accesses  (21.25%)
     4.807953326        1,71,69,026      branch-loads                                                            (26.24%)
     4.807953326          24,94,641      branch-load-misses                                                      (30.85%)
     4.818177905       46,37,04,485      cpu-cycles                                                              (39.23%)
     4.818177905        9,21,75,256      instructions                     #    0.20  insn per cycle              (46.25%)
     4.818177905          17,44,885      cache-references                                                        (53.93%)
     4.818177905           7,60,146      cache-misses                     #   43.56% of all cache refs           (61.91%)
     4.818177905        2,05,29,374      L1-dcache-loads                                                         (64.08%)
     4.818177905          12,64,660      L1-dcache-load-misses            #    6.16% of all L1-dcache accesses   (64.96%)
     4.818177905           6,77,194      L1-dcache-stores                                                        (67.03%)
     4.818177905    <not supported>      L1-dcache-store-misses                                                
     4.818177905             68,819      l2_rqsts.demand_data_rd_hit                                             (66.86%)
     4.818177905           2,33,811      l2_rqsts.demand_data_rd_miss                                            (23.56%)
     4.818177905           3,37,603      LLC-loads                                                               (21.13%)
     4.818177905           2,37,325      LLC-load-misses                  #   70.30% of all LL-cache accesses    (17.76%)
     4.818177905             31,496      LLC-stores                                                              (8.38%)
     4.818177905              1,625      LLC-store-misses                                                        (10.33%)
     4.818177905        1,75,47,028      dTLB-loads                                                              (15.23%)
     4.818177905             79,873      dTLB-load-misses                 #    0.46% of all dTLB cache accesses  (21.03%)
     4.818177905        1,95,25,188      branch-loads                                                            (26.82%)
     4.818177905          26,21,146      branch-load-misses                                                      (32.84%)
     4.828390515       45,71,42,598      cpu-cycles                                                              (49.90%)
     4.828390515        3,08,04,354      instructions                     #    0.07  insn per cycle              (54.10%)
     4.828390515           8,34,573      cache-references                                                        (57.41%)
     4.828390515           7,33,160      cache-misses                     #   87.85% of all cache refs           (60.10%)
     4.828390515          73,52,726      L1-dcache-loads                                                         (56.72%)
     4.828390515           8,45,989      L1-dcache-load-misses            #   11.51% of all L1-dcache accesses   (53.71%)
     4.828390515           1,73,751      L1-dcache-stores                                                        (50.10%)
     4.828390515    <not supported>      L1-dcache-store-misses                                                
     4.828390515           1,75,870      l2_rqsts.demand_data_rd_hit                                             (48.38%)
     4.828390515           1,69,263      l2_rqsts.demand_data_rd_miss                                            (21.74%)
     4.828390515           1,41,326      LLC-loads                                                               (24.35%)
     4.828390515             97,798      LLC-load-misses                  #   69.20% of all LL-cache accesses    (26.81%)
     4.828390515              2,196      LLC-stores                                                              (14.16%)
     4.828390515             11,312      LLC-store-misses                                                        (14.88%)
     4.828390515          87,71,076      dTLB-loads                                                              (23.04%)
     4.828390515           2,78,946      dTLB-load-misses                 #    3.18% of all dTLB cache accesses  (30.56%)
     4.828390515          68,99,290      branch-loads                                                            (37.06%)
     4.828390515             78,818      branch-load-misses                                                      (43.87%)
     4.838599396       46,47,14,419      cpu-cycles                                                              (31.93%)
     4.838599396        2,14,68,983      instructions                     #    0.05  insn per cycle              (38.39%)
     4.838599396             30,033      cache-references                                                        (45.59%)
     4.838599396              9,485      cache-misses                     #   31.58% of all cache refs           (52.73%)
     4.838599396          32,23,581      L1-dcache-loads                                                         (55.58%)
     4.838599396             23,466      L1-dcache-load-misses            #    0.73% of all L1-dcache accesses   (59.57%)
     4.838599396           1,70,806      L1-dcache-stores                                                        (64.31%)
     4.838599396    <not supported>      L1-dcache-store-misses                                                
     4.838599396              9,482      l2_rqsts.demand_data_rd_hit                                             (67.36%)
     4.838599396              8,468      l2_rqsts.demand_data_rd_miss                                            (28.45%)
     4.838599396              5,780      LLC-loads                                                               (26.66%)
     4.838599396              2,298      LLC-load-misses                  #   39.76% of all LL-cache accesses    (25.02%)
     4.838599396                636      LLC-stores                                                              (10.37%)
     4.838599396                 89      LLC-store-misses                                                        (7.80%)
     4.838599396          31,68,016      dTLB-loads                                                              (10.74%)
     4.838599396              2,916      dTLB-load-misses                 #    0.09% of all dTLB cache accesses  (14.88%)
     4.838599396          60,20,126      branch-loads                                                            (20.43%)
     4.838599396              1,988      branch-load-misses                                                      (25.80%)
     4.848786006       46,46,23,325      cpu-cycles                                                              (45.43%)
     4.848786006        4,08,06,599      instructions                     #    0.09  insn per cycle              (52.60%)
     4.848786006           2,90,466      cache-references                                                        (59.01%)
     4.848786006           2,21,539      cache-misses                     #   76.27% of all cache refs           (66.17%)
     4.848786006          68,29,407      L1-dcache-loads                                                         (66.10%)
     4.848786006           2,92,618      L1-dcache-load-misses            #    4.28% of all L1-dcache accesses   (64.21%)
     4.848786006           1,46,149      L1-dcache-stores                                                        (61.53%)
     4.848786006    <not supported>      L1-dcache-store-misses                                                
     4.848786006             10,135      l2_rqsts.demand_data_rd_hit                                             (59.07%)
     4.848786006              7,272      l2_rqsts.demand_data_rd_miss                                            (17.38%)
     4.848786006              7,952      LLC-loads                                                               (18.31%)
     4.848786006              1,616      LLC-load-misses                  #   20.32% of all LL-cache accesses    (20.23%)
     4.848786006              1,280      LLC-stores                                                              (11.09%)
     4.848786006                 50      LLC-store-misses                                                        (11.89%)
     4.848786006          41,06,402      dTLB-loads                                                              (18.22%)
     4.848786006                314      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (24.49%)
     4.848786006        1,25,01,765      branch-loads                                                            (30.85%)
     4.848786006              1,707      branch-load-misses                                                      (38.02%)
     4.859581653       47,00,17,613      cpu-cycles                                                              (37.10%)
     4.859581653        4,94,30,791      instructions                     #    0.11  insn per cycle              (41.49%)
     4.859581653           6,69,126      cache-references                                                        (46.62%)
     4.859581653           5,84,733      cache-misses                     #   87.39% of all cache refs           (51.03%)
     4.859581653          82,26,307      L1-dcache-loads                                                         (48.64%)
     4.859581653           6,00,556      L1-dcache-load-misses            #    7.30% of all L1-dcache accesses   (48.71%)
     4.859581653          37,68,701      L1-dcache-stores                                                        (49.73%)
     4.859581653    <not supported>      L1-dcache-store-misses                                                
     4.859581653              9,803      l2_rqsts.demand_data_rd_hit                                             (49.99%)
     4.859581653             24,280      l2_rqsts.demand_data_rd_miss                                            (27.24%)
     4.859581653             26,181      LLC-loads                                                               (29.05%)
     4.859581653             19,662      LLC-load-misses                  #   75.10% of all LL-cache accesses    (29.83%)
     4.859581653           1,31,754      LLC-stores                                                              (16.26%)
     4.859581653             18,962      LLC-store-misses                                                        (14.34%)
     4.859581653          70,35,377      dTLB-loads                                                              (20.45%)
     4.859581653              2,538      dTLB-load-misses                 #    0.04% of all dTLB cache accesses  (27.22%)
     4.859581653        1,03,62,384      branch-loads                                                            (31.55%)
     4.859581653          15,11,835      branch-load-misses                                                      (34.75%)
     4.869879184       46,48,08,223      cpu-cycles                                                              (45.05%)
     4.869879184        2,17,01,637      instructions                     #    0.05  insn per cycle              (52.18%)
     4.869879184             29,859      cache-references                                                        (59.47%)
     4.869879184              7,093      cache-misses                     #   23.75% of all cache refs           (67.50%)
     4.869879184          31,64,752      L1-dcache-loads                                                         (71.10%)
     4.869879184             17,015      L1-dcache-load-misses            #    0.54% of all L1-dcache accesses   (70.41%)
     4.869879184           1,38,125      L1-dcache-stores                                                        (68.77%)
     4.869879184    <not supported>      L1-dcache-store-misses                                                
     4.869879184              9,120      l2_rqsts.demand_data_rd_hit                                             (68.40%)
     4.869879184              5,086      l2_rqsts.demand_data_rd_miss                                            (19.68%)
     4.869879184              6,938      LLC-loads                                                               (16.76%)
     4.869879184              5,175      LLC-load-misses                  #   74.59% of all LL-cache accesses    (14.72%)
     4.869879184              4,471      LLC-stores                                                              (6.44%)
     4.869879184                930      LLC-store-misses                                                        (10.11%)
     4.869879184          33,64,496      dTLB-loads                                                              (16.49%)
     4.869879184              3,617      dTLB-load-misses                 #    0.11% of all dTLB cache accesses  (22.20%)
     4.869879184          61,02,365      branch-loads                                                            (29.44%)
     4.869879184              3,464      branch-load-misses                                                      (37.49%)
     4.880063062       45,38,15,494      cpu-cycles                                                              (45.00%)
     4.880063062        2,50,01,678      instructions                     #    0.06  insn per cycle              (50.08%)
     4.880063062           4,42,308      cache-references                                                        (53.32%)
     4.880063062           3,16,926      cache-misses                     #   71.65% of all cache refs           (56.11%)
     4.880063062          41,02,235      L1-dcache-loads                                                         (52.41%)
     4.880063062           2,59,490      L1-dcache-load-misses            #    6.33% of all L1-dcache accesses   (51.79%)
     4.880063062           3,87,407      L1-dcache-stores                                                        (51.36%)
     4.880063062    <not supported>      L1-dcache-store-misses                                                
     4.880063062             18,381      l2_rqsts.demand_data_rd_hit                                             (49.94%)
     4.880063062             91,027      l2_rqsts.demand_data_rd_miss                                            (24.79%)
     4.880063062             19,549      LLC-loads                                                               (26.91%)
     4.880063062             11,686      LLC-load-misses                  #   59.78% of all LL-cache accesses    (28.43%)
     4.880063062              1,640      LLC-stores                                                              (14.69%)
     4.880063062              1,222      LLC-store-misses                                                        (13.74%)
     4.880063062          44,52,873      dTLB-loads                                                              (20.19%)
     4.880063062             15,783      dTLB-load-misses                 #    0.35% of all dTLB cache accesses  (27.35%)
     4.880063062          66,07,552      branch-loads                                                            (33.45%)
     4.880063062             17,002      branch-load-misses                                                      (38.88%)
     4.890283376       46,38,34,856      cpu-cycles                                                              (34.55%)
     4.890283376        6,56,47,713      instructions                     #    0.14  insn per cycle              (41.17%)
     4.890283376          26,38,411      cache-references                                                        (49.21%)
     4.890283376          14,71,929      cache-misses                     #   55.79% of all cache refs           (56.78%)
     4.890283376        1,92,94,420      L1-dcache-loads                                                         (59.10%)
     4.890283376          35,31,956      L1-dcache-load-misses            #   18.31% of all L1-dcache accesses   (61.91%)
     4.890283376          38,81,495      L1-dcache-stores                                                        (64.21%)
     4.890283376    <not supported>      L1-dcache-store-misses                                                
     4.890283376          14,25,539      l2_rqsts.demand_data_rd_hit                                             (66.61%)
     4.890283376          13,75,548      l2_rqsts.demand_data_rd_miss                                            (26.30%)
     4.890283376          13,79,406      LLC-loads                                                               (24.67%)
     4.890283376           4,18,886      LLC-load-misses                  #   30.37% of all LL-cache accesses    (23.35%)
     4.890283376             10,436      LLC-stores                                                              (9.68%)
     4.890283376                637      LLC-store-misses                                                        (8.47%)
     4.890283376        2,09,86,176      dTLB-loads                                                              (12.55%)
     4.890283376             61,486      dTLB-load-misses                 #    0.29% of all dTLB cache accesses  (16.97%)
     4.890283376        1,40,70,553      branch-loads                                                            (22.30%)
     4.890283376          23,36,678      branch-load-misses                                                      (29.36%)
     4.902827751       56,71,09,594      cpu-cycles                                                              (45.24%)
     4.902827751        8,20,09,323      instructions                     #    0.14  insn per cycle              (51.86%)
     4.902827751          27,76,126      cache-references                                                        (57.96%)
     4.902827751          14,93,473      cache-misses                     #   53.80% of all cache refs           (64.87%)
     4.902827751        2,20,39,362      L1-dcache-loads                                                         (63.71%)
     4.902827751          30,08,705      L1-dcache-load-misses            #   13.65% of all L1-dcache accesses   (62.63%)
     4.902827751          26,77,229      L1-dcache-stores                                                        (60.62%)
     4.902827751    <not supported>      L1-dcache-store-misses                                                
     4.902827751           7,09,018      l2_rqsts.demand_data_rd_hit                                             (58.97%)
     4.902827751          12,20,223      l2_rqsts.demand_data_rd_miss                                            (18.56%)
     4.902827751          13,84,084      LLC-loads                                                               (18.78%)
     4.902827751           5,09,420      LLC-load-misses                  #   36.81% of all LL-cache accesses    (20.05%)
     4.902827751             18,447      LLC-stores                                                              (12.26%)
     4.902827751                679      LLC-store-misses                                                        (12.66%)
     4.902827751        2,27,54,444      dTLB-loads                                                              (19.24%)
     4.902827751             88,499      dTLB-load-misses                 #    0.39% of all dTLB cache accesses  (25.39%)
     4.902827751        1,70,48,641      branch-loads                                                            (31.25%)
     4.902827751          27,24,440      branch-load-misses                                                      (37.61%)
     4.913135597       46,82,91,779      cpu-cycles                                                              (41.18%)
     4.913135597        8,91,04,776      instructions                     #    0.19  insn per cycle              (44.14%)
     4.913135597          19,42,595      cache-references                                                        (47.64%)
     4.913135597          15,83,613      cache-misses                     #   81.52% of all cache refs           (51.22%)
     4.913135597        1,87,79,942      L1-dcache-loads                                                         (49.77%)
     4.913135597          15,82,634      L1-dcache-load-misses            #    8.43% of all L1-dcache accesses   (47.68%)
     4.913135597           4,15,279      L1-dcache-stores                                                        (45.83%)
     4.913135597    <not supported>      L1-dcache-store-misses                                                
     4.913135597             97,387      l2_rqsts.demand_data_rd_hit                                             (46.39%)
     4.913135597           1,72,406      l2_rqsts.demand_data_rd_miss                                            (26.80%)
     4.913135597           1,55,666      LLC-loads                                                               (28.90%)
     4.913135597             90,811      LLC-load-misses                  #   58.34% of all LL-cache accesses    (30.78%)
     4.913135597              6,739      LLC-stores                                                              (15.43%)
     4.913135597                866      LLC-store-misses                                                        (15.46%)
     4.913135597        2,00,50,162      dTLB-loads                                                              (23.43%)
     4.913135597             81,753      dTLB-load-misses                 #    0.41% of all dTLB cache accesses  (29.91%)
     4.913135597        2,11,56,149      branch-loads                                                            (34.70%)
     4.913135597          35,68,526      branch-load-misses                                                      (38.66%)
     4.923358198       46,65,25,858      cpu-cycles                                                              (34.55%)
     4.923358198       10,22,39,242      instructions                     #    0.22  insn per cycle              (42.20%)
     4.923358198             47,124      cache-references                                                        (50.16%)
     4.923358198             14,097      cache-misses                     #   29.91% of all cache refs           (58.17%)
     4.923358198        1,96,75,943      L1-dcache-loads                                                         (62.97%)
     4.923358198             30,717      L1-dcache-load-misses            #    0.16% of all L1-dcache accesses   (67.48%)
     4.923358198           1,33,365      L1-dcache-stores                                                        (71.57%)
     4.923358198    <not supported>      L1-dcache-store-misses                                                
     4.923358198             14,052      l2_rqsts.demand_data_rd_hit                                             (72.28%)
     4.923358198             12,670      l2_rqsts.demand_data_rd_miss                                            (26.93%)
     4.923358198             14,682      LLC-loads                                                               (23.33%)
     4.923358198             10,139      LLC-load-misses                  #   69.06% of all LL-cache accesses    (18.88%)
     4.923358198              1,737      LLC-stores                                                              (6.10%)
     4.923358198                115      LLC-store-misses                                                        (6.04%)
     4.923358198        2,47,71,993      dTLB-loads                                                              (9.61%)
     4.923358198              2,107      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (15.28%)
     4.923358198        2,17,75,014      branch-loads                                                            (21.57%)
     4.923358198             17,566      branch-load-misses                                                      (27.40%)
     4.933512793       46,41,61,271      cpu-cycles                                                              (53.62%)
     4.933512793        2,13,65,918      instructions                     #    0.05  insn per cycle              (58.78%)
     4.933512793             12,372      cache-references                                                        (63.05%)
     4.933512793              1,421      cache-misses                     #   11.49% of all cache refs           (66.43%)
     4.933512793          31,32,748      L1-dcache-loads                                                         (61.76%)
     4.933512793             15,235      L1-dcache-load-misses            #    0.49% of all L1-dcache accesses   (56.79%)
     4.933512793           1,27,047      L1-dcache-stores                                                        (52.70%)
     4.933512793    <not supported>      L1-dcache-store-misses                                                
     4.933512793              9,499      l2_rqsts.demand_data_rd_hit                                             (50.04%)
     4.933512793              4,189      l2_rqsts.demand_data_rd_miss                                            (18.28%)
     4.933512793              6,385      LLC-loads                                                               (20.95%)
     4.933512793              2,209      LLC-load-misses                  #   34.60% of all LL-cache accesses    (23.62%)
     4.933512793              1,397      LLC-stores                                                              (14.09%)
     4.933512793                 19      LLC-store-misses                                                        (15.54%)
     4.933512793          31,41,046      dTLB-loads                                                              (23.61%)
     4.933512793                228      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (31.48%)
     4.933512793          60,20,643      branch-loads                                                            (39.07%)
     4.933512793              1,561      branch-load-misses                                                      (46.96%)
     4.943677082       46,20,79,678      cpu-cycles                                                              (29.49%)
     4.943677082        8,44,03,495      instructions                     #    0.18  insn per cycle              (36.64%)
     4.943677082          11,91,907      cache-references                                                        (42.24%)
     4.943677082           9,93,933      cache-misses                     #   83.39% of all cache refs           (48.70%)
     4.943677082        1,32,73,189      L1-dcache-loads                                                         (51.50%)
     4.943677082           8,98,689      L1-dcache-load-misses            #    6.77% of all L1-dcache accesses   (55.11%)
     4.943677082          36,41,347      L1-dcache-stores                                                        (59.57%)
     4.943677082    <not supported>      L1-dcache-store-misses                                                
     4.943677082             14,352      l2_rqsts.demand_data_rd_hit                                             (64.72%)
     4.943677082             21,598      l2_rqsts.demand_data_rd_miss                                            (30.76%)
     4.943677082             23,591      LLC-loads                                                               (29.83%)
     4.943677082             12,671      LLC-load-misses                  #   53.71% of all LL-cache accesses    (28.01%)
     4.943677082             35,930      LLC-stores                                                              (10.72%)
     4.943677082             40,840      LLC-store-misses                                                        (8.96%)
     4.943677082        1,85,94,017      dTLB-loads                                                              (12.52%)
     4.943677082              7,535      dTLB-load-misses                 #    0.04% of all dTLB cache accesses  (15.37%)
     4.943677082        2,37,48,707      branch-loads                                                            (18.97%)
     4.943677082          32,16,926      branch-load-misses                                                      (23.64%)
     4.953875231       45,80,71,296      cpu-cycles                                                              (44.67%)
     4.953875231        2,45,50,350      instructions                     #    0.05  insn per cycle              (51.24%)
     4.953875231             74,343      cache-references                                                        (59.39%)
     4.953875231             18,666      cache-misses                     #   25.11% of all cache refs           (66.74%)
     4.953875231          37,05,994      L1-dcache-loads                                                         (65.73%)
     4.953875231             57,766      L1-dcache-load-misses            #    1.56% of all L1-dcache accesses   (66.36%)
     4.953875231           4,82,708      L1-dcache-stores                                                        (64.60%)
     4.953875231    <not supported>      L1-dcache-store-misses                                                
     4.953875231              9,177      l2_rqsts.demand_data_rd_hit                                             (60.45%)
     4.953875231              7,021      l2_rqsts.demand_data_rd_miss                                            (16.65%)
     4.953875231              6,857      LLC-loads                                                               (16.70%)
     4.953875231              1,597      LLC-load-misses                  #   23.29% of all LL-cache accesses    (18.59%)
     4.953875231                926      LLC-stores                                                              (12.09%)
     4.953875231                194      LLC-store-misses                                                        (11.28%)
     4.953875231          31,43,613      dTLB-loads                                                              (16.76%)
     4.953875231                693      dTLB-load-misses                 #    0.02% of all dTLB cache accesses  (23.79%)
     4.953875231          62,57,906      branch-loads                                                            (31.04%)
     4.953875231              3,283      branch-load-misses                                                      (38.19%)
     4.964058878       45,92,56,015      cpu-cycles                                                              (42.59%)
     4.964058878        2,14,01,543      instructions                     #    0.05  insn per cycle              (47.93%)
     4.964058878             29,802      cache-references                                                        (53.37%)
     4.964058878             10,497      cache-misses                     #   35.22% of all cache refs           (58.76%)
     4.964058878          31,57,025      L1-dcache-loads                                                         (58.78%)
     4.964058878             25,299      L1-dcache-load-misses            #    0.80% of all L1-dcache accesses   (55.97%)
     4.964058878           1,59,985      L1-dcache-stores                                                        (53.77%)
     4.964058878    <not supported>      L1-dcache-store-misses                                                
     4.964058878             11,387      l2_rqsts.demand_data_rd_hit                                             (53.96%)
     4.964058878             49,125      l2_rqsts.demand_data_rd_miss                                            (22.95%)
     4.964058878             49,357      LLC-loads                                                               (23.54%)
     4.964058878             30,319      LLC-load-misses                  #   61.43% of all LL-cache accesses    (24.44%)
     4.964058878              2,067      LLC-stores                                                              (12.58%)
     4.964058878                245      LLC-store-misses                                                        (14.24%)
     4.964058878          31,45,590      dTLB-loads                                                              (21.78%)
     4.964058878                420      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (27.82%)
     4.964058878          60,17,895      branch-loads                                                            (33.23%)
     4.964058878              3,329      branch-load-misses                                                      (38.09%)
     4.974271228       44,28,36,948      cpu-cycles                                                              (38.24%)
     4.974271228        4,10,72,753      instructions                     #    0.09  insn per cycle              (42.91%)
     4.974271228          14,12,614      cache-references                                                        (47.53%)
     4.974271228           6,51,010      cache-misses                     #   46.09% of all cache refs           (52.84%)
     4.974271228          93,34,388      L1-dcache-loads                                                         (52.30%)
     4.974271228          21,69,720      L1-dcache-load-misses            #   23.24% of all L1-dcache accesses   (52.48%)
     4.974271228           9,40,273      L1-dcache-stores                                                        (53.45%)
     4.974271228    <not supported>      L1-dcache-store-misses                                                
     4.974271228           7,68,552      l2_rqsts.demand_data_rd_hit                                             (55.20%)
     4.974271228           4,94,276      l2_rqsts.demand_data_rd_miss                                            (28.41%)
     4.974271228           5,03,976      LLC-loads                                                               (28.68%)
     4.974271228             62,359      LLC-load-misses                  #   12.37% of all LL-cache accesses    (27.33%)
     4.974271228              3,380      LLC-stores                                                              (12.34%)
     4.974271228                615      LLC-store-misses                                                        (12.66%)
     4.974271228        1,05,55,926      dTLB-loads                                                              (19.24%)
     4.974271228             26,816      dTLB-load-misses                 #    0.25% of all dTLB cache accesses  (25.15%)
     4.974271228        1,11,19,719      branch-loads                                                            (30.11%)
     4.974271228          12,28,171      branch-load-misses                                                      (34.11%)
     4.984744430       47,14,73,627      cpu-cycles                                                              (47.94%)
     4.984744430       10,39,17,762      instructions                     #    0.22  insn per cycle              (55.79%)
     4.984744430          54,19,520      cache-references                                                        (62.81%)
     4.984744430          25,92,928      cache-misses                     #   47.84% of all cache refs           (68.97%)
     4.984744430        2,99,80,941      L1-dcache-loads                                                         (69.66%)
     4.984744430          91,40,960      L1-dcache-load-misses            #   30.49% of all L1-dcache accesses   (70.53%)
     4.984744430          39,72,320      L1-dcache-stores                                                        (69.65%)
     4.984744430    <not supported>      L1-dcache-store-misses                                                
     4.984744430          49,25,203      l2_rqsts.demand_data_rd_hit                                             (67.99%)
     4.984744430          21,37,878      l2_rqsts.demand_data_rd_miss                                            (19.02%)
     4.984744430          22,37,867      LLC-loads                                                               (16.84%)
     4.984744430           2,75,219      LLC-load-misses                  #   12.30% of all LL-cache accesses    (16.24%)
     4.984744430              9,541      LLC-stores                                                              (8.22%)
     4.984744430                762      LLC-store-misses                                                        (8.79%)
     4.984744430        2,92,72,853      dTLB-loads                                                              (14.04%)
     4.984744430             68,857      dTLB-load-misses                 #    0.24% of all dTLB cache accesses  (20.55%)
     4.984744430        2,10,33,431      branch-loads                                                            (28.20%)
     4.984744430          34,73,096      branch-load-misses                                                      (37.93%)
#           time             counts unit events
     4.995115621       46,11,07,951      cpu-cycles                                                              (36.61%)
     4.995115621        3,71,78,495      instructions                     #    0.08  insn per cycle              (41.11%)
     4.995115621           9,17,419      cache-references                                                        (45.40%)
     4.995115621           4,52,765      cache-misses                     #   49.35% of all cache refs           (49.83%)
     4.995115621          83,75,514      L1-dcache-loads                                                         (49.01%)
     4.995115621          11,52,721      L1-dcache-load-misses            #   13.76% of all L1-dcache accesses   (49.06%)
     4.995115621           8,55,679      L1-dcache-stores                                                        (50.38%)
     4.995115621    <not supported>      L1-dcache-store-misses                                                
     4.995115621           4,52,422      l2_rqsts.demand_data_rd_hit                                             (53.04%)
     4.995115621           2,52,341      l2_rqsts.demand_data_rd_miss                                            (27.92%)
     4.995115621           3,35,133      LLC-loads                                                               (29.52%)
     4.995115621           1,24,949      LLC-load-misses                  #   37.28% of all LL-cache accesses    (30.51%)
     4.995115621              5,510      LLC-stores                                                              (15.22%)
     4.995115621                762      LLC-store-misses                                                        (13.38%)
     4.995115621          62,42,758      dTLB-loads                                                              (19.21%)
     4.995115621             21,679      dTLB-load-misses                 #    0.35% of all dTLB cache accesses  (24.10%)
     4.995115621          79,45,543      branch-loads                                                            (29.04%)
     4.995115621           7,56,963      branch-load-misses                                                      (34.01%)
     5.006253964       50,12,04,498      cpu-cycles                                                              (35.51%)
     5.006253964        8,83,23,025      instructions                     #    0.18  insn per cycle              (42.91%)
     5.006253964          27,57,761      cache-references                                                        (50.51%)
     5.006253964          14,95,542      cache-misses                     #   54.23% of all cache refs           (57.93%)
     5.006253964        2,14,75,028      L1-dcache-loads                                                         (59.91%)
     5.006253964          25,50,021      L1-dcache-load-misses            #   11.87% of all L1-dcache accesses   (61.59%)
     5.006253964          22,60,158      L1-dcache-stores                                                        (62.95%)
     5.006253964    <not supported>      L1-dcache-store-misses                                                
     5.006253964           2,77,472      l2_rqsts.demand_data_rd_hit                                             (64.59%)
     5.006253964           6,32,065      l2_rqsts.demand_data_rd_miss                                            (23.82%)
     5.006253964           5,35,540      LLC-loads                                                               (23.32%)
     5.006253964           3,02,855      LLC-load-misses                  #   56.55% of all LL-cache accesses    (23.02%)
     5.006253964             20,877      LLC-stores                                                              (10.52%)
     5.006253964              1,263      LLC-store-misses                                                        (9.65%)
     5.006253964        2,76,67,126      dTLB-loads                                                              (14.07%)
     5.006253964           1,49,235      dTLB-load-misses                 #    0.54% of all dTLB cache accesses  (18.59%)
     5.006253964        2,06,04,914      branch-loads                                                            (23.49%)
     5.006253964          37,06,143      branch-load-misses                                                      (28.83%)
     5.019784832       61,44,86,302      cpu-cycles                                                              (44.36%)
     5.019784832        8,39,51,247      instructions                     #    0.14  insn per cycle              (49.73%)
     5.019784832           5,20,192      cache-references                                                        (55.13%)
     5.019784832           4,71,615      cache-misses                     #   90.66% of all cache refs           (61.23%)
     5.019784832        2,17,60,166      L1-dcache-loads                                                         (61.08%)
     5.019784832           4,06,311      L1-dcache-load-misses            #    1.87% of all L1-dcache accesses   (60.41%)
     5.019784832           1,95,881      L1-dcache-stores                                                        (60.14%)
     5.019784832    <not supported>      L1-dcache-store-misses                                                
     5.019784832             46,031      l2_rqsts.demand_data_rd_hit                                             (58.40%)
     5.019784832             73,351      l2_rqsts.demand_data_rd_miss                                            (22.57%)
     5.019784832             84,681      LLC-loads                                                               (22.31%)
     5.019784832             54,989      LLC-load-misses                  #   64.94% of all LL-cache accesses    (21.25%)
     5.019784832              4,472      LLC-stores                                                              (10.84%)
     5.019784832                566      LLC-store-misses                                                        (12.19%)
     5.019784832        1,89,96,747      dTLB-loads                                                              (18.54%)
     5.019784832             37,742      dTLB-load-misses                 #    0.20% of all dTLB cache accesses  (25.33%)
     5.019784832        2,00,01,277      branch-loads                                                            (32.13%)
     5.019784832          10,44,000      branch-load-misses                                                      (38.30%)
     5.029968638       46,34,80,896      cpu-cycles                                                              (45.64%)
     5.029968638        2,88,38,785      instructions                     #    0.06  insn per cycle              (49.58%)
     5.029968638             52,356      cache-references                                                        (53.98%)
     5.029968638             25,746      cache-misses                     #   49.17% of all cache refs           (57.78%)
     5.029968638          49,91,300      L1-dcache-loads                                                         (54.87%)
     5.029968638             44,475      L1-dcache-load-misses            #    0.89% of all L1-dcache accesses   (52.20%)
     5.029968638           2,04,313      L1-dcache-stores                                                        (49.52%)
     5.029968638    <not supported>      L1-dcache-store-misses                                                
     5.029968638             13,448      l2_rqsts.demand_data_rd_hit                                             (48.37%)
     5.029968638             31,260      l2_rqsts.demand_data_rd_miss                                            (22.35%)
     5.029968638             37,113      LLC-loads                                                               (25.04%)
     5.029968638             21,361      LLC-load-misses                  #   57.56% of all LL-cache accesses    (28.56%)
     5.029968638                824      LLC-stores                                                              (15.40%)
     5.029968638                149      LLC-store-misses                                                        (14.72%)
     5.029968638          67,02,622      dTLB-loads                                                              (21.90%)
     5.029968638             15,965      dTLB-load-misses                 #    0.24% of all dTLB cache accesses  (29.26%)
     5.029968638          74,09,941      branch-loads                                                            (34.88%)
     5.029968638              6,281      branch-load-misses                                                      (40.93%)
     5.040144833       46,33,93,774      cpu-cycles                                                              (32.38%)
     5.040144833        3,38,56,503      instructions                     #    0.07  insn per cycle              (39.42%)
     5.040144833           2,17,200      cache-references                                                        (46.49%)
     5.040144833           1,98,709      cache-misses                     #   91.49% of all cache refs           (54.36%)
     5.040144833          54,49,299      L1-dcache-loads                                                         (57.97%)
     5.040144833           1,97,749      L1-dcache-load-misses            #    3.63% of all L1-dcache accesses   (60.88%)
     5.040144833           1,42,380      L1-dcache-stores                                                        (63.34%)
     5.040144833    <not supported>      L1-dcache-store-misses                                                
     5.040144833              9,822      l2_rqsts.demand_data_rd_hit                                             (65.71%)
     5.040144833              5,407      l2_rqsts.demand_data_rd_miss                                            (26.93%)
     5.040144833              6,738      LLC-loads                                                               (25.63%)
     5.040144833              1,718      LLC-load-misses                  #   25.50% of all LL-cache accesses    (23.68%)
     5.040144833              1,522      LLC-stores                                                              (9.13%)
     5.040144833                313      LLC-store-misses                                                        (8.28%)
     5.040144833          82,82,284      dTLB-loads                                                              (13.02%)
     5.040144833                451      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (17.26%)
     5.040144833        1,21,05,487      branch-loads                                                            (21.90%)
     5.040144833              2,023      branch-load-misses                                                      (26.39%)
     5.050319230       46,34,91,130      cpu-cycles                                                              (54.54%)
     5.050319230        6,41,16,365      instructions                     #    0.14  insn per cycle              (61.88%)
     5.050319230           9,45,698      cache-references                                                        (68.24%)
     5.050319230           8,30,453      cache-misses                     #   87.81% of all cache refs           (73.24%)
     5.050319230        1,24,39,065      L1-dcache-loads                                                         (71.10%)
     5.050319230           9,84,606      L1-dcache-load-misses            #    7.92% of all L1-dcache accesses   (68.04%)
     5.050319230          50,55,564      L1-dcache-stores                                                        (63.53%)
     5.050319230    <not supported>      L1-dcache-store-misses                                                
     5.050319230              9,445      l2_rqsts.demand_data_rd_hit                                             (57.40%)
     5.050319230              8,526      l2_rqsts.demand_data_rd_miss                                            (14.25%)
     5.050319230              7,722      LLC-loads                                                               (13.77%)
     5.050319230              4,978      LLC-load-misses                  #   64.47% of all LL-cache accesses    (15.17%)
     5.050319230             26,469      LLC-stores                                                              (10.97%)
     5.050319230             18,266      LLC-store-misses                                                        (13.51%)
     5.050319230          85,54,836      dTLB-loads                                                              (21.22%)
     5.050319230              3,989      dTLB-load-misses                 #    0.05% of all dTLB cache accesses  (30.61%)
     5.050319230        1,22,46,326      branch-loads                                                            (38.83%)
     5.050319230          21,95,705      branch-load-misses                                                      (46.88%)
     5.060543906       46,30,53,124      cpu-cycles                                                              (28.68%)
     5.060543906        2,50,49,182      instructions                     #    0.05  insn per cycle              (32.45%)
     5.060543906           6,16,549      cache-references                                                        (36.90%)
     5.060543906           2,75,454      cache-misses                     #   44.68% of all cache refs           (42.70%)
     5.060543906          39,89,212      L1-dcache-loads                                                         (42.70%)
     5.060543906           2,31,753      L1-dcache-load-misses            #    5.81% of all L1-dcache accesses   (45.51%)
     5.060543906           2,98,838      L1-dcache-stores                                                        (50.29%)
     5.060543906    <not supported>      L1-dcache-store-misses                                                
     5.060543906             26,156      l2_rqsts.demand_data_rd_hit                                             (55.38%)
     5.060543906             93,127      l2_rqsts.demand_data_rd_miss                                            (33.51%)
     5.060543906           1,07,681      LLC-loads                                                               (34.33%)
     5.060543906             77,392      LLC-load-misses                  #   71.87% of all LL-cache accesses    (33.96%)
     5.060543906             74,133      LLC-stores                                                              (15.08%)
     5.060543906             34,229      LLC-store-misses                                                        (12.47%)
     5.060543906          51,66,736      dTLB-loads                                                              (16.08%)
     5.060543906           3,28,649      dTLB-load-misses                 #    6.36% of all dTLB cache accesses  (19.78%)
     5.060543906          65,72,664      branch-loads                                                            (22.85%)
     5.060543906           2,68,286      branch-load-misses                                                      (26.43%)
     5.071106723       44,14,68,020      cpu-cycles                                                              (48.90%)
     5.071106723        4,28,22,520      instructions                     #    0.10  insn per cycle              (55.86%)
     5.071106723          41,73,801      cache-references                                                        (62.70%)
     5.071106723          12,68,576      cache-misses                     #   30.39% of all cache refs           (69.17%)
     5.071106723        1,07,36,339      L1-dcache-loads                                                         (70.18%)
     5.071106723          22,92,562      L1-dcache-load-misses            #   21.35% of all L1-dcache accesses   (69.44%)
     5.071106723          12,16,130      L1-dcache-stores                                                        (66.37%)
     5.071106723    <not supported>      L1-dcache-store-misses                                                
     5.071106723           3,03,129      l2_rqsts.demand_data_rd_hit                                             (62.32%)
     5.071106723           4,96,972      l2_rqsts.demand_data_rd_miss                                            (16.20%)
     5.071106723           6,44,857      LLC-loads                                                               (15.50%)
     5.071106723           2,63,782      LLC-load-misses                  #   40.91% of all LL-cache accesses    (15.70%)
     5.071106723           3,61,866      LLC-stores                                                              (8.77%)
     5.071106723             65,355      LLC-store-misses                                                        (10.63%)
     5.071106723        1,55,17,745      dTLB-loads                                                              (17.58%)
     5.071106723           6,06,886      dTLB-load-misses                 #    3.91% of all dTLB cache accesses  (24.83%)
     5.071106723          91,76,329      branch-loads                                                            (32.97%)
     5.071106723           6,31,516      branch-load-misses                                                      (40.48%)
     5.081381755       43,86,08,484      cpu-cycles                                                              (40.02%)
     5.081381755        5,52,75,022      instructions                     #    0.13  insn per cycle              (44.46%)
     5.081381755          22,02,613      cache-references                                                        (48.89%)
     5.081381755          10,55,201      cache-misses                     #   47.91% of all cache refs           (53.77%)
     5.081381755        1,52,55,848      L1-dcache-loads                                                         (51.98%)
     5.081381755          19,58,945      L1-dcache-load-misses            #   12.84% of all L1-dcache accesses   (51.94%)
     5.081381755          25,89,458      L1-dcache-stores                                                        (52.72%)
     5.081381755    <not supported>      L1-dcache-store-misses                                                
     5.081381755           5,26,120      l2_rqsts.demand_data_rd_hit                                             (52.88%)
     5.081381755           5,03,564      l2_rqsts.demand_data_rd_miss                                            (26.68%)
     5.081381755           5,88,548      LLC-loads                                                               (28.20%)
     5.081381755           2,82,126      LLC-load-misses                  #   47.94% of all LL-cache accesses    (29.00%)
     5.081381755             42,239      LLC-stores                                                              (13.96%)
     5.081381755                869      LLC-store-misses                                                        (12.19%)
     5.081381755        1,74,81,135      dTLB-loads                                                              (18.26%)
     5.081381755             55,721      dTLB-load-misses                 #    0.32% of all dTLB cache accesses  (24.64%)
     5.081381755        1,09,51,310      branch-loads                                                            (30.46%)
     5.081381755          13,55,183      branch-load-misses                                                      (35.93%)
     5.091945873       45,79,72,776      cpu-cycles                                                              (37.55%)
     5.091945873        6,95,42,147      instructions                     #    0.15  insn per cycle              (44.75%)
     5.091945873          25,20,651      cache-references                                                        (51.90%)
     5.091945873          14,18,623      cache-misses                     #   56.28% of all cache refs           (59.39%)
     5.091945873        1,94,52,472      L1-dcache-loads                                                         (63.05%)
     5.091945873          25,48,884      L1-dcache-load-misses            #   13.10% of all L1-dcache accesses   (64.78%)
     5.091945873          34,64,181      L1-dcache-stores                                                        (65.42%)
     5.091945873    <not supported>      L1-dcache-store-misses                                                
     5.091945873           6,20,183      l2_rqsts.demand_data_rd_hit                                             (66.90%)
     5.091945873           4,77,858      l2_rqsts.demand_data_rd_miss                                            (24.37%)
     5.091945873           4,79,697      LLC-loads                                                               (22.69%)
     5.091945873           2,49,109      LLC-load-misses                  #   51.93% of all LL-cache accesses    (20.82%)
     5.091945873             12,454      LLC-stores                                                              (7.80%)
     5.091945873                653      LLC-store-misses                                                        (8.42%)
     5.091945873        1,95,84,553      dTLB-loads                                                              (13.71%)
     5.091945873             80,546      dTLB-load-misses                 #    0.41% of all dTLB cache accesses  (18.56%)
     5.091945873        1,37,61,235      branch-loads                                                            (23.76%)
     5.091945873          19,29,005      branch-load-misses                                                      (30.23%)
     5.102358314       47,11,91,865      cpu-cycles                                                              (47.58%)
     5.102358314        5,69,57,516      instructions                     #    0.12  insn per cycle              (54.25%)
     5.102358314          10,51,237      cache-references                                                        (60.05%)
     5.102358314           6,52,594      cache-misses                     #   62.08% of all cache refs           (64.63%)
     5.102358314          98,96,662      L1-dcache-loads                                                         (61.63%)
     5.102358314           6,97,587      L1-dcache-load-misses            #    7.05% of all L1-dcache accesses   (58.77%)
     5.102358314           2,49,237      L1-dcache-stores                                                        (56.78%)
     5.102358314    <not supported>      L1-dcache-store-misses                                                
     5.102358314             55,671      l2_rqsts.demand_data_rd_hit                                             (54.35%)
     5.102358314           2,30,936      l2_rqsts.demand_data_rd_miss                                            (19.17%)
     5.102358314           2,29,961      LLC-loads                                                               (20.93%)
     5.102358314           1,27,263      LLC-load-misses                  #   55.34% of all LL-cache accesses    (22.30%)
     5.102358314             30,747      LLC-stores                                                              (13.23%)
     5.102358314                345      LLC-store-misses                                                        (13.88%)
     5.102358314        1,48,70,394      dTLB-loads                                                              (20.96%)
     5.102358314             64,295      dTLB-load-misses                 #    0.43% of all dTLB cache accesses  (28.33%)
     5.102358314        1,38,77,507      branch-loads                                                            (35.09%)
     5.102358314          18,01,363      branch-load-misses                                                      (40.99%)
     5.112544656       45,70,89,278      cpu-cycles                                                              (33.92%)
     5.112544656        7,01,72,470      instructions                     #    0.15  insn per cycle              (38.85%)
     5.112544656             56,206      cache-references                                                        (44.47%)
     5.112544656             20,616      cache-misses                     #   36.68% of all cache refs           (51.17%)
     5.112544656        1,92,45,395      L1-dcache-loads                                                         (51.72%)
     5.112544656             49,602      L1-dcache-load-misses            #    0.26% of all L1-dcache accesses   (53.00%)
     5.112544656           2,53,594      L1-dcache-stores                                                        (56.39%)
     5.112544656    <not supported>      L1-dcache-store-misses                                                
     5.112544656             19,122      l2_rqsts.demand_data_rd_hit                                             (60.70%)
     5.112544656             10,315      l2_rqsts.demand_data_rd_miss                                            (28.94%)
     5.112544656              9,294      LLC-loads                                                               (27.87%)
     5.112544656              3,951      LLC-load-misses                  #   42.51% of all LL-cache accesses    (26.75%)
     5.112544656              6,303      LLC-stores                                                              (13.17%)
     5.112544656              4,080      LLC-store-misses                                                        (13.09%)
     5.112544656        1,54,54,466      dTLB-loads                                                              (16.95%)
     5.112544656                629      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.01%)
     5.112544656        1,45,10,453      branch-loads                                                            (23.94%)
     5.112544656             64,413      branch-load-misses                                                      (28.75%)
     5.122750695       46,36,75,173      cpu-cycles                                                              (45.84%)
     5.122750695        2,06,45,314      instructions                     #    0.04  insn per cycle              (52.98%)
     5.122750695           2,12,049      cache-references                                                        (59.44%)
     5.122750695           1,66,566      cache-misses                     #   78.55% of all cache refs           (65.88%)
     5.122750695          33,10,829      L1-dcache-loads                                                         (67.95%)
     5.122750695           2,22,604      L1-dcache-load-misses            #    6.72% of all L1-dcache accesses   (68.50%)
     5.122750695           1,31,225      L1-dcache-stores                                                        (66.47%)
     5.122750695    <not supported>      L1-dcache-store-misses                                                
     5.122750695             31,690      l2_rqsts.demand_data_rd_hit                                             (62.16%)
     5.122750695             63,055      l2_rqsts.demand_data_rd_miss                                            (17.44%)
     5.122750695           1,93,351      LLC-loads                                                               (15.77%)
     5.122750695           2,49,280      LLC-load-misses                  #  128.93% of all LL-cache accesses    (16.62%)
     5.122750695              1,896      LLC-stores                                                              (10.02%)
     5.122750695                329      LLC-store-misses                                                        (10.33%)
     5.122750695          33,81,691      dTLB-loads                                                              (16.84%)
     5.122750695           1,27,450      dTLB-load-misses                 #    3.77% of all dTLB cache accesses  (24.06%)
     5.122750695          54,67,928      branch-loads                                                            (31.22%)
     5.122750695              6,161      branch-load-misses                                                      (38.39%)
     5.132942034       46,43,04,755      cpu-cycles                                                              (39.65%)
     5.132942034        4,86,10,749      instructions                     #    0.10  insn per cycle              (42.37%)
     5.132942034           3,66,995      cache-references                                                        (45.96%)
     5.132942034           3,31,457      cache-misses                     #   90.32% of all cache refs           (50.45%)
     5.132942034          82,65,681      L1-dcache-loads                                                         (46.08%)
     5.132942034           1,65,702      L1-dcache-load-misses            #    2.00% of all L1-dcache accesses   (44.85%)
     5.132942034           1,47,648      L1-dcache-stores                                                        (46.33%)
     5.132942034    <not supported>      L1-dcache-store-misses                                                
     5.132942034              9,332      l2_rqsts.demand_data_rd_hit                                             (47.46%)
     5.132942034              6,111      l2_rqsts.demand_data_rd_miss                                            (29.53%)
     5.132942034              6,510      LLC-loads                                                               (32.24%)
     5.132942034              1,589      LLC-load-misses                  #   24.41% of all LL-cache accesses    (32.40%)
     5.132942034                872      LLC-stores                                                              (16.28%)
     5.132942034                188      LLC-store-misses                                                        (14.87%)
     5.132942034        1,25,65,442      dTLB-loads                                                              (21.32%)
     5.132942034                214      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (28.40%)
     5.132942034        1,75,72,853      branch-loads                                                            (34.72%)
     5.132942034              2,949      branch-load-misses                                                      (37.94%)
     5.143141125       46,07,41,076      cpu-cycles                                                              (37.69%)
     5.143141125        5,03,64,322      instructions                     #    0.11  insn per cycle              (45.54%)
     5.143141125           7,00,782      cache-references                                                        (53.54%)
     5.143141125           7,28,307      cache-misses                     #  103.93% of all cache refs           (61.67%)
     5.143141125        1,15,18,987      L1-dcache-loads                                                         (67.33%)
     5.143141125           9,41,998      L1-dcache-load-misses            #    8.18% of all L1-dcache accesses   (69.25%)
     5.143141125          51,57,188      L1-dcache-stores                                                        (69.79%)
     5.143141125    <not supported>      L1-dcache-store-misses                                                
     5.143141125             10,948      l2_rqsts.demand_data_rd_hit                                             (71.09%)
     5.143141125             14,783      l2_rqsts.demand_data_rd_miss                                            (24.62%)
     5.143141125             11,578      LLC-loads                                                               (21.19%)
     5.143141125              6,538      LLC-load-misses                  #   56.47% of all LL-cache accesses    (17.48%)
     5.143141125             38,237      LLC-stores                                                              (4.57%)
     5.143141125             30,566      LLC-store-misses                                                        (7.48%)
     5.143141125          80,76,108      dTLB-loads                                                              (12.67%)
     5.143141125              2,362      dTLB-load-misses                 #    0.03% of all dTLB cache accesses  (17.52%)
     5.143141125          92,80,100      branch-loads                                                            (22.72%)
     5.143141125          13,37,355      branch-load-misses                                                      (29.45%)
     5.154791076       52,53,05,621      cpu-cycles                                                              (50.73%)
     5.154791076        2,43,92,767      instructions                     #    0.05  insn per cycle              (56.28%)
     5.154791076             37,950      cache-references                                                        (61.77%)
     5.154791076              9,764      cache-misses                     #   25.73% of all cache refs           (65.78%)
     5.154791076          36,25,054      L1-dcache-loads                                                         (61.59%)
     5.154791076             32,831      L1-dcache-load-misses            #    0.91% of all L1-dcache accesses   (57.71%)
     5.154791076           2,03,332      L1-dcache-stores                                                        (55.03%)
     5.154791076    <not supported>      L1-dcache-store-misses                                                
     5.154791076             13,503      l2_rqsts.demand_data_rd_hit                                             (52.25%)
     5.154791076              8,834      l2_rqsts.demand_data_rd_miss                                            (17.57%)
     5.154791076              9,508      LLC-loads                                                               (20.44%)
     5.154791076              1,249      LLC-load-misses                  #   13.14% of all LL-cache accesses    (23.60%)
     5.154791076              1,946      LLC-stores                                                              (14.69%)
     5.154791076                 70      LLC-store-misses                                                        (14.24%)
     5.154791076          35,60,758      dTLB-loads                                                              (21.35%)
     5.154791076                301      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (28.87%)
     5.154791076          68,35,043      branch-loads                                                            (36.72%)
     5.154791076              2,629      branch-load-misses                                                      (44.35%)
     5.164980906       43,09,68,047      cpu-cycles                                                              (29.48%)
     5.164980906        2,14,53,643      instructions                     #    0.05  insn per cycle              (35.84%)
     5.164980906           2,24,696      cache-references                                                        (40.42%)
     5.164980906             89,553      cache-misses                     #   39.86% of all cache refs           (46.29%)
     5.164980906          36,48,195      L1-dcache-loads                                                         (48.83%)
     5.164980906           2,78,420      L1-dcache-load-misses            #    7.63% of all L1-dcache accesses   (52.62%)
     5.164980906           1,92,500      L1-dcache-stores                                                        (56.56%)
     5.164980906    <not supported>      L1-dcache-store-misses                                                
     5.164980906             92,178      l2_rqsts.demand_data_rd_hit                                             (61.96%)
     5.164980906             29,530      l2_rqsts.demand_data_rd_miss                                            (33.14%)
     5.164980906             56,517      LLC-loads                                                               (32.48%)
     5.164980906             21,316      LLC-load-misses                  #   37.72% of all LL-cache accesses    (29.52%)
     5.164980906              3,451      LLC-stores                                                              (10.17%)
     5.164980906                529      LLC-store-misses                                                        (9.81%)
     5.164980906          41,19,333      dTLB-loads                                                              (13.99%)
     5.164980906              5,492      dTLB-load-misses                 #    0.13% of all dTLB cache accesses  (17.23%)
     5.164980906          67,68,106      branch-loads                                                            (20.44%)
     5.164980906           1,79,086      branch-load-misses                                                      (24.19%)
     5.175406788       43,45,57,837      cpu-cycles                                                              (46.28%)
     5.175406788       12,33,79,996      instructions                     #    0.28  insn per cycle              (52.94%)
     5.175406788          58,43,925      cache-references                                                        (61.45%)
     5.175406788          24,47,205      cache-misses                     #   41.88% of all cache refs           (69.34%)
     5.175406788        3,30,68,081      L1-dcache-loads                                                         (68.78%)
     5.175406788        1,09,84,887      L1-dcache-load-misses            #   33.22% of all L1-dcache accesses   (68.16%)
     5.175406788          27,03,831      L1-dcache-stores                                                        (67.11%)
     5.175406788    <not supported>      L1-dcache-store-misses                                                
     5.175406788          65,21,427      l2_rqsts.demand_data_rd_hit                                             (64.40%)
     5.175406788          24,59,792      l2_rqsts.demand_data_rd_miss                                            (16.69%)
     5.175406788          25,68,192      LLC-loads                                                               (14.73%)
     5.175406788           2,46,308      LLC-load-misses                  #    9.59% of all LL-cache accesses    (14.91%)
     5.175406788              9,791      LLC-stores                                                              (10.96%)
     5.175406788                783      LLC-store-misses                                                        (12.51%)
     5.175406788        3,19,75,708      dTLB-loads                                                              (17.95%)
     5.175406788             61,095      dTLB-load-misses                 #    0.19% of all dTLB cache accesses  (24.18%)
     5.175406788        2,58,78,232      branch-loads                                                            (31.43%)
     5.175406788          32,70,493      branch-load-misses                                                      (39.54%)
     5.185756903       45,70,53,681      cpu-cycles                                                              (46.52%)
     5.185756903        4,36,75,864      instructions                     #    0.10  insn per cycle              (48.97%)
     5.185756903          14,22,442      cache-references                                                        (51.08%)
     5.185756903           6,28,019      cache-misses                     #   44.15% of all cache refs           (54.16%)
     5.185756903        1,04,38,791      L1-dcache-loads                                                         (50.85%)
     5.185756903          29,78,693      L1-dcache-load-misses            #   28.53% of all L1-dcache accesses   (47.84%)
     5.185756903          10,61,728      L1-dcache-stores                                                        (45.03%)
     5.185756903    <not supported>      L1-dcache-store-misses                                                
     5.185756903          26,66,862      l2_rqsts.demand_data_rd_hit                                             (44.24%)
     5.185756903          14,74,059      l2_rqsts.demand_data_rd_miss                                            (25.86%)
     5.185756903          15,20,086      LLC-loads                                                               (27.50%)
     5.185756903           1,28,122      LLC-load-misses                  #    8.43% of all LL-cache accesses    (29.05%)
     5.185756903              3,935      LLC-stores                                                              (15.98%)
     5.185756903                428      LLC-store-misses                                                        (16.78%)
     5.185756903        1,07,12,616      dTLB-loads                                                              (25.90%)
     5.185756903             14,160      dTLB-load-misses                 #    0.13% of all dTLB cache accesses  (33.18%)
     5.185756903        1,02,24,010      branch-loads                                                            (38.79%)
     5.185756903           7,39,753      branch-load-misses                                                      (42.77%)
     5.197787226       54,19,76,999      cpu-cycles                                                              (31.94%)
     5.197787226        7,76,08,323      instructions                     #    0.14  insn per cycle              (39.54%)
     5.197787226          27,83,140      cache-references                                                        (47.86%)
     5.197787226          15,64,309      cache-misses                     #   56.21% of all cache refs           (55.34%)
     5.197787226        2,35,90,312      L1-dcache-loads                                                         (59.12%)
     5.197787226          33,29,996      L1-dcache-load-misses            #   14.12% of all L1-dcache accesses   (63.12%)
     5.197787226          42,91,642      L1-dcache-stores                                                        (66.94%)
     5.197787226    <not supported>      L1-dcache-store-misses                                                
     5.197787226           6,13,812      l2_rqsts.demand_data_rd_hit                                             (70.99%)
     5.197787226          12,27,666      l2_rqsts.demand_data_rd_miss                                            (27.78%)
     5.197787226          11,07,490      LLC-loads                                                               (26.26%)
     5.197787226           4,87,530      LLC-load-misses                  #   44.02% of all LL-cache accesses    (23.36%)
     5.197787226             17,055      LLC-stores                                                              (7.80%)
     5.197787226                662      LLC-store-misses                                                        (6.04%)
     5.197787226        1,63,17,926      dTLB-loads                                                              (9.76%)
     5.197787226             89,840      dTLB-load-misses                 #    0.55% of all dTLB cache accesses  (13.35%)
     5.197787226        1,53,23,582      branch-loads                                                            (18.23%)
     5.197787226          24,32,047      branch-load-misses                                                      (24.96%)
     5.207986569       45,78,91,301      cpu-cycles                                                              (50.13%)
     5.207986569        6,66,90,996      instructions                     #    0.15  insn per cycle              (56.57%)
     5.207986569          12,46,936      cache-references                                                        (61.50%)
     5.207986569           9,70,721      cache-misses                     #   77.85% of all cache refs           (66.90%)
     5.207986569        1,26,66,926      L1-dcache-loads                                                         (64.65%)
     5.207986569          10,41,262      L1-dcache-load-misses            #    8.22% of all L1-dcache accesses   (62.63%)
     5.207986569           1,91,984      L1-dcache-stores                                                        (59.26%)
     5.207986569    <not supported>      L1-dcache-store-misses                                                
     5.207986569             76,859      l2_rqsts.demand_data_rd_hit                                             (55.26%)
     5.207986569           1,38,678      l2_rqsts.demand_data_rd_miss                                            (16.36%)
     5.207986569           1,56,250      LLC-loads                                                               (16.53%)
     5.207986569           1,01,776      LLC-load-misses                  #   65.14% of all LL-cache accesses    (19.09%)
     5.207986569              5,564      LLC-stores                                                              (13.55%)
     5.207986569                508      LLC-store-misses                                                        (14.37%)
     5.207986569        1,05,02,488      dTLB-loads                                                              (21.60%)
     5.207986569             43,376      dTLB-load-misses                 #    0.41% of all dTLB cache accesses  (28.55%)
     5.207986569        1,49,00,480      branch-loads                                                            (35.34%)
     5.207986569          22,55,769      branch-load-misses                                                      (42.59%)
     5.218789319       49,15,62,627      cpu-cycles                                                              (37.91%)
     5.218789319        5,86,65,901      instructions                     #    0.12  insn per cycle              (41.94%)
     5.218789319           1,18,391      cache-references                                                        (46.67%)
     5.218789319             66,113      cache-misses                     #   55.84% of all cache refs           (51.74%)
     5.218789319        2,01,39,900      L1-dcache-loads                                                         (49.73%)
     5.218789319             98,017      L1-dcache-load-misses            #    0.49% of all L1-dcache accesses   (48.85%)
     5.218789319           1,69,087      L1-dcache-stores                                                        (49.93%)
     5.218789319    <not supported>      L1-dcache-store-misses                                                
     5.218789319             24,293      l2_rqsts.demand_data_rd_hit                                             (51.66%)
     5.218789319             17,125      l2_rqsts.demand_data_rd_miss                                            (26.95%)
     5.218789319             35,496      LLC-loads                                                               (28.65%)
     5.218789319             25,778      LLC-load-misses                  #   72.62% of all LL-cache accesses    (30.20%)
     5.218789319              1,563      LLC-stores                                                              (15.67%)
     5.218789319                575      LLC-store-misses                                                        (14.42%)
     5.218789319          87,06,595      dTLB-loads                                                              (19.90%)
     5.218789319             40,817      dTLB-load-misses                 #    0.47% of all dTLB cache accesses  (25.53%)
     5.218789319        1,08,66,230      branch-loads                                                            (29.90%)
     5.218789319              9,403      branch-load-misses                                                      (34.14%)
     5.229788464       50,26,59,248      cpu-cycles                                                              (39.56%)
     5.229788464        2,33,25,137      instructions                     #    0.05  insn per cycle              (46.15%)
     5.229788464             31,838      cache-references                                                        (52.73%)
     5.229788464              9,118      cache-misses                     #   28.64% of all cache refs           (59.34%)
     5.229788464          34,35,705      L1-dcache-loads                                                         (62.70%)
     5.229788464             25,554      L1-dcache-load-misses            #    0.74% of all L1-dcache accesses   (66.02%)
     5.229788464           1,46,077      L1-dcache-stores                                                        (66.94%)
     5.229788464    <not supported>      L1-dcache-store-misses                                                
     5.229788464             10,733      l2_rqsts.demand_data_rd_hit                                             (66.17%)
     5.229788464              3,015      l2_rqsts.demand_data_rd_miss                                            (24.94%)
     5.229788464              2,841      LLC-loads                                                               (21.71%)
     5.229788464                281      LLC-load-misses                  #    9.89% of all LL-cache accesses    (19.20%)
     5.229788464                681      LLC-stores                                                              (8.22%)
     5.229788464                 85      LLC-store-misses                                                        (8.20%)
     5.229788464          34,25,519      dTLB-loads                                                              (13.91%)
     5.229788464                207      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (19.71%)
     5.229788464          65,26,397      branch-loads                                                            (26.26%)
     5.229788464              1,839      branch-load-misses                                                      (32.88%)
     5.239945761       46,14,03,526      cpu-cycles                                                              (48.77%)
     5.239945761        3,96,46,593      instructions                     #    0.09  insn per cycle              (55.21%)
     5.239945761           2,77,969      cache-references                                                        (61.56%)
     5.239945761           2,20,634      cache-misses                     #   79.37% of all cache refs           (66.96%)
     5.239945761          65,89,990      L1-dcache-loads                                                         (65.38%)
     5.239945761           2,62,655      L1-dcache-load-misses            #    3.99% of all L1-dcache accesses   (62.72%)
     5.239945761           1,35,404      L1-dcache-stores                                                        (59.44%)
     5.239945761    <not supported>      L1-dcache-store-misses                                                
     5.239945761              8,795      l2_rqsts.demand_data_rd_hit                                             (57.58%)
     5.239945761              6,875      l2_rqsts.demand_data_rd_miss                                            (17.51%)
     5.239945761              6,814      LLC-loads                                                               (19.17%)
     5.239945761              3,389      LLC-load-misses                  #   49.74% of all LL-cache accesses    (20.77%)
     5.239945761              1,940      LLC-stores                                                              (11.60%)
     5.239945761                134      LLC-store-misses                                                        (12.68%)
     5.239945761          69,22,583      dTLB-loads                                                              (19.70%)
     5.239945761                141      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.90%)
     5.239945761        1,40,29,715      branch-loads                                                            (34.93%)
     5.239945761              1,838      branch-load-misses                                                      (42.25%)
     5.250120740       45,87,09,587      cpu-cycles                                                              (30.12%)
     5.250120740        4,86,02,710      instructions                     #    0.11  insn per cycle              (33.97%)
     5.250120740           8,64,623      cache-references                                                        (39.64%)
     5.250120740           8,43,635      cache-misses                     #   97.57% of all cache refs           (45.98%)
     5.250120740        1,26,25,855      L1-dcache-loads                                                         (46.25%)
     5.250120740          10,96,098      L1-dcache-load-misses            #    8.68% of all L1-dcache accesses   (47.98%)
     5.250120740          62,59,995      L1-dcache-stores                                                        (51.40%)
     5.250120740    <not supported>      L1-dcache-store-misses                                                
     5.250120740             10,026      l2_rqsts.demand_data_rd_hit                                             (55.55%)
     5.250120740             19,688      l2_rqsts.demand_data_rd_miss                                            (32.02%)
     5.250120740             18,523      LLC-loads                                                               (33.43%)
     5.250120740              7,351      LLC-load-misses                  #   39.69% of all LL-cache accesses    (32.54%)
     5.250120740              8,390      LLC-stores                                                              (13.30%)
     5.250120740              6,468      LLC-store-misses                                                        (11.58%)
     5.250120740          56,28,431      dTLB-loads                                                              (16.11%)
     5.250120740              2,277      dTLB-load-misses                 #    0.04% of all dTLB cache accesses  (20.11%)
     5.250120740          84,06,598      branch-loads                                                            (23.20%)
     5.250120740           8,26,805      branch-load-misses                                                      (26.09%)
     5.260321549       45,72,12,774      cpu-cycles                                                              (45.40%)
     5.260321549        2,11,92,417      instructions                     #    0.05  insn per cycle              (54.15%)
     5.260321549             34,242      cache-references                                                        (62.35%)
     5.260321549              7,287      cache-misses                     #   21.28% of all cache refs           (68.81%)
     5.260321549          31,22,987      L1-dcache-loads                                                         (69.82%)
     5.260321549             19,460      L1-dcache-load-misses            #    0.62% of all L1-dcache accesses   (69.95%)
     5.260321549           1,47,791      L1-dcache-stores                                                        (68.33%)
     5.260321549    <not supported>      L1-dcache-store-misses                                                
     5.260321549              9,830      l2_rqsts.demand_data_rd_hit                                             (66.46%)
     5.260321549              4,569      l2_rqsts.demand_data_rd_miss                                            (17.20%)
     5.260321549              5,232      LLC-loads                                                               (14.73%)
     5.260321549              1,166      LLC-load-misses                  #   22.29% of all LL-cache accesses    (15.01%)
     5.260321549              1,664      LLC-stores                                                              (9.67%)
     5.260321549                271      LLC-store-misses                                                        (10.68%)
     5.260321549          31,51,048      dTLB-loads                                                              (16.68%)
     5.260321549                617      dTLB-load-misses                 #    0.02% of all dTLB cache accesses  (22.67%)
     5.260321549          59,56,941      branch-loads                                                            (29.29%)
     5.260321549              3,216      branch-load-misses                                                      (37.06%)
#           time             counts unit events
     5.270491200       43,61,97,428      cpu-cycles                                                              (47.10%)
     5.270491200        2,09,11,269      instructions                     #    0.05  insn per cycle              (49.67%)
     5.270491200           1,63,413      cache-references                                                        (52.11%)
     5.270491200             56,421      cache-misses                     #   34.53% of all cache refs           (55.80%)
     5.270491200          32,80,315      L1-dcache-loads                                                         (51.41%)
     5.270491200           1,21,552      L1-dcache-load-misses            #    3.71% of all L1-dcache accesses   (47.12%)
     5.270491200           2,39,155      L1-dcache-stores                                                        (45.29%)
     5.270491200    <not supported>      L1-dcache-store-misses                                                
     5.270491200             16,850      l2_rqsts.demand_data_rd_hit                                             (44.88%)
     5.270491200             50,325      l2_rqsts.demand_data_rd_miss                                            (23.07%)
     5.270491200             49,125      LLC-loads                                                               (26.45%)
     5.270491200             32,055      LLC-load-misses                  #   65.25% of all LL-cache accesses    (29.29%)
     5.270491200              5,884      LLC-stores                                                              (17.42%)
     5.270491200              2,521      LLC-store-misses                                                        (17.84%)
     5.270491200          31,30,757      dTLB-loads                                                              (25.40%)
     5.270491200             25,867      dTLB-load-misses                 #    0.83% of all dTLB cache accesses  (31.69%)
     5.270491200          57,40,274      branch-loads                                                            (37.89%)
     5.270491200             10,579      branch-load-misses                                                      (43.07%)
     5.280738604       46,47,66,383      cpu-cycles                                                              (27.65%)
     5.280738604        3,28,71,833      instructions                     #    0.07  insn per cycle              (34.99%)
     5.280738604           6,57,642      cache-references                                                        (43.25%)
     5.280738604           3,55,394      cache-misses                     #   54.04% of all cache refs           (52.13%)
     5.280738604          70,48,151      L1-dcache-loads                                                         (59.01%)
     5.280738604          13,01,142      L1-dcache-load-misses            #   18.46% of all L1-dcache accesses   (67.03%)
     5.280738604           9,22,602      L1-dcache-stores                                                        (71.11%)
     5.280738604    <not supported>      L1-dcache-store-misses                                                
     5.280738604           6,57,931      l2_rqsts.demand_data_rd_hit                                             (72.72%)
     5.280738604           7,93,678      l2_rqsts.demand_data_rd_miss                                            (29.85%)
     5.280738604           9,34,089      LLC-loads                                                               (24.65%)
     5.280738604           1,70,793      LLC-load-misses                  #   18.28% of all LL-cache accesses    (21.03%)
     5.280738604              8,799      LLC-stores                                                              (6.80%)
     5.280738604              1,256      LLC-store-misses                                                        (4.06%)
     5.280738604        1,79,01,436      dTLB-loads                                                              (8.00%)
     5.280738604             34,007      dTLB-load-misses                 #    0.19% of all dTLB cache accesses  (12.54%)
     5.280738604        1,06,66,747      branch-loads                                                            (16.56%)
     5.280738604           9,88,610      branch-load-misses                                                      (21.90%)
     5.291088424       46,82,07,160      cpu-cycles                                                              (55.98%)
     5.291088424        9,39,53,153      instructions                     #    0.20  insn per cycle              (62.19%)
     5.291088424          48,81,976      cache-references                                                        (67.19%)
     5.291088424          24,89,933      cache-misses                     #   51.00% of all cache refs           (71.63%)
     5.291088424        2,71,80,070      L1-dcache-loads                                                         (67.68%)
     5.291088424          71,41,268      L1-dcache-load-misses            #   26.27% of all L1-dcache accesses   (62.47%)
     5.291088424          42,29,475      L1-dcache-stores                                                        (57.99%)
     5.291088424    <not supported>      L1-dcache-store-misses                                                
     5.291088424          33,61,814      l2_rqsts.demand_data_rd_hit                                             (53.85%)
     5.291088424          17,60,404      l2_rqsts.demand_data_rd_miss                                            (14.73%)
     5.291088424          19,28,371      LLC-loads                                                               (17.19%)
     5.291088424           3,05,418      LLC-load-misses                  #   15.84% of all LL-cache accesses    (19.02%)
     5.291088424             11,657      LLC-stores                                                              (12.27%)
     5.291088424                491      LLC-store-misses                                                        (14.85%)
     5.291088424        2,85,44,178      dTLB-loads                                                              (22.85%)
     5.291088424             75,714      dTLB-load-misses                 #    0.27% of all dTLB cache accesses  (31.64%)
     5.291088424        1,90,03,654      branch-loads                                                            (40.71%)
     5.291088424          36,29,335      branch-load-misses                                                      (49.02%)
     5.301287779       45,87,00,795      cpu-cycles                                                              (30.21%)
     5.301287779        6,86,77,063      instructions                     #    0.15  insn per cycle              (34.78%)
     5.301287779          18,68,165      cache-references                                                        (39.04%)
     5.301287779           8,61,483      cache-misses                     #   46.11% of all cache refs           (44.46%)
     5.301287779        1,42,17,152      L1-dcache-loads                                                         (45.42%)
     5.301287779          15,51,636      L1-dcache-load-misses            #   10.91% of all L1-dcache accesses   (47.68%)
     5.301287779          14,53,880      L1-dcache-stores                                                        (50.80%)
     5.301287779    <not supported>      L1-dcache-store-misses                                                
     5.301287779           1,43,707      l2_rqsts.demand_data_rd_hit                                             (55.75%)
     5.301287779           9,37,174      l2_rqsts.demand_data_rd_miss                                            (33.23%)
     5.301287779          10,06,516      LLC-loads                                                               (34.09%)
     5.301287779           4,94,470      LLC-load-misses                  #   49.13% of all LL-cache accesses    (33.51%)
     5.301287779             18,496      LLC-stores                                                              (12.76%)
     5.301287779                783      LLC-store-misses                                                        (11.23%)
     5.301287779        2,16,85,763      dTLB-loads                                                              (15.75%)
     5.301287779           1,44,037      dTLB-load-misses                 #    0.66% of all dTLB cache accesses  (19.52%)
     5.301287779        1,73,09,073      branch-loads                                                            (22.36%)
     5.301287779          33,17,052      branch-load-misses                                                      (25.61%)
     5.311495624       46,48,29,934      cpu-cycles                                                              (45.39%)
     5.311495624        5,41,67,704      instructions                     #    0.12  insn per cycle              (54.03%)
     5.311495624           9,00,943      cache-references                                                        (62.67%)
     5.311495624           8,33,129      cache-misses                     #   92.47% of all cache refs           (70.25%)
     5.311495624        1,17,78,126      L1-dcache-loads                                                         (71.31%)
     5.311495624          10,78,958      L1-dcache-load-misses            #    9.16% of all L1-dcache accesses   (72.03%)
     5.311495624           1,78,806      L1-dcache-stores                                                        (71.15%)
     5.311495624    <not supported>      L1-dcache-store-misses                                                
     5.311495624           1,08,144      l2_rqsts.demand_data_rd_hit                                             (69.08%)
     5.311495624           1,80,974      l2_rqsts.demand_data_rd_miss                                            (17.12%)
     5.311495624           2,21,848      LLC-loads                                                               (14.31%)
     5.311495624           1,64,565      LLC-load-misses                  #   74.18% of all LL-cache accesses    (13.33%)
     5.311495624              1,795      LLC-stores                                                              (8.63%)
     5.311495624                 29      LLC-store-misses                                                        (10.20%)
     5.311495624          33,12,883      dTLB-loads                                                              (15.55%)
     5.311495624              7,485      dTLB-load-misses                 #    0.23% of all dTLB cache accesses  (21.62%)
     5.311495624          85,55,046      branch-loads                                                            (29.13%)
     5.311495624          11,09,762      branch-load-misses                                                      (37.17%)
     5.321693509       46,54,20,593      cpu-cycles                                                              (45.44%)
     5.321693509        6,84,87,413      instructions                     #    0.15  insn per cycle              (48.20%)
     5.321693509             26,339      cache-references                                                        (51.15%)
     5.321693509              6,584      cache-misses                     #   25.00% of all cache refs           (55.16%)
     5.321693509        1,12,53,975      L1-dcache-loads                                                         (51.41%)
     5.321693509             23,503      L1-dcache-load-misses            #    0.21% of all L1-dcache accesses   (47.26%)
     5.321693509           1,43,311      L1-dcache-stores                                                        (44.66%)
     5.321693509    <not supported>      L1-dcache-store-misses                                                
     5.321693509             14,228      l2_rqsts.demand_data_rd_hit                                             (44.27%)
     5.321693509              7,443      l2_rqsts.demand_data_rd_miss                                            (22.46%)
     5.321693509              6,826      LLC-loads                                                               (27.37%)
     5.321693509              1,813      LLC-load-misses                  #   26.56% of all LL-cache accesses    (30.94%)
     5.321693509              1,076      LLC-stores                                                              (17.09%)
     5.321693509                329      LLC-store-misses                                                        (16.38%)
     5.321693509        1,59,44,023      dTLB-loads                                                              (24.39%)
     5.321693509                343      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (30.58%)
     5.321693509        1,52,80,088      branch-loads                                                            (36.81%)
     5.321693509              6,740      branch-load-misses                                                      (41.29%)
     5.332784217       50,61,43,410      cpu-cycles                                                              (30.02%)
     5.332784217        2,34,49,031      instructions                     #    0.05  insn per cycle              (36.64%)
     5.332784217             40,209      cache-references                                                        (44.01%)
     5.332784217             16,148      cache-misses                     #   40.16% of all cache refs           (51.44%)
     5.332784217          34,79,615      L1-dcache-loads                                                         (54.78%)
     5.332784217             40,143      L1-dcache-load-misses            #    1.15% of all L1-dcache accesses   (60.39%)
     5.332784217           1,52,041      L1-dcache-stores                                                        (65.25%)
     5.332784217    <not supported>      L1-dcache-store-misses                                                
     5.332784217             12,724      l2_rqsts.demand_data_rd_hit                                             (67.74%)
     5.332784217             14,321      l2_rqsts.demand_data_rd_miss                                            (29.72%)
     5.332784217             16,312      LLC-loads                                                               (27.99%)
     5.332784217              7,134      LLC-load-misses                  #   43.73% of all LL-cache accesses    (23.97%)
     5.332784217                592      LLC-stores                                                              (9.11%)
     5.332784217                 13      LLC-store-misses                                                        (7.53%)
     5.332784217          34,74,035      dTLB-loads                                                              (10.85%)
     5.332784217              4,467      dTLB-load-misses                 #    0.13% of all dTLB cache accesses  (15.78%)
     5.332784217          65,56,174      branch-loads                                                            (19.95%)
     5.332784217              2,345      branch-load-misses                                                      (24.94%)
     5.342940930       46,25,53,963      cpu-cycles                                                              (57.63%)
     5.342940930        4,48,00,731      instructions                     #    0.10  insn per cycle              (63.58%)
     5.342940930           3,29,475      cache-references                                                        (68.96%)
     5.342940930           2,56,365      cache-misses                     #   77.81% of all cache refs           (72.88%)
     5.342940930          74,76,117      L1-dcache-loads                                                         (70.19%)
     5.342940930           3,64,573      L1-dcache-load-misses            #    4.88% of all L1-dcache accesses   (64.26%)
     5.342940930           1,67,860      L1-dcache-stores                                                        (58.02%)
     5.342940930    <not supported>      L1-dcache-store-misses                                                
     5.342940930             10,290      l2_rqsts.demand_data_rd_hit                                             (53.49%)
     5.342940930              3,825      l2_rqsts.demand_data_rd_miss                                            (13.83%)
     5.342940930              3,372      LLC-loads                                                               (14.62%)
     5.342940930                784      LLC-load-misses                  #   23.25% of all LL-cache accesses    (17.84%)
     5.342940930                967      LLC-stores                                                              (12.20%)
     5.342940930                 39      LLC-store-misses                                                        (15.11%)
     5.342940930          59,20,976      dTLB-loads                                                              (24.05%)
     5.342940930                739      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (32.17%)
     5.342940930        1,43,64,710      branch-loads                                                            (40.26%)
     5.342940930              4,750      branch-load-misses                                                      (49.17%)
     5.353122267       46,30,79,067      cpu-cycles                                                              (31.64%)
     5.353122267        5,74,54,981      instructions                     #    0.12  insn per cycle              (37.05%)
     5.353122267           7,74,765      cache-references                                                        (41.86%)
     5.353122267           6,75,697      cache-misses                     #   87.21% of all cache refs           (47.82%)
     5.353122267          87,61,808      L1-dcache-loads                                                         (48.06%)
     5.353122267           5,88,084      L1-dcache-load-misses            #    6.71% of all L1-dcache accesses   (50.40%)
     5.353122267          34,60,692      L1-dcache-stores                                                        (54.15%)
     5.353122267    <not supported>      L1-dcache-store-misses                                                
     5.353122267             10,496      l2_rqsts.demand_data_rd_hit                                             (57.36%)
     5.353122267             19,742      l2_rqsts.demand_data_rd_miss                                            (30.48%)
     5.353122267             22,504      LLC-loads                                                               (30.68%)
     5.353122267             11,468      LLC-load-misses                  #   50.96% of all LL-cache accesses    (30.14%)
     5.353122267             38,612      LLC-stores                                                              (13.61%)
     5.353122267             41,228      LLC-store-misses                                                        (11.46%)
     5.353122267        1,36,55,736      dTLB-loads                                                              (15.79%)
     5.353122267              5,980      dTLB-load-misses                 #    0.04% of all dTLB cache accesses  (20.08%)
     5.353122267        1,43,99,015      branch-loads                                                            (24.18%)
     5.353122267          26,13,178      branch-load-misses                                                      (27.64%)
     5.363320689       46,06,68,705      cpu-cycles                                                              (40.95%)
     5.363320689        2,13,91,424      instructions                     #    0.05  insn per cycle              (49.17%)
     5.363320689             26,818      cache-references                                                        (57.85%)
     5.363320689              3,765      cache-misses                     #   14.04% of all cache refs           (66.47%)
     5.363320689          31,33,694      L1-dcache-loads                                                         (68.57%)
     5.363320689             16,556      L1-dcache-load-misses            #    0.53% of all L1-dcache accesses   (69.40%)
     5.363320689           1,30,074      L1-dcache-stores                                                        (69.32%)
     5.363320689    <not supported>      L1-dcache-store-misses                                                
     5.363320689              8,473      l2_rqsts.demand_data_rd_hit                                             (68.07%)
     5.363320689              2,343      l2_rqsts.demand_data_rd_miss                                            (18.48%)
     5.363320689              4,658      LLC-loads                                                               (16.66%)
     5.363320689              1,127      LLC-load-misses                  #   24.19% of all LL-cache accesses    (16.15%)
     5.363320689              1,486      LLC-stores                                                              (9.35%)
     5.363320689                 81      LLC-store-misses                                                        (9.85%)
     5.363320689          31,76,140      dTLB-loads                                                              (14.51%)
     5.363320689                270      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (19.93%)
     5.363320689          59,89,297      branch-loads                                                            (26.39%)
     5.363320689              1,990      branch-load-misses                                                      (33.61%)
     5.373498828       45,06,85,773      cpu-cycles                                                              (49.07%)
     5.373498828        2,09,53,676      instructions                     #    0.05  insn per cycle              (53.51%)
     5.373498828             32,742      cache-references                                                        (57.22%)
     5.373498828             12,323      cache-misses                     #   37.64% of all cache refs           (60.42%)
     5.373498828          30,82,978      L1-dcache-loads                                                         (57.25%)
     5.373498828             26,347      L1-dcache-load-misses            #    0.85% of all L1-dcache accesses   (53.44%)
     5.373498828           1,50,579      L1-dcache-stores                                                        (48.96%)
     5.373498828    <not supported>      L1-dcache-store-misses                                                
     5.373498828             10,714      l2_rqsts.demand_data_rd_hit                                             (46.64%)
     5.373498828              4,691      l2_rqsts.demand_data_rd_miss                                            (20.51%)
     5.373498828              3,587      LLC-loads                                                               (23.55%)
     5.373498828                404      LLC-load-misses                  #   11.26% of all LL-cache accesses    (26.47%)
     5.373498828                602      LLC-stores                                                              (14.78%)
     5.373498828                271      LLC-store-misses                                                        (15.50%)
     5.373498828          31,09,073      dTLB-loads                                                              (24.50%)
     5.373498828              1,154      dTLB-load-misses                 #    0.04% of all dTLB cache accesses  (32.39%)
     5.373498828          58,80,615      branch-loads                                                            (38.80%)
     5.373498828              1,932      branch-load-misses                                                      (44.66%)
     5.383783977       45,46,13,481      cpu-cycles                                                              (27.68%)
     5.383783977        5,04,54,174      instructions                     #    0.11  insn per cycle              (34.53%)
     5.383783977          15,31,209      cache-references                                                        (41.76%)
     5.383783977           7,06,699      cache-misses                     #   46.15% of all cache refs           (49.39%)
     5.383783977        1,08,58,650      L1-dcache-loads                                                         (53.97%)
     5.383783977          30,29,700      L1-dcache-load-misses            #   27.90% of all L1-dcache accesses   (60.91%)
     5.383783977           8,93,137      L1-dcache-stores                                                        (67.02%)
     5.383783977    <not supported>      L1-dcache-store-misses                                                
     5.383783977          19,20,651      l2_rqsts.demand_data_rd_hit                                             (71.67%)
     5.383783977          13,07,441      l2_rqsts.demand_data_rd_miss                                            (33.19%)
     5.383783977          14,81,451      LLC-loads                                                               (28.90%)
     5.383783977           1,54,286      LLC-load-misses                  #   10.41% of all LL-cache accesses    (23.63%)
     5.383783977              5,982      LLC-stores                                                              (7.56%)
     5.383783977              1,357      LLC-store-misses                                                        (6.63%)
     5.383783977        2,30,86,218      dTLB-loads                                                              (9.53%)
     5.383783977             39,672      dTLB-load-misses                 #    0.17% of all dTLB cache accesses  (13.45%)
     5.383783977        1,64,95,568      branch-loads                                                            (18.12%)
     5.383783977          14,25,815      branch-load-misses                                                      (22.17%)
     5.397789205       61,84,43,114      cpu-cycles                                                              (45.58%)
     5.397789205       13,74,49,575      instructions                     #    0.22  insn per cycle              (52.27%)
     5.397789205          60,47,566      cache-references                                                        (58.30%)
     5.397789205          25,88,315      cache-misses                     #   42.80% of all cache refs           (63.63%)
     5.397789205        3,51,23,877      L1-dcache-loads                                                         (62.66%)
     5.397789205        1,12,28,662      L1-dcache-load-misses            #   31.97% of all L1-dcache accesses   (60.83%)
     5.397789205          27,39,562      L1-dcache-stores                                                        (60.14%)
     5.397789205    <not supported>      L1-dcache-store-misses                                                
     5.397789205          61,74,603      l2_rqsts.demand_data_rd_hit                                             (58.91%)
     5.397789205          21,56,512      l2_rqsts.demand_data_rd_miss                                            (20.68%)
     5.397789205          23,28,690      LLC-loads                                                               (20.71%)
     5.397789205           2,41,488      LLC-load-misses                  #   10.37% of all LL-cache accesses    (21.28%)
     5.397789205              8,482      LLC-stores                                                              (11.84%)
     5.397789205              1,576      LLC-store-misses                                                        (12.50%)
     5.397789205        3,67,52,003      dTLB-loads                                                              (18.53%)
     5.397789205             69,696      dTLB-load-misses                 #    0.19% of all dTLB cache accesses  (24.49%)
     5.397789205        3,04,82,699      branch-loads                                                            (31.03%)
     5.397789205          36,39,209      branch-load-misses                                                      (38.17%)
     5.407991551       45,33,14,573      cpu-cycles                                                              (43.53%)
     5.407991551        8,24,55,874      instructions                     #    0.18  insn per cycle              (47.92%)
     5.407991551          30,73,866      cache-references                                                        (51.95%)
     5.407991551          15,94,111      cache-misses                     #   51.86% of all cache refs           (56.52%)
     5.407991551        2,15,95,517      L1-dcache-loads                                                         (54.49%)
     5.407991551          29,07,576      L1-dcache-load-misses            #   13.46% of all L1-dcache accesses   (51.97%)
     5.407991551          37,08,849      L1-dcache-stores                                                        (49.38%)
     5.407991551    <not supported>      L1-dcache-store-misses                                                
     5.407991551           5,30,668      l2_rqsts.demand_data_rd_hit                                             (49.00%)
     5.407991551          11,63,099      l2_rqsts.demand_data_rd_miss                                            (21.97%)
     5.407991551          12,62,835      LLC-loads                                                               (24.83%)
     5.407991551           5,76,926      LLC-load-misses                  #   45.68% of all LL-cache accesses    (28.21%)
     5.407991551             22,449      LLC-stores                                                              (15.64%)
     5.407991551                904      LLC-store-misses                                                        (14.93%)
     5.407991551        2,26,37,787      dTLB-loads                                                              (22.34%)
     5.407991551           1,15,893      dTLB-load-misses                 #    0.51% of all dTLB cache accesses  (29.02%)
     5.407991551        1,60,37,418      branch-loads                                                            (34.12%)
     5.407991551          29,92,895      branch-load-misses                                                      (39.57%)
     5.418247114       46,68,23,917      cpu-cycles                                                              (32.99%)
     5.418247114        2,21,55,629      instructions                     #    0.05  insn per cycle              (39.20%)
     5.418247114             69,646      cache-references                                                        (46.75%)
     5.418247114             14,115      cache-misses                     #   20.27% of all cache refs           (54.70%)
     5.418247114          32,40,694      L1-dcache-loads                                                         (58.12%)
     5.418247114             36,617      L1-dcache-load-misses            #    1.13% of all L1-dcache accesses   (61.21%)
     5.418247114           1,46,676      L1-dcache-stores                                                        (65.17%)
     5.418247114    <not supported>      L1-dcache-store-misses                                                
     5.418247114              8,956      l2_rqsts.demand_data_rd_hit                                             (66.77%)
     5.418247114              4,107      l2_rqsts.demand_data_rd_miss                                            (28.02%)
     5.418247114              2,514      LLC-loads                                                               (26.09%)
     5.418247114                330      LLC-load-misses                  #   13.13% of all LL-cache accesses    (22.41%)
     5.418247114                464      LLC-stores                                                              (8.61%)
     5.418247114                252      LLC-store-misses                                                        (8.32%)
     5.418247114          31,81,762      dTLB-loads                                                              (12.48%)
     5.418247114                438      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (17.54%)
     5.418247114          60,19,800      branch-loads                                                            (22.65%)
     5.418247114              5,355      branch-load-misses                                                      (27.13%)
     5.428400929       45,43,80,857      cpu-cycles                                                              (49.46%)
     5.428400929        9,54,01,092      instructions                     #    0.21  insn per cycle              (55.47%)
     5.428400929          10,14,462      cache-references                                                        (60.95%)
     5.428400929           7,74,240      cache-misses                     #   76.32% of all cache refs           (65.77%)
     5.428400929        2,11,97,719      L1-dcache-loads                                                         (63.43%)
     5.428400929           7,08,105      L1-dcache-load-misses            #    3.34% of all L1-dcache accesses   (61.01%)
     5.428400929           2,05,283      L1-dcache-stores                                                        (57.82%)
     5.428400929    <not supported>      L1-dcache-store-misses                                                
     5.428400929             63,292      l2_rqsts.demand_data_rd_hit                                             (55.92%)
     5.428400929           1,88,368      l2_rqsts.demand_data_rd_miss                                            (20.20%)
     5.428400929           2,24,403      LLC-loads                                                               (20.35%)
     5.428400929           1,56,504      LLC-load-misses                  #   69.74% of all LL-cache accesses    (21.67%)
     5.428400929             10,703      LLC-stores                                                              (11.77%)
     5.428400929              1,123      LLC-store-misses                                                        (13.17%)
     5.428400929        1,95,29,361      dTLB-loads                                                              (20.46%)
     5.428400929             58,031      dTLB-load-misses                 #    0.30% of all dTLB cache accesses  (27.39%)
     5.428400929        1,93,31,511      branch-loads                                                            (34.55%)
     5.428400929          21,42,680      branch-load-misses                                                      (42.39%)
     5.438596166       46,44,29,522      cpu-cycles                                                              (38.64%)
     5.438596166        2,10,19,589      instructions                     #    0.05  insn per cycle              (43.15%)
     5.438596166             87,544      cache-references                                                        (46.76%)
     5.438596166             56,889      cache-misses                     #   64.98% of all cache refs           (50.99%)
     5.438596166          31,91,767      L1-dcache-loads                                                         (49.30%)
     5.438596166             77,411      L1-dcache-load-misses            #    2.43% of all L1-dcache accesses   (48.72%)
     5.438596166           1,38,095      L1-dcache-stores                                                        (48.96%)
     5.438596166    <not supported>      L1-dcache-store-misses                                                
     5.438596166             14,059      l2_rqsts.demand_data_rd_hit                                             (50.37%)
     5.438596166             43,065      l2_rqsts.demand_data_rd_miss                                            (26.94%)
     5.438596166             49,394      LLC-loads                                                               (29.76%)
     5.438596166             37,674      LLC-load-misses                  #   76.27% of all LL-cache accesses    (30.52%)
     5.438596166              1,007      LLC-stores                                                              (14.99%)
     5.438596166                 88      LLC-store-misses                                                        (13.61%)
     5.438596166          31,87,023      dTLB-loads                                                              (20.57%)
     5.438596166             47,087      dTLB-load-misses                 #    1.48% of all dTLB cache accesses  (26.14%)
     5.438596166          58,73,130      branch-loads                                                            (32.11%)
     5.438596166              2,581      branch-load-misses                                                      (35.10%)
     5.448785835       46,50,82,637      cpu-cycles                                                              (41.15%)
     5.448785835        2,16,57,064      instructions                     #    0.05  insn per cycle              (48.61%)
     5.448785835             30,819      cache-references                                                        (57.50%)
     5.448785835              8,499      cache-misses                     #   27.58% of all cache refs           (65.56%)
     5.448785835          31,91,528      L1-dcache-loads                                                         (68.13%)
     5.448785835             24,653      L1-dcache-load-misses            #    0.77% of all L1-dcache accesses   (69.93%)
     5.448785835           1,37,083      L1-dcache-stores                                                        (71.48%)
     5.448785835    <not supported>      L1-dcache-store-misses                                                
     5.448785835             11,277      l2_rqsts.demand_data_rd_hit                                             (70.66%)
     5.448785835              2,371      l2_rqsts.demand_data_rd_miss                                            (20.75%)
     5.448785835              2,150      LLC-loads                                                               (18.18%)
     5.448785835                442      LLC-load-misses                  #   20.56% of all LL-cache accesses    (16.51%)
     5.448785835              1,003      LLC-stores                                                              (8.27%)
     5.448785835                 48      LLC-store-misses                                                        (8.23%)
     5.448785835          32,44,147      dTLB-loads                                                              (12.02%)
     5.448785835                442      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (17.39%)
     5.448785835          60,74,363      branch-loads                                                            (23.06%)
     5.448785835              2,066      branch-load-misses                                                      (31.98%)
     5.458962744       46,36,58,202      cpu-cycles                                                              (43.65%)
     5.458962744        6,85,01,463      instructions                     #    0.15  insn per cycle              (49.01%)
     5.458962744           9,38,547      cache-references                                                        (53.71%)
     5.458962744           8,98,609      cache-misses                     #   95.74% of all cache refs           (58.19%)
     5.458962744        1,25,80,270      L1-dcache-loads                                                         (57.36%)
     5.458962744           9,93,077      L1-dcache-load-misses            #    7.89% of all L1-dcache accesses   (55.28%)
     5.458962744          41,14,819      L1-dcache-stores                                                        (53.27%)
     5.458962744    <not supported>      L1-dcache-store-misses                                                
     5.458962744             11,602      l2_rqsts.demand_data_rd_hit                                             (52.41%)
     5.458962744             12,045      l2_rqsts.demand_data_rd_miss                                            (22.93%)
     5.458962744             11,227      LLC-loads                                                               (24.15%)
     5.458962744              3,680      LLC-load-misses                  #   32.78% of all LL-cache accesses    (25.19%)
     5.458962744              8,920      LLC-stores                                                              (12.48%)
     5.458962744             13,761      LLC-store-misses                                                        (14.00%)
     5.458962744        1,14,59,909      dTLB-loads                                                              (21.38%)
     5.458962744              3,234      dTLB-load-misses                 #    0.03% of all dTLB cache accesses  (27.92%)
     5.458962744        1,87,06,132      branch-loads                                                            (33.57%)
     5.458962744          14,96,504      branch-load-misses                                                      (38.86%)
     5.469456903       46,72,45,370      cpu-cycles                                                              (32.10%)
     5.469456903        3,32,37,063      instructions                     #    0.07  insn per cycle              (37.21%)
     5.469456903           3,24,121      cache-references                                                        (43.86%)
     5.469456903           2,11,228      cache-misses                     #   65.17% of all cache refs           (50.65%)
     5.469456903          50,72,220      L1-dcache-loads                                                         (51.75%)
     5.469456903           2,44,343      L1-dcache-load-misses            #    4.82% of all L1-dcache accesses   (54.99%)
     5.469456903          10,67,458      L1-dcache-stores                                                        (58.53%)
     5.469456903    <not supported>      L1-dcache-store-misses                                                
     5.469456903              9,485      l2_rqsts.demand_data_rd_hit                                             (60.88%)
     5.469456903             11,466      l2_rqsts.demand_data_rd_miss                                            (29.67%)
     5.469456903             10,294      LLC-loads                                                               (29.16%)
     5.469456903              7,182      LLC-load-misses                  #   69.77% of all LL-cache accesses    (28.08%)
     5.469456903             15,913      LLC-stores                                                              (11.95%)
     5.469456903              5,563      LLC-store-misses                                                        (9.45%)
     5.469456903          57,29,819      dTLB-loads                                                              (13.59%)
     5.469456903              2,689      dTLB-load-misses                 #    0.05% of all dTLB cache accesses  (18.59%)
     5.469456903          79,37,345      branch-loads                                                            (24.11%)
     5.469456903           4,53,881      branch-load-misses                                                      (27.95%)
     5.479758788       46,09,32,614      cpu-cycles                                                              (53.80%)
     5.479758788        2,17,35,672      instructions                     #    0.05  insn per cycle              (60.99%)
     5.479758788             37,247      cache-references                                                        (66.88%)
     5.479758788             13,091      cache-misses                     #   35.15% of all cache refs           (72.37%)
     5.479758788          32,44,012      L1-dcache-loads                                                         (70.36%)
     5.479758788             34,904      L1-dcache-load-misses            #    1.08% of all L1-dcache accesses   (66.58%)
     5.479758788           2,15,554      L1-dcache-stores                                                        (61.47%)
     5.479758788    <not supported>      L1-dcache-store-misses                                                
     5.479758788             15,363      l2_rqsts.demand_data_rd_hit                                             (58.16%)
     5.479758788              6,764      l2_rqsts.demand_data_rd_miss                                            (15.14%)
     5.479758788             11,071      LLC-loads                                                               (15.17%)
     5.479758788              4,854      LLC-load-misses                  #   43.84% of all LL-cache accesses    (16.44%)
     5.479758788              1,628      LLC-stores                                                              (10.68%)
     5.479758788                346      LLC-store-misses                                                        (13.87%)
     5.479758788          32,40,154      dTLB-loads                                                              (21.95%)
     5.479758788              7,997      dTLB-load-misses                 #    0.25% of all dTLB cache accesses  (29.15%)
     5.479758788          60,45,711      branch-loads                                                            (36.67%)
     5.479758788              3,794      branch-load-misses                                                      (45.65%)
     5.490011162       43,95,62,367      cpu-cycles                                                              (33.59%)
     5.490011162        6,19,46,219      instructions                     #    0.14  insn per cycle              (38.55%)
     5.490011162          21,09,180      cache-references                                                        (43.75%)
     5.490011162           8,79,290      cache-misses                     #   41.69% of all cache refs           (49.37%)
     5.490011162        1,34,11,669      L1-dcache-loads                                                         (50.96%)
     5.490011162          36,14,103      L1-dcache-load-misses            #   26.95% of all L1-dcache accesses   (54.02%)
     5.490011162           9,53,419      L1-dcache-stores                                                        (56.37%)
     5.490011162    <not supported>      L1-dcache-store-misses                                                
     5.490011162          18,32,274      l2_rqsts.demand_data_rd_hit                                             (57.51%)
     5.490011162           6,38,015      l2_rqsts.demand_data_rd_miss                                            (28.91%)
     5.490011162           7,81,332      LLC-loads                                                               (28.41%)
     5.490011162             92,596      LLC-load-misses                  #   11.85% of all LL-cache accesses    (27.64%)
     5.490011162              4,359      LLC-stores                                                              (12.73%)
     5.490011162              1,703      LLC-store-misses                                                        (10.80%)
     5.490011162        1,52,43,586      dTLB-loads                                                              (16.05%)
     5.490011162             25,697      dTLB-load-misses                 #    0.17% of all dTLB cache accesses  (21.93%)
     5.490011162        1,44,11,629      branch-loads                                                            (25.75%)
     5.490011162          13,76,705      branch-load-misses                                                      (29.32%)
     5.500425346       46,21,19,119      cpu-cycles                                                              (38.80%)
     5.500425346       13,28,35,780      instructions                     #    0.29  insn per cycle              (45.68%)
     5.500425346          60,58,729      cache-references                                                        (53.50%)
     5.500425346          25,60,437      cache-misses                     #   42.26% of all cache refs           (60.35%)
     5.500425346        3,50,97,116      L1-dcache-loads                                                         (61.45%)
     5.500425346        1,16,91,103      L1-dcache-load-misses            #   33.31% of all L1-dcache accesses   (61.49%)
     5.500425346          27,07,839      L1-dcache-stores                                                        (61.60%)
     5.500425346    <not supported>      L1-dcache-store-misses                                                
     5.500425346          70,74,193      l2_rqsts.demand_data_rd_hit                                             (62.71%)
     5.500425346          25,74,624      l2_rqsts.demand_data_rd_miss                                            (23.51%)
     5.500425346          27,13,886      LLC-loads                                                               (23.76%)
     5.500425346           2,59,584      LLC-load-misses                  #    9.57% of all LL-cache accesses    (23.17%)
     5.500425346              9,696      LLC-stores                                                              (9.68%)
     5.500425346                931      LLC-store-misses                                                        (9.88%)
     5.500425346        3,52,56,270      dTLB-loads                                                              (15.23%)
     5.500425346             61,979      dTLB-load-misses                 #    0.18% of all dTLB cache accesses  (20.95%)
     5.500425346        2,84,26,123      branch-loads                                                            (26.42%)
     5.500425346          33,49,978      branch-load-misses                                                      (32.23%)
     5.511832137       51,93,74,945      cpu-cycles                                                              (45.55%)
     5.511832137        3,26,51,863      instructions                     #    0.06  insn per cycle              (51.17%)
     5.511832137           5,47,256      cache-references                                                        (56.31%)
     5.511832137           2,95,864      cache-misses                     #   54.06% of all cache refs           (61.44%)
     5.511832137          73,52,855      L1-dcache-loads                                                         (59.89%)
     5.511832137           9,81,238      L1-dcache-load-misses            #   13.34% of all L1-dcache accesses   (57.82%)
     5.511832137           8,95,567      L1-dcache-stores                                                        (55.53%)
     5.511832137    <not supported>      L1-dcache-store-misses                                                
     5.511832137           3,59,620      l2_rqsts.demand_data_rd_hit                                             (53.85%)
     5.511832137           3,06,058      l2_rqsts.demand_data_rd_miss                                            (20.83%)
     5.511832137           2,44,364      LLC-loads                                                               (21.63%)
     5.511832137             83,570      LLC-load-misses                  #   34.20% of all LL-cache accesses    (23.32%)
     5.511832137              3,680      LLC-stores                                                              (13.28%)
     5.511832137                151      LLC-store-misses                                                        (13.88%)
     5.511832137          54,31,306      dTLB-loads                                                              (21.09%)
     5.511832137             12,044      dTLB-load-misses                 #    0.22% of all dTLB cache accesses  (27.79%)
     5.511832137          82,91,715      branch-loads                                                            (34.21%)
     5.511832137           4,01,116      branch-load-misses                                                      (39.99%)
     5.522151896       46,75,21,024      cpu-cycles                                                              (40.78%)
     5.522151896        6,42,72,942      instructions                     #    0.14  insn per cycle              (45.21%)
     5.522151896          22,56,647      cache-references                                                        (49.93%)
     5.522151896          12,59,598      cache-misses                     #   55.82% of all cache refs           (55.14%)
     5.522151896        1,84,63,881      L1-dcache-loads                                                         (53.63%)
     5.522151896          26,12,763      L1-dcache-load-misses            #   14.15% of all L1-dcache accesses   (53.17%)
     5.522151896          34,92,744      L1-dcache-stores                                                        (54.48%)
     5.522151896    <not supported>      L1-dcache-store-misses                                                
     5.522151896           5,34,071      l2_rqsts.demand_data_rd_hit                                             (55.48%)
     5.522151896          12,43,093      l2_rqsts.demand_data_rd_miss                                            (25.93%)
     5.522151896          12,41,687      LLC-loads                                                               (26.68%)
     5.522151896           5,58,887      LLC-load-misses                  #   45.01% of all LL-cache accesses    (26.29%)
     5.522151896             17,322      LLC-stores                                                              (13.58%)
     5.522151896                426      LLC-store-misses                                                        (13.60%)
     5.522151896        1,66,01,109      dTLB-loads                                                              (19.30%)
     5.522151896             74,414      dTLB-load-misses                 #    0.45% of all dTLB cache accesses  (24.88%)
     5.522151896        1,26,78,994      branch-loads                                                            (30.26%)
     5.522151896          19,03,651      branch-load-misses                                                      (35.72%)
     5.532360705       46,41,29,921      cpu-cycles                                                              (40.37%)
     5.532360705        7,51,38,482      instructions                     #    0.16  insn per cycle              (48.41%)
     5.532360705          14,57,561      cache-references                                                        (55.68%)
     5.532360705          11,29,162      cache-misses                     #   77.47% of all cache refs           (62.48%)
     5.532360705        1,33,06,608      L1-dcache-loads                                                         (64.83%)
     5.532360705          10,19,942      L1-dcache-load-misses            #    7.66% of all L1-dcache accesses   (66.97%)
     5.532360705           2,02,929      L1-dcache-stores                                                        (67.90%)
     5.532360705    <not supported>      L1-dcache-store-misses                                                
     5.532360705             70,804      l2_rqsts.demand_data_rd_hit                                             (67.97%)
     5.532360705             87,949      l2_rqsts.demand_data_rd_miss                                            (22.93%)
     5.532360705           1,10,621      LLC-loads                                                               (19.87%)
     5.532360705             76,188      LLC-load-misses                  #   68.87% of all LL-cache accesses    (18.02%)
     5.532360705              8,709      LLC-stores                                                              (8.51%)
     5.532360705                726      LLC-store-misses                                                        (9.08%)
     5.532360705        1,43,27,956      dTLB-loads                                                              (14.06%)
     5.532360705             58,247      dTLB-load-misses                 #    0.41% of all dTLB cache accesses  (19.55%)
     5.532360705        1,61,93,626      branch-loads                                                            (25.40%)
     5.532360705          24,88,064      branch-load-misses                                                      (32.16%)
#           time             counts unit events
     5.542543696       46,39,93,863      cpu-cycles                                                              (45.59%)
     5.542543696        4,35,68,397      instructions                     #    0.09  insn per cycle              (50.57%)
     5.542543696             94,612      cache-references                                                        (54.73%)
     5.542543696             58,777      cache-misses                     #   62.12% of all cache refs           (59.58%)
     5.542543696        1,21,70,959      L1-dcache-loads                                                         (57.99%)
     5.542543696           1,02,298      L1-dcache-load-misses            #    0.84% of all L1-dcache accesses   (56.75%)
     5.542543696           1,48,853      L1-dcache-stores                                                        (54.59%)
     5.542543696    <not supported>      L1-dcache-store-misses                                                
     5.542543696             22,630      l2_rqsts.demand_data_rd_hit                                             (53.30%)
     5.542543696              5,453      l2_rqsts.demand_data_rd_miss                                            (20.37%)
     5.542543696             27,033      LLC-loads                                                               (22.45%)
     5.542543696             33,404      LLC-load-misses                  #  123.57% of all LL-cache accesses    (24.80%)
     5.542543696              1,539      LLC-stores                                                              (14.16%)
     5.542543696                 44      LLC-store-misses                                                        (13.58%)
     5.542543696          81,99,340      dTLB-loads                                                              (20.60%)
     5.542543696             30,059      dTLB-load-misses                 #    0.37% of all dTLB cache accesses  (27.02%)
     5.542543696          99,05,834      branch-loads                                                            (34.03%)
     5.542543696              9,847      branch-load-misses                                                      (40.16%)
     5.552743498       48,62,31,694      cpu-cycles                                                              (30.78%)
     5.552743498        8,37,86,326      instructions                     #    0.17  insn per cycle              (35.38%)
     5.552743498          18,25,001      cache-references                                                        (41.48%)
     5.552743498          12,14,885      cache-misses                     #   66.57% of all cache refs           (48.30%)
     5.552743498        1,52,28,811      L1-dcache-loads                                                         (49.78%)
     5.552743498          16,80,226      L1-dcache-load-misses            #   11.03% of all L1-dcache accesses   (51.00%)
     5.552743498          34,85,194      L1-dcache-stores                                                        (54.97%)
     5.552743498    <not supported>      L1-dcache-store-misses                                                
     5.552743498           4,41,244      l2_rqsts.demand_data_rd_hit                                             (58.57%)
     5.552743498           1,88,327      l2_rqsts.demand_data_rd_miss                                            (30.35%)
     5.552743498           2,63,481      LLC-loads                                                               (31.75%)
     5.552743498             51,107      LLC-load-misses                  #   19.40% of all LL-cache accesses    (30.94%)
     5.552743498             40,578      LLC-stores                                                              (12.16%)
     5.552743498             36,731      LLC-store-misses                                                        (10.47%)
     5.552743498        2,39,42,616      dTLB-loads                                                              (14.18%)
     5.552743498             39,515      dTLB-load-misses                 #    0.17% of all dTLB cache accesses  (18.44%)
     5.552743498        2,41,00,744      branch-loads                                                            (22.83%)
     5.552743498          28,09,656      branch-load-misses                                                      (26.58%)
     5.563103795       48,17,98,679      cpu-cycles                                                              (51.82%)
     5.563103795       11,04,71,119      instructions                     #    0.23  insn per cycle              (58.95%)
     5.563103795          56,66,638      cache-references                                                        (65.84%)
     5.563103795          26,48,263      cache-misses                     #   46.73% of all cache refs           (71.03%)
     5.563103795        3,13,23,741      L1-dcache-loads                                                         (70.02%)
     5.563103795          98,06,635      L1-dcache-load-misses            #   31.31% of all L1-dcache accesses   (68.30%)
     5.563103795          38,07,095      L1-dcache-stores                                                        (63.88%)
     5.563103795    <not supported>      L1-dcache-store-misses                                                
     5.563103795          53,80,463      l2_rqsts.demand_data_rd_hit                                             (60.41%)
     5.563103795          22,26,334      l2_rqsts.demand_data_rd_miss                                            (17.07%)
     5.563103795          23,52,941      LLC-loads                                                               (16.59%)
     5.563103795           2,84,966      LLC-load-misses                  #   12.11% of all LL-cache accesses    (16.90%)
     5.563103795             11,612      LLC-stores                                                              (9.13%)
     5.563103795                674      LLC-store-misses                                                        (10.68%)
     5.563103795        3,10,82,440      dTLB-loads                                                              (19.09%)
     5.563103795             70,564      dTLB-load-misses                 #    0.23% of all dTLB cache accesses  (26.81%)
     5.563103795        2,29,34,472      branch-loads                                                            (34.78%)
     5.563103795          36,36,120      branch-load-misses                                                      (43.16%)
     5.574208810       47,22,21,119      cpu-cycles                                                              (37.93%)
     5.574208810        6,07,22,682      instructions                     #    0.13  insn per cycle              (42.33%)
     5.574208810          21,02,371      cache-references                                                        (46.74%)
     5.574208810          10,34,210      cache-misses                     #   49.19% of all cache refs           (52.96%)
     5.574208810        1,54,24,848      L1-dcache-loads                                                         (51.66%)
     5.574208810          26,85,230      L1-dcache-load-misses            #   17.41% of all L1-dcache accesses   (51.22%)
     5.574208810          18,68,381      L1-dcache-stores                                                        (52.32%)
     5.574208810    <not supported>      L1-dcache-store-misses                                                
     5.574208810          10,54,467      l2_rqsts.demand_data_rd_hit                                             (54.10%)
     5.574208810           5,48,546      l2_rqsts.demand_data_rd_miss                                            (26.31%)
     5.574208810           7,34,156      LLC-loads                                                               (27.21%)
     5.574208810           2,56,496      LLC-load-misses                  #   34.94% of all LL-cache accesses    (28.00%)
     5.574208810             11,495      LLC-stores                                                              (14.94%)
     5.574208810                863      LLC-store-misses                                                        (14.13%)
     5.574208810        1,36,32,205      dTLB-loads                                                              (19.71%)
     5.574208810             69,574      dTLB-load-misses                 #    0.51% of all dTLB cache accesses  (24.99%)
     5.574208810        1,23,30,340      branch-loads                                                            (29.48%)
     5.574208810          18,87,509      branch-load-misses                                                      (33.87%)
     5.584591835       44,44,70,620      cpu-cycles                                                              (41.76%)
     5.584591835        6,53,63,151      instructions                     #    0.15  insn per cycle              (48.81%)
     5.584591835          19,20,334      cache-references                                                        (55.96%)
     5.584591835          11,54,774      cache-misses                     #   60.13% of all cache refs           (61.93%)
     5.584591835        1,58,59,987      L1-dcache-loads                                                         (62.84%)
     5.584591835          18,89,266      L1-dcache-load-misses            #   11.91% of all L1-dcache accesses   (63.97%)
     5.584591835          16,91,737      L1-dcache-stores                                                        (63.77%)
     5.584591835    <not supported>      L1-dcache-store-misses                                                
     5.584591835           2,55,226      l2_rqsts.demand_data_rd_hit                                             (62.33%)
     5.584591835           6,41,663      l2_rqsts.demand_data_rd_miss                                            (21.53%)
     5.584591835           6,20,549      LLC-loads                                                               (20.45%)
     5.584591835           3,15,938      LLC-load-misses                  #   50.91% of all LL-cache accesses    (20.59%)
     5.584591835             14,392      LLC-stores                                                              (10.64%)
     5.584591835                519      LLC-store-misses                                                        (10.19%)
     5.584591835        1,75,04,716      dTLB-loads                                                              (15.71%)
     5.584591835             98,952      dTLB-load-misses                 #    0.57% of all dTLB cache accesses  (21.79%)
     5.584591835        1,50,13,732      branch-loads                                                            (28.48%)
     5.584591835          25,92,745      branch-load-misses                                                      (34.94%)
     5.595798811       48,75,86,919      cpu-cycles                                                              (40.60%)
     5.595798811        9,27,38,317      instructions                     #    0.19  insn per cycle              (45.77%)
     5.595798811           5,81,673      cache-references                                                        (51.03%)
     5.595798811           4,53,116      cache-misses                     #   77.90% of all cache refs           (57.07%)
     5.595798811        1,83,26,099      L1-dcache-loads                                                         (58.70%)
     5.595798811           4,75,664      L1-dcache-load-misses            #    2.60% of all L1-dcache accesses   (57.96%)
     5.595798811           2,20,773      L1-dcache-stores                                                        (57.95%)
     5.595798811    <not supported>      L1-dcache-store-misses                                                
     5.595798811             78,602      l2_rqsts.demand_data_rd_hit                                             (58.80%)
     5.595798811             70,255      l2_rqsts.demand_data_rd_miss                                            (24.09%)
     5.595798811             83,495      LLC-loads                                                               (24.80%)
     5.595798811             62,831      LLC-load-misses                  #   75.25% of all LL-cache accesses    (24.88%)
     5.595798811              5,529      LLC-stores                                                              (11.19%)
     5.595798811                864      LLC-store-misses                                                        (11.11%)
     5.595798811        2,02,12,458      dTLB-loads                                                              (17.12%)
     5.595798811             26,791      dTLB-load-misses                 #    0.13% of all dTLB cache accesses  (23.06%)
     5.595798811        1,83,28,692      branch-loads                                                            (28.88%)
     5.595798811          11,02,277      branch-load-misses                                                      (34.92%)
     5.606128318       46,53,51,900      cpu-cycles                                                              (40.91%)
     5.606128318        2,88,77,911      instructions                     #    0.06  insn per cycle              (47.45%)
     5.606128318             53,470      cache-references                                                        (53.13%)
     5.606128318             25,695      cache-misses                     #   48.05% of all cache refs           (59.33%)
     5.606128318          48,29,596      L1-dcache-loads                                                         (57.93%)
     5.606128318             51,592      L1-dcache-load-misses            #    1.07% of all L1-dcache accesses   (57.84%)
     5.606128318           1,38,015      L1-dcache-stores                                                        (58.38%)
     5.606128318    <not supported>      L1-dcache-store-misses                                                
     5.606128318             11,108      l2_rqsts.demand_data_rd_hit                                             (58.70%)
     5.606128318             30,827      l2_rqsts.demand_data_rd_miss                                            (23.72%)
     5.606128318             42,843      LLC-loads                                                               (23.80%)
     5.606128318             34,641      LLC-load-misses                  #   80.86% of all LL-cache accesses    (23.31%)
     5.606128318                945      LLC-stores                                                              (12.16%)
     5.606128318                158      LLC-store-misses                                                        (12.64%)
     5.606128318          31,54,134      dTLB-loads                                                              (18.36%)
     5.606128318             11,799      dTLB-load-misses                 #    0.37% of all dTLB cache accesses  (23.77%)
     5.606128318          78,72,134      branch-loads                                                            (29.44%)
     5.606128318              3,134      branch-load-misses                                                      (34.77%)
     5.617799806       52,99,68,589      cpu-cycles                                                              (41.88%)
     5.617799806        4,13,45,294      instructions                     #    0.08  insn per cycle              (47.84%)
     5.617799806           2,80,628      cache-references                                                        (53.74%)
     5.617799806           2,30,923      cache-misses                     #   82.29% of all cache refs           (59.24%)
     5.617799806          74,93,529      L1-dcache-loads                                                         (59.48%)
     5.617799806           2,81,274      L1-dcache-load-misses            #    3.75% of all L1-dcache accesses   (59.54%)
     5.617799806           1,65,819      L1-dcache-stores                                                        (59.19%)
     5.617799806    <not supported>      L1-dcache-store-misses                                                
     5.617799806             11,231      l2_rqsts.demand_data_rd_hit                                             (59.15%)
     5.617799806              5,710      l2_rqsts.demand_data_rd_miss                                            (23.83%)
     5.617799806              6,607      LLC-loads                                                               (23.05%)
     5.617799806              3,481      LLC-load-misses                  #   52.69% of all LL-cache accesses    (22.69%)
     5.617799806              1,248      LLC-stores                                                              (11.13%)
     5.617799806                393      LLC-store-misses                                                        (12.21%)
     5.617799806          72,72,219      dTLB-loads                                                              (18.08%)
     5.617799806                594      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (24.06%)
     5.617799806        1,53,92,129      branch-loads                                                            (30.78%)
     5.617799806              3,244      branch-load-misses                                                      (36.33%)
     5.627980423       46,11,89,277      cpu-cycles                                                              (41.63%)
     5.627980423        5,89,14,083      instructions                     #    0.13  insn per cycle              (47.18%)
     5.627980423           9,19,830      cache-references                                                        (52.77%)
     5.627980423           7,75,227      cache-misses                     #   84.28% of all cache refs           (58.32%)
     5.627980423        1,08,10,605      L1-dcache-loads                                                         (57.44%)
     5.627980423           8,53,825      L1-dcache-load-misses            #    7.90% of all L1-dcache accesses   (58.19%)
     5.627980423          40,84,670      L1-dcache-stores                                                        (59.01%)
     5.627980423    <not supported>      L1-dcache-store-misses                                                
     5.627980423             10,241      l2_rqsts.demand_data_rd_hit                                             (58.41%)
     5.627980423             15,157      l2_rqsts.demand_data_rd_miss                                            (24.48%)
     5.627980423             15,725      LLC-loads                                                               (24.01%)
     5.627980423              9,097      LLC-load-misses                  #   57.85% of all LL-cache accesses    (23.61%)
     5.627980423             27,906      LLC-stores                                                              (12.29%)
     5.627980423             31,949      LLC-store-misses                                                        (11.81%)
     5.627980423        1,43,82,552      dTLB-loads                                                              (17.38%)
     5.627980423              6,874      dTLB-load-misses                 #    0.05% of all dTLB cache accesses  (23.60%)
     5.627980423        1,48,87,224      branch-loads                                                            (29.06%)
     5.627980423          24,70,494      branch-load-misses                                                      (35.39%)
     5.638178760       45,08,89,968      cpu-cycles                                                              (40.67%)
     5.638178760        2,14,51,528      instructions                     #    0.05  insn per cycle              (46.33%)
     5.638178760             78,713      cache-references                                                        (52.04%)
     5.638178760             34,943      cache-misses                     #   44.39% of all cache refs           (58.24%)
     5.638178760          31,95,738      L1-dcache-loads                                                         (59.10%)
     5.638178760             57,860      L1-dcache-load-misses            #    1.81% of all L1-dcache accesses   (59.44%)
     5.638178760           2,24,775      L1-dcache-stores                                                        (59.46%)
     5.638178760    <not supported>      L1-dcache-store-misses                                                
     5.638178760             13,761      l2_rqsts.demand_data_rd_hit                                             (60.15%)
     5.638178760             12,427      l2_rqsts.demand_data_rd_miss                                            (22.98%)
     5.638178760             51,313      LLC-loads                                                               (23.37%)
     5.638178760             32,750      LLC-load-misses                  #   63.82% of all LL-cache accesses    (23.97%)
     5.638178760              1,774      LLC-stores                                                              (11.95%)
     5.638178760                366      LLC-store-misses                                                        (10.90%)
     5.638178760          31,51,583      dTLB-loads                                                              (16.60%)
     5.638178760              2,499      dTLB-load-misses                 #    0.08% of all dTLB cache accesses  (22.12%)
     5.638178760          59,02,730      branch-loads                                                            (28.31%)
     5.638178760              7,375      branch-load-misses                                                      (34.82%)
     5.649790538       51,44,64,672      cpu-cycles                                                              (34.71%)
     5.649790538        2,40,58,847      instructions                     #    0.05  insn per cycle              (41.95%)
     5.649790538           1,12,009      cache-references                                                        (49.52%)
     5.649790538             45,037      cache-misses                     #   40.21% of all cache refs           (56.09%)
     5.649790538          36,86,097      L1-dcache-loads                                                         (58.20%)
     5.649790538             85,179      L1-dcache-load-misses            #    2.31% of all L1-dcache accesses   (60.36%)
     5.649790538           2,00,348      L1-dcache-stores                                                        (61.33%)
     5.649790538    <not supported>      L1-dcache-store-misses                                                
     5.649790538             30,222      l2_rqsts.demand_data_rd_hit                                             (62.85%)
     5.649790538             66,529      l2_rqsts.demand_data_rd_miss                                            (25.75%)
     5.649790538             73,356      LLC-loads                                                               (25.70%)
     5.649790538             35,520      LLC-load-misses                  #   48.42% of all LL-cache accesses    (24.37%)
     5.649790538              3,066      LLC-stores                                                              (9.29%)
     5.649790538                562      LLC-store-misses                                                        (9.07%)
     5.649790538          39,90,335      dTLB-loads                                                              (14.29%)
     5.649790538              3,666      dTLB-load-misses                 #    0.09% of all dTLB cache accesses  (19.26%)
     5.649790538          68,34,958      branch-loads                                                            (24.07%)
     5.649790538             44,884      branch-load-misses                                                      (29.30%)
     5.660229234       45,90,36,580      cpu-cycles                                                              (48.84%)
     5.660229234        8,65,25,593      instructions                     #    0.19  insn per cycle              (53.78%)
     5.660229234          45,88,398      cache-references                                                        (58.24%)
     5.660229234          23,66,013      cache-misses                     #   51.57% of all cache refs           (63.93%)
     5.660229234        2,63,66,146      L1-dcache-loads                                                         (59.65%)
     5.660229234          68,49,924      L1-dcache-load-misses            #   25.98% of all L1-dcache accesses   (54.29%)
     5.660229234          43,43,055      L1-dcache-stores                                                        (51.73%)
     5.660229234    <not supported>      L1-dcache-store-misses                                                
     5.660229234          33,00,776      l2_rqsts.demand_data_rd_hit                                             (50.03%)
     5.660229234          17,19,819      l2_rqsts.demand_data_rd_miss                                            (19.04%)
     5.660229234          18,16,699      LLC-loads                                                               (20.83%)
     5.660229234           3,30,645      LLC-load-misses                  #   18.20% of all LL-cache accesses    (22.68%)
     5.660229234             10,774      LLC-stores                                                              (15.69%)
     5.660229234                604      LLC-store-misses                                                        (17.70%)
     5.660229234        2,63,16,729      dTLB-loads                                                              (25.67%)
     5.660229234             70,330      dTLB-load-misses                 #    0.27% of all dTLB cache accesses  (32.33%)
     5.660229234        1,73,31,981      branch-loads                                                            (38.75%)
     5.660229234          34,10,206      branch-load-misses                                                      (43.81%)
     5.670682412       47,32,96,766      cpu-cycles                                                              (37.58%)
     5.670682412        7,62,65,702      instructions                     #    0.16  insn per cycle              (43.27%)
     5.670682412          28,17,444      cache-references                                                        (49.34%)
     5.670682412          13,95,153      cache-misses                     #   49.52% of all cache refs           (55.59%)
     5.670682412        1,89,87,436      L1-dcache-loads                                                         (57.29%)
     5.670682412          35,83,920      L1-dcache-load-misses            #   18.88% of all L1-dcache accesses   (60.78%)
     5.670682412          26,14,014      L1-dcache-stores                                                        (63.18%)
     5.670682412    <not supported>      L1-dcache-store-misses                                                
     5.670682412          11,60,463      l2_rqsts.demand_data_rd_hit                                             (62.78%)
     5.670682412          11,52,343      l2_rqsts.demand_data_rd_miss                                            (27.59%)
     5.670682412          10,69,191      LLC-loads                                                               (24.98%)
     5.670682412           3,36,509      LLC-load-misses                  #   31.47% of all LL-cache accesses    (21.86%)
     5.670682412             15,654      LLC-stores                                                              (10.01%)
     5.670682412                641      LLC-store-misses                                                        (9.66%)
     5.670682412        2,20,29,518      dTLB-loads                                                              (14.95%)
     5.670682412           1,21,354      dTLB-load-misses                 #    0.55% of all dTLB cache accesses  (20.96%)
     5.670682412        1,77,06,172      branch-loads                                                            (25.73%)
     5.670682412          32,49,906      branch-load-misses                                                      (31.28%)
     5.681031743       45,72,40,893      cpu-cycles                                                              (46.57%)
     5.681031743        7,30,43,020      instructions                     #    0.16  insn per cycle              (52.92%)
     5.681031743          16,12,972      cache-references                                                        (59.51%)
     5.681031743          11,86,485      cache-misses                     #   73.56% of all cache refs           (64.28%)
     5.681031743        1,58,05,619      L1-dcache-loads                                                         (64.00%)
     5.681031743          16,39,361      L1-dcache-load-misses            #   10.37% of all L1-dcache accesses   (62.40%)
     5.681031743           5,56,756      L1-dcache-stores                                                        (58.73%)
     5.681031743    <not supported>      L1-dcache-store-misses                                                
     5.681031743           1,55,713      l2_rqsts.demand_data_rd_hit                                             (57.91%)
     5.681031743           5,86,456      l2_rqsts.demand_data_rd_miss                                            (19.01%)
     5.681031743           5,69,463      LLC-loads                                                               (19.52%)
     5.681031743           3,23,991      LLC-load-misses                  #   56.89% of all LL-cache accesses    (21.55%)
     5.681031743             80,764      LLC-stores                                                              (11.63%)
     5.681031743                862      LLC-store-misses                                                        (12.06%)
     5.681031743        1,23,77,185      dTLB-loads                                                              (19.63%)
     5.681031743             69,273      dTLB-load-misses                 #    0.56% of all dTLB cache accesses  (26.19%)
     5.681031743        1,53,38,175      branch-loads                                                            (33.66%)
     5.681031743          26,24,580      branch-load-misses                                                      (40.95%)
     5.691249942       46,43,66,941      cpu-cycles                                                              (37.58%)
     5.691249942        7,48,03,895      instructions                     #    0.16  insn per cycle              (42.48%)
     5.691249942             35,363      cache-references                                                        (47.59%)
     5.691249942             13,845      cache-misses                     #   39.15% of all cache refs           (53.56%)
     5.691249942        1,67,35,740      L1-dcache-loads                                                         (53.88%)
     5.691249942             29,133      L1-dcache-load-misses            #    0.17% of all L1-dcache accesses   (54.55%)
     5.691249942           1,98,658      L1-dcache-stores                                                        (56.22%)
     5.691249942    <not supported>      L1-dcache-store-misses                                                
     5.691249942             14,297      l2_rqsts.demand_data_rd_hit                                             (58.44%)
     5.691249942              6,221      l2_rqsts.demand_data_rd_miss                                            (27.28%)
     5.691249942              6,286      LLC-loads                                                               (28.46%)
     5.691249942              1,217      LLC-load-misses                  #   19.36% of all LL-cache accesses    (28.17%)
     5.691249942                890      LLC-stores                                                              (11.68%)
     5.691249942                224      LLC-store-misses                                                        (10.70%)
     5.691249942          98,03,911      dTLB-loads                                                              (15.64%)
     5.691249942                482      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (20.72%)
     5.691249942        1,61,18,644      branch-loads                                                            (26.87%)
     5.691249942              7,995      branch-load-misses                                                      (32.24%)
     5.703788115       57,15,49,431      cpu-cycles                                                              (37.29%)
     5.703788115        2,63,64,765      instructions                     #    0.05  insn per cycle              (44.22%)
     5.703788115             40,808      cache-references                                                        (51.50%)
     5.703788115             13,201      cache-misses                     #   32.35% of all cache refs           (58.05%)
     5.703788115          38,95,403      L1-dcache-loads                                                         (57.93%)
     5.703788115             33,124      L1-dcache-load-misses            #    0.85% of all L1-dcache accesses   (59.35%)
     5.703788115           1,65,955      L1-dcache-stores                                                        (59.75%)
     5.703788115    <not supported>      L1-dcache-store-misses                                                
     5.703788115             13,174      l2_rqsts.demand_data_rd_hit                                             (60.81%)
     5.703788115             22,895      l2_rqsts.demand_data_rd_miss                                            (23.34%)
     5.703788115             31,006      LLC-loads                                                               (22.65%)
     5.703788115             14,584      LLC-load-misses                  #   47.04% of all LL-cache accesses    (23.98%)
     5.703788115              1,476      LLC-stores                                                              (12.87%)
     5.703788115                 43      LLC-store-misses                                                        (11.51%)
     5.703788115          38,88,323      dTLB-loads                                                              (16.27%)
     5.703788115              6,527      dTLB-load-misses                 #    0.17% of all dTLB cache accesses  (20.68%)
     5.703788115          73,96,375      branch-loads                                                            (25.40%)
     5.703788115              3,095      branch-load-misses                                                      (31.14%)
     5.713952487       46,37,50,647      cpu-cycles                                                              (47.03%)
     5.713952487        4,29,42,169      instructions                     #    0.09  insn per cycle              (53.26%)
     5.713952487           3,28,386      cache-references                                                        (58.80%)
     5.713952487           2,89,713      cache-misses                     #   88.22% of all cache refs           (65.02%)
     5.713952487          77,52,082      L1-dcache-loads                                                         (65.35%)
     5.713952487           2,61,912      L1-dcache-load-misses            #    3.38% of all L1-dcache accesses   (62.97%)
     5.713952487           1,41,195      L1-dcache-stores                                                        (61.17%)
     5.713952487    <not supported>      L1-dcache-store-misses                                                
     5.713952487              9,173      l2_rqsts.demand_data_rd_hit                                             (58.51%)
     5.713952487              4,663      l2_rqsts.demand_data_rd_miss                                            (19.32%)
     5.713952487              6,157      LLC-loads                                                               (19.96%)
     5.713952487              1,805      LLC-load-misses                  #   29.32% of all LL-cache accesses    (19.17%)
     5.713952487              1,048      LLC-stores                                                              (10.01%)
     5.713952487                202      LLC-store-misses                                                        (12.34%)
     5.713952487          65,28,730      dTLB-loads                                                              (19.64%)
     5.713952487                285      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (26.96%)
     5.713952487        1,38,74,685      branch-loads                                                            (34.12%)
     5.713952487              2,178      branch-load-misses                                                      (39.94%)
     5.724123799       45,95,24,638      cpu-cycles                                                              (38.23%)
     5.724123799        4,56,58,552      instructions                     #    0.10  insn per cycle              (42.75%)
     5.724123799           6,80,533      cache-references                                                        (48.02%)
     5.724123799           6,55,993      cache-misses                     #   96.39% of all cache refs           (52.87%)
     5.724123799          94,93,007      L1-dcache-loads                                                         (52.43%)
     5.724123799           6,75,526      L1-dcache-load-misses            #    7.12% of all L1-dcache accesses   (53.73%)
     5.724123799          34,69,762      L1-dcache-stores                                                        (55.61%)
     5.724123799    <not supported>      L1-dcache-store-misses                                                
     5.724123799              9,161      l2_rqsts.demand_data_rd_hit                                             (57.33%)
     5.724123799             12,079      l2_rqsts.demand_data_rd_miss                                            (28.97%)
     5.724123799             18,876      LLC-loads                                                               (28.09%)
     5.724123799             13,974      LLC-load-misses                  #   74.03% of all LL-cache accesses    (26.82%)
     5.724123799             30,953      LLC-stores                                                              (12.44%)
     5.724123799             19,224      LLC-store-misses                                                        (12.09%)
     5.724123799          78,74,053      dTLB-loads                                                              (17.58%)
     5.724123799              2,969      dTLB-load-misses                 #    0.04% of all dTLB cache accesses  (23.17%)
     5.724123799          98,08,449      branch-loads                                                            (28.05%)
     5.724123799          11,48,879      branch-load-misses                                                      (33.40%)
     5.734325542       46,47,26,139      cpu-cycles                                                              (43.06%)
     5.734325542        2,14,26,491      instructions                     #    0.05  insn per cycle              (50.21%)
     5.734325542             22,359      cache-references                                                        (56.57%)
     5.734325542              3,743      cache-misses                     #   16.74% of all cache refs           (62.51%)
     5.734325542          31,48,554      L1-dcache-loads                                                         (63.91%)
     5.734325542             16,662      L1-dcache-load-misses            #    0.53% of all L1-dcache accesses   (64.33%)
     5.734325542           1,32,490      L1-dcache-stores                                                        (64.42%)
     5.734325542    <not supported>      L1-dcache-store-misses                                                
     5.734325542              7,736      l2_rqsts.demand_data_rd_hit                                             (64.04%)
     5.734325542              6,629      l2_rqsts.demand_data_rd_miss                                            (21.42%)
     5.734325542              9,077      LLC-loads                                                               (21.25%)
     5.734325542              4,648      LLC-load-misses                  #   51.21% of all LL-cache accesses    (20.76%)
     5.734325542              3,404      LLC-stores                                                              (9.49%)
     5.734325542                 63      LLC-store-misses                                                        (9.39%)
     5.734325542          31,59,002      dTLB-loads                                                              (14.84%)
     5.734325542                207      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (20.74%)
     5.734325542          60,08,799      branch-loads                                                            (27.51%)
     5.734325542              2,584      branch-load-misses                                                      (35.71%)
     5.744559339       46,28,47,695      cpu-cycles                                                              (41.75%)
     5.744559339        2,96,86,652      instructions                     #    0.06  insn per cycle              (47.70%)
     5.744559339          17,66,965      cache-references                                                        (52.81%)
     5.744559339           6,11,084      cache-misses                     #   34.58% of all cache refs           (57.97%)
     5.744559339          65,99,240      L1-dcache-loads                                                         (56.88%)
     5.744559339          13,78,974      L1-dcache-load-misses            #   20.90% of all L1-dcache accesses   (56.03%)
     5.744559339           9,22,083      L1-dcache-stores                                                        (55.92%)
     5.744559339    <not supported>      L1-dcache-store-misses                                                
     5.744559339           2,88,782      l2_rqsts.demand_data_rd_hit                                             (55.10%)
     5.744559339           6,18,095      l2_rqsts.demand_data_rd_miss                                            (22.61%)
     5.744559339           9,39,027      LLC-loads                                                               (24.87%)
     5.744559339           3,41,287      LLC-load-misses                  #   36.34% of all LL-cache accesses    (26.05%)
     5.744559339           1,52,500      LLC-stores                                                              (12.96%)
     5.744559339             24,866      LLC-store-misses                                                        (12.37%)
     5.744559339          55,69,994      dTLB-loads                                                              (18.00%)
     5.744559339           1,40,475      dTLB-load-misses                 #    2.52% of all dTLB cache accesses  (24.09%)
     5.744559339          66,50,903      branch-loads                                                            (29.39%)
     5.744559339           3,41,193      branch-load-misses                                                      (34.95%)
     5.755279181       48,16,56,640      cpu-cycles                                                              (40.95%)
     5.755279181        4,85,70,420      instructions                     #    0.10  insn per cycle              (45.89%)
     5.755279181          47,87,915      cache-references                                                        (51.87%)
     5.755279181          14,99,336      cache-misses                     #   31.32% of all cache refs           (58.39%)
     5.755279181        1,52,62,243      L1-dcache-loads                                                         (57.08%)
     5.755279181          39,38,846      L1-dcache-load-misses            #   25.81% of all L1-dcache accesses   (55.82%)
     5.755279181          11,18,622      L1-dcache-stores                                                        (55.01%)
     5.755279181    <not supported>      L1-dcache-store-misses                                                
     5.755279181           5,43,112      l2_rqsts.demand_data_rd_hit                                             (55.35%)
     5.755279181          21,85,550      l2_rqsts.demand_data_rd_miss                                            (23.17%)
     5.755279181          18,27,577      LLC-loads                                                               (22.33%)
     5.755279181           3,34,691      LLC-load-misses                  #   18.31% of all LL-cache accesses    (23.50%)
     5.755279181           1,80,128      LLC-stores                                                              (14.57%)
     5.755279181             32,686      LLC-store-misses                                                        (15.08%)
     5.755279181        1,46,23,807      dTLB-loads                                                              (21.55%)
     5.755279181           7,82,797      dTLB-load-misses                 #    5.35% of all dTLB cache accesses  (27.25%)
     5.755279181        1,00,50,755      branch-loads                                                            (31.65%)
     5.755279181           4,50,049      branch-load-misses                                                      (36.64%)
     5.765493129       45,82,55,780      cpu-cycles                                                              (43.64%)
     5.765493129        3,67,85,814      instructions                     #    0.08  insn per cycle              (50.70%)
     5.765493129          22,19,876      cache-references                                                        (57.75%)
     5.765493129           4,17,118      cache-misses                     #   18.79% of all cache refs           (63.50%)
     5.765493129          77,78,148      L1-dcache-loads                                                         (64.40%)
     5.765493129          11,77,258      L1-dcache-load-misses            #   15.14% of all L1-dcache accesses   (64.25%)
     5.765493129           8,79,744      L1-dcache-stores                                                        (62.75%)
     5.765493129    <not supported>      L1-dcache-store-misses                                                
     5.765493129           2,44,664      l2_rqsts.demand_data_rd_hit                                             (61.56%)
     5.765493129           1,39,613      l2_rqsts.demand_data_rd_miss                                            (20.29%)
     5.765493129           2,04,666      LLC-loads                                                               (20.50%)
     5.765493129             10,249      LLC-load-misses                  #    5.01% of all LL-cache accesses    (20.77%)
     5.765493129           2,79,464      LLC-stores                                                              (9.87%)
     5.765493129                520      LLC-store-misses                                                        (9.99%)
     5.765493129          70,35,844      dTLB-loads                                                              (16.43%)
     5.765493129              1,609      dTLB-load-misses                 #    0.02% of all dTLB cache accesses  (22.80%)
     5.765493129          70,26,540      branch-loads                                                            (29.92%)
     5.765493129              3,244      branch-load-misses                                                      (36.74%)
     5.775703436       46,39,96,338      cpu-cycles                                                              (38.02%)
     5.775703436        5,51,00,372      instructions                     #    0.12  insn per cycle              (42.83%)
     5.775703436          18,77,287      cache-references                                                        (49.10%)
     5.775703436          10,35,445      cache-misses                     #   55.16% of all cache refs           (55.56%)
     5.775703436        1,49,46,168      L1-dcache-loads                                                         (55.47%)
     5.775703436          19,37,607      L1-dcache-load-misses            #   12.96% of all L1-dcache accesses   (56.66%)
     5.775703436          25,60,225      L1-dcache-stores                                                        (58.20%)
     5.775703436    <not supported>      L1-dcache-store-misses                                                
     5.775703436           5,08,346      l2_rqsts.demand_data_rd_hit                                             (59.11%)
     5.775703436           7,11,881      l2_rqsts.demand_data_rd_miss                                            (26.33%)
     5.775703436           8,18,353      LLC-loads                                                               (26.13%)
     5.775703436           4,17,994      LLC-load-misses                  #   51.08% of all LL-cache accesses    (24.58%)
     5.775703436             12,606      LLC-stores                                                              (11.94%)
     5.775703436                751      LLC-store-misses                                                        (11.71%)
     5.775703436        1,81,73,914      dTLB-loads                                                              (17.25%)
     5.775703436             70,066      dTLB-load-misses                 #    0.39% of all dTLB cache accesses  (22.83%)
     5.775703436        1,20,63,533      branch-loads                                                            (28.24%)
     5.775703436          15,39,646      branch-load-misses                                                      (32.97%)
     5.786085505       46,93,08,054      cpu-cycles                                                              (39.75%)
     5.786085505        8,66,89,905      instructions                     #    0.18  insn per cycle              (45.30%)
     5.786085505          24,55,329      cache-references                                                        (50.57%)
     5.786085505          14,99,498      cache-misses                     #   61.07% of all cache refs           (55.90%)
     5.786085505        2,07,07,047      L1-dcache-loads                                                         (57.89%)
     5.786085505          23,81,469      L1-dcache-load-misses            #   11.50% of all L1-dcache accesses   (58.03%)
     5.786085505          23,32,211      L1-dcache-stores                                                        (57.77%)
     5.786085505    <not supported>      L1-dcache-store-misses                                                
     5.786085505           4,36,618      l2_rqsts.demand_data_rd_hit                                             (58.43%)
     5.786085505           6,97,326      l2_rqsts.demand_data_rd_miss                                            (26.46%)
     5.786085505           7,02,471      LLC-loads                                                               (25.81%)
     5.786085505           3,40,210      LLC-load-misses                  #   48.43% of all LL-cache accesses    (24.86%)
     5.786085505             11,894      LLC-stores                                                              (10.04%)
     5.786085505                625      LLC-store-misses                                                        (10.87%)
     5.786085505        2,11,08,481      dTLB-loads                                                              (17.33%)
     5.786085505             98,975      dTLB-load-misses                 #    0.47% of all dTLB cache accesses  (23.22%)
     5.786085505        1,92,25,987      branch-loads                                                            (28.64%)
     5.786085505          32,00,501      branch-load-misses                                                      (34.28%)
     5.799907603       62,81,53,451      cpu-cycles                                                              (43.11%)
     5.799907603        8,67,48,658      instructions                     #    0.14  insn per cycle              (49.46%)
     5.799907603           4,42,467      cache-references                                                        (55.46%)
     5.799907603           3,11,356      cache-misses                     #   70.37% of all cache refs           (61.24%)
     5.799907603        1,84,74,499      L1-dcache-loads                                                         (61.30%)
     5.799907603           4,29,471      L1-dcache-load-misses            #    2.32% of all L1-dcache accesses   (61.12%)
     5.799907603           2,81,656      L1-dcache-stores                                                        (60.72%)
     5.799907603    <not supported>      L1-dcache-store-misses                                                
     5.799907603             55,318      l2_rqsts.demand_data_rd_hit                                             (59.21%)
     5.799907603           1,51,217      l2_rqsts.demand_data_rd_miss                                            (20.81%)
     5.799907603             88,407      LLC-loads                                                               (20.65%)
     5.799907603           1,23,938      LLC-load-misses                  #  140.19% of all LL-cache accesses    (22.00%)
     5.799907603              8,802      LLC-stores                                                              (12.21%)
     5.799907603              1,798      LLC-store-misses                                                        (11.95%)
     5.799907603        1,85,36,926      dTLB-loads                                                              (17.25%)
     5.799907603             52,408      dTLB-load-misses                 #    0.28% of all dTLB cache accesses  (23.76%)
     5.799907603        2,32,32,698      branch-loads                                                            (30.20%)
     5.799907603           5,01,518      branch-load-misses                                                      (36.86%)
     5.810318208       49,81,46,776      cpu-cycles                                                              (41.72%)
     5.810318208        9,20,61,364      instructions                     #    0.18  insn per cycle              (46.95%)
     5.810318208          44,23,398      cache-references                                                        (52.63%)
     5.810318208          18,67,990      cache-misses                     #   42.23% of all cache refs           (59.11%)
     5.810318208        2,05,73,576      L1-dcache-loads                                                         (58.90%)
     5.810318208          34,37,543      L1-dcache-load-misses            #   16.71% of all L1-dcache accesses   (57.27%)
     5.810318208          56,74,067      L1-dcache-stores                                                        (57.81%)
     5.810318208    <not supported>      L1-dcache-store-misses                                                
     5.810318208           5,12,701      l2_rqsts.demand_data_rd_hit                                             (57.80%)
     5.810318208          13,64,430      l2_rqsts.demand_data_rd_miss                                            (23.99%)
     5.810318208          14,58,118      LLC-loads                                                               (24.16%)
     5.810318208           3,22,664      LLC-load-misses                  #   22.13% of all LL-cache accesses    (22.97%)
     5.810318208           3,48,058      LLC-stores                                                              (11.58%)
     5.810318208             62,349      LLC-store-misses                                                        (13.02%)
     5.810318208        2,08,02,186      dTLB-loads                                                              (19.26%)
     5.810318208           3,74,490      dTLB-load-misses                 #    1.80% of all dTLB cache accesses  (25.08%)
     5.810318208        2,10,19,341      branch-loads                                                            (31.09%)
     5.810318208          21,71,293      branch-load-misses                                                      (36.34%)
#           time             counts unit events
     5.820563003       46,02,47,783      cpu-cycles                                                              (38.48%)
     5.820563003        9,04,50,227      instructions                     #    0.20  insn per cycle              (44.27%)
     5.820563003          39,67,874      cache-references                                                        (50.14%)
     5.820563003          20,12,035      cache-misses                     #   50.71% of all cache refs           (55.39%)
     5.820563003        2,80,60,896      L1-dcache-loads                                                         (55.86%)
     5.820563003          41,42,910      L1-dcache-load-misses            #   14.76% of all L1-dcache accesses   (56.83%)
     5.820563003          57,70,581      L1-dcache-stores                                                        (58.51%)
     5.820563003    <not supported>      L1-dcache-store-misses                                                
     5.820563003          11,71,888      l2_rqsts.demand_data_rd_hit                                             (59.75%)
     5.820563003          14,57,204      l2_rqsts.demand_data_rd_miss                                            (28.70%)
     5.820563003          15,93,642      LLC-loads                                                               (28.13%)
     5.820563003           6,84,199      LLC-load-misses                  #   42.93% of all LL-cache accesses    (25.45%)
     5.820563003             83,451      LLC-stores                                                              (9.41%)
     5.820563003                635      LLC-store-misses                                                        (10.39%)
     5.820563003        2,80,63,854      dTLB-loads                                                              (16.05%)
     5.820563003           1,07,477      dTLB-load-misses                 #    0.38% of all dTLB cache accesses  (22.06%)
     5.820563003        1,69,67,124      branch-loads                                                            (27.10%)
     5.820563003          26,07,610      branch-load-misses                                                      (32.24%)
     5.830864833       45,41,81,827      cpu-cycles                                                              (43.43%)
     5.830864833        2,19,73,224      instructions                     #    0.05  insn per cycle              (50.65%)
     5.830864833             74,181      cache-references                                                        (57.49%)
     5.830864833             33,495      cache-misses                     #   45.15% of all cache refs           (63.33%)
     5.830864833          33,41,296      L1-dcache-loads                                                         (63.34%)
     5.830864833             57,689      L1-dcache-load-misses            #    1.73% of all L1-dcache accesses   (63.33%)
     5.830864833           2,07,256      L1-dcache-stores                                                        (63.69%)
     5.830864833    <not supported>      L1-dcache-store-misses                                                
     5.830864833             18,164      l2_rqsts.demand_data_rd_hit                                             (62.78%)
     5.830864833             24,424      l2_rqsts.demand_data_rd_miss                                            (20.69%)
     5.830864833             48,756      LLC-loads                                                               (19.17%)
     5.830864833             14,694      LLC-load-misses                  #   30.14% of all LL-cache accesses    (19.05%)
     5.830864833              1,284      LLC-stores                                                              (11.83%)
     5.830864833                117      LLC-store-misses                                                        (11.96%)
     5.830864833          32,03,698      dTLB-loads                                                              (17.25%)
     5.830864833              1,226      dTLB-load-misses                 #    0.04% of all dTLB cache accesses  (22.91%)
     5.830864833          59,73,186      branch-loads                                                            (29.40%)
     5.830864833             18,673      branch-load-misses                                                      (36.85%)
     5.841056627       44,70,29,174      cpu-cycles                                                              (44.09%)
     5.841056627        6,89,98,176      instructions                     #    0.15  insn per cycle              (48.73%)
     5.841056627          14,06,085      cache-references                                                        (52.25%)
     5.841056627           8,64,943      cache-misses                     #   61.51% of all cache refs           (56.70%)
     5.841056627        1,27,03,524      L1-dcache-loads                                                         (54.02%)
     5.841056627          11,15,037      L1-dcache-load-misses            #    8.78% of all L1-dcache accesses   (51.80%)
     5.841056627           3,22,086      L1-dcache-stores                                                        (52.04%)
     5.841056627    <not supported>      L1-dcache-store-misses                                                
     5.841056627             89,685      l2_rqsts.demand_data_rd_hit                                             (52.18%)
     5.841056627           1,55,572      l2_rqsts.demand_data_rd_miss                                            (23.77%)
     5.841056627           1,58,625      LLC-loads                                                               (25.95%)
     5.841056627           1,19,836      LLC-load-misses                  #   75.55% of all LL-cache accesses    (27.79%)
     5.841056627             81,882      LLC-stores                                                              (14.73%)
     5.841056627                613      LLC-store-misses                                                        (14.84%)
     5.841056627        1,25,84,659      dTLB-loads                                                              (20.19%)
     5.841056627             76,203      dTLB-load-misses                 #    0.61% of all dTLB cache accesses  (26.51%)
     5.841056627        1,58,37,956      branch-loads                                                            (32.38%)
     5.841056627          25,90,553      branch-load-misses                                                      (39.10%)
     5.851257011       46,52,05,261      cpu-cycles                                                              (33.97%)
     5.851257011        6,86,20,238      instructions                     #    0.15  insn per cycle              (40.22%)
     5.851257011             49,800      cache-references                                                        (47.90%)
     5.851257011             14,018      cache-misses                     #   28.15% of all cache refs           (55.48%)
     5.851257011        1,76,65,426      L1-dcache-loads                                                         (57.25%)
     5.851257011             38,278      L1-dcache-load-misses            #    0.22% of all L1-dcache accesses   (60.18%)
     5.851257011           2,04,653      L1-dcache-stores                                                        (62.11%)
     5.851257011    <not supported>      L1-dcache-store-misses                                                
     5.851257011             17,484      l2_rqsts.demand_data_rd_hit                                             (63.69%)
     5.851257011              3,115      l2_rqsts.demand_data_rd_miss                                            (24.33%)
     5.851257011              4,651      LLC-loads                                                               (24.42%)
     5.851257011              1,275      LLC-load-misses                  #   27.41% of all LL-cache accesses    (24.84%)
     5.851257011              3,384      LLC-stores                                                              (11.64%)
     5.851257011              3,329      LLC-store-misses                                                        (9.19%)
     5.851257011        1,90,65,769      dTLB-loads                                                              (13.05%)
     5.851257011                728      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (17.44%)
     5.851257011        1,51,44,389      branch-loads                                                            (22.48%)
     5.851257011             74,522      branch-load-misses                                                      (27.85%)
     5.861420176       45,60,45,878      cpu-cycles                                                              (47.50%)
     5.861420176        2,03,49,954      instructions                     #    0.04  insn per cycle              (53.48%)
     5.861420176           2,09,379      cache-references                                                        (59.39%)
     5.861420176           1,59,740      cache-misses                     #   76.29% of all cache refs           (65.53%)
     5.861420176          33,18,768      L1-dcache-loads                                                         (64.33%)
     5.861420176           2,10,581      L1-dcache-load-misses            #    6.35% of all L1-dcache accesses   (61.36%)
     5.861420176           1,42,617      L1-dcache-stores                                                        (57.49%)
     5.861420176    <not supported>      L1-dcache-store-misses                                                
     5.861420176             44,553      l2_rqsts.demand_data_rd_hit                                             (54.77%)
     5.861420176           1,64,516      l2_rqsts.demand_data_rd_miss                                            (17.95%)
     5.861420176           2,69,305      LLC-loads                                                               (18.87%)
     5.861420176           2,87,329      LLC-load-misses                  #  106.69% of all LL-cache accesses    (20.85%)
     5.861420176              1,564      LLC-stores                                                              (12.34%)
     5.861420176                378      LLC-store-misses                                                        (13.72%)
     5.861420176          32,02,857      dTLB-loads                                                              (21.63%)
     5.861420176             87,061      dTLB-load-misses                 #    2.72% of all dTLB cache accesses  (28.91%)
     5.861420176          56,69,317      branch-loads                                                            (35.91%)
     5.861420176              6,357      branch-load-misses                                                      (41.98%)
     5.871620251       46,49,08,307      cpu-cycles                                                              (36.22%)
     5.871620251        2,14,09,568      instructions                     #    0.05  insn per cycle              (41.00%)
     5.871620251             19,015      cache-references                                                        (46.38%)
     5.871620251              2,889      cache-misses                     #   15.19% of all cache refs           (52.09%)
     5.871620251          31,58,603      L1-dcache-loads                                                         (52.50%)
     5.871620251             17,841      L1-dcache-load-misses            #    0.56% of all L1-dcache accesses   (54.46%)
     5.871620251           1,43,563      L1-dcache-stores                                                        (56.10%)
     5.871620251    <not supported>      L1-dcache-store-misses                                                
     5.871620251              8,140      l2_rqsts.demand_data_rd_hit                                             (57.99%)
     5.871620251              5,930      l2_rqsts.demand_data_rd_miss                                            (29.59%)
     5.871620251              6,040      LLC-loads                                                               (28.14%)
     5.871620251              2,040      LLC-load-misses                  #   33.77% of all LL-cache accesses    (25.83%)
     5.871620251                685      LLC-stores                                                              (11.81%)
     5.871620251                 33      LLC-store-misses                                                        (11.80%)
     5.871620251          31,57,902      dTLB-loads                                                              (18.09%)
     5.871620251                162      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (23.38%)
     5.871620251          60,16,625      branch-loads                                                            (27.95%)
     5.871620251              1,874      branch-load-misses                                                      (31.79%)
     5.881810597       46,55,55,554      cpu-cycles                                                              (44.58%)
     5.881810597        5,80,05,659      instructions                     #    0.12  insn per cycle              (51.70%)
     5.881810597           5,81,838      cache-references                                                        (57.98%)
     5.881810597           4,98,529      cache-misses                     #   85.68% of all cache refs           (63.50%)
     5.881810597          94,37,308      L1-dcache-loads                                                         (65.11%)
     5.881810597           4,55,355      L1-dcache-load-misses            #    4.83% of all L1-dcache accesses   (65.30%)
     5.881810597          15,82,423      L1-dcache-stores                                                        (66.13%)
     5.881810597    <not supported>      L1-dcache-store-misses                                                
     5.881810597             11,277      l2_rqsts.demand_data_rd_hit                                             (65.12%)
     5.881810597             15,871      l2_rqsts.demand_data_rd_miss                                            (22.03%)
     5.881810597             19,575      LLC-loads                                                               (20.41%)
     5.881810597              7,119      LLC-load-misses                  #   36.37% of all LL-cache accesses    (18.55%)
     5.881810597              1,048      LLC-stores                                                              (8.96%)
     5.881810597                203      LLC-store-misses                                                        (9.85%)
     5.881810597        1,11,16,526      dTLB-loads                                                              (15.30%)
     5.881810597                974      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (21.76%)
     5.881810597        1,67,03,209      branch-loads                                                            (29.00%)
     5.881810597           5,46,719      branch-load-misses                                                      (37.14%)
     5.892257066       46,90,21,273      cpu-cycles                                                              (48.31%)
     5.892257066        3,17,91,404      instructions                     #    0.07  insn per cycle              (53.16%)
     5.892257066           4,01,455      cache-references                                                        (57.04%)
     5.892257066           3,58,439      cache-misses                     #   89.28% of all cache refs           (61.43%)
     5.892257066          75,98,533      L1-dcache-loads                                                         (58.39%)
     5.892257066           5,35,650      L1-dcache-load-misses            #    7.05% of all L1-dcache accesses   (55.71%)
     5.892257066          31,74,365      L1-dcache-stores                                                        (53.58%)
     5.892257066    <not supported>      L1-dcache-store-misses                                                
     5.892257066             10,980      l2_rqsts.demand_data_rd_hit                                             (51.85%)
     5.892257066             16,003      l2_rqsts.demand_data_rd_miss                                            (20.11%)
     5.892257066             20,118      LLC-loads                                                               (23.00%)
     5.892257066             10,040      LLC-load-misses                  #   49.91% of all LL-cache accesses    (25.65%)
     5.892257066             12,992      LLC-stores                                                              (14.22%)
     5.892257066           1,15,736      LLC-store-misses                                                        (14.20%)
     5.892257066          32,13,169      dTLB-loads                                                              (20.83%)
     5.892257066                934      dTLB-load-misses                 #    0.03% of all dTLB cache accesses  (27.83%)
     5.892257066          69,58,810      branch-loads                                                            (34.59%)
     5.892257066           3,43,373      branch-load-misses                                                      (41.54%)
     5.902429308       46,50,66,270      cpu-cycles                                                              (27.53%)
     5.902429308        2,30,66,493      instructions                     #    0.05  insn per cycle              (34.27%)
     5.902429308           2,13,665      cache-references                                                        (42.47%)
     5.902429308           1,44,401      cache-misses                     #   67.58% of all cache refs           (50.51%)
     5.902429308          35,29,826      L1-dcache-loads                                                         (54.01%)
     5.902429308           1,11,639      L1-dcache-load-misses            #    3.16% of all L1-dcache accesses   (58.92%)
     5.902429308           2,66,736      L1-dcache-stores                                                        (62.67%)
     5.902429308    <not supported>      L1-dcache-store-misses                                                
     5.902429308             16,492      l2_rqsts.demand_data_rd_hit                                             (65.77%)
     5.902429308             12,077      l2_rqsts.demand_data_rd_miss                                            (28.25%)
     5.902429308             27,758      LLC-loads                                                               (27.16%)
     5.902429308              5,966      LLC-load-misses                  #   21.49% of all LL-cache accesses    (26.85%)
     5.902429308              6,660      LLC-stores                                                              (11.17%)
     5.902429308                215      LLC-store-misses                                                        (7.43%)
     5.902429308          31,32,218      dTLB-loads                                                              (10.53%)
     5.902429308             29,062      dTLB-load-misses                 #    0.93% of all dTLB cache accesses  (14.12%)
     5.902429308          64,13,518      branch-loads                                                            (18.12%)
     5.902429308             13,046      branch-load-misses                                                      (22.60%)
     5.912624340       44,05,67,396      cpu-cycles                                                              (54.65%)
     5.912624340        6,11,38,794      instructions                     #    0.14  insn per cycle              (61.08%)
     5.912624340          28,66,153      cache-references                                                        (67.34%)
     5.912624340          15,05,913      cache-misses                     #   52.54% of all cache refs           (71.77%)
     5.912624340        1,78,71,851      L1-dcache-loads                                                         (68.96%)
     5.912624340          44,06,784      L1-dcache-load-misses            #   24.66% of all L1-dcache accesses   (63.61%)
     5.912624340          31,00,925      L1-dcache-stores                                                        (57.93%)
     5.912624340    <not supported>      L1-dcache-store-misses                                                
     5.912624340          21,37,393      l2_rqsts.demand_data_rd_hit                                             (53.32%)
     5.912624340           8,14,901      l2_rqsts.demand_data_rd_miss                                            (14.83%)
     5.912624340           7,50,700      LLC-loads                                                               (15.49%)
     5.912624340           1,71,342      LLC-load-misses                  #   22.82% of all LL-cache accesses    (17.44%)
     5.912624340              6,809      LLC-stores                                                              (11.45%)
     5.912624340             52,046      LLC-store-misses                                                        (15.68%)
     5.912624340        1,28,46,217      dTLB-loads                                                              (24.48%)
     5.912624340             32,312      dTLB-load-misses                 #    0.25% of all dTLB cache accesses  (32.83%)
     5.912624340        1,15,14,889      branch-loads                                                            (41.11%)
     5.912624340          19,00,299      branch-load-misses                                                      (47.70%)
     5.923026360       45,52,20,631      cpu-cycles                                                              (30.66%)
     5.923026360        6,60,14,590      instructions                     #    0.15  insn per cycle              (35.31%)
     5.923026360          32,86,775      cache-references                                                        (42.60%)
     5.923026360          17,05,836      cache-misses                     #   51.90% of all cache refs           (50.68%)
     5.923026360        2,06,18,975      L1-dcache-loads                                                         (52.78%)
     5.923026360          52,64,092      L1-dcache-load-misses            #   25.53% of all L1-dcache accesses   (54.61%)
     5.923026360          36,19,480      L1-dcache-stores                                                        (58.27%)
     5.923026360    <not supported>      L1-dcache-store-misses                                                
     5.923026360          24,63,366      l2_rqsts.demand_data_rd_hit                                             (62.54%)
     5.923026360          12,26,611      l2_rqsts.demand_data_rd_miss                                            (30.99%)
     5.923026360          11,98,953      LLC-loads                                                               (30.39%)
     5.923026360           1,98,594      LLC-load-misses                  #   16.56% of all LL-cache accesses    (26.73%)
     5.923026360              6,699      LLC-stores                                                              (10.29%)
     5.923026360                329      LLC-store-misses                                                        (10.31%)
     5.923026360        1,60,30,762      dTLB-loads                                                              (15.10%)
     5.923026360             39,239      dTLB-load-misses                 #    0.24% of all dTLB cache accesses  (19.05%)
     5.923026360        1,18,12,872      branch-loads                                                            (22.73%)
     5.923026360          19,94,205      branch-load-misses                                                      (26.91%)
     5.934786837       52,10,80,456      cpu-cycles                                                              (42.62%)
     5.934786837        7,51,93,252      instructions                     #    0.14  insn per cycle              (48.87%)
     5.934786837          22,12,294      cache-references                                                        (55.21%)
     5.934786837          10,67,982      cache-misses                     #   48.27% of all cache refs           (60.77%)
     5.934786837        1,63,93,714      L1-dcache-loads                                                         (60.65%)
     5.934786837          18,55,444      L1-dcache-load-misses            #   11.32% of all L1-dcache accesses   (61.74%)
     5.934786837          17,23,912      L1-dcache-stores                                                        (62.00%)
     5.934786837    <not supported>      L1-dcache-store-misses                                                
     5.934786837           1,49,238      l2_rqsts.demand_data_rd_hit                                             (60.70%)
     5.934786837           5,61,137      l2_rqsts.demand_data_rd_miss                                            (23.21%)
     5.934786837           5,49,127      LLC-loads                                                               (22.30%)
     5.934786837           3,01,115      LLC-load-misses                  #   54.84% of all LL-cache accesses    (22.20%)
     5.934786837             21,500      LLC-stores                                                              (10.96%)
     5.934786837              1,215      LLC-store-misses                                                        (9.88%)
     5.934786837        1,85,80,169      dTLB-loads                                                              (15.81%)
     5.934786837           1,29,227      dTLB-load-misses                 #    0.70% of all dTLB cache accesses  (22.69%)
     5.934786837        1,68,97,333      branch-loads                                                            (29.64%)
     5.934786837          31,65,057      branch-load-misses                                                      (36.26%)
     5.944981544       46,41,72,482      cpu-cycles                                                              (46.48%)
     5.944981544        9,84,99,548      instructions                     #    0.21  insn per cycle              (52.90%)
     5.944981544           9,90,812      cache-references                                                        (57.77%)
     5.944981544           8,11,963      cache-misses                     #   81.95% of all cache refs           (63.11%)
     5.944981544        2,36,05,711      L1-dcache-loads                                                         (61.07%)
     5.944981544           7,49,109      L1-dcache-load-misses            #    3.17% of all L1-dcache accesses   (58.41%)
     5.944981544           1,60,901      L1-dcache-stores                                                        (56.48%)
     5.944981544    <not supported>      L1-dcache-store-misses                                                
     5.944981544             77,473      l2_rqsts.demand_data_rd_hit                                             (56.23%)
     5.944981544           1,63,740      l2_rqsts.demand_data_rd_miss                                            (19.91%)
     5.944981544           1,59,672      LLC-loads                                                               (21.77%)
     5.944981544           1,39,889      LLC-load-misses                  #   87.61% of all LL-cache accesses    (22.88%)
     5.944981544             10,632      LLC-stores                                                              (12.60%)
     5.944981544                881      LLC-store-misses                                                        (14.18%)
     5.944981544        2,53,25,897      dTLB-loads                                                              (20.61%)
     5.944981544             58,324      dTLB-load-misses                 #    0.23% of all dTLB cache accesses  (26.21%)
     5.944981544        2,19,05,236      branch-loads                                                            (32.02%)
     5.944981544          18,55,018      branch-load-misses                                                      (39.09%)
     5.955193835       48,60,82,399      cpu-cycles                                                              (33.78%)
     5.955193835        7,47,61,007      instructions                     #    0.15  insn per cycle              (38.62%)
     5.955193835          30,87,175      cache-references                                                        (44.59%)
     5.955193835          14,73,239      cache-misses                     #   47.72% of all cache refs           (50.09%)
     5.955193835        1,65,37,784      L1-dcache-loads                                                         (50.15%)
     5.955193835          22,30,973      L1-dcache-load-misses            #   13.49% of all L1-dcache accesses   (51.78%)
     5.955193835          44,76,902      L1-dcache-stores                                                        (52.84%)
     5.955193835    <not supported>      L1-dcache-store-misses                                                
     5.955193835           1,72,165      l2_rqsts.demand_data_rd_hit                                             (54.33%)
     5.955193835           5,12,851      l2_rqsts.demand_data_rd_miss                                            (28.20%)
     5.955193835           5,76,586      LLC-loads                                                               (27.87%)
     5.955193835           2,24,251      LLC-load-misses                  #   38.89% of all LL-cache accesses    (28.51%)
     5.955193835           4,04,397      LLC-stores                                                              (14.38%)
     5.955193835           2,12,763      LLC-store-misses                                                        (13.00%)
     5.955193835        1,58,21,092      dTLB-loads                                                              (18.64%)
     5.955193835           6,05,557      dTLB-load-misses                 #    3.83% of all dTLB cache accesses  (23.63%)
     5.955193835        1,63,37,109      branch-loads                                                            (26.82%)
     5.955193835          16,64,160      branch-load-misses                                                      (30.08%)
     5.965585783       48,20,96,885      cpu-cycles                                                              (48.46%)
     5.965585783        8,42,18,004      instructions                     #    0.17  insn per cycle              (54.44%)
     5.965585783          51,03,595      cache-references                                                        (61.30%)
     5.965585783          20,26,399      cache-misses                     #   39.71% of all cache refs           (66.87%)
     5.965585783        2,51,18,504      L1-dcache-loads                                                         (68.31%)
     5.965585783          40,10,415      L1-dcache-load-misses            #   15.97% of all L1-dcache accesses   (68.34%)
     5.965585783          48,92,062      L1-dcache-stores                                                        (67.00%)
     5.965585783    <not supported>      L1-dcache-store-misses                                                
     5.965585783          10,11,125      l2_rqsts.demand_data_rd_hit                                             (65.48%)
     5.965585783          11,87,467      l2_rqsts.demand_data_rd_miss                                            (19.19%)
     5.965585783          11,46,212      LLC-loads                                                               (17.18%)
     5.965585783           4,40,371      LLC-load-misses                  #   38.42% of all LL-cache accesses    (16.89%)
     5.965585783           1,48,683      LLC-stores                                                              (8.73%)
     5.965585783             13,626      LLC-store-misses                                                        (10.19%)
     5.965585783        2,56,02,250      dTLB-loads                                                              (16.15%)
     5.965585783           2,72,884      dTLB-load-misses                 #    1.07% of all dTLB cache accesses  (22.82%)
     5.965585783        1,60,51,895      branch-loads                                                            (32.14%)
     5.965585783          18,61,767      branch-load-misses                                                      (40.58%)
     5.975931664       46,79,96,678      cpu-cycles                                                              (41.04%)
     5.975931664        3,63,38,250      instructions                     #    0.08  insn per cycle              (45.04%)
     5.975931664           8,52,774      cache-references                                                        (49.54%)
     5.975931664           5,40,164      cache-misses                     #   63.34% of all cache refs           (54.88%)
     5.975931664        1,05,43,921      L1-dcache-loads                                                         (53.76%)
     5.975931664          12,85,833      L1-dcache-load-misses            #   12.20% of all L1-dcache accesses   (53.51%)
     5.975931664          19,78,829      L1-dcache-stores                                                        (54.31%)
     5.975931664    <not supported>      L1-dcache-store-misses                                                
     5.975931664           3,90,800      l2_rqsts.demand_data_rd_hit                                             (53.97%)
     5.975931664           5,56,764      l2_rqsts.demand_data_rd_miss                                            (25.43%)
     5.975931664           6,45,081      LLC-loads                                                               (27.43%)
     5.975931664           2,86,078      LLC-load-misses                  #   44.35% of all LL-cache accesses    (28.12%)
     5.975931664              3,122      LLC-stores                                                              (13.55%)
     5.975931664                 41      LLC-store-misses                                                        (11.95%)
     5.975931664          46,87,364      dTLB-loads                                                              (17.54%)
     5.975931664             13,294      dTLB-load-misses                 #    0.28% of all dTLB cache accesses  (23.67%)
     5.975931664          77,63,794      branch-loads                                                            (29.95%)
     5.975931664           4,82,127      branch-load-misses                                                      (35.68%)
     5.986132561       46,47,53,162      cpu-cycles                                                              (36.51%)
     5.986132561        5,07,08,147      instructions                     #    0.11  insn per cycle              (44.12%)
     5.986132561           8,91,201      cache-references                                                        (51.57%)
     5.986132561           5,68,385      cache-misses                     #   63.78% of all cache refs           (58.71%)
     5.986132561        1,08,25,735      L1-dcache-loads                                                         (60.85%)
     5.986132561           9,12,907      L1-dcache-load-misses            #    8.43% of all L1-dcache accesses   (62.36%)
     5.986132561           3,02,702      L1-dcache-stores                                                        (62.70%)
     5.986132561    <not supported>      L1-dcache-store-misses                                                
     5.986132561             58,753      l2_rqsts.demand_data_rd_hit                                             (63.33%)
     5.986132561           2,35,364      l2_rqsts.demand_data_rd_miss                                            (23.46%)
     5.986132561           2,88,876      LLC-loads                                                               (23.70%)
     5.986132561           1,75,141      LLC-load-misses                  #   60.63% of all LL-cache accesses    (23.48%)
     5.986132561             25,055      LLC-stores                                                              (9.84%)
     5.986132561                103      LLC-store-misses                                                        (8.67%)
     5.986132561          62,06,177      dTLB-loads                                                              (13.85%)
     5.986132561             34,153      dTLB-load-misses                 #    0.55% of all dTLB cache accesses  (19.21%)
     5.986132561        1,14,96,594      branch-loads                                                            (24.58%)
     5.986132561          15,09,578      branch-load-misses                                                      (30.82%)
     5.996335548       45,98,61,924      cpu-cycles                                                              (46.19%)
     5.996335548        6,40,02,094      instructions                     #    0.14  insn per cycle              (53.31%)
     5.996335548             46,339      cache-references                                                        (59.04%)
     5.996335548             16,665      cache-misses                     #   35.96% of all cache refs           (63.56%)
     5.996335548        1,67,14,872      L1-dcache-loads                                                         (61.08%)
     5.996335548             40,259      L1-dcache-load-misses            #    0.24% of all L1-dcache accesses   (57.40%)
     5.996335548           1,95,872      L1-dcache-stores                                                        (55.24%)
     5.996335548    <not supported>      L1-dcache-store-misses                                                
     5.996335548             15,825      l2_rqsts.demand_data_rd_hit                                             (53.81%)
     5.996335548              2,828      l2_rqsts.demand_data_rd_miss                                            (19.98%)
     5.996335548              3,851      LLC-loads                                                               (22.04%)
     5.996335548              1,122      LLC-load-misses                  #   29.14% of all LL-cache accesses    (22.98%)
     5.996335548              4,950      LLC-stores                                                              (12.71%)
     5.996335548                902      LLC-store-misses                                                        (14.51%)
     5.996335548        1,27,00,421      dTLB-loads                                                              (21.74%)
     5.996335548                660      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (28.62%)
     5.996335548        1,58,56,268      branch-loads                                                            (34.55%)
     5.996335548             65,161      branch-load-misses                                                      (40.14%)
     6.006506635       46,30,47,589      cpu-cycles                                                              (35.33%)
     6.006506635        2,05,47,342      instructions                     #    0.04  insn per cycle              (40.64%)
     6.006506635           2,49,484      cache-references                                                        (46.97%)
     6.006506635           1,86,141      cache-misses                     #   74.61% of all cache refs           (53.94%)
     6.006506635          33,27,930      L1-dcache-loads                                                         (54.70%)
     6.006506635           2,93,520      L1-dcache-load-misses            #    8.82% of all L1-dcache accesses   (56.23%)
     6.006506635           1,21,894      L1-dcache-stores                                                        (58.90%)
     6.006506635    <not supported>      L1-dcache-store-misses                                                
     6.006506635             56,869      l2_rqsts.demand_data_rd_hit                                             (61.42%)
     6.006506635           2,82,374      l2_rqsts.demand_data_rd_miss                                            (27.75%)
     6.006506635           1,95,221      LLC-loads                                                               (25.72%)
     6.006506635           1,82,520      LLC-load-misses                  #   93.49% of all LL-cache accesses    (24.30%)
     6.006506635                989      LLC-stores                                                              (12.03%)
     6.006506635                153      LLC-store-misses                                                        (12.35%)
     6.006506635          33,81,720      dTLB-loads                                                              (16.85%)
     6.006506635             78,827      dTLB-load-misses                 #    2.33% of all dTLB cache accesses  (21.32%)
     6.006506635          56,52,712      branch-loads                                                            (25.22%)
     6.006506635              4,593      branch-load-misses                                                      (30.06%)
     6.017786824       49,30,11,223      cpu-cycles                                                              (44.19%)
     6.017786824        2,27,04,014      instructions                     #    0.05  insn per cycle              (50.05%)
     6.017786824             25,746      cache-references                                                        (55.96%)
     6.017786824              9,446      cache-misses                     #   36.69% of all cache refs           (62.06%)
     6.017786824          33,56,454      L1-dcache-loads                                                         (62.89%)
     6.017786824             20,561      L1-dcache-load-misses            #    0.61% of all L1-dcache accesses   (63.38%)
     6.017786824           1,62,201      L1-dcache-stores                                                        (62.55%)
     6.017786824    <not supported>      L1-dcache-store-misses                                                
     6.017786824              8,348      l2_rqsts.demand_data_rd_hit                                             (61.55%)
     6.017786824              8,742      l2_rqsts.demand_data_rd_miss                                            (23.44%)
     6.017786824              8,409      LLC-loads                                                               (21.77%)
     6.017786824              2,646      LLC-load-misses                  #   31.47% of all LL-cache accesses    (19.23%)
     6.017786824              1,181      LLC-stores                                                              (9.22%)
     6.017786824                403      LLC-store-misses                                                        (10.65%)
     6.017786824          33,05,807      dTLB-loads                                                              (18.20%)
     6.017786824                130      dTLB-load-misses                 #    0.00% of all dTLB cache accesses  (24.53%)
     6.017786824          63,64,246      branch-loads                                                            (31.32%)
     6.017786824              1,555      branch-load-misses                                                      (38.05%)
     6.027976542       45,52,60,946      cpu-cycles                                                              (46.00%)
     6.027976542        7,72,60,944      instructions                     #    0.17  insn per cycle              (51.45%)
     6.027976542           4,37,076      cache-references                                                        (55.62%)
     6.027976542           3,26,488      cache-misses                     #   74.70% of all cache refs           (60.05%)
     6.027976542        1,35,43,605      L1-dcache-loads                                                         (58.23%)
     6.027976542           4,42,831      L1-dcache-load-misses            #    3.27% of all L1-dcache accesses   (56.81%)
     6.027976542          47,51,946      L1-dcache-stores                                                        (56.03%)
     6.027976542    <not supported>      L1-dcache-store-misses                                                
     6.027976542             35,737      l2_rqsts.demand_data_rd_hit                                             (55.17%)
     6.027976542              6,530      l2_rqsts.demand_data_rd_miss                                            (20.09%)
     6.027976542              6,608      LLC-loads                                                               (22.21%)
     6.027976542              3,178      LLC-load-misses                  #   48.09% of all LL-cache accesses    (24.69%)
     6.027976542              1,471      LLC-stores                                                              (14.54%)
     6.027976542              1,153      LLC-store-misses                                                        (13.70%)
     6.027976542          83,12,182      dTLB-loads                                                              (19.25%)
     6.027976542              1,771      dTLB-load-misses                 #    0.02% of all dTLB cache accesses  (25.68%)
     6.027976542        1,88,06,261      branch-loads                                                            (32.88%)
     6.027976542             11,753      branch-load-misses                                                      (40.12%)
     6.038197664       33,61,76,011      cpu-cycles                                                              (38.10%)
     6.038197664        7,82,28,285      instructions                     #    0.23  insn per cycle              (43.62%)
     6.038197664           7,52,848      cache-references                                                        (51.37%)
     6.038197664           3,53,830      cache-misses                     #   47.00% of all cache refs           (58.76%)
     6.038197664        1,54,52,791      L1-dcache-loads                                                         (59.96%)
     6.038197664           5,57,215      L1-dcache-load-misses            #    3.61% of all L1-dcache accesses   (60.92%)
     6.038197664        1,00,33,404      L1-dcache-stores                                                        (61.84%)
     6.038197664    <not supported>      L1-dcache-store-misses                                                
     6.038197664             55,056      l2_rqsts.demand_data_rd_hit                                             (61.70%)
     6.038197664             40,260      l2_rqsts.demand_data_rd_miss                                            (25.07%)
     6.038197664             36,153      LLC-loads                                                               (23.81%)
     6.038197664              1,647      LLC-load-misses                  #    4.56% of all LL-cache accesses    (22.10%)
     6.038197664                898      LLC-stores                                                              (10.02%)
     6.038197664                155      LLC-store-misses                                                        (10.27%)
     6.038197664          53,66,788      dTLB-loads                                                              (16.09%)
     6.038197664                914      dTLB-load-misses                 #    0.02% of all dTLB cache accesses  (21.99%)
     6.038197664        1,27,88,845      branch-loads                                                            (26.96%)
     6.038197664             69,609      branch-load-misses                                                      (31.98%)
     6.048419629        5,32,51,474      cpu-cycles                                                              (21.47%)
     6.048419629        5,02,43,879      instructions                     #    0.94  insn per cycle              (29.53%)
     6.048419629          10,74,691      cache-references                                                        (37.92%)
     6.048419629           3,17,941      cache-misses                     #   29.58% of all cache refs           (45.75%)
     6.048419629        1,35,54,477      L1-dcache-loads                                                         (53.85%)
     6.048419629           5,89,187      L1-dcache-load-misses            #    4.35% of all L1-dcache accesses   (57.94%)
     6.048419629          98,98,637      L1-dcache-stores                                                        (58.14%)
     6.048419629    <not supported>      L1-dcache-store-misses                                                
     6.048419629             84,580      l2_rqsts.demand_data_rd_hit                                             (62.84%)
     6.048419629             41,202      l2_rqsts.demand_data_rd_miss                                            (32.62%)
     6.048419629             78,489      LLC-loads                                                               (32.16%)
     6.048419629             66,302      LLC-load-misses                  #   84.47% of all LL-cache accesses    (29.68%)
     6.048419629             14,447      LLC-stores                                                              (5.73%)
     6.048419629                 68      LLC-store-misses                                                        (4.37%)
     6.048419629           3,94,660      dTLB-loads                                                              (12.28%)
     6.048419629                199      dTLB-load-misses                 #    0.05% of all dTLB cache accesses  (16.55%)
     6.048419629           7,19,563      branch-loads                                                            (16.53%)
     6.048419629              1,035      branch-load-misses                                                      (16.51%)
     6.055255535        2,64,58,119      cpu-cycles                                                              (94.04%)
     6.055255535        7,14,98,314      instructions                     #    2.70  insn per cycle              (94.10%)
     6.055255535           3,91,592      cache-references                                                        (94.16%)
     6.055255535           2,17,106      cache-misses                     #   55.44% of all cache refs           (94.20%)
     6.055255535        1,65,34,680      L1-dcache-loads                                                         (78.14%)
     6.055255535           2,59,479      L1-dcache-load-misses            #    1.57% of all L1-dcache accesses   (62.04%)
     6.055255535          93,71,363      L1-dcache-stores                                                        (45.62%)
     6.055255535    <not supported>      L1-dcache-store-misses                                                
     6.055255535             38,364      l2_rqsts.demand_data_rd_hit                                             (29.33%)
     6.055255535             38,649      l2_rqsts.demand_data_rd_miss                                            (6.85%)
     6.055255535              6,943      LLC-loads                                                             
     6.055255535              6,274      LLC-load-misses                  #   90.36% of all LL-cache accesses    (98.25%)
     6.055255535              2,161      LLC-stores                                                              (78.42%)
     6.055255535              2,905      LLC-store-misses                                                        (86.38%)
     6.055255535          97,55,638      dTLB-loads                                                              (90.68%)
     6.055255535              1,223      dTLB-load-misses                 #    0.01% of all dTLB cache accesses  (92.92%)
     6.055255535        1,05,51,079      branch-loads                                                            (94.26%)
     6.055255535             10,721      branch-load-misses                                                      (94.90%)
