// Seed: 1967137283
module module_0 (
    input uwire id_0,
    input wire id_1,
    input tri1 id_2,
    output wand id_3,
    input supply1 id_4,
    input uwire id_5,
    output supply1 id_6,
    output uwire id_7,
    input wand id_8,
    output wor id_9
);
  uwire id_11 = 1;
  assign id_3 = 1;
  assign id_6 = 1;
  wire id_12;
  wire id_13;
  assign id_9 = 1'b0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output supply1 id_2
);
  id_4(
      .id_0(id_0), .id_1(1'd0), .id_2(id_1), .id_3(1)
  );
  wire id_5;
  wire id_6;
  module_0(
      id_1, id_0, id_0, id_2, id_0, id_1, id_2, id_2, id_1, id_2
  );
endmodule
