// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "06/28/2021 22:38:08"

// 
// Device: Altera EP4CE10E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pwm_basico (
	clk,
	reset,
	pwm_out,
	enable);
input 	clk;
input 	reset;
output 	pwm_out;
output 	enable;

// Design Ports Information
// pwm_out	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pwm_out~output_o ;
wire \enable~output_o ;
wire \clk~input_o ;
wire \cfreq[0]~0_combout ;
wire \cfreq[0]~feeder_combout ;
wire \Q_reg[0]~12_combout ;
wire \Q_reg[0]~feeder_combout ;
wire \reset~input_o ;
wire \Q_reg[1]~4_combout ;
wire \Q_reg[1]~5 ;
wire \Q_reg[2]~6_combout ;
wire \Q_reg[2]~7 ;
wire \Q_reg[3]~8_combout ;
wire \Q_reg[3]~9 ;
wire \Q_reg[4]~10_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~1clkctrl_outclk ;
wire \caso[0]~0_combout ;
wire \Add2~0_combout ;
wire \Add2~1_combout ;
wire \LessThan0~0_combout ;
wire [4:0] Q_reg;
wire [26:0] cfreq;
wire [2:0] caso;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \pwm_out~output (
	.i(\LessThan0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pwm_out~output_o ),
	.obar());
// synopsys translate_off
defparam \pwm_out~output .bus_hold = "false";
defparam \pwm_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \enable~output (
	.i(cfreq[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable~output_o ),
	.obar());
// synopsys translate_off
defparam \enable~output .bus_hold = "false";
defparam \enable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N22
cycloneive_lcell_comb \cfreq[0]~0 (
// Equation(s):
// \cfreq[0]~0_combout  = !cfreq[0]

	.dataa(gnd),
	.datab(cfreq[0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cfreq[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cfreq[0]~0 .lut_mask = 16'h3333;
defparam \cfreq[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N16
cycloneive_lcell_comb \cfreq[0]~feeder (
// Equation(s):
// \cfreq[0]~feeder_combout  = \cfreq[0]~0_combout 

	.dataa(gnd),
	.datab(\cfreq[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cfreq[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cfreq[0]~feeder .lut_mask = 16'hCCCC;
defparam \cfreq[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N17
dffeas \cfreq[0] (
	.clk(\clk~input_o ),
	.d(\cfreq[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cfreq[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfreq[0] .is_wysiwyg = "true";
defparam \cfreq[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N18
cycloneive_lcell_comb \Q_reg[0]~12 (
// Equation(s):
// \Q_reg[0]~12_combout  = !Q_reg[0]

	.dataa(Q_reg[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Q_reg[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Q_reg[0]~12 .lut_mask = 16'h5555;
defparam \Q_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N2
cycloneive_lcell_comb \Q_reg[0]~feeder (
// Equation(s):
// \Q_reg[0]~feeder_combout  = \Q_reg[0]~12_combout 

	.dataa(\Q_reg[0]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Q_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Q_reg[0]~feeder .lut_mask = 16'hAAAA;
defparam \Q_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N1
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y11_N3
dffeas \Q_reg[0] (
	.clk(cfreq[0]),
	.d(\Q_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[0] .is_wysiwyg = "true";
defparam \Q_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N6
cycloneive_lcell_comb \Q_reg[1]~4 (
// Equation(s):
// \Q_reg[1]~4_combout  = (Q_reg[1] & (Q_reg[0] $ (VCC))) # (!Q_reg[1] & (Q_reg[0] & VCC))
// \Q_reg[1]~5  = CARRY((Q_reg[1] & Q_reg[0]))

	.dataa(Q_reg[1]),
	.datab(Q_reg[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Q_reg[1]~4_combout ),
	.cout(\Q_reg[1]~5 ));
// synopsys translate_off
defparam \Q_reg[1]~4 .lut_mask = 16'h6688;
defparam \Q_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N7
dffeas \Q_reg[1] (
	.clk(cfreq[0]),
	.d(\Q_reg[1]~4_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[1] .is_wysiwyg = "true";
defparam \Q_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N8
cycloneive_lcell_comb \Q_reg[2]~6 (
// Equation(s):
// \Q_reg[2]~6_combout  = (Q_reg[2] & (!\Q_reg[1]~5 )) # (!Q_reg[2] & ((\Q_reg[1]~5 ) # (GND)))
// \Q_reg[2]~7  = CARRY((!\Q_reg[1]~5 ) # (!Q_reg[2]))

	.dataa(gnd),
	.datab(Q_reg[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Q_reg[1]~5 ),
	.combout(\Q_reg[2]~6_combout ),
	.cout(\Q_reg[2]~7 ));
// synopsys translate_off
defparam \Q_reg[2]~6 .lut_mask = 16'h3C3F;
defparam \Q_reg[2]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N9
dffeas \Q_reg[2] (
	.clk(cfreq[0]),
	.d(\Q_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[2] .is_wysiwyg = "true";
defparam \Q_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N10
cycloneive_lcell_comb \Q_reg[3]~8 (
// Equation(s):
// \Q_reg[3]~8_combout  = (Q_reg[3] & (\Q_reg[2]~7  $ (GND))) # (!Q_reg[3] & (!\Q_reg[2]~7  & VCC))
// \Q_reg[3]~9  = CARRY((Q_reg[3] & !\Q_reg[2]~7 ))

	.dataa(Q_reg[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Q_reg[2]~7 ),
	.combout(\Q_reg[3]~8_combout ),
	.cout(\Q_reg[3]~9 ));
// synopsys translate_off
defparam \Q_reg[3]~8 .lut_mask = 16'hA50A;
defparam \Q_reg[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N11
dffeas \Q_reg[3] (
	.clk(cfreq[0]),
	.d(\Q_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[3] .is_wysiwyg = "true";
defparam \Q_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N12
cycloneive_lcell_comb \Q_reg[4]~10 (
// Equation(s):
// \Q_reg[4]~10_combout  = \Q_reg[3]~9  $ (Q_reg[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Q_reg[4]),
	.cin(\Q_reg[3]~9 ),
	.combout(\Q_reg[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Q_reg[4]~10 .lut_mask = 16'h0FF0;
defparam \Q_reg[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N13
dffeas \Q_reg[4] (
	.clk(cfreq[0]),
	.d(\Q_reg[4]~10_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[4] .is_wysiwyg = "true";
defparam \Q_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N0
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (Q_reg[4] & (Q_reg[0] & (Q_reg[2] & Q_reg[3])))

	.dataa(Q_reg[4]),
	.datab(Q_reg[0]),
	.datac(Q_reg[2]),
	.datad(Q_reg[3]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N20
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (\Equal0~0_combout  & Q_reg[1])

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(gnd),
	.datad(Q_reg[1]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'hCC00;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Equal0~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Equal0~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Equal0~1clkctrl_outclk ));
// synopsys translate_off
defparam \Equal0~1clkctrl .clock_type = "global clock";
defparam \Equal0~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N14
cycloneive_lcell_comb \caso[0]~0 (
// Equation(s):
// \caso[0]~0_combout  = \caso[0]~0_combout  $ (((Q_reg[1] & \Equal0~0_combout )))

	.dataa(Q_reg[1]),
	.datab(gnd),
	.datac(\caso[0]~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\caso[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \caso[0]~0 .lut_mask = 16'h5AF0;
defparam \caso[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N26
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = \caso[0]~0_combout  $ (caso[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\caso[0]~0_combout ),
	.datad(caso[1]),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h0FF0;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N24
cycloneive_lcell_comb \caso[1] (
// Equation(s):
// caso[1] = (GLOBAL(\Equal0~1clkctrl_outclk ) & ((\Add2~0_combout ))) # (!GLOBAL(\Equal0~1clkctrl_outclk ) & (caso[1]))

	.dataa(gnd),
	.datab(caso[1]),
	.datac(\Equal0~1clkctrl_outclk ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(caso[1]),
	.cout());
// synopsys translate_off
defparam \caso[1] .lut_mask = 16'hFC0C;
defparam \caso[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N30
cycloneive_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_combout  = caso[2] $ (((\caso[0]~0_combout  & caso[1])))

	.dataa(gnd),
	.datab(\caso[0]~0_combout ),
	.datac(caso[2]),
	.datad(caso[1]),
	.cin(gnd),
	.combout(\Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~1 .lut_mask = 16'h3CF0;
defparam \Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N4
cycloneive_lcell_comb \caso[2] (
// Equation(s):
// caso[2] = (GLOBAL(\Equal0~1clkctrl_outclk ) & ((\Add2~1_combout ))) # (!GLOBAL(\Equal0~1clkctrl_outclk ) & (caso[2]))

	.dataa(gnd),
	.datab(caso[2]),
	.datac(\Add2~1_combout ),
	.datad(\Equal0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(caso[2]),
	.cout());
// synopsys translate_off
defparam \caso[2] .lut_mask = 16'hF0CC;
defparam \caso[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N28
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!caso[1] & (\caso[0]~0_combout  & (!\Equal0~1_combout  & !caso[2])))

	.dataa(caso[1]),
	.datab(\caso[0]~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(caso[2]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h0004;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign pwm_out = \pwm_out~output_o ;

assign enable = \enable~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
