{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671141329168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671141329168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 18:55:28 2022 " "Processing started: Thu Dec 15 18:55:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671141329168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671141329168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Data_path -c Data_path " "Command: quartus_map --read_settings_files=on --write_settings_files=off Data_path -c Data_path" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671141329169 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671141329566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-arch " "Found design unit 1: lfsr-arch" {  } { { "lfsr.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/lfsr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330233 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/lfsr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141330233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_2_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_2_bits-arch " "Found design unit 1: Contador_2_bits-arch" {  } { { "Contador_2_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Contador_2_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330236 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_2_bits " "Found entity 1: Contador_2_bits" {  } { { "Contador_2_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Contador_2_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141330236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr18bits_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr18bits_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr18bits_dual-arch " "Found design unit 1: sr18bits_dual-arch" {  } { { "sr18bits_dual.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/sr18bits_dual.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330239 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr18bits_dual " "Found entity 1: sr18bits_dual" {  } { { "sr18bits_dual.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/sr18bits_dual.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141330239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg18bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg18bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg18bits-arch " "Found design unit 1: reg18bits-arch" {  } { { "reg18bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/reg18bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330243 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg18bits " "Found entity 1: reg18bits" {  } { { "reg18bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/reg18bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141330243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1bit-RTL " "Found design unit 1: reg_1bit-RTL" {  } { { "reg_1bit.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/reg_1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330250 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1bit " "Found entity 1: reg_1bit" {  } { { "reg_1bit.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/reg_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141330250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_7_bits-arch " "Found design unit 1: Contador_7_bits-arch" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/contador_7_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330253 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_7_bits " "Found entity 1: Contador_7_bits" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/contador_7_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141330253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2bits-arch " "Found design unit 1: reg2bits-arch" {  } { { "reg2bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/reg2bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330257 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2bits " "Found entity 1: reg2bits" {  } { { "reg2bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/reg2bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141330257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_reg2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_reg2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_reg2bits-teste " "Found design unit 1: tb_reg2bits-teste" {  } { { "tb_reg2bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/tb_reg2bits.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330263 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_reg2bits " "Found entity 1: tb_reg2bits" {  } { { "tb_reg2bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/tb_reg2bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141330263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-arch " "Found design unit 1: Comparador-arch" {  } { { "Comparador.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Comparador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330267 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141330267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_comparador_moeda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_comparador_moeda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Comparador_moeda-teste " "Found design unit 1: tb_Comparador_moeda-teste" {  } { { "tb_Comparador_moeda.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/tb_Comparador_moeda.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330270 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Comparador_moeda " "Found entity 1: tb_Comparador_moeda" {  } { { "tb_Comparador_moeda.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/tb_Comparador_moeda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141330270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_path-estrutural " "Found design unit 1: Data_path-estrutural" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330274 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_path " "Found entity 1: Data_path" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141330274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_7_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_7_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_7_bits-arch " "Found design unit 1: comparador_7_bits-arch" {  } { { "comparador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/comparador_7_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330280 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_7_bits " "Found entity 1: comparador_7_bits" {  } { { "comparador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/comparador_7_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141330280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141330280 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_path " "Elaborating entity \"Data_path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671141330329 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dt_frame_timer Data_path.vhd(26) " "VHDL Signal Declaration warning at Data_path.vhd(26): used implicit default value for signal \"dt_frame_timer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1671141330331 "|Data_path"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dt_cmp_Q Data_path.vhd(29) " "VHDL Signal Declaration warning at Data_path.vhd(29): used implicit default value for signal \"dt_cmp_Q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1671141330331 "|Data_path"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dt_cnt_Q Data_path.vhd(30) " "VHDL Signal Declaration warning at Data_path.vhd(30): used implicit default value for signal \"dt_cnt_Q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1671141330331 "|Data_path"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dt_reg_Q Data_path.vhd(31) " "VHDL Signal Declaration warning at Data_path.vhd(31): used implicit default value for signal \"dt_reg_Q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1671141330332 "|Data_path"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sq0_moedas Data_path.vhd(120) " "Verilog HDL or VHDL warning at Data_path.vhd(120): object \"sq0_moedas\" assigned a value but never read" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671141330332 "|Data_path"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sq0_obstaculos Data_path.vhd(120) " "Verilog HDL or VHDL warning at Data_path.vhd(120): object \"sq0_obstaculos\" assigned a value but never read" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671141330332 "|Data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_7_bits Contador_7_bits:contador_P1 " "Elaborating entity \"Contador_7_bits\" for hierarchy \"Contador_7_bits:contador_P1\"" {  } { { "Data_path.vhd" "contador_P1" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671141330367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_7_bits comparador_7_bits:comp_placar " "Elaborating entity \"comparador_7_bits\" for hierarchy \"comparador_7_bits:comp_placar\"" {  } { { "Data_path.vhd" "comp_placar" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671141330393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1bit reg_1bit:player " "Elaborating entity \"reg_1bit\" for hierarchy \"reg_1bit:player\"" {  } { { "Data_path.vhd" "player" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671141330413 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "d reg_1bit.vhd(18) " "VHDL Signal Declaration warning at reg_1bit.vhd(18): used explicit default value for signal \"d\" because signal was never assigned a value" {  } { { "reg_1bit.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/reg_1bit.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1671141330413 "|Data_path|reg_1bit:player"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr18bits_dual sr18bits_dual:sr_moedas " "Elaborating entity \"sr18bits_dual\" for hierarchy \"sr18bits_dual:sr_moedas\"" {  } { { "Data_path.vhd" "sr_moedas" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671141330432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg18bits sr18bits_dual:sr_moedas\|reg18bits:instancia0_reg " "Elaborating entity \"reg18bits\" for hierarchy \"sr18bits_dual:sr_moedas\|reg18bits:instancia0_reg\"" {  } { { "sr18bits_dual.vhd" "instancia0_reg" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/sr18bits_dual.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671141330454 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg18_CLR reg18bits.vhd(22) " "VHDL Process Statement warning at reg18bits.vhd(22): signal \"reg18_CLR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg18bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/reg18bits.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671141330454 "|Data_path|sr18bits_dual:sr_moedas|reg18bits:instancia0_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg18_E reg18bits.vhd(25) " "VHDL Process Statement warning at reg18bits.vhd(25): signal \"reg18_E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg18bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/reg18bits.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671141330455 "|Data_path|sr18bits_dual:sr_moedas|reg18bits:instancia0_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Comparador:comp_pm " "Elaborating entity \"Comparador\" for hierarchy \"Comparador:comp_pm\"" {  } { { "Data_path.vhd" "comp_pm" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671141330484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:lfsr_instance " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:lfsr_instance\"" {  } { { "Data_path.vhd" "lfsr_instance" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671141330530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_2_bits Contador_2_bits:cnt_2bits " "Elaborating entity \"Contador_2_bits\" for hierarchy \"Contador_2_bits:cnt_2bits\"" {  } { { "Data_path.vhd" "cnt_2bits" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671141330551 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "sr18bits_dual:sr_moedas\|reg18bits:instancia1_reg\|tmp_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"sr18bits_dual:sr_moedas\|reg18bits:instancia1_reg\|tmp_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1671141331549 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 17 " "Parameter TAP_DISTANCE set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1671141331549 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1671141331549 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671141331549 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1671141331549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sr18bits_dual:sr_moedas\|reg18bits:instancia1_reg\|altshift_taps:tmp_rtl_0 " "Elaborated megafunction instantiation \"sr18bits_dual:sr_moedas\|reg18bits:instancia1_reg\|altshift_taps:tmp_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671141332237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sr18bits_dual:sr_moedas\|reg18bits:instancia1_reg\|altshift_taps:tmp_rtl_0 " "Instantiated megafunction \"sr18bits_dual:sr_moedas\|reg18bits:instancia1_reg\|altshift_taps:tmp_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671141332255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 17 " "Parameter \"TAP_DISTANCE\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671141332255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671141332255 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671141332255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_6am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_6am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_6am " "Found entity 1: shift_taps_6am" {  } { { "db/shift_taps_6am.tdf" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/db/shift_taps_6am.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141332440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141332440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sh81 " "Found entity 1: altsyncram_sh81" {  } { { "db/altsyncram_sh81.tdf" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/db/altsyncram_sh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141332572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141332572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_luf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_luf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_luf " "Found entity 1: cntr_luf" {  } { { "db/cntr_luf.tdf" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/db/cntr_luf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141332940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141332940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kkc " "Found entity 1: cmpr_kkc" {  } { { "db/cmpr_kkc.tdf" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/db/cmpr_kkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671141333041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671141333041 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1671141333321 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_1bit:player\|qi reg_1bit:player\|qi~_emulated reg_1bit:player\|qi~1 " "Register \"reg_1bit:player\|qi\" is converted into an equivalent circuit using register \"reg_1bit:player\|qi~_emulated\" and latch \"reg_1bit:player\|qi~1\"" {  } { { "reg_1bit.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/reg_1bit.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671141333421 "|Data_path|reg_1bit:player|qi"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_1bit:player_pos\|qi reg_1bit:player_pos\|qi~_emulated reg_1bit:player_pos\|qi~1 " "Register \"reg_1bit:player_pos\|qi\" is converted into an equivalent circuit using register \"reg_1bit:player_pos\|qi~_emulated\" and latch \"reg_1bit:player_pos\|qi~1\"" {  } { { "reg_1bit.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/reg_1bit.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671141333421 "|Data_path|reg_1bit:player_pos|qi"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_7_bits:contador_P1\|cnt\[0\] Contador_7_bits:contador_P1\|cnt\[0\]~_emulated Contador_7_bits:contador_P1\|cnt\[0\]~1 " "Register \"Contador_7_bits:contador_P1\|cnt\[0\]\" is converted into an equivalent circuit using register \"Contador_7_bits:contador_P1\|cnt\[0\]~_emulated\" and latch \"Contador_7_bits:contador_P1\|cnt\[0\]~1\"" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/contador_7_bits.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671141333421 "|Data_path|Contador_7_bits:contador_P1|cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_7_bits:contador_P2\|cnt\[0\] Contador_7_bits:contador_P2\|cnt\[0\]~_emulated Contador_7_bits:contador_P2\|cnt\[0\]~1 " "Register \"Contador_7_bits:contador_P2\|cnt\[0\]\" is converted into an equivalent circuit using register \"Contador_7_bits:contador_P2\|cnt\[0\]~_emulated\" and latch \"Contador_7_bits:contador_P2\|cnt\[0\]~1\"" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/contador_7_bits.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671141333421 "|Data_path|Contador_7_bits:contador_P2|cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_7_bits:contador_P1\|cnt\[1\] Contador_7_bits:contador_P1\|cnt\[1\]~_emulated Contador_7_bits:contador_P1\|cnt\[0\]~1 " "Register \"Contador_7_bits:contador_P1\|cnt\[1\]\" is converted into an equivalent circuit using register \"Contador_7_bits:contador_P1\|cnt\[1\]~_emulated\" and latch \"Contador_7_bits:contador_P1\|cnt\[0\]~1\"" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/contador_7_bits.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671141333421 "|Data_path|Contador_7_bits:contador_P1|cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_7_bits:contador_P2\|cnt\[1\] Contador_7_bits:contador_P2\|cnt\[1\]~_emulated Contador_7_bits:contador_P2\|cnt\[0\]~1 " "Register \"Contador_7_bits:contador_P2\|cnt\[1\]\" is converted into an equivalent circuit using register \"Contador_7_bits:contador_P2\|cnt\[1\]~_emulated\" and latch \"Contador_7_bits:contador_P2\|cnt\[0\]~1\"" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/contador_7_bits.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671141333421 "|Data_path|Contador_7_bits:contador_P2|cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_7_bits:contador_P1\|cnt\[5\] Contador_7_bits:contador_P1\|cnt\[5\]~_emulated Contador_7_bits:contador_P1\|cnt\[0\]~1 " "Register \"Contador_7_bits:contador_P1\|cnt\[5\]\" is converted into an equivalent circuit using register \"Contador_7_bits:contador_P1\|cnt\[5\]~_emulated\" and latch \"Contador_7_bits:contador_P1\|cnt\[0\]~1\"" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/contador_7_bits.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671141333421 "|Data_path|Contador_7_bits:contador_P1|cnt[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_7_bits:contador_P2\|cnt\[5\] Contador_7_bits:contador_P2\|cnt\[5\]~_emulated Contador_7_bits:contador_P2\|cnt\[0\]~1 " "Register \"Contador_7_bits:contador_P2\|cnt\[5\]\" is converted into an equivalent circuit using register \"Contador_7_bits:contador_P2\|cnt\[5\]~_emulated\" and latch \"Contador_7_bits:contador_P2\|cnt\[0\]~1\"" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/contador_7_bits.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671141333421 "|Data_path|Contador_7_bits:contador_P2|cnt[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_7_bits:contador_P1\|cnt\[6\] Contador_7_bits:contador_P1\|cnt\[6\]~_emulated Contador_7_bits:contador_P1\|cnt\[0\]~1 " "Register \"Contador_7_bits:contador_P1\|cnt\[6\]\" is converted into an equivalent circuit using register \"Contador_7_bits:contador_P1\|cnt\[6\]~_emulated\" and latch \"Contador_7_bits:contador_P1\|cnt\[0\]~1\"" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/contador_7_bits.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671141333421 "|Data_path|Contador_7_bits:contador_P1|cnt[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_7_bits:contador_P2\|cnt\[6\] Contador_7_bits:contador_P2\|cnt\[6\]~_emulated Contador_7_bits:contador_P2\|cnt\[0\]~1 " "Register \"Contador_7_bits:contador_P2\|cnt\[6\]\" is converted into an equivalent circuit using register \"Contador_7_bits:contador_P2\|cnt\[6\]~_emulated\" and latch \"Contador_7_bits:contador_P2\|cnt\[0\]~1\"" {  } { { "contador_7_bits.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/contador_7_bits.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671141333421 "|Data_path|Contador_7_bits:contador_P2|cnt[6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1671141333421 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dt_frame_timer GND " "Pin \"dt_frame_timer\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671141333456 "|Data_path|dt_frame_timer"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_cmp_Q GND " "Pin \"dt_cmp_Q\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671141333456 "|Data_path|dt_cmp_Q"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_cnt_Q\[0\] GND " "Pin \"dt_cnt_Q\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671141333456 "|Data_path|dt_cnt_Q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_cnt_Q\[1\] GND " "Pin \"dt_cnt_Q\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671141333456 "|Data_path|dt_cnt_Q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_cnt_Q\[2\] GND " "Pin \"dt_cnt_Q\[2\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671141333456 "|Data_path|dt_cnt_Q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_cnt_Q\[3\] GND " "Pin \"dt_cnt_Q\[3\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671141333456 "|Data_path|dt_cnt_Q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_cnt_Q\[4\] GND " "Pin \"dt_cnt_Q\[4\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671141333456 "|Data_path|dt_cnt_Q[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_cnt_Q\[5\] GND " "Pin \"dt_cnt_Q\[5\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671141333456 "|Data_path|dt_cnt_Q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_cnt_Q\[6\] GND " "Pin \"dt_cnt_Q\[6\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671141333456 "|Data_path|dt_cnt_Q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_reg_Q\[0\] GND " "Pin \"dt_reg_Q\[0\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671141333456 "|Data_path|dt_reg_Q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dt_reg_Q\[1\] GND " "Pin \"dt_reg_Q\[1\]\" is stuck at GND" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671141333456 "|Data_path|dt_reg_Q[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1671141333456 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1671141333734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671141334345 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671141334345 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_rmv_moeda " "No output dependent on input pin \"dt_rmv_moeda\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671141334569 "|Data_path|dt_rmv_moeda"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_rmv_obst " "No output dependent on input pin \"dt_rmv_obst\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671141334569 "|Data_path|dt_rmv_obst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_clr_start " "No output dependent on input pin \"dt_clr_start\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671141334569 "|Data_path|dt_clr_start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_clr_timer " "No output dependent on input pin \"dt_clr_timer\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671141334569 "|Data_path|dt_clr_timer"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_cmd\[0\] " "No output dependent on input pin \"dt_cmd\[0\]\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671141334569 "|Data_path|dt_cmd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_cmd\[1\] " "No output dependent on input pin \"dt_cmd\[1\]\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671141334569 "|Data_path|dt_cmd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_cmd\[2\] " "No output dependent on input pin \"dt_cmd\[2\]\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671141334569 "|Data_path|dt_cmd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dt_START " "No output dependent on input pin \"dt_START\"" {  } { { "Data_path.vhd" "" { Text "D:/2022-2/Laboratorio SD/Trabalho final/Data_pat/Data_path/Data_path.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671141334569 "|Data_path|dt_START"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1671141334569 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671141334571 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671141334571 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671141334571 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1671141334571 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671141334571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671141334651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 18:55:34 2022 " "Processing ended: Thu Dec 15 18:55:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671141334651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671141334651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671141334651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671141334651 ""}
