{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582395548289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582395548297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 22 12:19:08 2020 " "Processing started: Sat Feb 22 12:19:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582395548297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395548297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395548297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582395548888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582395548888 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582395563429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582395563433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395563433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR_module " "Found entity 1: IR_module" {  } { { "IR_module.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/IR_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582395563437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395563437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_module " "Found entity 1: PC_module" {  } { { "PC_module.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/PC_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582395563441 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux3 " "Found entity 2: mux3" {  } { { "PC_module.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/PC_module.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582395563441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395563441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582395563445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395563445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file mdr_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_module " "Found entity 1: MDR_module" {  } { { "MDR_module.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/MDR_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582395563453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395563453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582395563457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395563457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/test_memory.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582395563461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395563461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/SLC3_2.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582395563465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395563465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr slc3.sv(31) " "Verilog HDL Declaration information at slc3.sv(31): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582395563469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc slc3.sv(31) " "Verilog HDL Declaration information at slc3.sv(31): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582395563469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir slc3.sv(8) " "Verilog HDL Declaration information at slc3.sv(8): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582395563469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR mar slc3.sv(31) " "Verilog HDL Declaration information at slc3.sv(31): object \"MAR\" differs only in case from object \"mar\" in the same scope" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582395563469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582395563473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395563473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/memory_contents.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582395563477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395563477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/Mem2IO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582395563481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395563481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582395563488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395563488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/ISDU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582395563496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395563496 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(16) " "Verilog HDL warning at datapath.sv(16): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/datapath.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582395563500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582395563500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395563500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file mar_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAR_module " "Found entity 1: MAR_module" {  } { { "MAR_module.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/MAR_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582395563508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395563508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582395563512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395563512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GateMDR slc3.sv(67) " "Verilog HDL Implicit Net warning at slc3.sv(67): created implicit net for \"GateMDR\"" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582395563512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC_MUX slc3.sv(71) " "Verilog HDL Implicit Net warning at slc3.sv(71): created implicit net for \"PC_MUX\"" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582395563512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582395563564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "lab6_toplevel.sv" "my_slc" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582395563592 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BEN 0 slc3.sv(23) " "Net \"BEN\" at slc3.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582395563600 "|lab6_toplevel|slc3:my_slc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(4) " "Output port \"LED\" at slc3.sv(4) has no driver" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582395563600 "|lab6_toplevel|slc3:my_slc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Gate_MDR slc3.sv(9) " "Output port \"Gate_MDR\" at slc3.sv(9) has no driver" {  } { { "slc3.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582395563600 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "slc3.sv" "hex_driver3" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582395563632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:my_slc\|datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582395563660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_module slc3:my_slc\|MDR_module:mdr " "Elaborating entity \"MDR_module\" for hierarchy \"slc3:my_slc\|MDR_module:mdr\"" {  } { { "slc3.sv" "mdr" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582395563696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 slc3:my_slc\|MDR_module:mdr\|mux2:miomux " "Elaborating entity \"mux2\" for hierarchy \"slc3:my_slc\|MDR_module:mdr\|mux2:miomux\"" {  } { { "MDR_module.sv" "miomux" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/MDR_module.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582395563720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_module slc3:my_slc\|PC_module:pc " "Elaborating entity \"PC_module\" for hierarchy \"slc3:my_slc\|PC_module:pc\"" {  } { { "slc3.sv" "pc" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582395563772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 slc3:my_slc\|PC_module:pc\|mux3:pcmux " "Elaborating entity \"mux3\" for hierarchy \"slc3:my_slc\|PC_module:pc\|mux3:pcmux\"" {  } { { "PC_module.sv" "pcmux" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/PC_module.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582395563792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_module slc3:my_slc\|IR_module:ir " "Elaborating entity \"IR_module\" for hierarchy \"slc3:my_slc\|IR_module:ir\"" {  } { { "slc3.sv" "ir" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582395563808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR_module slc3:my_slc\|MAR_module:mar " "Elaborating entity \"MAR_module\" for hierarchy \"slc3:my_slc\|MAR_module:mar\"" {  } { { "slc3.sv" "mar" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582395563840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582395563860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582395563880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582395563900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "lab6_toplevel.sv" "my_test_memory" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582395563924 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(27) " "Verilog HDL or VHDL warning at test_memory.sv(27): object \"actual_address\" assigned a value but never read" {  } { { "test_memory.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/test_memory.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582395563932 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/test_memory.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582395563960 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "memory_parser " "Entity \"memory_parser\" contains only dangling pins" {  } { { "test_memory.sv" "parser" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/test_memory.sv" 33 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1582395563968 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|ADDADD\[15\] " "Net \"slc3:my_slc\|ADDADD\[15\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "ADDADD\[15\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582395564044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|ADDADD\[14\] " "Net \"slc3:my_slc\|ADDADD\[14\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "ADDADD\[14\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582395564044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|ADDADD\[13\] " "Net \"slc3:my_slc\|ADDADD\[13\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "ADDADD\[13\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582395564044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|ADDADD\[12\] " "Net \"slc3:my_slc\|ADDADD\[12\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "ADDADD\[12\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582395564044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|ADDADD\[11\] " "Net \"slc3:my_slc\|ADDADD\[11\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "ADDADD\[11\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582395564044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|ADDADD\[10\] " "Net \"slc3:my_slc\|ADDADD\[10\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "ADDADD\[10\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582395564044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|ADDADD\[9\] " "Net \"slc3:my_slc\|ADDADD\[9\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "ADDADD\[9\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582395564044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|ADDADD\[8\] " "Net \"slc3:my_slc\|ADDADD\[8\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "ADDADD\[8\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582395564044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|ADDADD\[7\] " "Net \"slc3:my_slc\|ADDADD\[7\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "ADDADD\[7\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582395564044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|ADDADD\[6\] " "Net \"slc3:my_slc\|ADDADD\[6\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "ADDADD\[6\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582395564044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|ADDADD\[5\] " "Net \"slc3:my_slc\|ADDADD\[5\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "ADDADD\[5\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582395564044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|ADDADD\[4\] " "Net \"slc3:my_slc\|ADDADD\[4\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "ADDADD\[4\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582395564044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|ADDADD\[3\] " "Net \"slc3:my_slc\|ADDADD\[3\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "ADDADD\[3\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582395564044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|ADDADD\[2\] " "Net \"slc3:my_slc\|ADDADD\[2\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "ADDADD\[2\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582395564044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|ADDADD\[1\] " "Net \"slc3:my_slc\|ADDADD\[1\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "ADDADD\[1\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582395564044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|ADDADD\[0\] " "Net \"slc3:my_slc\|ADDADD\[0\]\" is missing source, defaulting to GND" {  } { { "slc3.sv" "ADDADD\[0\]" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/slc3.sv" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1582395564044 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1582395564044 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1582395564615 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[0\] Data\[0\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[0\]\" to the node \"Data\[0\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582395564631 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[1\] Data\[1\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[1\]\" to the node \"Data\[1\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582395564631 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[2\] Data\[2\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[2\]\" to the node \"Data\[2\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582395564631 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[3\] Data\[3\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[3\]\" to the node \"Data\[3\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582395564631 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[4\] Data\[4\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[4\]\" to the node \"Data\[4\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582395564631 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[5\] Data\[5\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[5\]\" to the node \"Data\[5\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582395564631 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[6\] Data\[6\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[6\]\" to the node \"Data\[6\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582395564631 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[7\] Data\[7\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[7\]\" to the node \"Data\[7\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582395564631 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[8\] Data\[8\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[8\]\" to the node \"Data\[8\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582395564631 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[9\] Data\[9\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[9\]\" to the node \"Data\[9\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582395564631 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[10\] Data\[10\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[10\]\" to the node \"Data\[10\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582395564631 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[11\] Data\[11\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[11\]\" to the node \"Data\[11\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582395564631 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[12\] Data\[12\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[12\]\" to the node \"Data\[12\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582395564631 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[13\] Data\[13\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[13\]\" to the node \"Data\[13\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582395564631 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[14\] Data\[14\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[14\]\" to the node \"Data\[14\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582395564631 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "slc3:my_slc\|tristate:tr0\|Data\[15\] Data\[15\] " "Removed fan-out from the always-disabled I/O buffer \"slc3:my_slc\|tristate:tr0\|Data\[15\]\" to the node \"Data\[15\]\"" {  } { { "tristate.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/tristate.sv" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1582395564631 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1582395564631 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gate_MDR GND " "Pin \"Gate_MDR\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|Gate_MDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCMUX\[0\] GND " "Pin \"PCMUX\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|PCMUX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCMUX\[1\] GND " "Pin \"PCMUX\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/lab6_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582395564667 "|lab6_toplevel|PCMUX[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1582395564667 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582395564787 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582395565226 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/output_files/Microprocessor.map.smsg " "Generated suppressed messages file C:/Users/megge/Documents/GitHub/ECE385/Microprocessor/output_files/Microprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395565286 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582395565454 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582395565454 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "338 " "Implemented 338 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582395565598 ""} { "Info" "ICUT_CUT_TM_OPINS" "117 " "Implemented 117 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582395565598 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1582395565598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582395565598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582395565598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582395565643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 22 12:19:25 2020 " "Processing ended: Sat Feb 22 12:19:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582395565643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582395565643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582395565643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582395565643 ""}
