// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s (
        ap_clk,
        ap_rst,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
reg[15:0] ap_return_7;
reg[15:0] ap_return_8;
reg[15:0] ap_return_9;
reg[15:0] ap_return_10;
reg[15:0] ap_return_11;
reg[15:0] ap_return_12;
reg[15:0] ap_return_13;
reg[15:0] ap_return_14;
reg[15:0] ap_return_15;

reg  signed [15:0] a_V_reg_18525;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire  signed [20:0] sext_ln1270_fu_14445_p1;
reg  signed [20:0] sext_ln1270_reg_18532;
reg   [15:0] mult_V_925_reg_18537;
reg   [15:0] mult_V_926_reg_18542;
reg   [15:0] mult_V_927_reg_18548;
reg   [15:0] mult_V_929_reg_18555;
reg   [15:0] mult_V_930_reg_18561;
reg   [15:0] mult_V_931_reg_18569;
reg   [15:0] mult_V_932_reg_18574;
reg  signed [15:0] a_V_252_reg_18579;
reg   [15:0] mult_V_936_reg_18585;
reg   [15:0] mult_V_937_reg_18593;
reg   [15:0] mult_V_938_reg_18600;
reg   [15:0] mult_V_942_reg_18605;
reg   [15:0] mult_V_943_reg_18615;
reg   [15:0] mult_V_944_reg_18620;
reg   [15:0] mult_V_945_reg_18625;
wire   [15:0] mult_V_946_fu_14846_p4;
reg   [15:0] mult_V_946_reg_18630;
reg   [15:0] mult_V_947_reg_18637;
reg  signed [15:0] a_V_257_reg_18644;
reg  signed [15:0] a_V_258_reg_18650;
reg   [15:0] mult_V_957_reg_18656;
reg   [15:0] mult_V_958_reg_18663;
reg   [15:0] mult_V_959_reg_18668;
reg   [15:0] mult_V_961_reg_18677;
reg   [15:0] mult_V_962_reg_18682;
reg   [15:0] mult_V_963_reg_18687;
reg   [15:0] mult_V_965_reg_18693;
reg   [15:0] mult_V_966_reg_18698;
reg   [15:0] mult_V_968_reg_18703;
reg   [15:0] mult_V_969_reg_18709;
reg   [15:0] mult_V_970_reg_18719;
reg   [15:0] mult_V_972_reg_18724;
reg   [15:0] mult_V_975_reg_18729;
reg   [15:0] mult_V_976_reg_18734;
reg   [15:0] mult_V_977_reg_18741;
reg   [15:0] mult_V_978_reg_18747;
wire   [15:0] mult_V_980_fu_15667_p4;
reg   [15:0] mult_V_980_reg_18752;
reg   [15:0] mult_V_981_reg_18759;
reg   [15:0] mult_V_982_reg_18765;
reg   [15:0] mult_V_983_reg_18770;
reg   [15:0] mult_V_984_reg_18775;
reg   [15:0] mult_V_986_reg_18782;
reg   [14:0] mult_V_988_reg_18789;
reg   [15:0] mult_V_989_reg_18794;
reg   [15:0] mult_V_991_reg_18802;
reg   [15:0] mult_V_992_reg_18807;
reg   [15:0] mult_V_993_reg_18812;
reg   [15:0] mult_V_994_reg_18817;
reg   [15:0] mult_V_995_reg_18825;
reg   [15:0] mult_V_998_reg_18830;
reg   [15:0] mult_V_1001_reg_18835;
reg   [15:0] mult_V_1003_reg_18841;
reg   [15:0] mult_V_1005_reg_18847;
wire   [15:0] mult_V_1006_fu_16294_p4;
reg   [15:0] mult_V_1006_reg_18855;
reg   [15:0] mult_V_1007_reg_18861;
reg   [15:0] mult_V_1008_reg_18866;
wire   [15:0] mult_V_1009_fu_16350_p4;
reg   [15:0] mult_V_1009_reg_18871;
reg   [15:0] mult_V_1012_reg_18877;
reg   [15:0] mult_V_1014_reg_18883;
wire   [15:0] mult_V_1016_fu_16534_p4;
reg   [15:0] mult_V_1016_reg_18889;
reg   [15:0] mult_V_1023_reg_18894;
wire   [15:0] mult_V_1025_fu_16754_p4;
reg   [15:0] mult_V_1025_reg_18899;
reg   [15:0] mult_V_1026_reg_18904;
wire   [15:0] mult_V_1029_fu_16828_p4;
reg   [15:0] mult_V_1029_reg_18909;
wire   [12:0] add_ln813_1041_fu_16952_p2;
reg   [12:0] add_ln813_1041_reg_18915;
wire   [15:0] add_ln813_1061_fu_16968_p2;
reg   [15:0] add_ln813_1061_reg_18920;
wire   [15:0] add_ln813_1074_fu_16986_p2;
reg   [15:0] add_ln813_1074_reg_18925;
wire   [15:0] add_ln813_1091_fu_17010_p2;
reg   [15:0] add_ln813_1091_reg_18930;
wire   [15:0] add_ln813_1107_fu_17038_p2;
reg   [15:0] add_ln813_1107_reg_18935;
wire   [15:0] add_ln813_1120_fu_17056_p2;
reg   [15:0] add_ln813_1120_reg_18940;
wire   [15:0] add_ln813_1132_fu_17074_p2;
reg   [15:0] add_ln813_1132_reg_18945;
wire   [15:0] add_ln813_1146_fu_17092_p2;
reg   [15:0] add_ln813_1146_reg_18950;
wire   [15:0] add_ln813_1153_fu_17110_p2;
reg   [15:0] add_ln813_1153_reg_18955;
wire   [15:0] add_ln813_1156_fu_17116_p2;
reg   [15:0] add_ln813_1156_reg_18960;
wire   [15:0] add_ln813_1160_fu_17138_p2;
reg   [15:0] add_ln813_1160_reg_18965;
wire   [15:0] add_ln813_1172_fu_17160_p2;
reg   [15:0] add_ln813_1172_reg_18970;
wire   [15:0] add_ln813_1188_fu_17184_p2;
reg   [15:0] add_ln813_1188_reg_18975;
wire   [15:0] add_ln813_1198_fu_17190_p2;
reg   [15:0] add_ln813_1198_reg_18980;
wire   [15:0] add_ln813_1199_fu_17196_p2;
reg   [15:0] add_ln813_1199_reg_18985;
wire   [15:0] add_ln813_1203_fu_17218_p2;
reg   [15:0] add_ln813_1203_reg_18990;
wire   [15:0] add_ln813_1212_fu_17224_p2;
reg   [15:0] add_ln813_1212_reg_18995;
wire   [15:0] add_ln813_1217_fu_17242_p2;
reg   [15:0] add_ln813_1217_reg_19000;
wire   [14:0] add_ln813_1227_fu_17248_p2;
reg   [14:0] add_ln813_1227_reg_19005;
wire   [13:0] add_ln813_1228_fu_17254_p2;
reg   [13:0] add_ln813_1228_reg_19010;
wire   [13:0] add_ln813_1232_fu_17280_p2;
reg   [13:0] add_ln813_1232_reg_19015;
wire   [15:0] add_ln813_1238_fu_17292_p2;
reg   [15:0] add_ln813_1238_reg_19020;
wire   [15:0] add_ln813_1243_fu_17308_p2;
reg   [15:0] add_ln813_1243_reg_19025;
wire  signed [15:0] mul_ln1270_63_fu_185_p0;
wire  signed [20:0] sext_ln1270_28_fu_15082_p1;
wire   [5:0] mul_ln1270_63_fu_185_p1;
wire    ap_block_pp0_stage0;
wire  signed [15:0] mul_ln1270_66_fu_192_p0;
wire  signed [20:0] sext_ln1273_813_fu_15932_p1;
wire  signed [5:0] mul_ln1270_66_fu_192_p1;
wire  signed [15:0] mul_ln1270_68_fu_217_p0;
wire  signed [20:0] sext_ln1270_31_fu_16648_p1;
wire   [5:0] mul_ln1270_68_fu_217_p1;
wire  signed [15:0] mul_ln1270_65_fu_224_p0;
wire  signed [5:0] mul_ln1270_65_fu_224_p1;
wire  signed [15:0] r_V_827_fu_225_p0;
wire  signed [20:0] sext_ln1270_25_fu_14554_p1;
wire   [4:0] r_V_827_fu_225_p1;
wire  signed [15:0] mul_ln1270_60_fu_239_p0;
wire  signed [5:0] mul_ln1270_60_fu_239_p1;
wire  signed [15:0] mul_ln1270_62_fu_264_p0;
wire  signed [20:0] sext_ln1270_27_fu_14729_p1;
wire  signed [5:0] mul_ln1270_62_fu_264_p1;
wire  signed [15:0] r_V_893_fu_269_p0;
wire  signed [20:0] sext_ln1270_30_fu_16258_p1;
wire   [4:0] r_V_893_fu_269_p1;
wire  signed [15:0] r_V_866_fu_271_p0;
wire  signed [20:0] sext_ln1273_802_fu_15527_p1;
wire   [4:0] r_V_866_fu_271_p1;
wire  signed [15:0] mul_ln1270_64_fu_272_p0;
wire  signed [20:0] sext_ln1270_29_fu_15220_p1;
wire  signed [5:0] mul_ln1270_64_fu_272_p1;
wire  signed [15:0] r_V_881_fu_275_p0;
wire  signed [20:0] sext_ln1273_811_fu_15869_p1;
wire   [4:0] r_V_881_fu_275_p1;
wire  signed [15:0] mul_ln1270_69_fu_300_p0;
wire  signed [20:0] sext_ln1270_32_fu_16707_p1;
wire   [5:0] mul_ln1270_69_fu_300_p1;
wire  signed [15:0] mul_ln1270_61_fu_302_p0;
wire  signed [20:0] sext_ln1270_26_fu_14670_p1;
wire   [5:0] mul_ln1270_61_fu_302_p1;
wire  signed [15:0] r_V_874_fu_320_p0;
wire  signed [20:0] sext_ln1273_805_fu_15648_p1;
wire   [4:0] r_V_874_fu_320_p1;
wire   [5:0] mul_ln1270_fu_336_p1;
wire  signed [15:0] mul_ln1270_67_fu_338_p0;
wire   [5:0] mul_ln1270_67_fu_338_p1;
wire  signed [15:0] r_V_854_fu_347_p0;
wire   [4:0] r_V_854_fu_347_p1;
wire  signed [15:0] sext_ln1270_fu_14445_p0;
wire   [20:0] mul_ln1270_fu_336_p2;
wire  signed [15:0] sext_ln1273_766_fu_14464_p0;
wire  signed [15:0] sext_ln1273_767_fu_14468_p0;
wire  signed [15:0] shl_ln1273_457_fu_14472_p1;
wire   [20:0] shl_ln1273_457_fu_14472_p3;
wire   [20:0] r_V_822_fu_14480_p2;
wire  signed [20:0] sext_ln1273_767_fu_14468_p1;
wire   [20:0] r_V_823_fu_14496_p2;
wire  signed [15:0] shl_ln1273_458_fu_14512_p1;
wire   [17:0] shl_ln1273_458_fu_14512_p3;
wire  signed [18:0] sext_ln1273_768_fu_14520_p1;
wire   [18:0] sub_ln1273_fu_14524_p2;
wire  signed [18:0] sext_ln1273_766_fu_14464_p1;
wire   [18:0] r_V_824_fu_14530_p2;
wire   [13:0] mult_V_928_fu_14536_p4;
wire  signed [15:0] sext_ln1270_25_fu_14554_p0;
wire  signed [15:0] shl_ln1273_459_fu_14560_p1;
wire   [20:0] shl_ln1273_459_fu_14560_p3;
wire   [20:0] r_V_825_fu_14568_p2;
wire   [20:0] r_V_826_fu_14584_p2;
wire   [20:0] mul_ln1270_60_fu_239_p2;
wire   [20:0] r_V_827_fu_225_p2;
wire  signed [15:0] sext_ln1273_769_fu_14624_p0;
wire  signed [15:0] shl_ln1273_461_fu_14628_p1;
wire   [18:0] shl_ln1273_461_fu_14628_p3;
wire  signed [19:0] sext_ln1273_771_fu_14636_p1;
wire   [19:0] sub_ln1273_627_fu_14640_p2;
wire  signed [19:0] sext_ln1273_769_fu_14624_p1;
wire   [19:0] r_V_830_fu_14646_p2;
wire   [14:0] mult_V_935_fu_14652_p4;
wire  signed [15:0] sext_ln1270_26_fu_14670_p0;
wire  signed [15:0] shl_ln1273_462_fu_14675_p1;
wire   [20:0] shl_ln1273_462_fu_14675_p3;
wire   [20:0] r_V_831_fu_14683_p2;
wire   [20:0] r_V_832_fu_14699_p2;
wire   [20:0] mul_ln1270_61_fu_302_p2;
wire  signed [15:0] sext_ln1270_27_fu_14729_p0;
wire  signed [15:0] shl_ln1273_466_fu_14734_p1;
wire   [20:0] shl_ln1273_466_fu_14734_p3;
wire   [20:0] r_V_836_fu_14742_p2;
wire   [20:0] mul_ln1270_62_fu_264_p2;
wire  signed [15:0] shl_ln1273_467_fu_14768_p1;
wire   [19:0] shl_ln1273_467_fu_14768_p3;
wire  signed [15:0] shl_ln1273_468_fu_14780_p1;
wire   [17:0] shl_ln1273_468_fu_14780_p3;
wire  signed [20:0] sext_ln1273_775_fu_14776_p1;
wire  signed [20:0] sext_ln1273_776_fu_14788_p1;
wire   [20:0] r_V_837_fu_14792_p2;
wire   [20:0] r_V_838_fu_14808_p2;
wire  signed [15:0] sext_ln1273_777_fu_14828_p0;
wire  signed [15:0] shl_ln1273_469_fu_14832_p1;
wire   [20:0] shl_ln1273_469_fu_14832_p3;
wire   [20:0] r_V_839_fu_14840_p2;
wire  signed [20:0] sext_ln1273_777_fu_14828_p1;
wire   [20:0] r_V_840_fu_14856_p2;
wire  signed [15:0] sext_ln1273_778_fu_14876_p0;
wire  signed [15:0] shl_ln1273_471_fu_14880_p1;
wire   [18:0] shl_ln1273_471_fu_14880_p3;
wire  signed [19:0] sext_ln1273_778_fu_14876_p1;
wire  signed [19:0] sext_ln1273_780_fu_14888_p1;
wire   [19:0] r_V_843_fu_14892_p2;
wire   [14:0] mult_V_950_fu_14898_p4;
wire  signed [15:0] shl_ln1273_472_fu_14912_p1;
wire   [16:0] shl_ln1273_472_fu_14912_p3;
wire  signed [17:0] sext_ln1273_781_fu_14920_p1;
wire   [17:0] r_V_844_fu_14924_p2;
wire   [12:0] mult_V_951_fu_14930_p4;
wire  signed [15:0] sext_ln1273_782_fu_14948_p0;
wire  signed [15:0] shl_ln1273_474_fu_14952_p1;
wire   [18:0] shl_ln1273_474_fu_14952_p3;
wire  signed [19:0] sext_ln1273_784_fu_14960_p1;
wire  signed [15:0] shl_ln1273_475_fu_14970_p1;
wire  signed [16:0] shl_ln1273_475_fu_14970_p3;
wire   [19:0] sub_ln1273_645_fu_14964_p2;
wire  signed [19:0] sext_ln1273_786_fu_14982_p1;
wire   [19:0] r_V_846_fu_14986_p2;
wire   [14:0] mult_V_953_fu_14992_p4;
wire  signed [15:0] shl_ln1273_476_fu_15006_p1;
wire   [19:0] shl_ln1273_476_fu_15006_p3;
wire  signed [20:0] sext_ln1273_787_fu_15014_p1;
wire   [20:0] sub_ln1273_647_fu_15018_p2;
wire  signed [20:0] sext_ln1273_785_fu_14978_p1;
wire   [20:0] r_V_847_fu_15024_p2;
wire  signed [15:0] shl_ln1273_477_fu_15040_p1;
wire   [17:0] shl_ln1273_477_fu_15040_p3;
wire  signed [18:0] sext_ln1273_788_fu_15048_p1;
wire   [18:0] sub_ln1273_650_fu_15052_p2;
wire  signed [18:0] sext_ln1273_782_fu_14948_p1;
wire   [18:0] r_V_849_fu_15058_p2;
wire   [13:0] mult_V_956_fu_15064_p4;
wire  signed [15:0] sext_ln1270_28_fu_15082_p0;
wire  signed [15:0] shl_ln1273_478_fu_15088_p1;
wire   [20:0] shl_ln1273_478_fu_15088_p3;
wire   [20:0] r_V_850_fu_15096_p2;
wire  signed [15:0] shl_ln1273_479_fu_15112_p1;
wire   [16:0] shl_ln1273_479_fu_15112_p3;
wire  signed [20:0] sext_ln1273_789_fu_15120_p1;
wire   [20:0] r_V_851_fu_15124_p2;
wire   [20:0] r_V_852_fu_15140_p2;
wire  signed [15:0] shl_ln1273_480_fu_15156_p1;
wire   [19:0] shl_ln1273_480_fu_15156_p3;
wire  signed [15:0] shl_ln1273_481_fu_15168_p1;
wire   [17:0] shl_ln1273_481_fu_15168_p3;
wire  signed [20:0] sext_ln1273_790_fu_15164_p1;
wire  signed [20:0] sext_ln1273_791_fu_15176_p1;
wire   [20:0] r_V_853_fu_15180_p2;
wire   [20:0] r_V_854_fu_347_p2;
wire   [20:0] mul_ln1270_63_fu_185_p2;
wire  signed [15:0] sext_ln1270_29_fu_15220_p0;
wire  signed [15:0] sext_ln1273_792_fu_15225_p0;
wire  signed [15:0] sext_ln1273_793_fu_15229_p0;
wire  signed [15:0] shl_ln1273_482_fu_15233_p1;
wire   [20:0] shl_ln1273_482_fu_15233_p3;
wire   [20:0] r_V_855_fu_15241_p2;
wire  signed [15:0] shl_ln1273_483_fu_15257_p1;
wire   [18:0] shl_ln1273_483_fu_15257_p3;
wire  signed [19:0] sext_ln1273_794_fu_15265_p1;
wire  signed [19:0] sext_ln1273_792_fu_15225_p1;
wire   [19:0] r_V_856_fu_15269_p2;
wire   [14:0] mult_V_964_fu_15275_p4;
wire   [20:0] mul_ln1270_64_fu_272_p2;
wire  signed [15:0] shl_ln1273_484_fu_15299_p1;
wire  signed [17:0] shl_ln1273_484_fu_15299_p3;
wire  signed [20:0] sext_ln1273_796_fu_15311_p1;
wire   [20:0] r_V_857_fu_15315_p2;
wire  signed [18:0] sext_ln1273_795_fu_15307_p1;
wire  signed [18:0] sext_ln1273_793_fu_15229_p1;
wire   [18:0] r_V_858_fu_15331_p2;
wire   [13:0] mult_V_967_fu_15337_p4;
wire   [20:0] r_V_859_fu_15351_p2;
wire  signed [15:0] sext_ln1273_797_fu_15371_p0;
wire  signed [15:0] sext_ln1273_798_fu_15375_p0;
wire  signed [15:0] shl_ln1273_485_fu_15379_p1;
wire   [20:0] shl_ln1273_485_fu_15379_p3;
wire  signed [20:0] sext_ln1273_798_fu_15375_p1;
wire   [20:0] r_V_860_fu_15387_p2;
wire  signed [15:0] shl_ln1273_486_fu_15403_p1;
wire   [19:0] shl_ln1273_486_fu_15403_p3;
wire  signed [20:0] sext_ln1273_799_fu_15411_p1;
wire   [20:0] r_V_861_fu_15415_p2;
wire  signed [15:0] shl_ln1273_487_fu_15431_p1;
wire   [18:0] shl_ln1273_487_fu_15431_p3;
wire  signed [20:0] sext_ln1273_800_fu_15439_p1;
wire   [20:0] r_V_862_fu_15443_p2;
wire   [20:0] r_V_863_fu_15459_p2;
wire  signed [16:0] sext_ln1273_797_fu_15371_p1;
wire   [16:0] r_V_864_fu_15475_p2;
wire   [11:0] mult_V_973_fu_15481_p4;
wire  signed [15:0] shl_ln1273_488_fu_15495_p1;
wire   [16:0] shl_ln1273_488_fu_15495_p3;
wire  signed [20:0] sext_ln1273_801_fu_15503_p1;
wire   [20:0] r_V_865_fu_15507_p2;
wire  signed [15:0] sext_ln1273_802_fu_15527_p0;
wire   [20:0] r_V_866_fu_271_p2;
wire  signed [15:0] shl_ln1273_489_fu_15542_p1;
wire   [20:0] shl_ln1273_489_fu_15542_p3;
wire   [20:0] r_V_867_fu_15550_p2;
wire   [20:0] r_V_868_fu_15566_p2;
wire  signed [15:0] shl_ln1273_490_fu_15582_p1;
wire   [19:0] shl_ln1273_490_fu_15582_p3;
wire  signed [15:0] shl_ln1273_491_fu_15594_p1;
wire   [17:0] shl_ln1273_491_fu_15594_p3;
wire  signed [20:0] sext_ln1273_803_fu_15590_p1;
wire  signed [20:0] sext_ln1273_804_fu_15602_p1;
wire   [20:0] r_V_869_fu_15606_p2;
wire   [20:0] sub_ln1273_668_fu_15622_p2;
wire   [20:0] r_V_870_fu_15628_p2;
wire  signed [15:0] sext_ln1273_805_fu_15648_p0;
wire  signed [15:0] shl_ln1273_492_fu_15653_p1;
wire   [20:0] shl_ln1273_492_fu_15653_p3;
wire   [20:0] r_V_871_fu_15661_p2;
wire   [20:0] r_V_872_fu_15677_p2;
wire  signed [15:0] shl_ln1273_493_fu_15693_p1;
wire   [19:0] shl_ln1273_493_fu_15693_p3;
wire  signed [15:0] shl_ln1273_494_fu_15705_p1;
wire   [16:0] shl_ln1273_494_fu_15705_p3;
wire  signed [20:0] sext_ln1273_807_fu_15713_p1;
wire  signed [20:0] sext_ln1273_806_fu_15701_p1;
wire   [20:0] r_V_873_fu_15717_p2;
wire   [20:0] r_V_874_fu_320_p2;
wire  signed [15:0] sext_ln1273_808_fu_15747_p0;
wire  signed [15:0] shl_ln1273_495_fu_15751_p1;
wire   [20:0] shl_ln1273_495_fu_15751_p3;
wire   [20:0] r_V_875_fu_15759_p2;
wire  signed [15:0] mult_V_985_fu_15775_p1;
wire   [10:0] mult_V_985_fu_15775_p4;
wire  signed [20:0] sext_ln1273_808_fu_15747_p1;
wire   [20:0] r_V_876_fu_15789_p2;
wire  signed [15:0] shl_ln1273_496_fu_15805_p1;
wire   [18:0] shl_ln1273_496_fu_15805_p3;
wire  signed [15:0] shl_ln1273_497_fu_15817_p1;
wire   [16:0] shl_ln1273_497_fu_15817_p3;
wire  signed [19:0] sext_ln1273_810_fu_15825_p1;
wire  signed [19:0] sext_ln1273_809_fu_15813_p1;
wire   [19:0] r_V_877_fu_15829_p2;
wire   [14:0] mult_V_987_fu_15835_p4;
wire   [19:0] r_V_878_fu_15849_p2;
wire  signed [15:0] sext_ln1273_811_fu_15869_p0;
wire  signed [15:0] shl_ln1273_498_fu_15874_p1;
wire   [20:0] shl_ln1273_498_fu_15874_p3;
wire   [20:0] r_V_879_fu_15882_p2;
wire   [20:0] r_V_880_fu_15898_p2;
wire   [20:0] r_V_881_fu_275_p2;
wire  signed [15:0] sext_ln1273_812_fu_15928_p0;
wire  signed [15:0] sext_ln1273_813_fu_15932_p0;
wire  signed [15:0] shl_ln1273_499_fu_15938_p1;
wire  signed [15:0] shl_ln1273_500_fu_15946_p1;
wire   [17:0] shl_ln1273_500_fu_15946_p3;
wire  signed [20:0] sext_ln1273_814_fu_15954_p1;
wire   [20:0] shl_ln1273_499_fu_15938_p3;
wire   [20:0] r_V_882_fu_15958_p2;
wire   [20:0] mul_ln1270_65_fu_224_p2;
wire   [20:0] r_V_883_fu_15984_p2;
wire   [20:0] r_V_884_fu_16000_p2;
wire  signed [16:0] sext_ln1273_812_fu_15928_p1;
wire   [16:0] r_V_885_fu_16016_p2;
wire   [11:0] mult_V_996_fu_16022_p4;
wire  signed [15:0] shl_ln1273_501_fu_16036_p1;
wire   [18:0] shl_ln1273_501_fu_16036_p3;
wire  signed [19:0] sext_ln1273_815_fu_16044_p1;
wire  signed [15:0] shl_ln1273_502_fu_16054_p1;
wire   [16:0] shl_ln1273_502_fu_16054_p3;
wire   [19:0] sub_ln1273_683_fu_16048_p2;
wire  signed [19:0] sext_ln1273_816_fu_16062_p1;
wire   [19:0] r_V_886_fu_16066_p2;
wire   [14:0] mult_V_997_fu_16072_p4;
wire   [20:0] mul_ln1270_66_fu_192_p2;
wire  signed [15:0] mult_V_999_fu_16096_p1;
wire   [11:0] mult_V_999_fu_16096_p4;
wire  signed [15:0] mult_V_1000_fu_16114_p1;
wire   [10:0] mult_V_1000_fu_16114_p4;
wire  signed [15:0] sext_ln1273_817_fu_16128_p0;
wire  signed [15:0] sext_ln1273_818_fu_16132_p0;
wire  signed [15:0] shl_ln1273_503_fu_16136_p1;
wire   [20:0] shl_ln1273_503_fu_16136_p3;
wire  signed [20:0] sext_ln1273_818_fu_16132_p1;
wire   [20:0] r_V_887_fu_16144_p2;
wire  signed [15:0] shl_ln1273_504_fu_16160_p1;
wire   [18:0] shl_ln1273_504_fu_16160_p3;
wire  signed [19:0] sext_ln1273_817_fu_16128_p1;
wire  signed [19:0] sext_ln1273_819_fu_16168_p1;
wire   [19:0] r_V_888_fu_16172_p2;
wire   [14:0] mult_V_1002_fu_16178_p4;
wire   [20:0] r_V_889_fu_16192_p2;
wire  signed [15:0] shl_ln1273_505_fu_16208_p1;
wire   [19:0] shl_ln1273_505_fu_16208_p3;
wire  signed [20:0] sext_ln1273_820_fu_16216_p1;
wire  signed [15:0] shl_ln1273_506_fu_16226_p1;
wire   [17:0] shl_ln1273_506_fu_16226_p3;
wire   [20:0] sub_ln1273_688_fu_16220_p2;
wire  signed [20:0] sext_ln1273_821_fu_16234_p1;
wire   [20:0] r_V_890_fu_16238_p2;
wire  signed [15:0] sext_ln1270_30_fu_16258_p0;
wire  signed [15:0] shl_ln1273_507_fu_16264_p1;
wire   [20:0] shl_ln1273_507_fu_16264_p3;
wire   [20:0] r_V_891_fu_16272_p2;
wire   [20:0] r_V_892_fu_16288_p2;
wire   [20:0] r_V_893_fu_269_p2;
wire   [20:0] mul_ln1270_67_fu_338_p2;
wire  signed [15:0] sext_ln1273_822_fu_16328_p0;
wire  signed [15:0] sext_ln1273_823_fu_16332_p0;
wire  signed [15:0] shl_ln1273_508_fu_16336_p1;
wire   [20:0] shl_ln1273_508_fu_16336_p3;
wire  signed [20:0] sext_ln1273_823_fu_16332_p1;
wire   [20:0] r_V_894_fu_16344_p2;
wire  signed [16:0] sext_ln1273_822_fu_16328_p1;
wire   [16:0] r_V_895_fu_16360_p2;
wire   [11:0] mult_V_1010_fu_16366_p4;
wire  signed [15:0] shl_ln1273_509_fu_16380_p1;
wire   [18:0] shl_ln1273_509_fu_16380_p3;
wire  signed [15:0] shl_ln1273_510_fu_16392_p1;
wire  signed [16:0] shl_ln1273_510_fu_16392_p3;
wire  signed [19:0] sext_ln1273_826_fu_16404_p1;
wire  signed [19:0] sext_ln1273_824_fu_16388_p1;
wire   [19:0] r_V_896_fu_16408_p2;
wire   [14:0] mult_V_1011_fu_16414_p4;
wire   [20:0] r_V_897_fu_16428_p2;
wire  signed [17:0] sext_ln1273_825_fu_16400_p1;
wire   [17:0] r_V_898_fu_16444_p2;
wire   [12:0] mult_V_1013_fu_16450_p4;
wire  signed [15:0] sext_ln1273_827_fu_16468_p0;
wire  signed [15:0] sext_ln1273_828_fu_16472_p0;
wire  signed [15:0] shl_ln1273_511_fu_16476_p1;
wire   [20:0] shl_ln1273_511_fu_16476_p3;
wire  signed [20:0] sext_ln1273_828_fu_16472_p1;
wire   [20:0] r_V_899_fu_16484_p2;
wire  signed [15:0] shl_ln1273_512_fu_16500_p1;
wire   [19:0] shl_ln1273_512_fu_16500_p3;
wire  signed [20:0] sext_ln1273_829_fu_16508_p1;
wire   [20:0] r_V_900_fu_16512_p2;
wire   [20:0] r_V_901_fu_16528_p2;
wire  signed [15:0] shl_ln1273_513_fu_16544_p1;
wire   [16:0] shl_ln1273_513_fu_16544_p3;
wire  signed [17:0] sext_ln1273_830_fu_16552_p1;
wire   [17:0] r_V_902_fu_16556_p2;
wire   [12:0] mult_V_1017_fu_16562_p4;
wire  signed [16:0] sext_ln1273_827_fu_16468_p1;
wire   [16:0] r_V_903_fu_16576_p2;
wire   [11:0] mult_V_1018_fu_16582_p4;
wire  signed [15:0] sext_ln1273_831_fu_16600_p0;
wire  signed [15:0] shl_ln1273_514_fu_16604_p1;
wire   [20:0] shl_ln1273_514_fu_16604_p3;
wire  signed [20:0] sext_ln1273_831_fu_16600_p1;
wire   [20:0] r_V_904_fu_16612_p2;
wire   [20:0] r_V_905_fu_16628_p2;
wire  signed [15:0] sext_ln1270_31_fu_16648_p0;
wire  signed [15:0] shl_ln1273_515_fu_16653_p1;
wire   [20:0] shl_ln1273_515_fu_16653_p3;
wire   [20:0] r_V_906_fu_16661_p2;
wire   [20:0] r_V_907_fu_16677_p2;
wire   [20:0] mul_ln1270_68_fu_217_p2;
wire  signed [15:0] sext_ln1270_32_fu_16707_p0;
wire  signed [15:0] shl_ln1273_516_fu_16712_p1;
wire   [19:0] shl_ln1273_516_fu_16712_p3;
wire  signed [20:0] sext_ln1273_832_fu_16720_p1;
wire   [20:0] r_V_908_fu_16724_p2;
wire  signed [15:0] shl_ln1273_517_fu_16740_p1;
wire   [20:0] shl_ln1273_517_fu_16740_p3;
wire   [20:0] r_V_909_fu_16748_p2;
wire   [20:0] mul_ln1270_69_fu_300_p2;
wire   [20:0] r_V_910_fu_16774_p2;
wire  signed [15:0] sext_ln1273_833_fu_16794_p0;
wire  signed [15:0] shl_ln1273_518_fu_16798_p1;
wire   [20:0] shl_ln1273_518_fu_16798_p3;
wire   [20:0] r_V_911_fu_16806_p2;
wire  signed [20:0] sext_ln1273_833_fu_16794_p1;
wire   [20:0] r_V_912_fu_16822_p2;
wire  signed [15:0] sext_ln1273_834_fu_16842_p0;
wire  signed [15:0] sext_ln1273_835_fu_16846_p0;
wire  signed [15:0] sext_ln1273_836_fu_16850_p0;
wire  signed [15:0] shl_ln1273_519_fu_16854_p1;
wire   [17:0] shl_ln1273_519_fu_16854_p3;
wire  signed [18:0] sext_ln1273_837_fu_16862_p1;
wire   [18:0] sub_ln1273_711_fu_16866_p2;
wire  signed [18:0] sext_ln1273_836_fu_16850_p1;
wire   [18:0] r_V_913_fu_16872_p2;
wire   [13:0] mult_V_1030_fu_16878_p4;
wire  signed [15:0] shl_ln1273_520_fu_16892_p1;
wire   [20:0] shl_ln1273_520_fu_16892_p3;
wire   [20:0] r_V_914_fu_16900_p2;
wire  signed [20:0] sext_ln1273_835_fu_16846_p1;
wire   [20:0] r_V_915_fu_16916_p2;
wire  signed [16:0] sext_ln1273_834_fu_16842_p1;
wire   [16:0] r_V_916_fu_16932_p2;
wire   [11:0] mult_V_1033_fu_16938_p4;
wire  signed [12:0] sext_ln17_404_fu_16376_p1;
wire  signed [11:0] sext_ln17_403_fu_16124_p1;
wire   [11:0] add_ln813_1060_fu_16958_p2;
wire  signed [15:0] sext_ln813_311_fu_16964_p1;
wire   [15:0] mult_V_1021_fu_16667_p4;
wire   [15:0] mult_V_1020_fu_16634_p4;
wire   [15:0] add_ln813_1073_fu_16980_p2;
wire   [15:0] add_ln813_1072_fu_16974_p2;
wire   [15:0] mult_V_1015_fu_16518_p4;
wire   [15:0] mult_V_1024_fu_16730_p4;
wire  signed [15:0] sext_ln818_322_fu_15002_p1;
wire   [15:0] add_ln813_1089_fu_16998_p2;
wire   [15:0] mult_V_1028_fu_16812_p4;
wire   [15:0] add_ln813_1090_fu_17004_p2;
wire   [15:0] add_ln813_1088_fu_16992_p2;
wire  signed [11:0] sext_ln17_400_fu_15785_p1;
wire   [11:0] add_ln813_1105_fu_17022_p2;
wire  signed [15:0] sext_ln813_312_fu_17028_p1;
wire   [15:0] add_ln813_1106_fu_17032_p2;
wire   [15:0] add_ln813_1104_fu_17016_p2;
wire  signed [15:0] sext_ln818_325_fu_15845_p1;
wire  signed [15:0] sext_ln818_327_fu_16082_p1;
wire  signed [15:0] sext_ln818_328_fu_16188_p1;
wire   [15:0] add_ln813_1119_fu_17050_p2;
wire   [15:0] add_ln813_1118_fu_17044_p2;
wire   [15:0] mult_V_1022_fu_16683_p4;
wire   [15:0] mult_V_1027_fu_16780_p4;
wire   [15:0] add_ln813_1131_fu_17068_p2;
wire   [15:0] add_ln813_1130_fu_17062_p2;
wire   [15:0] add_ln813_1145_fu_17086_p2;
wire   [15:0] add_ln813_1144_fu_17080_p2;
wire   [15:0] mult_V_954_fu_15030_p4;
wire   [15:0] mult_V_960_fu_15186_p4;
wire   [15:0] mult_V_971_fu_15449_p4;
wire   [15:0] add_ln813_1152_fu_17104_p2;
wire   [15:0] add_ln813_1151_fu_17098_p2;
wire   [15:0] mult_V_1019_fu_16618_p4;
wire  signed [15:0] sext_ln818_324_fu_15285_p1;
wire  signed [14:0] sext_ln17_408_fu_16888_p1;
wire   [14:0] add_ln813_1159_fu_17128_p2;
wire  signed [15:0] sext_ln813_313_fu_17134_p1;
wire   [15:0] add_ln813_1158_fu_17122_p2;
wire   [15:0] mult_V_1031_fu_16906_p4;
wire  signed [12:0] sext_ln17_401_fu_16032_p1;
wire   [12:0] add_ln813_1171_fu_17150_p2;
wire  signed [15:0] sext_ln813_314_fu_17156_p1;
wire   [15:0] add_ln813_1170_fu_17144_p2;
wire  signed [15:0] sext_ln818_329_fu_16424_p1;
wire   [15:0] add_ln813_1186_fu_17172_p2;
wire   [15:0] mult_V_1032_fu_16922_p4;
wire   [15:0] add_ln813_1187_fu_17178_p2;
wire   [15:0] add_ln813_1185_fu_17166_p2;
wire  signed [15:0] sext_ln818_321_fu_14908_p1;
wire  signed [15:0] sext_ln818_323_fu_15074_p1;
wire  signed [13:0] sext_ln17_405_fu_16460_p1;
wire   [13:0] add_ln813_1202_fu_17208_p2;
wire  signed [15:0] sext_ln813_315_fu_17214_p1;
wire   [15:0] add_ln813_1201_fu_17202_p2;
wire   [15:0] mult_V_990_fu_15904_p4;
wire   [15:0] mult_V_1004_fu_16244_p4;
wire  signed [15:0] sext_ln818_fu_14662_p1;
wire   [15:0] add_ln813_1216_fu_17236_p2;
wire   [15:0] add_ln813_1215_fu_17230_p2;
wire  signed [14:0] sext_ln17_fu_14546_p1;
wire  signed [14:0] sext_ln17_398_fu_15347_p1;
wire  signed [13:0] sext_ln17_397_fu_14940_p1;
wire  signed [13:0] sext_ln17_406_fu_16572_p1;
wire  signed [12:0] sext_ln17_399_fu_15491_p1;
wire  signed [12:0] sext_ln17_402_fu_16106_p1;
wire   [12:0] add_ln813_1230_fu_17260_p2;
wire  signed [12:0] sext_ln17_409_fu_16948_p1;
wire   [12:0] add_ln813_1231_fu_17270_p2;
wire  signed [13:0] sext_ln813_319_fu_17276_p1;
wire  signed [13:0] sext_ln813_318_fu_17266_p1;
wire   [15:0] mult_V_979_fu_15634_p4;
wire   [15:0] add_ln813_1237_fu_17286_p2;
wire   [15:0] mult_V_974_fu_15513_p4;
wire  signed [12:0] sext_ln17_407_fu_16592_p1;
wire   [12:0] add_ln813_1242_fu_17298_p2;
wire  signed [15:0] sext_ln813_321_fu_17304_p1;
wire   [20:0] shl_ln_fu_17314_p3;
wire   [20:0] r_V_fu_17321_p2;
wire   [20:0] r_V_820_fu_17336_p2;
wire   [19:0] shl_ln1273_s_fu_17352_p3;
wire   [16:0] shl_ln1273_456_fu_17363_p3;
wire  signed [20:0] sext_ln1273_fu_17359_p1;
wire  signed [20:0] sext_ln1273_765_fu_17370_p1;
wire   [20:0] r_V_821_fu_17374_p2;
wire   [20:0] shl_ln1273_460_fu_17393_p3;
wire   [20:0] r_V_828_fu_17400_p2;
wire  signed [20:0] sext_ln1273_770_fu_17390_p1;
wire   [20:0] r_V_829_fu_17416_p2;
wire  signed [15:0] sext_ln1273_772_fu_17436_p0;
wire  signed [15:0] shl_ln1273_463_fu_17440_p1;
wire   [20:0] shl_ln1273_463_fu_17440_p3;
wire   [20:0] r_V_833_fu_17448_p2;
wire  signed [20:0] sext_ln1273_772_fu_17436_p1;
wire   [20:0] r_V_834_fu_17464_p2;
wire  signed [15:0] shl_ln1273_464_fu_17480_p1;
wire   [19:0] shl_ln1273_464_fu_17480_p3;
wire  signed [20:0] sext_ln1273_773_fu_17488_p1;
wire  signed [15:0] shl_ln1273_465_fu_17498_p1;
wire   [16:0] shl_ln1273_465_fu_17498_p3;
wire   [20:0] sub_ln1273_633_fu_17492_p2;
wire  signed [20:0] sext_ln1273_774_fu_17506_p1;
wire   [20:0] r_V_835_fu_17510_p2;
wire   [20:0] shl_ln1273_470_fu_17529_p3;
wire   [20:0] r_V_841_fu_17536_p2;
wire  signed [20:0] sext_ln1273_779_fu_17526_p1;
wire   [20:0] r_V_842_fu_17552_p2;
wire   [20:0] shl_ln1273_473_fu_17571_p3;
wire   [20:0] r_V_845_fu_17578_p2;
wire  signed [20:0] sext_ln1273_783_fu_17568_p1;
wire   [20:0] r_V_848_fu_17594_p2;
wire   [15:0] add_ln813_fu_17613_p2;
wire   [15:0] mult_V_fu_17326_p4;
wire   [15:0] add_ln813_1036_fu_17623_p2;
wire   [15:0] mult_V_939_fu_17454_p4;
wire   [15:0] add_ln813_1037_fu_17627_p2;
wire   [15:0] add_ln813_1035_fu_17617_p2;
wire   [15:0] add_ln813_1039_fu_17639_p2;
wire  signed [15:0] sext_ln813_fu_17648_p1;
wire   [15:0] add_ln813_1042_fu_17651_p2;
wire   [15:0] add_ln813_1040_fu_17643_p2;
wire   [15:0] add_ln813_1043_fu_17656_p2;
wire   [15:0] add_ln813_1038_fu_17633_p2;
wire   [15:0] add_ln813_1045_fu_17668_p2;
wire   [15:0] mult_V_949_fu_17558_p4;
wire   [15:0] add_ln813_1047_fu_17677_p2;
wire   [15:0] mult_V_940_fu_17470_p4;
wire   [15:0] add_ln813_1048_fu_17682_p2;
wire   [15:0] add_ln813_1046_fu_17672_p2;
wire   [15:0] add_ln813_1050_fu_17694_p2;
wire   [15:0] add_ln813_1052_fu_17703_p2;
wire   [15:0] add_ln813_1053_fu_17708_p2;
wire   [15:0] add_ln813_1051_fu_17698_p2;
wire   [15:0] add_ln813_1054_fu_17713_p2;
wire   [15:0] add_ln813_1049_fu_17688_p2;
wire   [15:0] mult_V_952_fu_17584_p4;
wire   [15:0] add_ln813_1057_fu_17730_p2;
wire   [15:0] add_ln813_1056_fu_17725_p2;
wire   [15:0] add_ln813_1059_fu_17740_p2;
wire   [15:0] add_ln813_1062_fu_17744_p2;
wire   [15:0] add_ln813_1058_fu_17734_p2;
wire   [15:0] add_ln813_1064_fu_17755_p2;
wire   [15:0] mult_V_923_fu_17342_p4;
wire   [15:0] add_ln813_1067_fu_17769_p2;
wire   [15:0] add_ln813_1066_fu_17765_p2;
wire   [15:0] add_ln813_1068_fu_17773_p2;
wire   [15:0] add_ln813_1065_fu_17759_p2;
wire   [15:0] add_ln813_1070_fu_17785_p2;
wire   [15:0] add_ln813_1071_fu_17789_p2;
wire   [15:0] add_ln813_1075_fu_17794_p2;
wire   [15:0] add_ln813_1069_fu_17779_p2;
wire   [15:0] mult_V_933_fu_17406_p4;
wire   [15:0] add_ln813_1078_fu_17810_p2;
wire   [15:0] add_ln813_1077_fu_17805_p2;
wire   [15:0] mult_V_948_fu_17542_p4;
wire   [15:0] add_ln813_1081_fu_17825_p2;
wire   [15:0] add_ln813_1082_fu_17829_p2;
wire   [15:0] add_ln813_1080_fu_17820_p2;
wire   [15:0] add_ln813_1083_fu_17834_p2;
wire   [15:0] add_ln813_1079_fu_17814_p2;
wire   [15:0] add_ln813_1086_fu_17850_p2;
wire   [15:0] add_ln813_1085_fu_17846_p2;
wire   [15:0] add_ln813_1087_fu_17854_p2;
wire   [15:0] add_ln813_1092_fu_17860_p2;
wire   [15:0] add_ln813_1084_fu_17840_p2;
wire   [15:0] add_ln813_1095_fu_17875_p2;
wire   [15:0] add_ln813_1094_fu_17871_p2;
wire   [15:0] add_ln813_1098_fu_17891_p2;
wire   [15:0] add_ln813_1097_fu_17886_p2;
wire   [15:0] add_ln813_1099_fu_17895_p2;
wire   [15:0] add_ln813_1096_fu_17880_p2;
wire   [15:0] add_ln813_1102_fu_17911_p2;
wire   [15:0] add_ln813_1101_fu_17907_p2;
wire   [15:0] add_ln813_1103_fu_17915_p2;
wire   [15:0] add_ln813_1108_fu_17921_p2;
wire   [15:0] add_ln813_1100_fu_17901_p2;
wire   [15:0] add_ln813_1110_fu_17932_p2;
wire   [15:0] add_ln813_1113_fu_17947_p2;
wire   [15:0] add_ln813_1112_fu_17943_p2;
wire   [15:0] add_ln813_1114_fu_17951_p2;
wire   [15:0] add_ln813_1111_fu_17937_p2;
wire   [15:0] add_ln813_1116_fu_17963_p2;
wire   [15:0] add_ln813_1117_fu_17967_p2;
wire   [15:0] add_ln813_1121_fu_17972_p2;
wire   [15:0] add_ln813_1115_fu_17957_p2;
wire   [15:0] add_ln813_1123_fu_17983_p2;
wire   [15:0] add_ln813_1125_fu_17993_p2;
wire   [15:0] add_ln813_1126_fu_17997_p2;
wire   [15:0] add_ln813_1124_fu_17988_p2;
wire   [15:0] add_ln813_1128_fu_18009_p2;
wire   [15:0] add_ln813_1129_fu_18013_p2;
wire   [15:0] add_ln813_1133_fu_18018_p2;
wire   [15:0] add_ln813_1127_fu_18003_p2;
wire   [15:0] add_ln813_1135_fu_18029_p2;
wire   [15:0] add_ln813_1138_fu_18044_p2;
wire   [15:0] add_ln813_1137_fu_18039_p2;
wire   [15:0] add_ln813_1139_fu_18048_p2;
wire   [15:0] add_ln813_1136_fu_18033_p2;
wire   [15:0] add_ln813_1142_fu_18064_p2;
wire   [15:0] add_ln813_1141_fu_18060_p2;
wire   [15:0] add_ln813_1143_fu_18068_p2;
wire   [15:0] add_ln813_1147_fu_18074_p2;
wire   [15:0] add_ln813_1140_fu_18054_p2;
wire   [15:0] add_ln813_1149_fu_18085_p2;
wire   [15:0] add_ln813_1150_fu_18090_p2;
wire   [15:0] add_ln813_1155_fu_18101_p2;
wire   [15:0] add_ln813_1157_fu_18105_p2;
wire   [15:0] add_ln813_1161_fu_18110_p2;
wire   [15:0] add_ln813_1154_fu_18096_p2;
wire   [15:0] mult_V_934_fu_17422_p4;
wire   [15:0] add_ln813_1163_fu_18121_p2;
wire   [15:0] add_ln813_1165_fu_18131_p2;
wire   [15:0] add_ln813_1166_fu_18136_p2;
wire   [15:0] add_ln813_1164_fu_18126_p2;
wire   [15:0] add_ln813_1168_fu_18148_p2;
wire   [15:0] add_ln813_1169_fu_18152_p2;
wire   [15:0] add_ln813_1173_fu_18157_p2;
wire   [15:0] add_ln813_1167_fu_18142_p2;
wire   [15:0] add_ln813_1176_fu_18173_p2;
wire   [15:0] add_ln813_1175_fu_18168_p2;
wire   [15:0] mult_V_955_fu_17600_p4;
wire   [15:0] add_ln813_1179_fu_18188_p2;
wire   [15:0] add_ln813_1180_fu_18192_p2;
wire   [15:0] add_ln813_1178_fu_18183_p2;
wire   [15:0] add_ln813_1181_fu_18197_p2;
wire   [15:0] add_ln813_1177_fu_18177_p2;
wire   [15:0] add_ln813_1183_fu_18209_p2;
wire   [15:0] add_ln813_1184_fu_18213_p2;
wire   [15:0] add_ln813_1189_fu_18219_p2;
wire   [15:0] add_ln813_1182_fu_18203_p2;
wire   [15:0] mult_V_941_fu_17516_p4;
wire   [15:0] add_ln813_1192_fu_18235_p2;
wire   [15:0] add_ln813_1191_fu_18230_p2;
wire   [15:0] add_ln813_1195_fu_18249_p2;
wire   [15:0] add_ln813_1194_fu_18245_p2;
wire   [15:0] add_ln813_1196_fu_18253_p2;
wire   [15:0] add_ln813_1193_fu_18239_p2;
wire   [15:0] add_ln813_1200_fu_18265_p2;
wire   [15:0] add_ln813_1204_fu_18269_p2;
wire   [15:0] add_ln813_1197_fu_18259_p2;
wire   [15:0] add_ln813_1206_fu_18280_p2;
wire   [15:0] add_ln813_1209_fu_18295_p2;
wire   [15:0] add_ln813_1208_fu_18291_p2;
wire   [15:0] add_ln813_1210_fu_18299_p2;
wire   [15:0] add_ln813_1207_fu_18286_p2;
wire   [15:0] add_ln813_1213_fu_18311_p2;
wire   [15:0] add_ln813_1214_fu_18315_p2;
wire   [15:0] add_ln813_1218_fu_18320_p2;
wire   [15:0] add_ln813_1211_fu_18305_p2;
wire   [15:0] mult_V_924_fu_17380_p4;
wire   [15:0] add_ln813_1221_fu_18336_p2;
wire   [15:0] add_ln813_1220_fu_18331_p2;
wire  signed [15:0] sext_ln818_326_fu_17610_p1;
wire   [15:0] add_ln813_1224_fu_18350_p2;
wire   [15:0] add_ln813_1223_fu_18346_p2;
wire   [15:0] add_ln813_1225_fu_18355_p2;
wire   [15:0] add_ln813_1222_fu_18340_p2;
wire  signed [15:0] sext_ln813_317_fu_18370_p1;
wire  signed [15:0] sext_ln813_316_fu_18367_p1;
wire  signed [15:0] sext_ln813_320_fu_18379_p1;
wire   [15:0] add_ln813_1229_fu_18373_p2;
wire   [15:0] add_ln813_1233_fu_18382_p2;
wire   [15:0] add_ln813_1226_fu_18361_p2;
wire   [15:0] add_ln813_1235_fu_18394_p2;
wire   [15:0] add_ln813_1236_fu_18399_p2;
wire   [15:0] add_ln813_1240_fu_18409_p2;
wire   [15:0] add_ln813_1241_fu_18413_p2;
wire   [15:0] add_ln813_1244_fu_18418_p2;
wire   [15:0] add_ln813_1239_fu_18404_p2;
wire   [15:0] add_ln813_1063_fu_17749_p2;
wire   [15:0] add_ln813_1093_fu_17865_p2;
wire   [15:0] add_ln813_1109_fu_17926_p2;
wire   [15:0] add_ln813_1044_fu_17662_p2;
wire   [15:0] add_ln813_1162_fu_18115_p2;
wire   [15:0] add_ln813_1174_fu_18162_p2;
wire   [15:0] add_ln813_1190_fu_18224_p2;
wire   [15:0] add_ln813_1122_fu_17977_p2;
wire   [15:0] add_ln813_1134_fu_18023_p2;
wire   [15:0] add_ln813_1205_fu_18274_p2;
wire   [15:0] add_ln813_1219_fu_18325_p2;
wire   [15:0] add_ln813_1076_fu_17799_p2;
wire   [15:0] add_ln813_1234_fu_18388_p2;
wire   [15:0] add_ln813_1148_fu_18079_p2;
wire   [15:0] add_ln813_1245_fu_18423_p2;
wire   [15:0] add_ln813_1055_fu_17719_p2;
reg    ap_ce_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
reg   [15:0] ap_return_3_int_reg;
reg   [15:0] ap_return_4_int_reg;
reg   [15:0] ap_return_5_int_reg;
reg   [15:0] ap_return_6_int_reg;
reg   [15:0] ap_return_7_int_reg;
reg   [15:0] ap_return_8_int_reg;
reg   [15:0] ap_return_9_int_reg;
reg   [15:0] ap_return_10_int_reg;
reg   [15:0] ap_return_11_int_reg;
reg   [15:0] ap_return_12_int_reg;
reg   [15:0] ap_return_13_int_reg;
reg   [15:0] ap_return_14_int_reg;
reg   [15:0] ap_return_15_int_reg;

alveo_hls4ml_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U42(
    .din0(mul_ln1270_63_fu_185_p0),
    .din1(mul_ln1270_63_fu_185_p1),
    .dout(mul_ln1270_63_fu_185_p2)
);

alveo_hls4ml_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U43(
    .din0(mul_ln1270_66_fu_192_p0),
    .din1(mul_ln1270_66_fu_192_p1),
    .dout(mul_ln1270_66_fu_192_p2)
);

alveo_hls4ml_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U44(
    .din0(mul_ln1270_68_fu_217_p0),
    .din1(mul_ln1270_68_fu_217_p1),
    .dout(mul_ln1270_68_fu_217_p2)
);

alveo_hls4ml_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U45(
    .din0(mul_ln1270_65_fu_224_p0),
    .din1(mul_ln1270_65_fu_224_p1),
    .dout(mul_ln1270_65_fu_224_p2)
);

alveo_hls4ml_mul_16s_5ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5ns_21_1_0_U46(
    .din0(r_V_827_fu_225_p0),
    .din1(r_V_827_fu_225_p1),
    .dout(r_V_827_fu_225_p2)
);

alveo_hls4ml_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U47(
    .din0(mul_ln1270_60_fu_239_p0),
    .din1(mul_ln1270_60_fu_239_p1),
    .dout(mul_ln1270_60_fu_239_p2)
);

alveo_hls4ml_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U48(
    .din0(mul_ln1270_62_fu_264_p0),
    .din1(mul_ln1270_62_fu_264_p1),
    .dout(mul_ln1270_62_fu_264_p2)
);

alveo_hls4ml_mul_16s_5ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5ns_21_1_0_U49(
    .din0(r_V_893_fu_269_p0),
    .din1(r_V_893_fu_269_p1),
    .dout(r_V_893_fu_269_p2)
);

alveo_hls4ml_mul_16s_5ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5ns_21_1_0_U50(
    .din0(r_V_866_fu_271_p0),
    .din1(r_V_866_fu_271_p1),
    .dout(r_V_866_fu_271_p2)
);

alveo_hls4ml_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U51(
    .din0(mul_ln1270_64_fu_272_p0),
    .din1(mul_ln1270_64_fu_272_p1),
    .dout(mul_ln1270_64_fu_272_p2)
);

alveo_hls4ml_mul_16s_5ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5ns_21_1_0_U52(
    .din0(r_V_881_fu_275_p0),
    .din1(r_V_881_fu_275_p1),
    .dout(r_V_881_fu_275_p2)
);

alveo_hls4ml_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U53(
    .din0(mul_ln1270_69_fu_300_p0),
    .din1(mul_ln1270_69_fu_300_p1),
    .dout(mul_ln1270_69_fu_300_p2)
);

alveo_hls4ml_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U54(
    .din0(mul_ln1270_61_fu_302_p0),
    .din1(mul_ln1270_61_fu_302_p1),
    .dout(mul_ln1270_61_fu_302_p2)
);

alveo_hls4ml_mul_16s_5ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5ns_21_1_0_U55(
    .din0(r_V_874_fu_320_p0),
    .din1(r_V_874_fu_320_p1),
    .dout(r_V_874_fu_320_p2)
);

alveo_hls4ml_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U56(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9),
    .din1(mul_ln1270_fu_336_p1),
    .dout(mul_ln1270_fu_336_p2)
);

alveo_hls4ml_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U57(
    .din0(mul_ln1270_67_fu_338_p0),
    .din1(mul_ln1270_67_fu_338_p1),
    .dout(mul_ln1270_67_fu_338_p2)
);

alveo_hls4ml_mul_16s_5ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5ns_21_1_0_U58(
    .din0(r_V_854_fu_347_p0),
    .din1(r_V_854_fu_347_p1),
    .dout(r_V_854_fu_347_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        a_V_252_reg_18579 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;
        a_V_257_reg_18644 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;
        a_V_258_reg_18650 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;
        a_V_reg_18525 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;
        add_ln813_1041_reg_18915 <= add_ln813_1041_fu_16952_p2;
        add_ln813_1061_reg_18920 <= add_ln813_1061_fu_16968_p2;
        add_ln813_1074_reg_18925 <= add_ln813_1074_fu_16986_p2;
        add_ln813_1091_reg_18930 <= add_ln813_1091_fu_17010_p2;
        add_ln813_1107_reg_18935 <= add_ln813_1107_fu_17038_p2;
        add_ln813_1120_reg_18940 <= add_ln813_1120_fu_17056_p2;
        add_ln813_1132_reg_18945 <= add_ln813_1132_fu_17074_p2;
        add_ln813_1146_reg_18950 <= add_ln813_1146_fu_17092_p2;
        add_ln813_1153_reg_18955 <= add_ln813_1153_fu_17110_p2;
        add_ln813_1156_reg_18960 <= add_ln813_1156_fu_17116_p2;
        add_ln813_1160_reg_18965 <= add_ln813_1160_fu_17138_p2;
        add_ln813_1172_reg_18970 <= add_ln813_1172_fu_17160_p2;
        add_ln813_1188_reg_18975 <= add_ln813_1188_fu_17184_p2;
        add_ln813_1198_reg_18980 <= add_ln813_1198_fu_17190_p2;
        add_ln813_1199_reg_18985 <= add_ln813_1199_fu_17196_p2;
        add_ln813_1203_reg_18990 <= add_ln813_1203_fu_17218_p2;
        add_ln813_1212_reg_18995 <= add_ln813_1212_fu_17224_p2;
        add_ln813_1217_reg_19000 <= add_ln813_1217_fu_17242_p2;
        add_ln813_1227_reg_19005 <= add_ln813_1227_fu_17248_p2;
        add_ln813_1228_reg_19010 <= add_ln813_1228_fu_17254_p2;
        add_ln813_1232_reg_19015 <= add_ln813_1232_fu_17280_p2;
        add_ln813_1238_reg_19020 <= add_ln813_1238_fu_17292_p2;
        add_ln813_1243_reg_19025 <= add_ln813_1243_fu_17308_p2;
        mult_V_1001_reg_18835 <= {{r_V_887_fu_16144_p2[20:5]}};
        mult_V_1003_reg_18841 <= {{r_V_889_fu_16192_p2[20:5]}};
        mult_V_1005_reg_18847 <= {{r_V_891_fu_16272_p2[20:5]}};
        mult_V_1006_reg_18855 <= {{r_V_892_fu_16288_p2[20:5]}};
        mult_V_1007_reg_18861 <= {{r_V_893_fu_269_p2[20:5]}};
        mult_V_1008_reg_18866 <= {{mul_ln1270_67_fu_338_p2[20:5]}};
        mult_V_1009_reg_18871 <= {{r_V_894_fu_16344_p2[20:5]}};
        mult_V_1012_reg_18877 <= {{r_V_897_fu_16428_p2[20:5]}};
        mult_V_1014_reg_18883 <= {{r_V_899_fu_16484_p2[20:5]}};
        mult_V_1016_reg_18889 <= {{r_V_901_fu_16528_p2[20:5]}};
        mult_V_1023_reg_18894 <= {{mul_ln1270_68_fu_217_p2[20:5]}};
        mult_V_1025_reg_18899 <= {{r_V_909_fu_16748_p2[20:5]}};
        mult_V_1026_reg_18904 <= {{mul_ln1270_69_fu_300_p2[20:5]}};
        mult_V_1029_reg_18909 <= {{r_V_912_fu_16822_p2[20:5]}};
        mult_V_925_reg_18537 <= {{mul_ln1270_fu_336_p2[20:5]}};
        mult_V_926_reg_18542 <= {{r_V_822_fu_14480_p2[20:5]}};
        mult_V_927_reg_18548 <= {{r_V_823_fu_14496_p2[20:5]}};
        mult_V_929_reg_18555 <= {{r_V_825_fu_14568_p2[20:5]}};
        mult_V_930_reg_18561 <= {{r_V_826_fu_14584_p2[20:5]}};
        mult_V_931_reg_18569 <= {{mul_ln1270_60_fu_239_p2[20:5]}};
        mult_V_932_reg_18574 <= {{r_V_827_fu_225_p2[20:5]}};
        mult_V_936_reg_18585 <= {{r_V_831_fu_14683_p2[20:5]}};
        mult_V_937_reg_18593 <= {{r_V_832_fu_14699_p2[20:5]}};
        mult_V_938_reg_18600 <= {{mul_ln1270_61_fu_302_p2[20:5]}};
        mult_V_942_reg_18605 <= {{r_V_836_fu_14742_p2[20:5]}};
        mult_V_943_reg_18615 <= {{mul_ln1270_62_fu_264_p2[20:5]}};
        mult_V_944_reg_18620 <= {{r_V_837_fu_14792_p2[20:5]}};
        mult_V_945_reg_18625 <= {{r_V_838_fu_14808_p2[20:5]}};
        mult_V_946_reg_18630 <= {{r_V_839_fu_14840_p2[20:5]}};
        mult_V_947_reg_18637 <= {{r_V_840_fu_14856_p2[20:5]}};
        mult_V_957_reg_18656 <= {{r_V_850_fu_15096_p2[20:5]}};
        mult_V_958_reg_18663 <= {{r_V_851_fu_15124_p2[20:5]}};
        mult_V_959_reg_18668 <= {{r_V_852_fu_15140_p2[20:5]}};
        mult_V_961_reg_18677 <= {{r_V_854_fu_347_p2[20:5]}};
        mult_V_962_reg_18682 <= {{mul_ln1270_63_fu_185_p2[20:5]}};
        mult_V_963_reg_18687 <= {{r_V_855_fu_15241_p2[20:5]}};
        mult_V_965_reg_18693 <= {{mul_ln1270_64_fu_272_p2[20:5]}};
        mult_V_966_reg_18698 <= {{r_V_857_fu_15315_p2[20:5]}};
        mult_V_968_reg_18703 <= {{r_V_859_fu_15351_p2[20:5]}};
        mult_V_969_reg_18709 <= {{r_V_860_fu_15387_p2[20:5]}};
        mult_V_970_reg_18719 <= {{r_V_861_fu_15415_p2[20:5]}};
        mult_V_972_reg_18724 <= {{r_V_863_fu_15459_p2[20:5]}};
        mult_V_975_reg_18729 <= {{r_V_866_fu_271_p2[20:5]}};
        mult_V_976_reg_18734 <= {{r_V_867_fu_15550_p2[20:5]}};
        mult_V_977_reg_18741 <= {{r_V_868_fu_15566_p2[20:5]}};
        mult_V_978_reg_18747 <= {{r_V_869_fu_15606_p2[20:5]}};
        mult_V_980_reg_18752 <= {{r_V_871_fu_15661_p2[20:5]}};
        mult_V_981_reg_18759 <= {{r_V_872_fu_15677_p2[20:5]}};
        mult_V_982_reg_18765 <= {{r_V_873_fu_15717_p2[20:5]}};
        mult_V_983_reg_18770 <= {{r_V_874_fu_320_p2[20:5]}};
        mult_V_984_reg_18775 <= {{r_V_875_fu_15759_p2[20:5]}};
        mult_V_986_reg_18782 <= {{r_V_876_fu_15789_p2[20:5]}};
        mult_V_988_reg_18789 <= {{r_V_878_fu_15849_p2[19:5]}};
        mult_V_989_reg_18794 <= {{r_V_879_fu_15882_p2[20:5]}};
        mult_V_991_reg_18802 <= {{r_V_881_fu_275_p2[20:5]}};
        mult_V_992_reg_18807 <= {{r_V_882_fu_15958_p2[20:5]}};
        mult_V_993_reg_18812 <= {{mul_ln1270_65_fu_224_p2[20:5]}};
        mult_V_994_reg_18817 <= {{r_V_883_fu_15984_p2[20:5]}};
        mult_V_995_reg_18825 <= {{r_V_884_fu_16000_p2[20:5]}};
        mult_V_998_reg_18830 <= {{mul_ln1270_66_fu_192_p2[20:5]}};
        sext_ln1270_reg_18532 <= sext_ln1270_fu_14445_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= add_ln813_1063_fu_17749_p2;
        ap_return_10_int_reg <= add_ln813_1219_fu_18325_p2;
        ap_return_11_int_reg <= add_ln813_1076_fu_17799_p2;
        ap_return_12_int_reg <= add_ln813_1234_fu_18388_p2;
        ap_return_13_int_reg <= add_ln813_1148_fu_18079_p2;
        ap_return_14_int_reg <= add_ln813_1245_fu_18423_p2;
        ap_return_15_int_reg <= add_ln813_1055_fu_17719_p2;
        ap_return_1_int_reg <= add_ln813_1093_fu_17865_p2;
        ap_return_2_int_reg <= add_ln813_1109_fu_17926_p2;
        ap_return_3_int_reg <= add_ln813_1044_fu_17662_p2;
        ap_return_4_int_reg <= add_ln813_1162_fu_18115_p2;
        ap_return_5_int_reg <= add_ln813_1174_fu_18162_p2;
        ap_return_6_int_reg <= add_ln813_1190_fu_18224_p2;
        ap_return_7_int_reg <= add_ln813_1122_fu_17977_p2;
        ap_return_8_int_reg <= add_ln813_1134_fu_18023_p2;
        ap_return_9_int_reg <= add_ln813_1205_fu_18274_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = add_ln813_1063_fu_17749_p2;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = add_ln813_1093_fu_17865_p2;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_10 = ap_return_10_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_10 = add_ln813_1219_fu_18325_p2;
    end else begin
        ap_return_10 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_11 = ap_return_11_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_11 = add_ln813_1076_fu_17799_p2;
    end else begin
        ap_return_11 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_12 = ap_return_12_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_12 = add_ln813_1234_fu_18388_p2;
    end else begin
        ap_return_12 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_13 = ap_return_13_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_13 = add_ln813_1148_fu_18079_p2;
    end else begin
        ap_return_13 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_14 = ap_return_14_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_14 = add_ln813_1245_fu_18423_p2;
    end else begin
        ap_return_14 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_15 = ap_return_15_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_15 = add_ln813_1055_fu_17719_p2;
    end else begin
        ap_return_15 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = add_ln813_1109_fu_17926_p2;
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = add_ln813_1044_fu_17662_p2;
    end else begin
        ap_return_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = add_ln813_1162_fu_18115_p2;
    end else begin
        ap_return_4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_5 = ap_return_5_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_5 = add_ln813_1174_fu_18162_p2;
    end else begin
        ap_return_5 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_6 = ap_return_6_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_6 = add_ln813_1190_fu_18224_p2;
    end else begin
        ap_return_6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_7 = ap_return_7_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_7 = add_ln813_1122_fu_17977_p2;
    end else begin
        ap_return_7 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_8 = ap_return_8_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_8 = add_ln813_1134_fu_18023_p2;
    end else begin
        ap_return_8 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_9 = ap_return_9_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_9 = add_ln813_1205_fu_18274_p2;
    end else begin
        ap_return_9 = 'bx;
    end
end

assign add_ln813_1035_fu_17617_p2 = (add_ln813_fu_17613_p2 + mult_V_fu_17326_p4);

assign add_ln813_1036_fu_17623_p2 = (mult_V_942_reg_18605 + mult_V_959_reg_18668);

assign add_ln813_1037_fu_17627_p2 = (add_ln813_1036_fu_17623_p2 + mult_V_939_fu_17454_p4);

assign add_ln813_1038_fu_17633_p2 = (add_ln813_1037_fu_17627_p2 + add_ln813_1035_fu_17617_p2);

assign add_ln813_1039_fu_17639_p2 = (mult_V_977_reg_18741 + mult_V_995_reg_18825);

assign add_ln813_1040_fu_17643_p2 = (add_ln813_1039_fu_17639_p2 + mult_V_963_reg_18687);

assign add_ln813_1041_fu_16952_p2 = ($signed(sext_ln17_404_fu_16376_p1) + $signed(13'd8096));

assign add_ln813_1042_fu_17651_p2 = ($signed(sext_ln813_fu_17648_p1) + $signed(mult_V_1001_reg_18835));

assign add_ln813_1043_fu_17656_p2 = (add_ln813_1042_fu_17651_p2 + add_ln813_1040_fu_17643_p2);

assign add_ln813_1044_fu_17662_p2 = (add_ln813_1043_fu_17656_p2 + add_ln813_1038_fu_17633_p2);

assign add_ln813_1045_fu_17668_p2 = (mult_V_932_reg_18574 + mult_V_936_reg_18585);

assign add_ln813_1046_fu_17672_p2 = (add_ln813_1045_fu_17668_p2 + mult_V_925_reg_18537);

assign add_ln813_1047_fu_17677_p2 = (mult_V_945_reg_18625 + mult_V_949_fu_17558_p4);

assign add_ln813_1048_fu_17682_p2 = (add_ln813_1047_fu_17677_p2 + mult_V_940_fu_17470_p4);

assign add_ln813_1049_fu_17688_p2 = (add_ln813_1048_fu_17682_p2 + add_ln813_1046_fu_17672_p2);

assign add_ln813_1050_fu_17694_p2 = (mult_V_968_reg_18703 + mult_V_983_reg_18770);

assign add_ln813_1051_fu_17698_p2 = (add_ln813_1050_fu_17694_p2 + mult_V_957_reg_18656);

assign add_ln813_1052_fu_17703_p2 = (mult_V_1012_reg_18877 + 16'd608);

assign add_ln813_1053_fu_17708_p2 = (add_ln813_1052_fu_17703_p2 + mult_V_1006_reg_18855);

assign add_ln813_1054_fu_17713_p2 = (add_ln813_1053_fu_17708_p2 + add_ln813_1051_fu_17698_p2);

assign add_ln813_1055_fu_17719_p2 = (add_ln813_1054_fu_17713_p2 + add_ln813_1049_fu_17688_p2);

assign add_ln813_1056_fu_17725_p2 = (mult_V_952_fu_17584_p4 + mult_V_957_reg_18656);

assign add_ln813_1057_fu_17730_p2 = (mult_V_969_reg_18709 + mult_V_992_reg_18807);

assign add_ln813_1058_fu_17734_p2 = (add_ln813_1057_fu_17730_p2 + add_ln813_1056_fu_17725_p2);

assign add_ln813_1059_fu_17740_p2 = (mult_V_1005_reg_18847 + mult_V_1014_reg_18883);

assign add_ln813_1060_fu_16958_p2 = ($signed(sext_ln17_403_fu_16124_p1) + $signed(12'd3936));

assign add_ln813_1061_fu_16968_p2 = ($signed(sext_ln813_311_fu_16964_p1) + $signed(mult_V_1021_fu_16667_p4));

assign add_ln813_1062_fu_17744_p2 = (add_ln813_1061_reg_18920 + add_ln813_1059_fu_17740_p2);

assign add_ln813_1063_fu_17749_p2 = (add_ln813_1062_fu_17744_p2 + add_ln813_1058_fu_17734_p2);

assign add_ln813_1064_fu_17755_p2 = (mult_V_926_reg_18542 + mult_V_947_reg_18637);

assign add_ln813_1065_fu_17759_p2 = (add_ln813_1064_fu_17755_p2 + mult_V_923_fu_17342_p4);

assign add_ln813_1066_fu_17765_p2 = (mult_V_961_reg_18677 + mult_V_969_reg_18709);

assign add_ln813_1067_fu_17769_p2 = (mult_V_980_reg_18752 + mult_V_986_reg_18782);

assign add_ln813_1068_fu_17773_p2 = (add_ln813_1067_fu_17769_p2 + add_ln813_1066_fu_17765_p2);

assign add_ln813_1069_fu_17779_p2 = (add_ln813_1068_fu_17773_p2 + add_ln813_1065_fu_17759_p2);

assign add_ln813_1070_fu_17785_p2 = (mult_V_994_reg_18817 + mult_V_1003_reg_18841);

assign add_ln813_1071_fu_17789_p2 = (add_ln813_1070_fu_17785_p2 + mult_V_989_reg_18794);

assign add_ln813_1072_fu_16974_p2 = (mult_V_1006_fu_16294_p4 + mult_V_1020_fu_16634_p4);

assign add_ln813_1073_fu_16980_p2 = ($signed(mult_V_1025_fu_16754_p4) + $signed(16'd64512));

assign add_ln813_1074_fu_16986_p2 = (add_ln813_1073_fu_16980_p2 + add_ln813_1072_fu_16974_p2);

assign add_ln813_1075_fu_17794_p2 = (add_ln813_1074_reg_18925 + add_ln813_1071_fu_17789_p2);

assign add_ln813_1076_fu_17799_p2 = (add_ln813_1075_fu_17794_p2 + add_ln813_1069_fu_17779_p2);

assign add_ln813_1077_fu_17805_p2 = (mult_V_929_reg_18555 + mult_V_933_fu_17406_p4);

assign add_ln813_1078_fu_17810_p2 = (mult_V_942_reg_18605 + mult_V_946_reg_18630);

assign add_ln813_1079_fu_17814_p2 = (add_ln813_1078_fu_17810_p2 + add_ln813_1077_fu_17805_p2);

assign add_ln813_1080_fu_17820_p2 = (mult_V_948_fu_17542_p4 + mult_V_958_reg_18663);

assign add_ln813_1081_fu_17825_p2 = (mult_V_975_reg_18729 + mult_V_984_reg_18775);

assign add_ln813_1082_fu_17829_p2 = (add_ln813_1081_fu_17825_p2 + mult_V_970_reg_18719);

assign add_ln813_1083_fu_17834_p2 = (add_ln813_1082_fu_17829_p2 + add_ln813_1080_fu_17820_p2);

assign add_ln813_1084_fu_17840_p2 = (add_ln813_1083_fu_17834_p2 + add_ln813_1079_fu_17814_p2);

assign add_ln813_1085_fu_17846_p2 = (mult_V_993_reg_18812 + mult_V_1001_reg_18835);

assign add_ln813_1086_fu_17850_p2 = (mult_V_1005_reg_18847 + mult_V_1009_reg_18871);

assign add_ln813_1087_fu_17854_p2 = (add_ln813_1086_fu_17850_p2 + add_ln813_1085_fu_17846_p2);

assign add_ln813_1088_fu_16992_p2 = (mult_V_1015_fu_16518_p4 + mult_V_1024_fu_16730_p4);

assign add_ln813_1089_fu_16998_p2 = ($signed(sext_ln818_322_fu_15002_p1) + $signed(16'd800));

assign add_ln813_1090_fu_17004_p2 = (add_ln813_1089_fu_16998_p2 + mult_V_1028_fu_16812_p4);

assign add_ln813_1091_fu_17010_p2 = (add_ln813_1090_fu_17004_p2 + add_ln813_1088_fu_16992_p2);

assign add_ln813_1092_fu_17860_p2 = (add_ln813_1091_reg_18930 + add_ln813_1087_fu_17854_p2);

assign add_ln813_1093_fu_17865_p2 = (add_ln813_1092_fu_17860_p2 + add_ln813_1084_fu_17840_p2);

assign add_ln813_1094_fu_17871_p2 = (mult_V_926_reg_18542 + mult_V_930_reg_18561);

assign add_ln813_1095_fu_17875_p2 = (mult_V_939_fu_17454_p4 + mult_V_942_reg_18605);

assign add_ln813_1096_fu_17880_p2 = (add_ln813_1095_fu_17875_p2 + add_ln813_1094_fu_17871_p2);

assign add_ln813_1097_fu_17886_p2 = (mult_V_948_fu_17542_p4 + mult_V_957_reg_18656);

assign add_ln813_1098_fu_17891_p2 = (mult_V_976_reg_18734 + mult_V_980_reg_18752);

assign add_ln813_1099_fu_17895_p2 = (add_ln813_1098_fu_17891_p2 + add_ln813_1097_fu_17886_p2);

assign add_ln813_1100_fu_17901_p2 = (add_ln813_1099_fu_17895_p2 + add_ln813_1096_fu_17880_p2);

assign add_ln813_1101_fu_17907_p2 = (mult_V_989_reg_18794 + mult_V_994_reg_18817);

assign add_ln813_1102_fu_17911_p2 = (mult_V_1006_reg_18855 + mult_V_1009_reg_18871);

assign add_ln813_1103_fu_17915_p2 = (add_ln813_1102_fu_17911_p2 + add_ln813_1101_fu_17907_p2);

assign add_ln813_1104_fu_17016_p2 = (mult_V_1021_fu_16667_p4 + mult_V_1025_fu_16754_p4);

assign add_ln813_1105_fu_17022_p2 = ($signed(sext_ln17_400_fu_15785_p1) + $signed(12'd96));

assign add_ln813_1106_fu_17032_p2 = ($signed(sext_ln813_312_fu_17028_p1) + $signed(mult_V_1029_fu_16828_p4));

assign add_ln813_1107_fu_17038_p2 = (add_ln813_1106_fu_17032_p2 + add_ln813_1104_fu_17016_p2);

assign add_ln813_1108_fu_17921_p2 = (add_ln813_1107_reg_18935 + add_ln813_1103_fu_17915_p2);

assign add_ln813_1109_fu_17926_p2 = (add_ln813_1108_fu_17921_p2 + add_ln813_1100_fu_17901_p2);

assign add_ln813_1110_fu_17932_p2 = (mult_V_942_reg_18605 + mult_V_948_fu_17542_p4);

assign add_ln813_1111_fu_17937_p2 = (add_ln813_1110_fu_17932_p2 + mult_V_939_fu_17454_p4);

assign add_ln813_1112_fu_17943_p2 = (mult_V_959_reg_18668 + mult_V_966_reg_18698);

assign add_ln813_1113_fu_17947_p2 = (mult_V_976_reg_18734 + mult_V_981_reg_18759);

assign add_ln813_1114_fu_17951_p2 = (add_ln813_1113_fu_17947_p2 + add_ln813_1112_fu_17943_p2);

assign add_ln813_1115_fu_17957_p2 = (add_ln813_1114_fu_17951_p2 + add_ln813_1111_fu_17937_p2);

assign add_ln813_1116_fu_17963_p2 = (mult_V_1026_reg_18904 + mult_V_1029_reg_18909);

assign add_ln813_1117_fu_17967_p2 = (add_ln813_1116_fu_17963_p2 + mult_V_1014_reg_18883);

assign add_ln813_1118_fu_17044_p2 = ($signed(sext_ln818_325_fu_15845_p1) + $signed(sext_ln818_327_fu_16082_p1));

assign add_ln813_1119_fu_17050_p2 = ($signed(sext_ln818_328_fu_16188_p1) + $signed(16'd65312));

assign add_ln813_1120_fu_17056_p2 = (add_ln813_1119_fu_17050_p2 + add_ln813_1118_fu_17044_p2);

assign add_ln813_1121_fu_17972_p2 = (add_ln813_1120_reg_18940 + add_ln813_1117_fu_17967_p2);

assign add_ln813_1122_fu_17977_p2 = (add_ln813_1121_fu_17972_p2 + add_ln813_1115_fu_17957_p2);

assign add_ln813_1123_fu_17983_p2 = (mult_V_936_reg_18585 + mult_V_940_fu_17470_p4);

assign add_ln813_1124_fu_17988_p2 = (add_ln813_1123_fu_17983_p2 + mult_V_927_reg_18548);

assign add_ln813_1125_fu_17993_p2 = (mult_V_969_reg_18709 + mult_V_989_reg_18794);

assign add_ln813_1126_fu_17997_p2 = (add_ln813_1125_fu_17993_p2 + mult_V_949_fu_17558_p4);

assign add_ln813_1127_fu_18003_p2 = (add_ln813_1126_fu_17997_p2 + add_ln813_1124_fu_17988_p2);

assign add_ln813_1128_fu_18009_p2 = (mult_V_1003_reg_18841 + mult_V_1012_reg_18877);

assign add_ln813_1129_fu_18013_p2 = (add_ln813_1128_fu_18009_p2 + mult_V_998_reg_18830);

assign add_ln813_1130_fu_17062_p2 = (mult_V_1022_fu_16683_p4 + mult_V_1027_fu_16780_p4);

assign add_ln813_1131_fu_17068_p2 = ($signed(mult_V_1028_fu_16812_p4) + $signed(16'd64512));

assign add_ln813_1132_fu_17074_p2 = (add_ln813_1131_fu_17068_p2 + add_ln813_1130_fu_17062_p2);

assign add_ln813_1133_fu_18018_p2 = (add_ln813_1132_reg_18945 + add_ln813_1129_fu_18013_p2);

assign add_ln813_1134_fu_18023_p2 = (add_ln813_1133_fu_18018_p2 + add_ln813_1127_fu_18003_p2);

assign add_ln813_1135_fu_18029_p2 = (mult_V_930_reg_18561 + mult_V_937_reg_18593);

assign add_ln813_1136_fu_18033_p2 = (add_ln813_1135_fu_18029_p2 + mult_V_923_fu_17342_p4);

assign add_ln813_1137_fu_18039_p2 = (mult_V_939_fu_17454_p4 + mult_V_946_reg_18630);

assign add_ln813_1138_fu_18044_p2 = (mult_V_959_reg_18668 + mult_V_968_reg_18703);

assign add_ln813_1139_fu_18048_p2 = (add_ln813_1138_fu_18044_p2 + add_ln813_1137_fu_18039_p2);

assign add_ln813_1140_fu_18054_p2 = (add_ln813_1139_fu_18048_p2 + add_ln813_1136_fu_18033_p2);

assign add_ln813_1141_fu_18060_p2 = (mult_V_969_reg_18709 + mult_V_977_reg_18741);

assign add_ln813_1142_fu_18064_p2 = (mult_V_981_reg_18759 + mult_V_984_reg_18775);

assign add_ln813_1143_fu_18068_p2 = (add_ln813_1142_fu_18064_p2 + add_ln813_1141_fu_18060_p2);

assign add_ln813_1144_fu_17080_p2 = (mult_V_1009_fu_16350_p4 + mult_V_1025_fu_16754_p4);

assign add_ln813_1145_fu_17086_p2 = ($signed(mult_V_1029_fu_16828_p4) + $signed(16'd64608));

assign add_ln813_1146_fu_17092_p2 = (add_ln813_1145_fu_17086_p2 + add_ln813_1144_fu_17080_p2);

assign add_ln813_1147_fu_18074_p2 = (add_ln813_1146_reg_18950 + add_ln813_1143_fu_18068_p2);

assign add_ln813_1148_fu_18079_p2 = (add_ln813_1147_fu_18074_p2 + add_ln813_1140_fu_18054_p2);

assign add_ln813_1149_fu_18085_p2 = (mult_V_937_reg_18593 + mult_V_939_fu_17454_p4);

assign add_ln813_1150_fu_18090_p2 = (add_ln813_1149_fu_18085_p2 + add_ln813_1094_fu_17871_p2);

assign add_ln813_1151_fu_17098_p2 = (mult_V_946_fu_14846_p4 + mult_V_954_fu_15030_p4);

assign add_ln813_1152_fu_17104_p2 = (mult_V_960_fu_15186_p4 + mult_V_971_fu_15449_p4);

assign add_ln813_1153_fu_17110_p2 = (add_ln813_1152_fu_17104_p2 + add_ln813_1151_fu_17098_p2);

assign add_ln813_1154_fu_18096_p2 = (add_ln813_1153_reg_18955 + add_ln813_1150_fu_18090_p2);

assign add_ln813_1155_fu_18101_p2 = (mult_V_978_reg_18747 + mult_V_1005_reg_18847);

assign add_ln813_1156_fu_17116_p2 = (mult_V_1019_fu_16618_p4 + mult_V_1021_fu_16667_p4);

assign add_ln813_1157_fu_18105_p2 = (add_ln813_1156_reg_18960 + add_ln813_1155_fu_18101_p2);

assign add_ln813_1158_fu_17122_p2 = ($signed(mult_V_1029_fu_16828_p4) + $signed(sext_ln818_324_fu_15285_p1));

assign add_ln813_1159_fu_17128_p2 = ($signed(sext_ln17_408_fu_16888_p1) + $signed(15'd896));

assign add_ln813_1160_fu_17138_p2 = ($signed(sext_ln813_313_fu_17134_p1) + $signed(add_ln813_1158_fu_17122_p2));

assign add_ln813_1161_fu_18110_p2 = (add_ln813_1160_reg_18965 + add_ln813_1157_fu_18105_p2);

assign add_ln813_1162_fu_18115_p2 = (add_ln813_1161_fu_18110_p2 + add_ln813_1154_fu_18096_p2);

assign add_ln813_1163_fu_18121_p2 = (mult_V_934_fu_17422_p4 + mult_V_947_reg_18637);

assign add_ln813_1164_fu_18126_p2 = (add_ln813_1163_fu_18121_p2 + mult_V_927_reg_18548);

assign add_ln813_1165_fu_18131_p2 = (mult_V_952_fu_17584_p4 + mult_V_980_reg_18752);

assign add_ln813_1166_fu_18136_p2 = (add_ln813_1165_fu_18131_p2 + mult_V_949_fu_17558_p4);

assign add_ln813_1167_fu_18142_p2 = (add_ln813_1166_fu_18136_p2 + add_ln813_1164_fu_18126_p2);

assign add_ln813_1168_fu_18148_p2 = (mult_V_989_reg_18794 + mult_V_1016_reg_18889);

assign add_ln813_1169_fu_18152_p2 = (add_ln813_1168_fu_18148_p2 + mult_V_986_reg_18782);

assign add_ln813_1170_fu_17144_p2 = (mult_V_1020_fu_16634_p4 + mult_V_1031_fu_16906_p4);

assign add_ln813_1171_fu_17150_p2 = ($signed(sext_ln17_401_fu_16032_p1) + $signed(13'd544));

assign add_ln813_1172_fu_17160_p2 = ($signed(sext_ln813_314_fu_17156_p1) + $signed(add_ln813_1170_fu_17144_p2));

assign add_ln813_1173_fu_18157_p2 = (add_ln813_1172_reg_18970 + add_ln813_1169_fu_18152_p2);

assign add_ln813_1174_fu_18162_p2 = (add_ln813_1173_fu_18157_p2 + add_ln813_1167_fu_18142_p2);

assign add_ln813_1175_fu_18168_p2 = (mult_V_fu_17326_p4 + mult_V_929_reg_18555);

assign add_ln813_1176_fu_18173_p2 = (mult_V_937_reg_18593 + mult_V_942_reg_18605);

assign add_ln813_1177_fu_18177_p2 = (add_ln813_1176_fu_18173_p2 + add_ln813_1175_fu_18168_p2);

assign add_ln813_1178_fu_18183_p2 = (mult_V_946_reg_18630 + mult_V_955_fu_17600_p4);

assign add_ln813_1179_fu_18188_p2 = (mult_V_965_reg_18693 + mult_V_972_reg_18724);

assign add_ln813_1180_fu_18192_p2 = (add_ln813_1179_fu_18188_p2 + mult_V_959_reg_18668);

assign add_ln813_1181_fu_18197_p2 = (add_ln813_1180_fu_18192_p2 + add_ln813_1178_fu_18183_p2);

assign add_ln813_1182_fu_18203_p2 = (add_ln813_1181_fu_18197_p2 + add_ln813_1177_fu_18177_p2);

assign add_ln813_1183_fu_18209_p2 = (mult_V_986_reg_18782 + mult_V_994_reg_18817);

assign add_ln813_1184_fu_18213_p2 = (add_ln813_1183_fu_18209_p2 + add_ln813_1098_fu_17891_p2);

assign add_ln813_1185_fu_17166_p2 = (mult_V_1016_fu_16534_p4 + mult_V_1020_fu_16634_p4);

assign add_ln813_1186_fu_17172_p2 = ($signed(sext_ln818_329_fu_16424_p1) + $signed(16'd64512));

assign add_ln813_1187_fu_17178_p2 = (add_ln813_1186_fu_17172_p2 + mult_V_1032_fu_16922_p4);

assign add_ln813_1188_fu_17184_p2 = (add_ln813_1187_fu_17178_p2 + add_ln813_1185_fu_17166_p2);

assign add_ln813_1189_fu_18219_p2 = (add_ln813_1188_reg_18975 + add_ln813_1184_fu_18213_p2);

assign add_ln813_1190_fu_18224_p2 = (add_ln813_1189_fu_18219_p2 + add_ln813_1182_fu_18203_p2);

assign add_ln813_1191_fu_18230_p2 = (mult_V_930_reg_18561 + mult_V_941_fu_17516_p4);

assign add_ln813_1192_fu_18235_p2 = (mult_V_943_reg_18615 + mult_V_947_reg_18637);

assign add_ln813_1193_fu_18239_p2 = (add_ln813_1192_fu_18235_p2 + add_ln813_1191_fu_18230_p2);

assign add_ln813_1194_fu_18245_p2 = (mult_V_963_reg_18687 + mult_V_969_reg_18709);

assign add_ln813_1195_fu_18249_p2 = (mult_V_984_reg_18775 + mult_V_1007_reg_18861);

assign add_ln813_1196_fu_18253_p2 = (add_ln813_1195_fu_18249_p2 + add_ln813_1194_fu_18245_p2);

assign add_ln813_1197_fu_18259_p2 = (add_ln813_1196_fu_18253_p2 + add_ln813_1193_fu_18239_p2);

assign add_ln813_1198_fu_17190_p2 = (mult_V_1021_fu_16667_p4 + mult_V_1027_fu_16780_p4);

assign add_ln813_1199_fu_17196_p2 = (mult_V_1028_fu_16812_p4 + mult_V_1032_fu_16922_p4);

assign add_ln813_1200_fu_18265_p2 = (add_ln813_1199_reg_18985 + add_ln813_1198_reg_18980);

assign add_ln813_1201_fu_17202_p2 = ($signed(sext_ln818_321_fu_14908_p1) + $signed(sext_ln818_323_fu_15074_p1));

assign add_ln813_1202_fu_17208_p2 = ($signed(sext_ln17_405_fu_16460_p1) + $signed(14'd15360));

assign add_ln813_1203_fu_17218_p2 = ($signed(sext_ln813_315_fu_17214_p1) + $signed(add_ln813_1201_fu_17202_p2));

assign add_ln813_1204_fu_18269_p2 = (add_ln813_1203_reg_18990 + add_ln813_1200_fu_18265_p2);

assign add_ln813_1205_fu_18274_p2 = (add_ln813_1204_fu_18269_p2 + add_ln813_1197_fu_18259_p2);

assign add_ln813_1206_fu_18280_p2 = (mult_V_941_fu_17516_p4 + mult_V_955_fu_17600_p4);

assign add_ln813_1207_fu_18286_p2 = (add_ln813_1206_fu_18280_p2 + mult_V_936_reg_18585);

assign add_ln813_1208_fu_18291_p2 = (mult_V_959_reg_18668 + mult_V_969_reg_18709);

assign add_ln813_1209_fu_18295_p2 = (mult_V_976_reg_18734 + mult_V_982_reg_18765);

assign add_ln813_1210_fu_18299_p2 = (add_ln813_1209_fu_18295_p2 + add_ln813_1208_fu_18291_p2);

assign add_ln813_1211_fu_18305_p2 = (add_ln813_1210_fu_18299_p2 + add_ln813_1207_fu_18286_p2);

assign add_ln813_1212_fu_17224_p2 = (mult_V_990_fu_15904_p4 + mult_V_1004_fu_16244_p4);

assign add_ln813_1213_fu_18311_p2 = (mult_V_1005_reg_18847 + mult_V_1023_reg_18894);

assign add_ln813_1214_fu_18315_p2 = (add_ln813_1213_fu_18311_p2 + add_ln813_1212_reg_18995);

assign add_ln813_1215_fu_17230_p2 = (mult_V_1028_fu_16812_p4 + mult_V_1031_fu_16906_p4);

assign add_ln813_1216_fu_17236_p2 = ($signed(sext_ln818_fu_14662_p1) + $signed(16'd64512));

assign add_ln813_1217_fu_17242_p2 = (add_ln813_1216_fu_17236_p2 + add_ln813_1215_fu_17230_p2);

assign add_ln813_1218_fu_18320_p2 = (add_ln813_1217_reg_19000 + add_ln813_1214_fu_18315_p2);

assign add_ln813_1219_fu_18325_p2 = (add_ln813_1218_fu_18320_p2 + add_ln813_1211_fu_18305_p2);

assign add_ln813_1220_fu_18331_p2 = (mult_V_924_fu_17380_p4 + mult_V_931_reg_18569);

assign add_ln813_1221_fu_18336_p2 = (mult_V_938_reg_18600 + mult_V_944_reg_18620);

assign add_ln813_1222_fu_18340_p2 = (add_ln813_1221_fu_18336_p2 + add_ln813_1220_fu_18331_p2);

assign add_ln813_1223_fu_18346_p2 = (mult_V_962_reg_18682 + mult_V_991_reg_18802);

assign add_ln813_1224_fu_18350_p2 = ($signed(mult_V_1008_reg_18866) + $signed(sext_ln818_326_fu_17610_p1));

assign add_ln813_1225_fu_18355_p2 = (add_ln813_1224_fu_18350_p2 + add_ln813_1223_fu_18346_p2);

assign add_ln813_1226_fu_18361_p2 = (add_ln813_1225_fu_18355_p2 + add_ln813_1222_fu_18340_p2);

assign add_ln813_1227_fu_17248_p2 = ($signed(sext_ln17_fu_14546_p1) + $signed(sext_ln17_398_fu_15347_p1));

assign add_ln813_1228_fu_17254_p2 = ($signed(sext_ln17_397_fu_14940_p1) + $signed(sext_ln17_406_fu_16572_p1));

assign add_ln813_1229_fu_18373_p2 = ($signed(sext_ln813_317_fu_18370_p1) + $signed(sext_ln813_316_fu_18367_p1));

assign add_ln813_1230_fu_17260_p2 = ($signed(sext_ln17_399_fu_15491_p1) + $signed(sext_ln17_402_fu_16106_p1));

assign add_ln813_1231_fu_17270_p2 = ($signed(sext_ln17_409_fu_16948_p1) + $signed(13'd7968));

assign add_ln813_1232_fu_17280_p2 = ($signed(sext_ln813_319_fu_17276_p1) + $signed(sext_ln813_318_fu_17266_p1));

assign add_ln813_1233_fu_18382_p2 = ($signed(sext_ln813_320_fu_18379_p1) + $signed(add_ln813_1229_fu_18373_p2));

assign add_ln813_1234_fu_18388_p2 = (add_ln813_1233_fu_18382_p2 + add_ln813_1226_fu_18361_p2);

assign add_ln813_1235_fu_18394_p2 = (mult_V_933_fu_17406_p4 + mult_V_942_reg_18605);

assign add_ln813_1236_fu_18399_p2 = (add_ln813_1235_fu_18394_p2 + mult_V_930_reg_18561);

assign add_ln813_1237_fu_17286_p2 = (mult_V_979_fu_15634_p4 + mult_V_980_fu_15667_p4);

assign add_ln813_1238_fu_17292_p2 = (add_ln813_1237_fu_17286_p2 + mult_V_974_fu_15513_p4);

assign add_ln813_1239_fu_18404_p2 = (add_ln813_1238_reg_19020 + add_ln813_1236_fu_18399_p2);

assign add_ln813_1240_fu_18409_p2 = (mult_V_1025_reg_18899 + mult_V_1029_reg_18909);

assign add_ln813_1241_fu_18413_p2 = (add_ln813_1240_fu_18409_p2 + mult_V_994_reg_18817);

assign add_ln813_1242_fu_17298_p2 = ($signed(sext_ln17_407_fu_16592_p1) + $signed(13'd544));

assign add_ln813_1243_fu_17308_p2 = ($signed(sext_ln813_321_fu_17304_p1) + $signed(mult_V_1032_fu_16922_p4));

assign add_ln813_1244_fu_18418_p2 = (add_ln813_1243_reg_19025 + add_ln813_1241_fu_18413_p2);

assign add_ln813_1245_fu_18423_p2 = (add_ln813_1244_fu_18418_p2 + add_ln813_1239_fu_18404_p2);

assign add_ln813_fu_17613_p2 = (mult_V_927_reg_18548 + mult_V_936_reg_18585);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign mul_ln1270_60_fu_239_p0 = sext_ln1270_25_fu_14554_p1;

assign mul_ln1270_60_fu_239_p1 = 21'd2097133;

assign mul_ln1270_61_fu_302_p0 = sext_ln1270_26_fu_14670_p1;

assign mul_ln1270_61_fu_302_p1 = 21'd19;

assign mul_ln1270_62_fu_264_p0 = sext_ln1270_27_fu_14729_p1;

assign mul_ln1270_62_fu_264_p1 = 21'd2097131;

assign mul_ln1270_63_fu_185_p0 = sext_ln1270_28_fu_15082_p1;

assign mul_ln1270_63_fu_185_p1 = 21'd19;

assign mul_ln1270_64_fu_272_p0 = sext_ln1270_29_fu_15220_p1;

assign mul_ln1270_64_fu_272_p1 = 21'd2097127;

assign mul_ln1270_65_fu_224_p0 = sext_ln1273_813_fu_15932_p1;

assign mul_ln1270_65_fu_224_p1 = 21'd2097126;

assign mul_ln1270_66_fu_192_p0 = sext_ln1273_813_fu_15932_p1;

assign mul_ln1270_66_fu_192_p1 = 21'd2097127;

assign mul_ln1270_67_fu_338_p0 = sext_ln1270_30_fu_16258_p1;

assign mul_ln1270_67_fu_338_p1 = 21'd22;

assign mul_ln1270_68_fu_217_p0 = sext_ln1270_31_fu_16648_p1;

assign mul_ln1270_68_fu_217_p1 = 21'd26;

assign mul_ln1270_69_fu_300_p0 = sext_ln1270_32_fu_16707_p1;

assign mul_ln1270_69_fu_300_p1 = 21'd21;

assign mul_ln1270_fu_336_p1 = 21'd27;

assign mult_V_1000_fu_16114_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;

assign mult_V_1000_fu_16114_p4 = {{mult_V_1000_fu_16114_p1[15:5]}};

assign mult_V_1002_fu_16178_p4 = {{r_V_888_fu_16172_p2[19:5]}};

assign mult_V_1004_fu_16244_p4 = {{r_V_890_fu_16238_p2[20:5]}};

assign mult_V_1006_fu_16294_p4 = {{r_V_892_fu_16288_p2[20:5]}};

assign mult_V_1009_fu_16350_p4 = {{r_V_894_fu_16344_p2[20:5]}};

assign mult_V_1010_fu_16366_p4 = {{r_V_895_fu_16360_p2[16:5]}};

assign mult_V_1011_fu_16414_p4 = {{r_V_896_fu_16408_p2[19:5]}};

assign mult_V_1013_fu_16450_p4 = {{r_V_898_fu_16444_p2[17:5]}};

assign mult_V_1015_fu_16518_p4 = {{r_V_900_fu_16512_p2[20:5]}};

assign mult_V_1016_fu_16534_p4 = {{r_V_901_fu_16528_p2[20:5]}};

assign mult_V_1017_fu_16562_p4 = {{r_V_902_fu_16556_p2[17:5]}};

assign mult_V_1018_fu_16582_p4 = {{r_V_903_fu_16576_p2[16:5]}};

assign mult_V_1019_fu_16618_p4 = {{r_V_904_fu_16612_p2[20:5]}};

assign mult_V_1020_fu_16634_p4 = {{r_V_905_fu_16628_p2[20:5]}};

assign mult_V_1021_fu_16667_p4 = {{r_V_906_fu_16661_p2[20:5]}};

assign mult_V_1022_fu_16683_p4 = {{r_V_907_fu_16677_p2[20:5]}};

assign mult_V_1024_fu_16730_p4 = {{r_V_908_fu_16724_p2[20:5]}};

assign mult_V_1025_fu_16754_p4 = {{r_V_909_fu_16748_p2[20:5]}};

assign mult_V_1027_fu_16780_p4 = {{r_V_910_fu_16774_p2[20:5]}};

assign mult_V_1028_fu_16812_p4 = {{r_V_911_fu_16806_p2[20:5]}};

assign mult_V_1029_fu_16828_p4 = {{r_V_912_fu_16822_p2[20:5]}};

assign mult_V_1030_fu_16878_p4 = {{r_V_913_fu_16872_p2[18:5]}};

assign mult_V_1031_fu_16906_p4 = {{r_V_914_fu_16900_p2[20:5]}};

assign mult_V_1032_fu_16922_p4 = {{r_V_915_fu_16916_p2[20:5]}};

assign mult_V_1033_fu_16938_p4 = {{r_V_916_fu_16932_p2[16:5]}};

assign mult_V_923_fu_17342_p4 = {{r_V_820_fu_17336_p2[20:5]}};

assign mult_V_924_fu_17380_p4 = {{r_V_821_fu_17374_p2[20:5]}};

assign mult_V_928_fu_14536_p4 = {{r_V_824_fu_14530_p2[18:5]}};

assign mult_V_933_fu_17406_p4 = {{r_V_828_fu_17400_p2[20:5]}};

assign mult_V_934_fu_17422_p4 = {{r_V_829_fu_17416_p2[20:5]}};

assign mult_V_935_fu_14652_p4 = {{r_V_830_fu_14646_p2[19:5]}};

assign mult_V_939_fu_17454_p4 = {{r_V_833_fu_17448_p2[20:5]}};

assign mult_V_940_fu_17470_p4 = {{r_V_834_fu_17464_p2[20:5]}};

assign mult_V_941_fu_17516_p4 = {{r_V_835_fu_17510_p2[20:5]}};

assign mult_V_946_fu_14846_p4 = {{r_V_839_fu_14840_p2[20:5]}};

assign mult_V_948_fu_17542_p4 = {{r_V_841_fu_17536_p2[20:5]}};

assign mult_V_949_fu_17558_p4 = {{r_V_842_fu_17552_p2[20:5]}};

assign mult_V_950_fu_14898_p4 = {{r_V_843_fu_14892_p2[19:5]}};

assign mult_V_951_fu_14930_p4 = {{r_V_844_fu_14924_p2[17:5]}};

assign mult_V_952_fu_17584_p4 = {{r_V_845_fu_17578_p2[20:5]}};

assign mult_V_953_fu_14992_p4 = {{r_V_846_fu_14986_p2[19:5]}};

assign mult_V_954_fu_15030_p4 = {{r_V_847_fu_15024_p2[20:5]}};

assign mult_V_955_fu_17600_p4 = {{r_V_848_fu_17594_p2[20:5]}};

assign mult_V_956_fu_15064_p4 = {{r_V_849_fu_15058_p2[18:5]}};

assign mult_V_960_fu_15186_p4 = {{r_V_853_fu_15180_p2[20:5]}};

assign mult_V_964_fu_15275_p4 = {{r_V_856_fu_15269_p2[19:5]}};

assign mult_V_967_fu_15337_p4 = {{r_V_858_fu_15331_p2[18:5]}};

assign mult_V_971_fu_15449_p4 = {{r_V_862_fu_15443_p2[20:5]}};

assign mult_V_973_fu_15481_p4 = {{r_V_864_fu_15475_p2[16:5]}};

assign mult_V_974_fu_15513_p4 = {{r_V_865_fu_15507_p2[20:5]}};

assign mult_V_979_fu_15634_p4 = {{r_V_870_fu_15628_p2[20:5]}};

assign mult_V_980_fu_15667_p4 = {{r_V_871_fu_15661_p2[20:5]}};

assign mult_V_985_fu_15775_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11;

assign mult_V_985_fu_15775_p4 = {{mult_V_985_fu_15775_p1[15:5]}};

assign mult_V_987_fu_15835_p4 = {{r_V_877_fu_15829_p2[19:5]}};

assign mult_V_990_fu_15904_p4 = {{r_V_880_fu_15898_p2[20:5]}};

assign mult_V_996_fu_16022_p4 = {{r_V_885_fu_16016_p2[16:5]}};

assign mult_V_997_fu_16072_p4 = {{r_V_886_fu_16066_p2[19:5]}};

assign mult_V_999_fu_16096_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9;

assign mult_V_999_fu_16096_p4 = {{mult_V_999_fu_16096_p1[15:4]}};

assign mult_V_fu_17326_p4 = {{r_V_fu_17321_p2[20:5]}};

assign r_V_820_fu_17336_p2 = (21'd0 - shl_ln_fu_17314_p3);

assign r_V_821_fu_17374_p2 = ($signed(sext_ln1273_fu_17359_p1) - $signed(sext_ln1273_765_fu_17370_p1));

assign r_V_822_fu_14480_p2 = (21'd0 - shl_ln1273_457_fu_14472_p3);

assign r_V_823_fu_14496_p2 = ($signed(shl_ln1273_457_fu_14472_p3) - $signed(sext_ln1273_767_fu_14468_p1));

assign r_V_824_fu_14530_p2 = ($signed(sub_ln1273_fu_14524_p2) - $signed(sext_ln1273_766_fu_14464_p1));

assign r_V_825_fu_14568_p2 = ($signed(shl_ln1273_459_fu_14560_p3) - $signed(sext_ln1270_25_fu_14554_p1));

assign r_V_826_fu_14584_p2 = (21'd0 - shl_ln1273_459_fu_14560_p3);

assign r_V_827_fu_225_p0 = sext_ln1270_25_fu_14554_p1;

assign r_V_827_fu_225_p1 = 21'd13;

assign r_V_828_fu_17400_p2 = (21'd0 - shl_ln1273_460_fu_17393_p3);

assign r_V_829_fu_17416_p2 = ($signed(shl_ln1273_460_fu_17393_p3) - $signed(sext_ln1273_770_fu_17390_p1));

assign r_V_830_fu_14646_p2 = ($signed(sub_ln1273_627_fu_14640_p2) - $signed(sext_ln1273_769_fu_14624_p1));

assign r_V_831_fu_14683_p2 = ($signed(shl_ln1273_462_fu_14675_p3) - $signed(sext_ln1270_26_fu_14670_p1));

assign r_V_832_fu_14699_p2 = (21'd0 - shl_ln1273_462_fu_14675_p3);

assign r_V_833_fu_17448_p2 = (21'd0 - shl_ln1273_463_fu_17440_p3);

assign r_V_834_fu_17464_p2 = ($signed(shl_ln1273_463_fu_17440_p3) - $signed(sext_ln1273_772_fu_17436_p1));

assign r_V_835_fu_17510_p2 = ($signed(sub_ln1273_633_fu_17492_p2) - $signed(sext_ln1273_774_fu_17506_p1));

assign r_V_836_fu_14742_p2 = (21'd0 - shl_ln1273_466_fu_14734_p3);

assign r_V_837_fu_14792_p2 = ($signed(sext_ln1273_775_fu_14776_p1) - $signed(sext_ln1273_776_fu_14788_p1));

assign r_V_838_fu_14808_p2 = ($signed(shl_ln1273_466_fu_14734_p3) - $signed(sext_ln1270_27_fu_14729_p1));

assign r_V_839_fu_14840_p2 = (21'd0 - shl_ln1273_469_fu_14832_p3);

assign r_V_840_fu_14856_p2 = ($signed(shl_ln1273_469_fu_14832_p3) - $signed(sext_ln1273_777_fu_14828_p1));

assign r_V_841_fu_17536_p2 = (21'd0 - shl_ln1273_470_fu_17529_p3);

assign r_V_842_fu_17552_p2 = ($signed(shl_ln1273_470_fu_17529_p3) - $signed(sext_ln1273_779_fu_17526_p1));

assign r_V_843_fu_14892_p2 = ($signed(sext_ln1273_778_fu_14876_p1) - $signed(sext_ln1273_780_fu_14888_p1));

assign r_V_844_fu_14924_p2 = ($signed(18'd0) - $signed(sext_ln1273_781_fu_14920_p1));

assign r_V_845_fu_17578_p2 = (21'd0 - shl_ln1273_473_fu_17571_p3);

assign r_V_846_fu_14986_p2 = ($signed(sub_ln1273_645_fu_14964_p2) - $signed(sext_ln1273_786_fu_14982_p1));

assign r_V_847_fu_15024_p2 = ($signed(sub_ln1273_647_fu_15018_p2) - $signed(sext_ln1273_785_fu_14978_p1));

assign r_V_848_fu_17594_p2 = ($signed(shl_ln1273_473_fu_17571_p3) - $signed(sext_ln1273_783_fu_17568_p1));

assign r_V_849_fu_15058_p2 = ($signed(sub_ln1273_650_fu_15052_p2) - $signed(sext_ln1273_782_fu_14948_p1));

assign r_V_850_fu_15096_p2 = (21'd0 - shl_ln1273_478_fu_15088_p3);

assign r_V_851_fu_15124_p2 = ($signed(shl_ln1273_478_fu_15088_p3) - $signed(sext_ln1273_789_fu_15120_p1));

assign r_V_852_fu_15140_p2 = ($signed(shl_ln1273_478_fu_15088_p3) - $signed(sext_ln1270_28_fu_15082_p1));

assign r_V_853_fu_15180_p2 = ($signed(sext_ln1273_790_fu_15164_p1) - $signed(sext_ln1273_791_fu_15176_p1));

assign r_V_854_fu_347_p0 = sext_ln1270_28_fu_15082_p1;

assign r_V_854_fu_347_p1 = 21'd13;

assign r_V_855_fu_15241_p2 = ($signed(shl_ln1273_482_fu_15233_p3) - $signed(sext_ln1270_29_fu_15220_p1));

assign r_V_856_fu_15269_p2 = ($signed(sext_ln1273_794_fu_15265_p1) + $signed(sext_ln1273_792_fu_15225_p1));

assign r_V_857_fu_15315_p2 = ($signed(sext_ln1273_796_fu_15311_p1) - $signed(shl_ln1273_482_fu_15233_p3));

assign r_V_858_fu_15331_p2 = ($signed(sext_ln1273_795_fu_15307_p1) + $signed(sext_ln1273_793_fu_15229_p1));

assign r_V_859_fu_15351_p2 = (21'd0 - shl_ln1273_482_fu_15233_p3);

assign r_V_860_fu_15387_p2 = ($signed(shl_ln1273_485_fu_15379_p3) - $signed(sext_ln1273_798_fu_15375_p1));

assign r_V_861_fu_15415_p2 = ($signed(sext_ln1273_799_fu_15411_p1) - $signed(sext_ln1273_798_fu_15375_p1));

assign r_V_862_fu_15443_p2 = ($signed(shl_ln1273_485_fu_15379_p3) - $signed(sext_ln1273_800_fu_15439_p1));

assign r_V_863_fu_15459_p2 = (21'd0 - shl_ln1273_485_fu_15379_p3);

assign r_V_864_fu_15475_p2 = ($signed(17'd0) - $signed(sext_ln1273_797_fu_15371_p1));

assign r_V_865_fu_15507_p2 = ($signed(shl_ln1273_485_fu_15379_p3) - $signed(sext_ln1273_801_fu_15503_p1));

assign r_V_866_fu_271_p0 = sext_ln1273_802_fu_15527_p1;

assign r_V_866_fu_271_p1 = 21'd13;

assign r_V_867_fu_15550_p2 = ($signed(shl_ln1273_489_fu_15542_p3) - $signed(sext_ln1273_802_fu_15527_p1));

assign r_V_868_fu_15566_p2 = (21'd0 - shl_ln1273_489_fu_15542_p3);

assign r_V_869_fu_15606_p2 = ($signed(sext_ln1273_803_fu_15590_p1) - $signed(sext_ln1273_804_fu_15602_p1));

assign r_V_870_fu_15628_p2 = ($signed(sub_ln1273_668_fu_15622_p2) - $signed(sext_ln1273_804_fu_15602_p1));

assign r_V_871_fu_15661_p2 = (21'd0 - shl_ln1273_492_fu_15653_p3);

assign r_V_872_fu_15677_p2 = ($signed(shl_ln1273_492_fu_15653_p3) - $signed(sext_ln1273_805_fu_15648_p1));

assign r_V_873_fu_15717_p2 = ($signed(sext_ln1273_807_fu_15713_p1) - $signed(sext_ln1273_806_fu_15701_p1));

assign r_V_874_fu_320_p0 = sext_ln1273_805_fu_15648_p1;

assign r_V_874_fu_320_p1 = 21'd11;

assign r_V_875_fu_15759_p2 = (21'd0 - shl_ln1273_495_fu_15751_p3);

assign r_V_876_fu_15789_p2 = ($signed(shl_ln1273_495_fu_15751_p3) - $signed(sext_ln1273_808_fu_15747_p1));

assign r_V_877_fu_15829_p2 = ($signed(sext_ln1273_810_fu_15825_p1) - $signed(sext_ln1273_809_fu_15813_p1));

assign r_V_878_fu_15849_p2 = ($signed(20'd0) - $signed(sext_ln1273_809_fu_15813_p1));

assign r_V_879_fu_15882_p2 = ($signed(shl_ln1273_498_fu_15874_p3) - $signed(sext_ln1273_811_fu_15869_p1));

assign r_V_880_fu_15898_p2 = (21'd0 - shl_ln1273_498_fu_15874_p3);

assign r_V_881_fu_275_p0 = sext_ln1273_811_fu_15869_p1;

assign r_V_881_fu_275_p1 = 21'd13;

assign r_V_882_fu_15958_p2 = ($signed(sext_ln1273_814_fu_15954_p1) - $signed(shl_ln1273_499_fu_15938_p3));

assign r_V_883_fu_15984_p2 = ($signed(shl_ln1273_499_fu_15938_p3) - $signed(sext_ln1273_813_fu_15932_p1));

assign r_V_884_fu_16000_p2 = (21'd0 - shl_ln1273_499_fu_15938_p3);

assign r_V_885_fu_16016_p2 = ($signed(17'd0) - $signed(sext_ln1273_812_fu_15928_p1));

assign r_V_886_fu_16066_p2 = ($signed(sub_ln1273_683_fu_16048_p2) - $signed(sext_ln1273_816_fu_16062_p1));

assign r_V_887_fu_16144_p2 = ($signed(shl_ln1273_503_fu_16136_p3) - $signed(sext_ln1273_818_fu_16132_p1));

assign r_V_888_fu_16172_p2 = ($signed(sext_ln1273_817_fu_16128_p1) - $signed(sext_ln1273_819_fu_16168_p1));

assign r_V_889_fu_16192_p2 = (21'd0 - shl_ln1273_503_fu_16136_p3);

assign r_V_890_fu_16238_p2 = ($signed(sub_ln1273_688_fu_16220_p2) - $signed(sext_ln1273_821_fu_16234_p1));

assign r_V_891_fu_16272_p2 = ($signed(shl_ln1273_507_fu_16264_p3) - $signed(sext_ln1270_30_fu_16258_p1));

assign r_V_892_fu_16288_p2 = (21'd0 - shl_ln1273_507_fu_16264_p3);

assign r_V_893_fu_269_p0 = sext_ln1270_30_fu_16258_p1;

assign r_V_893_fu_269_p1 = 21'd11;

assign r_V_894_fu_16344_p2 = ($signed(shl_ln1273_508_fu_16336_p3) - $signed(sext_ln1273_823_fu_16332_p1));

assign r_V_895_fu_16360_p2 = ($signed(17'd0) - $signed(sext_ln1273_822_fu_16328_p1));

assign r_V_896_fu_16408_p2 = ($signed(sext_ln1273_826_fu_16404_p1) - $signed(sext_ln1273_824_fu_16388_p1));

assign r_V_897_fu_16428_p2 = (21'd0 - shl_ln1273_508_fu_16336_p3);

assign r_V_898_fu_16444_p2 = ($signed(18'd0) - $signed(sext_ln1273_825_fu_16400_p1));

assign r_V_899_fu_16484_p2 = ($signed(shl_ln1273_511_fu_16476_p3) - $signed(sext_ln1273_828_fu_16472_p1));

assign r_V_900_fu_16512_p2 = ($signed(sext_ln1273_829_fu_16508_p1) - $signed(sext_ln1273_828_fu_16472_p1));

assign r_V_901_fu_16528_p2 = (21'd0 - shl_ln1273_511_fu_16476_p3);

assign r_V_902_fu_16556_p2 = ($signed(18'd0) - $signed(sext_ln1273_830_fu_16552_p1));

assign r_V_903_fu_16576_p2 = ($signed(17'd0) - $signed(sext_ln1273_827_fu_16468_p1));

assign r_V_904_fu_16612_p2 = ($signed(shl_ln1273_514_fu_16604_p3) - $signed(sext_ln1273_831_fu_16600_p1));

assign r_V_905_fu_16628_p2 = (21'd0 - shl_ln1273_514_fu_16604_p3);

assign r_V_906_fu_16661_p2 = ($signed(shl_ln1273_515_fu_16653_p3) - $signed(sext_ln1270_31_fu_16648_p1));

assign r_V_907_fu_16677_p2 = (21'd0 - shl_ln1273_515_fu_16653_p3);

assign r_V_908_fu_16724_p2 = ($signed(sext_ln1273_832_fu_16720_p1) - $signed(sext_ln1270_32_fu_16707_p1));

assign r_V_909_fu_16748_p2 = ($signed(shl_ln1273_517_fu_16740_p3) - $signed(sext_ln1270_32_fu_16707_p1));

assign r_V_910_fu_16774_p2 = (21'd0 - shl_ln1273_517_fu_16740_p3);

assign r_V_911_fu_16806_p2 = (21'd0 - shl_ln1273_518_fu_16798_p3);

assign r_V_912_fu_16822_p2 = ($signed(shl_ln1273_518_fu_16798_p3) - $signed(sext_ln1273_833_fu_16794_p1));

assign r_V_913_fu_16872_p2 = ($signed(sub_ln1273_711_fu_16866_p2) - $signed(sext_ln1273_836_fu_16850_p1));

assign r_V_914_fu_16900_p2 = (21'd0 - shl_ln1273_520_fu_16892_p3);

assign r_V_915_fu_16916_p2 = ($signed(shl_ln1273_520_fu_16892_p3) - $signed(sext_ln1273_835_fu_16846_p1));

assign r_V_916_fu_16932_p2 = ($signed(17'd0) - $signed(sext_ln1273_834_fu_16842_p1));

assign r_V_fu_17321_p2 = ($signed(shl_ln_fu_17314_p3) - $signed(sext_ln1270_reg_18532));

assign sext_ln1270_25_fu_14554_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;

assign sext_ln1270_25_fu_14554_p1 = sext_ln1270_25_fu_14554_p0;

assign sext_ln1270_26_fu_14670_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;

assign sext_ln1270_26_fu_14670_p1 = sext_ln1270_26_fu_14670_p0;

assign sext_ln1270_27_fu_14729_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;

assign sext_ln1270_27_fu_14729_p1 = sext_ln1270_27_fu_14729_p0;

assign sext_ln1270_28_fu_15082_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;

assign sext_ln1270_28_fu_15082_p1 = sext_ln1270_28_fu_15082_p0;

assign sext_ln1270_29_fu_15220_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15;

assign sext_ln1270_29_fu_15220_p1 = sext_ln1270_29_fu_15220_p0;

assign sext_ln1270_30_fu_16258_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;

assign sext_ln1270_30_fu_16258_p1 = sext_ln1270_30_fu_16258_p0;

assign sext_ln1270_31_fu_16648_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3;

assign sext_ln1270_31_fu_16648_p1 = sext_ln1270_31_fu_16648_p0;

assign sext_ln1270_32_fu_16707_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2;

assign sext_ln1270_32_fu_16707_p1 = sext_ln1270_32_fu_16707_p0;

assign sext_ln1270_fu_14445_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;

assign sext_ln1270_fu_14445_p1 = sext_ln1270_fu_14445_p0;

assign sext_ln1273_765_fu_17370_p1 = $signed(shl_ln1273_456_fu_17363_p3);

assign sext_ln1273_766_fu_14464_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;

assign sext_ln1273_766_fu_14464_p1 = sext_ln1273_766_fu_14464_p0;

assign sext_ln1273_767_fu_14468_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;

assign sext_ln1273_767_fu_14468_p1 = sext_ln1273_767_fu_14468_p0;

assign sext_ln1273_768_fu_14520_p1 = $signed(shl_ln1273_458_fu_14512_p3);

assign sext_ln1273_769_fu_14624_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;

assign sext_ln1273_769_fu_14624_p1 = sext_ln1273_769_fu_14624_p0;

assign sext_ln1273_770_fu_17390_p1 = a_V_252_reg_18579;

assign sext_ln1273_771_fu_14636_p1 = $signed(shl_ln1273_461_fu_14628_p3);

assign sext_ln1273_772_fu_17436_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;

assign sext_ln1273_772_fu_17436_p1 = sext_ln1273_772_fu_17436_p0;

assign sext_ln1273_773_fu_17488_p1 = $signed(shl_ln1273_464_fu_17480_p3);

assign sext_ln1273_774_fu_17506_p1 = $signed(shl_ln1273_465_fu_17498_p3);

assign sext_ln1273_775_fu_14776_p1 = $signed(shl_ln1273_467_fu_14768_p3);

assign sext_ln1273_776_fu_14788_p1 = $signed(shl_ln1273_468_fu_14780_p3);

assign sext_ln1273_777_fu_14828_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;

assign sext_ln1273_777_fu_14828_p1 = sext_ln1273_777_fu_14828_p0;

assign sext_ln1273_778_fu_14876_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;

assign sext_ln1273_778_fu_14876_p1 = sext_ln1273_778_fu_14876_p0;

assign sext_ln1273_779_fu_17526_p1 = a_V_257_reg_18644;

assign sext_ln1273_780_fu_14888_p1 = $signed(shl_ln1273_471_fu_14880_p3);

assign sext_ln1273_781_fu_14920_p1 = $signed(shl_ln1273_472_fu_14912_p3);

assign sext_ln1273_782_fu_14948_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;

assign sext_ln1273_782_fu_14948_p1 = sext_ln1273_782_fu_14948_p0;

assign sext_ln1273_783_fu_17568_p1 = a_V_258_reg_18650;

assign sext_ln1273_784_fu_14960_p1 = $signed(shl_ln1273_474_fu_14952_p3);

assign sext_ln1273_785_fu_14978_p1 = shl_ln1273_475_fu_14970_p3;

assign sext_ln1273_786_fu_14982_p1 = shl_ln1273_475_fu_14970_p3;

assign sext_ln1273_787_fu_15014_p1 = $signed(shl_ln1273_476_fu_15006_p3);

assign sext_ln1273_788_fu_15048_p1 = $signed(shl_ln1273_477_fu_15040_p3);

assign sext_ln1273_789_fu_15120_p1 = $signed(shl_ln1273_479_fu_15112_p3);

assign sext_ln1273_790_fu_15164_p1 = $signed(shl_ln1273_480_fu_15156_p3);

assign sext_ln1273_791_fu_15176_p1 = $signed(shl_ln1273_481_fu_15168_p3);

assign sext_ln1273_792_fu_15225_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15;

assign sext_ln1273_792_fu_15225_p1 = sext_ln1273_792_fu_15225_p0;

assign sext_ln1273_793_fu_15229_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15;

assign sext_ln1273_793_fu_15229_p1 = sext_ln1273_793_fu_15229_p0;

assign sext_ln1273_794_fu_15265_p1 = $signed(shl_ln1273_483_fu_15257_p3);

assign sext_ln1273_795_fu_15307_p1 = shl_ln1273_484_fu_15299_p3;

assign sext_ln1273_796_fu_15311_p1 = shl_ln1273_484_fu_15299_p3;

assign sext_ln1273_797_fu_15371_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14;

assign sext_ln1273_797_fu_15371_p1 = sext_ln1273_797_fu_15371_p0;

assign sext_ln1273_798_fu_15375_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14;

assign sext_ln1273_798_fu_15375_p1 = sext_ln1273_798_fu_15375_p0;

assign sext_ln1273_799_fu_15411_p1 = $signed(shl_ln1273_486_fu_15403_p3);

assign sext_ln1273_800_fu_15439_p1 = $signed(shl_ln1273_487_fu_15431_p3);

assign sext_ln1273_801_fu_15503_p1 = $signed(shl_ln1273_488_fu_15495_p3);

assign sext_ln1273_802_fu_15527_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;

assign sext_ln1273_802_fu_15527_p1 = sext_ln1273_802_fu_15527_p0;

assign sext_ln1273_803_fu_15590_p1 = $signed(shl_ln1273_490_fu_15582_p3);

assign sext_ln1273_804_fu_15602_p1 = $signed(shl_ln1273_491_fu_15594_p3);

assign sext_ln1273_805_fu_15648_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12;

assign sext_ln1273_805_fu_15648_p1 = sext_ln1273_805_fu_15648_p0;

assign sext_ln1273_806_fu_15701_p1 = $signed(shl_ln1273_493_fu_15693_p3);

assign sext_ln1273_807_fu_15713_p1 = $signed(shl_ln1273_494_fu_15705_p3);

assign sext_ln1273_808_fu_15747_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11;

assign sext_ln1273_808_fu_15747_p1 = sext_ln1273_808_fu_15747_p0;

assign sext_ln1273_809_fu_15813_p1 = $signed(shl_ln1273_496_fu_15805_p3);

assign sext_ln1273_810_fu_15825_p1 = $signed(shl_ln1273_497_fu_15817_p3);

assign sext_ln1273_811_fu_15869_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10;

assign sext_ln1273_811_fu_15869_p1 = sext_ln1273_811_fu_15869_p0;

assign sext_ln1273_812_fu_15928_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9;

assign sext_ln1273_812_fu_15928_p1 = sext_ln1273_812_fu_15928_p0;

assign sext_ln1273_813_fu_15932_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9;

assign sext_ln1273_813_fu_15932_p1 = sext_ln1273_813_fu_15932_p0;

assign sext_ln1273_814_fu_15954_p1 = $signed(shl_ln1273_500_fu_15946_p3);

assign sext_ln1273_815_fu_16044_p1 = $signed(shl_ln1273_501_fu_16036_p3);

assign sext_ln1273_816_fu_16062_p1 = $signed(shl_ln1273_502_fu_16054_p3);

assign sext_ln1273_817_fu_16128_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;

assign sext_ln1273_817_fu_16128_p1 = sext_ln1273_817_fu_16128_p0;

assign sext_ln1273_818_fu_16132_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;

assign sext_ln1273_818_fu_16132_p1 = sext_ln1273_818_fu_16132_p0;

assign sext_ln1273_819_fu_16168_p1 = $signed(shl_ln1273_504_fu_16160_p3);

assign sext_ln1273_820_fu_16216_p1 = $signed(shl_ln1273_505_fu_16208_p3);

assign sext_ln1273_821_fu_16234_p1 = $signed(shl_ln1273_506_fu_16226_p3);

assign sext_ln1273_822_fu_16328_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;

assign sext_ln1273_822_fu_16328_p1 = sext_ln1273_822_fu_16328_p0;

assign sext_ln1273_823_fu_16332_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;

assign sext_ln1273_823_fu_16332_p1 = sext_ln1273_823_fu_16332_p0;

assign sext_ln1273_824_fu_16388_p1 = $signed(shl_ln1273_509_fu_16380_p3);

assign sext_ln1273_825_fu_16400_p1 = shl_ln1273_510_fu_16392_p3;

assign sext_ln1273_826_fu_16404_p1 = shl_ln1273_510_fu_16392_p3;

assign sext_ln1273_827_fu_16468_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;

assign sext_ln1273_827_fu_16468_p1 = sext_ln1273_827_fu_16468_p0;

assign sext_ln1273_828_fu_16472_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;

assign sext_ln1273_828_fu_16472_p1 = sext_ln1273_828_fu_16472_p0;

assign sext_ln1273_829_fu_16508_p1 = $signed(shl_ln1273_512_fu_16500_p3);

assign sext_ln1273_830_fu_16552_p1 = $signed(shl_ln1273_513_fu_16544_p3);

assign sext_ln1273_831_fu_16600_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4;

assign sext_ln1273_831_fu_16600_p1 = sext_ln1273_831_fu_16600_p0;

assign sext_ln1273_832_fu_16720_p1 = $signed(shl_ln1273_516_fu_16712_p3);

assign sext_ln1273_833_fu_16794_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1;

assign sext_ln1273_833_fu_16794_p1 = sext_ln1273_833_fu_16794_p0;

assign sext_ln1273_834_fu_16842_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;

assign sext_ln1273_834_fu_16842_p1 = sext_ln1273_834_fu_16842_p0;

assign sext_ln1273_835_fu_16846_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;

assign sext_ln1273_835_fu_16846_p1 = sext_ln1273_835_fu_16846_p0;

assign sext_ln1273_836_fu_16850_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;

assign sext_ln1273_836_fu_16850_p1 = sext_ln1273_836_fu_16850_p0;

assign sext_ln1273_837_fu_16862_p1 = $signed(shl_ln1273_519_fu_16854_p3);

assign sext_ln1273_fu_17359_p1 = $signed(shl_ln1273_s_fu_17352_p3);

assign sext_ln17_397_fu_14940_p1 = $signed(mult_V_951_fu_14930_p4);

assign sext_ln17_398_fu_15347_p1 = $signed(mult_V_967_fu_15337_p4);

assign sext_ln17_399_fu_15491_p1 = $signed(mult_V_973_fu_15481_p4);

assign sext_ln17_400_fu_15785_p1 = $signed(mult_V_985_fu_15775_p4);

assign sext_ln17_401_fu_16032_p1 = $signed(mult_V_996_fu_16022_p4);

assign sext_ln17_402_fu_16106_p1 = $signed(mult_V_999_fu_16096_p4);

assign sext_ln17_403_fu_16124_p1 = $signed(mult_V_1000_fu_16114_p4);

assign sext_ln17_404_fu_16376_p1 = $signed(mult_V_1010_fu_16366_p4);

assign sext_ln17_405_fu_16460_p1 = $signed(mult_V_1013_fu_16450_p4);

assign sext_ln17_406_fu_16572_p1 = $signed(mult_V_1017_fu_16562_p4);

assign sext_ln17_407_fu_16592_p1 = $signed(mult_V_1018_fu_16582_p4);

assign sext_ln17_408_fu_16888_p1 = $signed(mult_V_1030_fu_16878_p4);

assign sext_ln17_409_fu_16948_p1 = $signed(mult_V_1033_fu_16938_p4);

assign sext_ln17_fu_14546_p1 = $signed(mult_V_928_fu_14536_p4);

assign sext_ln813_311_fu_16964_p1 = $signed(add_ln813_1060_fu_16958_p2);

assign sext_ln813_312_fu_17028_p1 = $signed(add_ln813_1105_fu_17022_p2);

assign sext_ln813_313_fu_17134_p1 = $signed(add_ln813_1159_fu_17128_p2);

assign sext_ln813_314_fu_17156_p1 = $signed(add_ln813_1171_fu_17150_p2);

assign sext_ln813_315_fu_17214_p1 = $signed(add_ln813_1202_fu_17208_p2);

assign sext_ln813_316_fu_18367_p1 = $signed(add_ln813_1227_reg_19005);

assign sext_ln813_317_fu_18370_p1 = $signed(add_ln813_1228_reg_19010);

assign sext_ln813_318_fu_17266_p1 = $signed(add_ln813_1230_fu_17260_p2);

assign sext_ln813_319_fu_17276_p1 = $signed(add_ln813_1231_fu_17270_p2);

assign sext_ln813_320_fu_18379_p1 = $signed(add_ln813_1232_reg_19015);

assign sext_ln813_321_fu_17304_p1 = $signed(add_ln813_1242_fu_17298_p2);

assign sext_ln813_fu_17648_p1 = $signed(add_ln813_1041_reg_18915);

assign sext_ln818_321_fu_14908_p1 = $signed(mult_V_950_fu_14898_p4);

assign sext_ln818_322_fu_15002_p1 = $signed(mult_V_953_fu_14992_p4);

assign sext_ln818_323_fu_15074_p1 = $signed(mult_V_956_fu_15064_p4);

assign sext_ln818_324_fu_15285_p1 = $signed(mult_V_964_fu_15275_p4);

assign sext_ln818_325_fu_15845_p1 = $signed(mult_V_987_fu_15835_p4);

assign sext_ln818_326_fu_17610_p1 = $signed(mult_V_988_reg_18789);

assign sext_ln818_327_fu_16082_p1 = $signed(mult_V_997_fu_16072_p4);

assign sext_ln818_328_fu_16188_p1 = $signed(mult_V_1002_fu_16178_p4);

assign sext_ln818_329_fu_16424_p1 = $signed(mult_V_1011_fu_16414_p4);

assign sext_ln818_fu_14662_p1 = $signed(mult_V_935_fu_14652_p4);

assign shl_ln1273_456_fu_17363_p3 = {{a_V_reg_18525}, {1'd0}};

assign shl_ln1273_457_fu_14472_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;

assign shl_ln1273_457_fu_14472_p3 = {{shl_ln1273_457_fu_14472_p1}, {5'd0}};

assign shl_ln1273_458_fu_14512_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;

assign shl_ln1273_458_fu_14512_p3 = {{shl_ln1273_458_fu_14512_p1}, {2'd0}};

assign shl_ln1273_459_fu_14560_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;

assign shl_ln1273_459_fu_14560_p3 = {{shl_ln1273_459_fu_14560_p1}, {5'd0}};

assign shl_ln1273_460_fu_17393_p3 = {{a_V_252_reg_18579}, {5'd0}};

assign shl_ln1273_461_fu_14628_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;

assign shl_ln1273_461_fu_14628_p3 = {{shl_ln1273_461_fu_14628_p1}, {3'd0}};

assign shl_ln1273_462_fu_14675_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;

assign shl_ln1273_462_fu_14675_p3 = {{shl_ln1273_462_fu_14675_p1}, {5'd0}};

assign shl_ln1273_463_fu_17440_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;

assign shl_ln1273_463_fu_17440_p3 = {{shl_ln1273_463_fu_17440_p1}, {5'd0}};

assign shl_ln1273_464_fu_17480_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;

assign shl_ln1273_464_fu_17480_p3 = {{shl_ln1273_464_fu_17480_p1}, {4'd0}};

assign shl_ln1273_465_fu_17498_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;

assign shl_ln1273_465_fu_17498_p3 = {{shl_ln1273_465_fu_17498_p1}, {1'd0}};

assign shl_ln1273_466_fu_14734_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;

assign shl_ln1273_466_fu_14734_p3 = {{shl_ln1273_466_fu_14734_p1}, {5'd0}};

assign shl_ln1273_467_fu_14768_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;

assign shl_ln1273_467_fu_14768_p3 = {{shl_ln1273_467_fu_14768_p1}, {4'd0}};

assign shl_ln1273_468_fu_14780_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;

assign shl_ln1273_468_fu_14780_p3 = {{shl_ln1273_468_fu_14780_p1}, {2'd0}};

assign shl_ln1273_469_fu_14832_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;

assign shl_ln1273_469_fu_14832_p3 = {{shl_ln1273_469_fu_14832_p1}, {5'd0}};

assign shl_ln1273_470_fu_17529_p3 = {{a_V_257_reg_18644}, {5'd0}};

assign shl_ln1273_471_fu_14880_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;

assign shl_ln1273_471_fu_14880_p3 = {{shl_ln1273_471_fu_14880_p1}, {3'd0}};

assign shl_ln1273_472_fu_14912_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;

assign shl_ln1273_472_fu_14912_p3 = {{shl_ln1273_472_fu_14912_p1}, {1'd0}};

assign shl_ln1273_473_fu_17571_p3 = {{a_V_258_reg_18650}, {5'd0}};

assign shl_ln1273_474_fu_14952_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;

assign shl_ln1273_474_fu_14952_p3 = {{shl_ln1273_474_fu_14952_p1}, {3'd0}};

assign shl_ln1273_475_fu_14970_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;

assign shl_ln1273_475_fu_14970_p3 = {{shl_ln1273_475_fu_14970_p1}, {1'd0}};

assign shl_ln1273_476_fu_15006_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;

assign shl_ln1273_476_fu_15006_p3 = {{shl_ln1273_476_fu_15006_p1}, {4'd0}};

assign shl_ln1273_477_fu_15040_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;

assign shl_ln1273_477_fu_15040_p3 = {{shl_ln1273_477_fu_15040_p1}, {2'd0}};

assign shl_ln1273_478_fu_15088_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;

assign shl_ln1273_478_fu_15088_p3 = {{shl_ln1273_478_fu_15088_p1}, {5'd0}};

assign shl_ln1273_479_fu_15112_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;

assign shl_ln1273_479_fu_15112_p3 = {{shl_ln1273_479_fu_15112_p1}, {1'd0}};

assign shl_ln1273_480_fu_15156_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;

assign shl_ln1273_480_fu_15156_p3 = {{shl_ln1273_480_fu_15156_p1}, {4'd0}};

assign shl_ln1273_481_fu_15168_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;

assign shl_ln1273_481_fu_15168_p3 = {{shl_ln1273_481_fu_15168_p1}, {2'd0}};

assign shl_ln1273_482_fu_15233_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15;

assign shl_ln1273_482_fu_15233_p3 = {{shl_ln1273_482_fu_15233_p1}, {5'd0}};

assign shl_ln1273_483_fu_15257_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15;

assign shl_ln1273_483_fu_15257_p3 = {{shl_ln1273_483_fu_15257_p1}, {3'd0}};

assign shl_ln1273_484_fu_15299_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15;

assign shl_ln1273_484_fu_15299_p3 = {{shl_ln1273_484_fu_15299_p1}, {2'd0}};

assign shl_ln1273_485_fu_15379_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14;

assign shl_ln1273_485_fu_15379_p3 = {{shl_ln1273_485_fu_15379_p1}, {5'd0}};

assign shl_ln1273_486_fu_15403_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14;

assign shl_ln1273_486_fu_15403_p3 = {{shl_ln1273_486_fu_15403_p1}, {4'd0}};

assign shl_ln1273_487_fu_15431_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14;

assign shl_ln1273_487_fu_15431_p3 = {{shl_ln1273_487_fu_15431_p1}, {3'd0}};

assign shl_ln1273_488_fu_15495_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14;

assign shl_ln1273_488_fu_15495_p3 = {{shl_ln1273_488_fu_15495_p1}, {1'd0}};

assign shl_ln1273_489_fu_15542_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;

assign shl_ln1273_489_fu_15542_p3 = {{shl_ln1273_489_fu_15542_p1}, {5'd0}};

assign shl_ln1273_490_fu_15582_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;

assign shl_ln1273_490_fu_15582_p3 = {{shl_ln1273_490_fu_15582_p1}, {4'd0}};

assign shl_ln1273_491_fu_15594_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;

assign shl_ln1273_491_fu_15594_p3 = {{shl_ln1273_491_fu_15594_p1}, {2'd0}};

assign shl_ln1273_492_fu_15653_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12;

assign shl_ln1273_492_fu_15653_p3 = {{shl_ln1273_492_fu_15653_p1}, {5'd0}};

assign shl_ln1273_493_fu_15693_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12;

assign shl_ln1273_493_fu_15693_p3 = {{shl_ln1273_493_fu_15693_p1}, {4'd0}};

assign shl_ln1273_494_fu_15705_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12;

assign shl_ln1273_494_fu_15705_p3 = {{shl_ln1273_494_fu_15705_p1}, {1'd0}};

assign shl_ln1273_495_fu_15751_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11;

assign shl_ln1273_495_fu_15751_p3 = {{shl_ln1273_495_fu_15751_p1}, {5'd0}};

assign shl_ln1273_496_fu_15805_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11;

assign shl_ln1273_496_fu_15805_p3 = {{shl_ln1273_496_fu_15805_p1}, {3'd0}};

assign shl_ln1273_497_fu_15817_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11;

assign shl_ln1273_497_fu_15817_p3 = {{shl_ln1273_497_fu_15817_p1}, {1'd0}};

assign shl_ln1273_498_fu_15874_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10;

assign shl_ln1273_498_fu_15874_p3 = {{shl_ln1273_498_fu_15874_p1}, {5'd0}};

assign shl_ln1273_499_fu_15938_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9;

assign shl_ln1273_499_fu_15938_p3 = {{shl_ln1273_499_fu_15938_p1}, {5'd0}};

assign shl_ln1273_500_fu_15946_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9;

assign shl_ln1273_500_fu_15946_p3 = {{shl_ln1273_500_fu_15946_p1}, {2'd0}};

assign shl_ln1273_501_fu_16036_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9;

assign shl_ln1273_501_fu_16036_p3 = {{shl_ln1273_501_fu_16036_p1}, {3'd0}};

assign shl_ln1273_502_fu_16054_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9;

assign shl_ln1273_502_fu_16054_p3 = {{shl_ln1273_502_fu_16054_p1}, {1'd0}};

assign shl_ln1273_503_fu_16136_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;

assign shl_ln1273_503_fu_16136_p3 = {{shl_ln1273_503_fu_16136_p1}, {5'd0}};

assign shl_ln1273_504_fu_16160_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;

assign shl_ln1273_504_fu_16160_p3 = {{shl_ln1273_504_fu_16160_p1}, {3'd0}};

assign shl_ln1273_505_fu_16208_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;

assign shl_ln1273_505_fu_16208_p3 = {{shl_ln1273_505_fu_16208_p1}, {4'd0}};

assign shl_ln1273_506_fu_16226_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;

assign shl_ln1273_506_fu_16226_p3 = {{shl_ln1273_506_fu_16226_p1}, {2'd0}};

assign shl_ln1273_507_fu_16264_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;

assign shl_ln1273_507_fu_16264_p3 = {{shl_ln1273_507_fu_16264_p1}, {5'd0}};

assign shl_ln1273_508_fu_16336_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;

assign shl_ln1273_508_fu_16336_p3 = {{shl_ln1273_508_fu_16336_p1}, {5'd0}};

assign shl_ln1273_509_fu_16380_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;

assign shl_ln1273_509_fu_16380_p3 = {{shl_ln1273_509_fu_16380_p1}, {3'd0}};

assign shl_ln1273_510_fu_16392_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;

assign shl_ln1273_510_fu_16392_p3 = {{shl_ln1273_510_fu_16392_p1}, {1'd0}};

assign shl_ln1273_511_fu_16476_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;

assign shl_ln1273_511_fu_16476_p3 = {{shl_ln1273_511_fu_16476_p1}, {5'd0}};

assign shl_ln1273_512_fu_16500_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;

assign shl_ln1273_512_fu_16500_p3 = {{shl_ln1273_512_fu_16500_p1}, {4'd0}};

assign shl_ln1273_513_fu_16544_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;

assign shl_ln1273_513_fu_16544_p3 = {{shl_ln1273_513_fu_16544_p1}, {1'd0}};

assign shl_ln1273_514_fu_16604_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4;

assign shl_ln1273_514_fu_16604_p3 = {{shl_ln1273_514_fu_16604_p1}, {5'd0}};

assign shl_ln1273_515_fu_16653_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3;

assign shl_ln1273_515_fu_16653_p3 = {{shl_ln1273_515_fu_16653_p1}, {5'd0}};

assign shl_ln1273_516_fu_16712_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2;

assign shl_ln1273_516_fu_16712_p3 = {{shl_ln1273_516_fu_16712_p1}, {4'd0}};

assign shl_ln1273_517_fu_16740_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2;

assign shl_ln1273_517_fu_16740_p3 = {{shl_ln1273_517_fu_16740_p1}, {5'd0}};

assign shl_ln1273_518_fu_16798_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1;

assign shl_ln1273_518_fu_16798_p3 = {{shl_ln1273_518_fu_16798_p1}, {5'd0}};

assign shl_ln1273_519_fu_16854_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;

assign shl_ln1273_519_fu_16854_p3 = {{shl_ln1273_519_fu_16854_p1}, {2'd0}};

assign shl_ln1273_520_fu_16892_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;

assign shl_ln1273_520_fu_16892_p3 = {{shl_ln1273_520_fu_16892_p1}, {5'd0}};

assign shl_ln1273_s_fu_17352_p3 = {{a_V_reg_18525}, {4'd0}};

assign shl_ln_fu_17314_p3 = {{a_V_reg_18525}, {5'd0}};

assign sub_ln1273_627_fu_14640_p2 = ($signed(20'd0) - $signed(sext_ln1273_771_fu_14636_p1));

assign sub_ln1273_633_fu_17492_p2 = ($signed(21'd0) - $signed(sext_ln1273_773_fu_17488_p1));

assign sub_ln1273_645_fu_14964_p2 = ($signed(20'd0) - $signed(sext_ln1273_784_fu_14960_p1));

assign sub_ln1273_647_fu_15018_p2 = ($signed(21'd0) - $signed(sext_ln1273_787_fu_15014_p1));

assign sub_ln1273_650_fu_15052_p2 = ($signed(19'd0) - $signed(sext_ln1273_788_fu_15048_p1));

assign sub_ln1273_668_fu_15622_p2 = ($signed(21'd0) - $signed(sext_ln1273_803_fu_15590_p1));

assign sub_ln1273_683_fu_16048_p2 = ($signed(20'd0) - $signed(sext_ln1273_815_fu_16044_p1));

assign sub_ln1273_688_fu_16220_p2 = ($signed(21'd0) - $signed(sext_ln1273_820_fu_16216_p1));

assign sub_ln1273_711_fu_16866_p2 = ($signed(19'd0) - $signed(sext_ln1273_837_fu_16862_p1));

assign sub_ln1273_fu_14524_p2 = ($signed(19'd0) - $signed(sext_ln1273_768_fu_14520_p1));

endmodule //alveo_hls4ml_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s
