
STM32F407VET6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003a0  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000548  08000550  00010550  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000548  08000548  00010550  2**0
                  CONTENTS
  4 .ARM          00000000  08000548  08000548  00010550  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000548  08000550  00010550  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000548  08000548  00010548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800054c  0800054c  0001054c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010550  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010550  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010550  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000ad9  00000000  00000000  00010580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000028a  00000000  00000000  00011059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000e0  00000000  00000000  000112e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000000a8  00000000  00000000  000113c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000579  00000000  00000000  00011470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000017cf  00000000  00000000  000119e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006028b  00000000  00000000  000131b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00073443  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000204  00000000  00000000  00073494  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000530 	.word	0x08000530

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000530 	.word	0x08000530

080001e8 <main>:
#include "main.h"




int main(){
 80001e8:	b580      	push	{r7, lr}
 80001ea:	af00      	add	r7, sp, #0
	RCC_Setup();
 80001ec:	f000 f802 	bl	80001f4 <RCC_Setup>

	while(1){
 80001f0:	e7fe      	b.n	80001f0 <main+0x8>
	...

080001f4 <RCC_Setup>:

	}

}

void RCC_Setup(void){
 80001f4:	b480      	push	{r7}
 80001f6:	af00      	add	r7, sp, #0
	#define PLL_M 	4
	#define PLL_N	168
	#define PLL_P	0	//PLLP = 2

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 80001f8:	4b30      	ldr	r3, [pc, #192]	; (80002bc <RCC_Setup+0xc8>)
 80001fa:	2200      	movs	r2, #0
 80001fc:	609a      	str	r2, [r3, #8]

	/* Reset PPLON and HSEON */
	RCC->CR &= ~( 1<<24 | 1<<16);
 80001fe:	4b2f      	ldr	r3, [pc, #188]	; (80002bc <RCC_Setup+0xc8>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	4a2e      	ldr	r2, [pc, #184]	; (80002bc <RCC_Setup+0xc8>)
 8000204:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000208:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800020c:	6013      	str	r3, [r2, #0]

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x24003010;
 800020e:	4b2b      	ldr	r3, [pc, #172]	; (80002bc <RCC_Setup+0xc8>)
 8000210:	4a2b      	ldr	r2, [pc, #172]	; (80002c0 <RCC_Setup+0xcc>)
 8000212:	605a      	str	r2, [r3, #4]

	/* Enable HSEON */
	RCC->CR |= RCC_CR_HSEON;
 8000214:	4b29      	ldr	r3, [pc, #164]	; (80002bc <RCC_Setup+0xc8>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	4a28      	ldr	r2, [pc, #160]	; (80002bc <RCC_Setup+0xc8>)
 800021a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800021e:	6013      	str	r3, [r2, #0]

	/*Wait the HSERDY flag is set to 1*/
	while(!(RCC->CR & RCC_CR_HSERDY));
 8000220:	bf00      	nop
 8000222:	4b26      	ldr	r3, [pc, #152]	; (80002bc <RCC_Setup+0xc8>)
 8000224:	681b      	ldr	r3, [r3, #0]
 8000226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800022a:	2b00      	cmp	r3, #0
 800022c:	d0f9      	beq.n	8000222 <RCC_Setup+0x2e>
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800022e:	4b23      	ldr	r3, [pc, #140]	; (80002bc <RCC_Setup+0xc8>)
 8000230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000232:	4a22      	ldr	r2, [pc, #136]	; (80002bc <RCC_Setup+0xc8>)
 8000234:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000238:	6413      	str	r3, [r2, #64]	; 0x40
	PWR->CR |= PWR_CR_VOS;
 800023a:	4b22      	ldr	r3, [pc, #136]	; (80002c4 <RCC_Setup+0xd0>)
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	4a21      	ldr	r2, [pc, #132]	; (80002c4 <RCC_Setup+0xd0>)
 8000240:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000244:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_PRFTEN | FLASH_ACR_LATENCY_5WS;
 8000246:	4b20      	ldr	r3, [pc, #128]	; (80002c8 <RCC_Setup+0xd4>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	4a1f      	ldr	r2, [pc, #124]	; (80002c8 <RCC_Setup+0xd4>)
 800024c:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000250:	f043 0305 	orr.w	r3, r3, #5
 8000254:	6013      	str	r3, [r2, #0]
	RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000256:	4b19      	ldr	r3, [pc, #100]	; (80002bc <RCC_Setup+0xc8>)
 8000258:	4a18      	ldr	r2, [pc, #96]	; (80002bc <RCC_Setup+0xc8>)
 800025a:	689b      	ldr	r3, [r3, #8]
 800025c:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800025e:	4b17      	ldr	r3, [pc, #92]	; (80002bc <RCC_Setup+0xc8>)
 8000260:	689b      	ldr	r3, [r3, #8]
 8000262:	4a16      	ldr	r2, [pc, #88]	; (80002bc <RCC_Setup+0xc8>)
 8000264:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000268:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800026a:	4b14      	ldr	r3, [pc, #80]	; (80002bc <RCC_Setup+0xc8>)
 800026c:	689b      	ldr	r3, [r3, #8]
 800026e:	4a13      	ldr	r2, [pc, #76]	; (80002bc <RCC_Setup+0xc8>)
 8000270:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000274:	6093      	str	r3, [r2, #8]
	RCC->PLLCFGR = (PLL_M << 0) | (PLL_N  << 6) | (PLL_P << 16) | (RCC_PLLCFGR_PLLSRC_HSE);
 8000276:	4b11      	ldr	r3, [pc, #68]	; (80002bc <RCC_Setup+0xc8>)
 8000278:	4a14      	ldr	r2, [pc, #80]	; (80002cc <RCC_Setup+0xd8>)
 800027a:	605a      	str	r2, [r3, #4]
	RCC->CR |= RCC_CR_PLLON;
 800027c:	4b0f      	ldr	r3, [pc, #60]	; (80002bc <RCC_Setup+0xc8>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	4a0e      	ldr	r2, [pc, #56]	; (80002bc <RCC_Setup+0xc8>)
 8000282:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000286:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR&RCC_CR_PLLRDY));
 8000288:	bf00      	nop
 800028a:	4b0c      	ldr	r3, [pc, #48]	; (80002bc <RCC_Setup+0xc8>)
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000292:	2b00      	cmp	r3, #0
 8000294:	d0f9      	beq.n	800028a <RCC_Setup+0x96>
	RCC->CFGR|=RCC_CFGR_SW_PLL;
 8000296:	4b09      	ldr	r3, [pc, #36]	; (80002bc <RCC_Setup+0xc8>)
 8000298:	689b      	ldr	r3, [r3, #8]
 800029a:	4a08      	ldr	r2, [pc, #32]	; (80002bc <RCC_Setup+0xc8>)
 800029c:	f043 0302 	orr.w	r3, r3, #2
 80002a0:	6093      	str	r3, [r2, #8]
	while(!(RCC->CFGR&RCC_CFGR_SWS_PLL));
 80002a2:	bf00      	nop
 80002a4:	4b05      	ldr	r3, [pc, #20]	; (80002bc <RCC_Setup+0xc8>)
 80002a6:	689b      	ldr	r3, [r3, #8]
 80002a8:	f003 0308 	and.w	r3, r3, #8
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d0f9      	beq.n	80002a4 <RCC_Setup+0xb0>
}
 80002b0:	bf00      	nop
 80002b2:	bf00      	nop
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr
 80002bc:	40023800 	.word	0x40023800
 80002c0:	24003010 	.word	0x24003010
 80002c4:	40007000 	.word	0x40007000
 80002c8:	40023c00 	.word	0x40023c00
 80002cc:	00402a04 	.word	0x00402a04

080002d0 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80002d0:	b480      	push	{r7}
 80002d2:	af00      	add	r7, sp, #0
}
 80002d4:	bf00      	nop
 80002d6:	46bd      	mov	sp, r7
 80002d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002dc:	4770      	bx	lr

080002de <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80002de:	b480      	push	{r7}
 80002e0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80002e2:	e7fe      	b.n	80002e2 <HardFault_Handler+0x4>

080002e4 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80002e4:	b480      	push	{r7}
 80002e6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80002e8:	e7fe      	b.n	80002e8 <MemManage_Handler+0x4>

080002ea <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80002ea:	b480      	push	{r7}
 80002ec:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80002ee:	e7fe      	b.n	80002ee <BusFault_Handler+0x4>

080002f0 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80002f0:	b480      	push	{r7}
 80002f2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80002f4:	e7fe      	b.n	80002f4 <UsageFault_Handler+0x4>

080002f6 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80002f6:	b480      	push	{r7}
 80002f8:	af00      	add	r7, sp, #0
}
 80002fa:	bf00      	nop
 80002fc:	46bd      	mov	sp, r7
 80002fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000302:	4770      	bx	lr

08000304 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000304:	b480      	push	{r7}
 8000306:	af00      	add	r7, sp, #0
}
 8000308:	bf00      	nop
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr

08000312 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000312:	b480      	push	{r7}
 8000314:	af00      	add	r7, sp, #0
}
 8000316:	bf00      	nop
 8000318:	46bd      	mov	sp, r7
 800031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031e:	4770      	bx	lr

08000320 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000320:	b480      	push	{r7}
 8000322:	af00      	add	r7, sp, #0

}
 8000324:	bf00      	nop
 8000326:	46bd      	mov	sp, r7
 8000328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032c:	4770      	bx	lr
	...

08000330 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000334:	4b16      	ldr	r3, [pc, #88]	; (8000390 <SystemInit+0x60>)
 8000336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800033a:	4a15      	ldr	r2, [pc, #84]	; (8000390 <SystemInit+0x60>)
 800033c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000340:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000344:	4b13      	ldr	r3, [pc, #76]	; (8000394 <SystemInit+0x64>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	4a12      	ldr	r2, [pc, #72]	; (8000394 <SystemInit+0x64>)
 800034a:	f043 0301 	orr.w	r3, r3, #1
 800034e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000350:	4b10      	ldr	r3, [pc, #64]	; (8000394 <SystemInit+0x64>)
 8000352:	2200      	movs	r2, #0
 8000354:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000356:	4b0f      	ldr	r3, [pc, #60]	; (8000394 <SystemInit+0x64>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	4a0e      	ldr	r2, [pc, #56]	; (8000394 <SystemInit+0x64>)
 800035c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000360:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000364:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000366:	4b0b      	ldr	r3, [pc, #44]	; (8000394 <SystemInit+0x64>)
 8000368:	4a0b      	ldr	r2, [pc, #44]	; (8000398 <SystemInit+0x68>)
 800036a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800036c:	4b09      	ldr	r3, [pc, #36]	; (8000394 <SystemInit+0x64>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	4a08      	ldr	r2, [pc, #32]	; (8000394 <SystemInit+0x64>)
 8000372:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000376:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000378:	4b06      	ldr	r3, [pc, #24]	; (8000394 <SystemInit+0x64>)
 800037a:	2200      	movs	r2, #0
 800037c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800037e:	f000 f80d 	bl	800039c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000382:	4b03      	ldr	r3, [pc, #12]	; (8000390 <SystemInit+0x60>)
 8000384:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000388:	609a      	str	r2, [r3, #8]
#endif
}
 800038a:	bf00      	nop
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	e000ed00 	.word	0xe000ed00
 8000394:	40023800 	.word	0x40023800
 8000398:	24003010 	.word	0x24003010

0800039c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800039c:	b480      	push	{r7}
 800039e:	b083      	sub	sp, #12
 80003a0:	af00      	add	r7, sp, #0
#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)|| defined(STM32F469_479xx)
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80003a2:	2300      	movs	r3, #0
 80003a4:	607b      	str	r3, [r7, #4]
 80003a6:	2300      	movs	r3, #0
 80003a8:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80003aa:	4b36      	ldr	r3, [pc, #216]	; (8000484 <SetSysClock+0xe8>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	4a35      	ldr	r2, [pc, #212]	; (8000484 <SetSysClock+0xe8>)
 80003b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80003b4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80003b6:	4b33      	ldr	r3, [pc, #204]	; (8000484 <SetSysClock+0xe8>)
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003be:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	3301      	adds	r3, #1
 80003c4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80003c6:	683b      	ldr	r3, [r7, #0]
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d103      	bne.n	80003d4 <SetSysClock+0x38>
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80003d2:	d1f0      	bne.n	80003b6 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80003d4:	4b2b      	ldr	r3, [pc, #172]	; (8000484 <SetSysClock+0xe8>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d002      	beq.n	80003e6 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80003e0:	2301      	movs	r3, #1
 80003e2:	603b      	str	r3, [r7, #0]
 80003e4:	e001      	b.n	80003ea <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80003e6:	2300      	movs	r3, #0
 80003e8:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80003ea:	683b      	ldr	r3, [r7, #0]
 80003ec:	2b01      	cmp	r3, #1
 80003ee:	d142      	bne.n	8000476 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80003f0:	4b24      	ldr	r3, [pc, #144]	; (8000484 <SetSysClock+0xe8>)
 80003f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003f4:	4a23      	ldr	r2, [pc, #140]	; (8000484 <SetSysClock+0xe8>)
 80003f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003fa:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80003fc:	4b22      	ldr	r3, [pc, #136]	; (8000488 <SetSysClock+0xec>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	4a21      	ldr	r2, [pc, #132]	; (8000488 <SetSysClock+0xec>)
 8000402:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000406:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000408:	4b1e      	ldr	r3, [pc, #120]	; (8000484 <SetSysClock+0xe8>)
 800040a:	4a1e      	ldr	r2, [pc, #120]	; (8000484 <SetSysClock+0xe8>)
 800040c:	689b      	ldr	r3, [r3, #8]
 800040e:	6093      	str	r3, [r2, #8]

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) ||  defined(STM32F412xG) || defined(STM32F446xx) || defined(STM32F469_479xx)    
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000410:	4b1c      	ldr	r3, [pc, #112]	; (8000484 <SetSysClock+0xe8>)
 8000412:	689b      	ldr	r3, [r3, #8]
 8000414:	4a1b      	ldr	r2, [pc, #108]	; (8000484 <SetSysClock+0xe8>)
 8000416:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800041a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800041c:	4b19      	ldr	r3, [pc, #100]	; (8000484 <SetSysClock+0xe8>)
 800041e:	689b      	ldr	r3, [r3, #8]
 8000420:	4a18      	ldr	r2, [pc, #96]	; (8000484 <SetSysClock+0xe8>)
 8000422:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000426:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx || STM32F413_423xx */

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F469_479xx)    
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000428:	4b16      	ldr	r3, [pc, #88]	; (8000484 <SetSysClock+0xe8>)
 800042a:	4a18      	ldr	r2, [pc, #96]	; (800048c <SetSysClock+0xf0>)
 800042c:	605a      	str	r2, [r3, #4]
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24) | (PLL_R << 28);
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */    
    
    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800042e:	4b15      	ldr	r3, [pc, #84]	; (8000484 <SetSysClock+0xe8>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	4a14      	ldr	r2, [pc, #80]	; (8000484 <SetSysClock+0xe8>)
 8000434:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000438:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800043a:	bf00      	nop
 800043c:	4b11      	ldr	r3, [pc, #68]	; (8000484 <SetSysClock+0xe8>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000444:	2b00      	cmp	r3, #0
 8000446:	d0f9      	beq.n	800043c <SetSysClock+0xa0>
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
#endif /* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */

#if defined(STM32F40_41xxx)  || defined(STM32F412xG)  
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000448:	4b11      	ldr	r3, [pc, #68]	; (8000490 <SetSysClock+0xf4>)
 800044a:	f240 7205 	movw	r2, #1797	; 0x705
 800044e:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000450:	4b0c      	ldr	r3, [pc, #48]	; (8000484 <SetSysClock+0xe8>)
 8000452:	689b      	ldr	r3, [r3, #8]
 8000454:	4a0b      	ldr	r2, [pc, #44]	; (8000484 <SetSysClock+0xe8>)
 8000456:	f023 0303 	bic.w	r3, r3, #3
 800045a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800045c:	4b09      	ldr	r3, [pc, #36]	; (8000484 <SetSysClock+0xe8>)
 800045e:	689b      	ldr	r3, [r3, #8]
 8000460:	4a08      	ldr	r2, [pc, #32]	; (8000484 <SetSysClock+0xe8>)
 8000462:	f043 0302 	orr.w	r3, r3, #2
 8000466:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000468:	bf00      	nop
 800046a:	4b06      	ldr	r3, [pc, #24]	; (8000484 <SetSysClock+0xe8>)
 800046c:	689b      	ldr	r3, [r3, #8]
 800046e:	f003 030c 	and.w	r3, r3, #12
 8000472:	2b08      	cmp	r3, #8
 8000474:	d1f9      	bne.n	800046a <SetSysClock+0xce>
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
  {
  }
#endif /* USE_HSE_BYPASS */  
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F469_479xx */  
}
 8000476:	bf00      	nop
 8000478:	370c      	adds	r7, #12
 800047a:	46bd      	mov	sp, r7
 800047c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop
 8000484:	40023800 	.word	0x40023800
 8000488:	40007000 	.word	0x40007000
 800048c:	07405419 	.word	0x07405419
 8000490:	40023c00 	.word	0x40023c00

08000494 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000494:	480d      	ldr	r0, [pc, #52]	; (80004cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000496:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000498:	f7ff ff4a 	bl	8000330 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800049c:	480c      	ldr	r0, [pc, #48]	; (80004d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800049e:	490d      	ldr	r1, [pc, #52]	; (80004d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004a0:	4a0d      	ldr	r2, [pc, #52]	; (80004d8 <LoopForever+0xe>)
  movs r3, #0
 80004a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004a4:	e002      	b.n	80004ac <LoopCopyDataInit>

080004a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004aa:	3304      	adds	r3, #4

080004ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004b0:	d3f9      	bcc.n	80004a6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004b2:	4a0a      	ldr	r2, [pc, #40]	; (80004dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80004b4:	4c0a      	ldr	r4, [pc, #40]	; (80004e0 <LoopForever+0x16>)
  movs r3, #0
 80004b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004b8:	e001      	b.n	80004be <LoopFillZerobss>

080004ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004bc:	3204      	adds	r2, #4

080004be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004c0:	d3fb      	bcc.n	80004ba <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80004c2:	f000 f811 	bl	80004e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004c6:	f7ff fe8f 	bl	80001e8 <main>

080004ca <LoopForever>:

LoopForever:
  b LoopForever
 80004ca:	e7fe      	b.n	80004ca <LoopForever>
  ldr   r0, =_estack
 80004cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80004d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004d4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80004d8:	08000550 	.word	0x08000550
  ldr r2, =_sbss
 80004dc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80004e0:	2000001c 	.word	0x2000001c

080004e4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004e4:	e7fe      	b.n	80004e4 <ADC_IRQHandler>
	...

080004e8 <__libc_init_array>:
 80004e8:	b570      	push	{r4, r5, r6, lr}
 80004ea:	4d0d      	ldr	r5, [pc, #52]	; (8000520 <__libc_init_array+0x38>)
 80004ec:	4c0d      	ldr	r4, [pc, #52]	; (8000524 <__libc_init_array+0x3c>)
 80004ee:	1b64      	subs	r4, r4, r5
 80004f0:	10a4      	asrs	r4, r4, #2
 80004f2:	2600      	movs	r6, #0
 80004f4:	42a6      	cmp	r6, r4
 80004f6:	d109      	bne.n	800050c <__libc_init_array+0x24>
 80004f8:	4d0b      	ldr	r5, [pc, #44]	; (8000528 <__libc_init_array+0x40>)
 80004fa:	4c0c      	ldr	r4, [pc, #48]	; (800052c <__libc_init_array+0x44>)
 80004fc:	f000 f818 	bl	8000530 <_init>
 8000500:	1b64      	subs	r4, r4, r5
 8000502:	10a4      	asrs	r4, r4, #2
 8000504:	2600      	movs	r6, #0
 8000506:	42a6      	cmp	r6, r4
 8000508:	d105      	bne.n	8000516 <__libc_init_array+0x2e>
 800050a:	bd70      	pop	{r4, r5, r6, pc}
 800050c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000510:	4798      	blx	r3
 8000512:	3601      	adds	r6, #1
 8000514:	e7ee      	b.n	80004f4 <__libc_init_array+0xc>
 8000516:	f855 3b04 	ldr.w	r3, [r5], #4
 800051a:	4798      	blx	r3
 800051c:	3601      	adds	r6, #1
 800051e:	e7f2      	b.n	8000506 <__libc_init_array+0x1e>
 8000520:	08000548 	.word	0x08000548
 8000524:	08000548 	.word	0x08000548
 8000528:	08000548 	.word	0x08000548
 800052c:	0800054c 	.word	0x0800054c

08000530 <_init>:
 8000530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000532:	bf00      	nop
 8000534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000536:	bc08      	pop	{r3}
 8000538:	469e      	mov	lr, r3
 800053a:	4770      	bx	lr

0800053c <_fini>:
 800053c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800053e:	bf00      	nop
 8000540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000542:	bc08      	pop	{r3}
 8000544:	469e      	mov	lr, r3
 8000546:	4770      	bx	lr
