# Hack-verilog

Module        | Behavior | Structure | Test coverage
------        | :------: | :-------: | :-----------:
Mux8Way16     |    X     |    X      |       X       
Mux16         |    X     |    X      |       X       
Mux4Way16     |    X     |    X      |       X       
Mux           |    X     |    X      |       X

# Prerequisites

  * gsed (in script/add.sh)
