Starting build at Tue 19 Aug 2025 06:09:40 PM UTC
make[1]: Entering directory '/home/riscv_sec/metro-mpi/temp/DPI-MPI-MESH/library'
Elaborating with DPI...
verilator -cc alu_tile_noc.v calculator.v intermediate.v terminate.v \
	--exe sim.cpp  \
	--Mdir obj_dir \
	--top-module calculator \
	-CFLAGS "-O2 " \
	-LDFLAGS " -lstdc++" \
	--timing --trace --Wall --Wno-fatal --Wno-UNUSED --Wno-lint -Wno-UNOPTFLAT --mmpi-o1 --d1
Printing the argString - 
Begin //==  -cc alu_tile_noc.v calculator.v intermediate.v terminate.v --exe sim.cpp --Mdir obj_dir --top-module calculator -CFLAGS -O2  -LDFLAGS  -lstdc++ --timing --trace --Wall --Wno-fatal --Wno-UNUSED --Wno-lint -Wno-UNOPTFLAT --mmpi-o1 --d1 ==// End
[DEBUG TRACE] Entering process() function - Call #1
[Verilator.cpp] Calling Metro_MPI version 1 and Design 1
[DEBUG TRACE] Entering metro_mpi() function - Call #1
MetroMPI: Starting Partition Analysis...
Building hierarchy graph and calculating weights...

Finding partition instances via BFS hash check...
Duplicate hash(es) found at level 2:
  Hash: 20440f21091ba177414e7fb2dc4f9237 (Max weight sum: 9)
    Module: alu_tile_noc, Instance: t0_0, Hier: $root.calculator.int_con.t0_0, Weight: 1
    Module: alu_tile_noc, Instance: t0_1, Hier: $root.calculator.int_con.t0_1, Weight: 1
    Module: alu_tile_noc, Instance: t0_2, Hier: $root.calculator.int_con.t0_2, Weight: 1
    Module: alu_tile_noc, Instance: t1_0, Hier: $root.calculator.int_con.t1_0, Weight: 1
    Module: alu_tile_noc, Instance: t1_1, Hier: $root.calculator.int_con.t1_1, Weight: 1
    Module: alu_tile_noc, Instance: t1_2, Hier: $root.calculator.int_con.t1_2, Weight: 1
    Module: alu_tile_noc, Instance: t2_0, Hier: $root.calculator.int_con.t2_0, Weight: 1
    Module: alu_tile_noc, Instance: t2_1, Hier: $root.calculator.int_con.t2_1, Weight: 1
    Module: alu_tile_noc, Instance: t2_2, Hier: $root.calculator.int_con.t2_2, Weight: 1

=========================================================================================================================
PARTITION ANALYSIS REPORT
Found 9 partition instances of module 'alu_tile_noc'
Parent Module: 'intermediate' (Hier: $root.calculator.int_con)

Instance: t0_0
-------------------------------------------
Port Name                 Direction  Width   IsActive   Type    Tile_Side_Connection           t0_0 <-> ???         Remote Instance                Remote Port
TILE_X                    in         8       No         init    8'h0                           idk                  []                             []
TILE_Y                    in         8       No         init    8'h0                           idk                  []                             []
in_a_n                    in         64      No         wire    next_in_a_n_0                  idk                  []                             []
in_b_n                    in         64      No         wire    next_in_b_n_0                  idk                  []                             []
in_ctrl_n                 in         16      No         wire    next_in_ctrl_n_0               idk                  []                             []
in_valid_n                in         1       No         wire    next_in_valid_n_0              idk                  []                             []
in_a_e                    in         64      Yes        wire    out_a_w_1                      t0_1                 [t0_1]                         [out_a_w]
in_b_e                    in         64      Yes        wire    out_b_w_1                      t0_1                 [t0_1]                         [out_b_w]
in_ctrl_e                 in         16      Yes        wire    out_ctrl_w_1                   t0_1                 [t0_1]                         [out_ctrl_w]
in_valid_e                in         1       Yes        wire    out_valid_w_1                  t0_1                 [t0_1]                         [out_valid_w]
in_a_s                    in         64      Yes        wire    out_a_n_3                      t1_0                 [t1_0]                         [out_a_n]
in_b_s                    in         64      Yes        wire    out_b_n_3                      t1_0                 [t1_0]                         [out_b_n]
in_ctrl_s                 in         16      Yes        wire    out_ctrl_n_3                   t1_0                 [t1_0]                         [out_ctrl_n]
in_valid_s                in         1       Yes        wire    out_valid_n_3                  t1_0                 [t1_0]                         [out_valid_n]
in_a_w                    in         64      No         wire    next_in_a_w_0                  idk                  []                             []
in_b_w                    in         64      No         wire    next_in_b_w_0                  idk                  []                             []
in_ctrl_w                 in         16      No         wire    next_in_ctrl_w_0               idk                  []                             []
in_valid_w                in         1       No         wire    next_in_valid_w_0              idk                  []                             []
host_in_a                 in         64      No         wire    a                              idk                  []                             []
host_in_b                 in         64      No         wire    b                              idk                  []                             []
host_in_ctrl              in         16      No         wire    next_host_in_ctrl_0            idk                  []                             []
host_in_valid             in         1       No         wire    next_host_in_valid_0           idk                  []                             []
out_a_n                   out        64      No         wire    out_a_n_0                      idk                  []                             []
out_b_n                   out        64      No         wire    out_b_n_0                      idk                  []                             []
out_ctrl_n                out        16      No         wire    out_ctrl_n_0                   idk                  []                             []
out_valid_n               out        1       No         wire    out_valid_n_0                  idk                  []                             []
out_a_e                   out        64      Yes        wire    out_a_e_0                      t0_1                 [t0_1]                         [in_a_w]
out_b_e                   out        64      Yes        wire    out_b_e_0                      t0_1                 [t0_1]                         [in_b_w]
out_ctrl_e                out        16      Yes        wire    out_ctrl_e_0                   t0_1                 [t0_1]                         [in_ctrl_w]
out_valid_e               out        1       Yes        wire    out_valid_e_0                  t0_1                 [t0_1]                         [in_valid_w]
out_a_s                   out        64      Yes        wire    out_a_s_0                      t1_0                 [t1_0]                         [in_a_n]
out_b_s                   out        64      Yes        wire    out_b_s_0                      t1_0                 [t1_0]                         [in_b_n]
out_ctrl_s                out        16      Yes        wire    out_ctrl_s_0                   t1_0                 [t1_0]                         [in_ctrl_n]
out_valid_s               out        1       Yes        wire    out_valid_s_0                  t1_0                 [t1_0]                         [in_valid_n]
out_a_w                   out        64      No         wire    out_a_w_0                      idk                  []                             []
out_b_w                   out        64      No         wire    out_b_w_0                      idk                  []                             []
out_ctrl_w                out        16      No         wire    out_ctrl_w_0                   idk                  []                             []
out_valid_w               out        1       No         wire    out_valid_w_0                  idk                  []                             []
host_out_a                out        64      Yes        wire    host_out_a_0                   system(intermediate) [intermediate]                 [logic]
host_out_valid            out        1       Yes        wire    host_out_valid_0               system(intermediate) [intermediate]                 [logic]

Instance: t0_1
-------------------------------------------
Port Name                 Direction  Width   IsActive   Type    Tile_Side_Connection           t0_1 <-> ???         Remote Instance                Remote Port
TILE_X                    in         8       No         init    8'h1                           idk                  []                             []
TILE_Y                    in         8       No         init    8'h0                           idk                  []                             []
in_a_n                    in         64      No         wire    next_in_a_n_1                  idk                  []                             []
in_b_n                    in         64      No         wire    next_in_b_n_1                  idk                  []                             []
in_ctrl_n                 in         16      No         wire    next_in_ctrl_n_1               idk                  []                             []
in_valid_n                in         1       No         wire    next_in_valid_n_1              idk                  []                             []
in_a_e                    in         64      Yes        wire    out_a_w_2                      t0_2                 [t0_2]                         [out_a_w]
in_b_e                    in         64      Yes        wire    out_b_w_2                      t0_2                 [t0_2]                         [out_b_w]
in_ctrl_e                 in         16      Yes        wire    out_ctrl_w_2                   t0_2                 [t0_2]                         [out_ctrl_w]
in_valid_e                in         1       Yes        wire    out_valid_w_2                  t0_2                 [t0_2]                         [out_valid_w]
in_a_s                    in         64      Yes        wire    out_a_n_4                      t1_1                 [t1_1]                         [out_a_n]
in_b_s                    in         64      Yes        wire    out_b_n_4                      t1_1                 [t1_1]                         [out_b_n]
in_ctrl_s                 in         16      Yes        wire    out_ctrl_n_4                   t1_1                 [t1_1]                         [out_ctrl_n]
in_valid_s                in         1       Yes        wire    out_valid_n_4                  t1_1                 [t1_1]                         [out_valid_n]
in_a_w                    in         64      Yes        wire    out_a_e_0                      t0_0                 [t0_0]                         [out_a_e]
in_b_w                    in         64      Yes        wire    out_b_e_0                      t0_0                 [t0_0]                         [out_b_e]
in_ctrl_w                 in         16      Yes        wire    out_ctrl_e_0                   t0_0                 [t0_0]                         [out_ctrl_e]
in_valid_w                in         1       Yes        wire    out_valid_e_0                  t0_0                 [t0_0]                         [out_valid_e]
host_in_a                 in         64      No         wire    next_host_in_a_1               idk                  []                             []
host_in_b                 in         64      No         wire    next_host_in_b_1               idk                  []                             []
host_in_ctrl              in         16      No         wire    next_host_in_ctrl_1            idk                  []                             []
host_in_valid             in         1       No         wire    next_host_in_valid_1           idk                  []                             []
out_a_n                   out        64      No         wire    out_a_n_1                      idk                  []                             []
out_b_n                   out        64      No         wire    out_b_n_1                      idk                  []                             []
out_ctrl_n                out        16      No         wire    out_ctrl_n_1                   idk                  []                             []
out_valid_n               out        1       No         wire    out_valid_n_1                  idk                  []                             []
out_a_e                   out        64      Yes        wire    out_a_e_1                      t0_2                 [t0_2]                         [in_a_w]
out_b_e                   out        64      Yes        wire    out_b_e_1                      t0_2                 [t0_2]                         [in_b_w]
out_ctrl_e                out        16      Yes        wire    out_ctrl_e_1                   t0_2                 [t0_2]                         [in_ctrl_w]
out_valid_e               out        1       Yes        wire    out_valid_e_1                  t0_2                 [t0_2]                         [in_valid_w]
out_a_s                   out        64      Yes        wire    out_a_s_1                      t1_1                 [t1_1]                         [in_a_n]
out_b_s                   out        64      Yes        wire    out_b_s_1                      t1_1                 [t1_1]                         [in_b_n]
out_ctrl_s                out        16      Yes        wire    out_ctrl_s_1                   t1_1                 [t1_1]                         [in_ctrl_n]
out_valid_s               out        1       Yes        wire    out_valid_s_1                  t1_1                 [t1_1]                         [in_valid_n]
out_a_w                   out        64      Yes        wire    out_a_w_1                      t0_0                 [t0_0]                         [in_a_e]
out_b_w                   out        64      Yes        wire    out_b_w_1                      t0_0                 [t0_0]                         [in_b_e]
out_ctrl_w                out        16      Yes        wire    out_ctrl_w_1                   t0_0                 [t0_0]                         [in_ctrl_e]
out_valid_w               out        1       Yes        wire    out_valid_w_1                  t0_0                 [t0_0]                         [in_valid_e]
host_out_a                out        64      No         wire    host_out_a_1                   idk                  []                             []
host_out_valid            out        1       No         wire    host_out_valid_1               idk                  []                             []

Instance: t0_2
-------------------------------------------
Port Name                 Direction  Width   IsActive   Type    Tile_Side_Connection           t0_2 <-> ???         Remote Instance                Remote Port
TILE_X                    in         8       No         init    8'h2                           idk                  []                             []
TILE_Y                    in         8       No         init    8'h0                           idk                  []                             []
in_a_n                    in         64      No         wire    next_in_a_n_2                  idk                  []                             []
in_b_n                    in         64      No         wire    next_in_b_n_2                  idk                  []                             []
in_ctrl_n                 in         16      No         wire    next_in_ctrl_n_2               idk                  []                             []
in_valid_n                in         1       No         wire    next_in_valid_n_2              idk                  []                             []
in_a_e                    in         64      No         wire    next_in_a_e_2                  idk                  []                             []
in_b_e                    in         64      No         wire    next_in_b_e_2                  idk                  []                             []
in_ctrl_e                 in         16      No         wire    next_in_ctrl_e_2               idk                  []                             []
in_valid_e                in         1       No         wire    next_in_valid_e_2              idk                  []                             []
in_a_s                    in         64      Yes        wire    out_a_n_5                      t1_2                 [t1_2]                         [out_a_n]
in_b_s                    in         64      Yes        wire    out_b_n_5                      t1_2                 [t1_2]                         [out_b_n]
in_ctrl_s                 in         16      Yes        wire    out_ctrl_n_5                   t1_2                 [t1_2]                         [out_ctrl_n]
in_valid_s                in         1       Yes        wire    out_valid_n_5                  t1_2                 [t1_2]                         [out_valid_n]
in_a_w                    in         64      Yes        wire    out_a_e_1                      t0_1                 [t0_1]                         [out_a_e]
in_b_w                    in         64      Yes        wire    out_b_e_1                      t0_1                 [t0_1]                         [out_b_e]
in_ctrl_w                 in         16      Yes        wire    out_ctrl_e_1                   t0_1                 [t0_1]                         [out_ctrl_e]
in_valid_w                in         1       Yes        wire    out_valid_e_1                  t0_1                 [t0_1]                         [out_valid_e]
host_in_a                 in         64      No         wire    next_host_in_a_2               idk                  []                             []
host_in_b                 in         64      No         wire    next_host_in_b_2               idk                  []                             []
host_in_ctrl              in         16      No         wire    next_host_in_ctrl_2            idk                  []                             []
host_in_valid             in         1       No         wire    next_host_in_valid_2           idk                  []                             []
out_a_n                   out        64      No         wire    out_a_n_2                      idk                  []                             []
out_b_n                   out        64      No         wire    out_b_n_2                      idk                  []                             []
out_ctrl_n                out        16      No         wire    out_ctrl_n_2                   idk                  []                             []
out_valid_n               out        1       No         wire    out_valid_n_2                  idk                  []                             []
out_a_e                   out        64      No         wire    out_a_e_2                      idk                  []                             []
out_b_e                   out        64      No         wire    out_b_e_2                      idk                  []                             []
out_ctrl_e                out        16      No         wire    out_ctrl_e_2                   idk                  []                             []
out_valid_e               out        1       No         wire    out_valid_e_2                  idk                  []                             []
out_a_s                   out        64      Yes        wire    out_a_s_2                      t1_2                 [t1_2]                         [in_a_n]
out_b_s                   out        64      Yes        wire    out_b_s_2                      t1_2                 [t1_2]                         [in_b_n]
out_ctrl_s                out        16      Yes        wire    out_ctrl_s_2                   t1_2                 [t1_2]                         [in_ctrl_n]
out_valid_s               out        1       Yes        wire    out_valid_s_2                  t1_2                 [t1_2]                         [in_valid_n]
out_a_w                   out        64      Yes        wire    out_a_w_2                      t0_1                 [t0_1]                         [in_a_e]
out_b_w                   out        64      Yes        wire    out_b_w_2                      t0_1                 [t0_1]                         [in_b_e]
out_ctrl_w                out        16      Yes        wire    out_ctrl_w_2                   t0_1                 [t0_1]                         [in_ctrl_e]
out_valid_w               out        1       Yes        wire    out_valid_w_2                  t0_1                 [t0_1]                         [in_valid_e]
host_out_a                out        64      No         wire    host_out_a_2                   idk                  []                             []
host_out_valid            out        1       No         wire    host_out_valid_2               idk                  []                             []

Instance: t1_0
-------------------------------------------
Port Name                 Direction  Width   IsActive   Type    Tile_Side_Connection           t1_0 <-> ???         Remote Instance                Remote Port
TILE_X                    in         8       No         init    8'h0                           idk                  []                             []
TILE_Y                    in         8       No         init    8'h1                           idk                  []                             []
in_a_n                    in         64      Yes        wire    out_a_s_0                      t0_0                 [t0_0]                         [out_a_s]
in_b_n                    in         64      Yes        wire    out_b_s_0                      t0_0                 [t0_0]                         [out_b_s]
in_ctrl_n                 in         16      Yes        wire    out_ctrl_s_0                   t0_0                 [t0_0]                         [out_ctrl_s]
in_valid_n                in         1       Yes        wire    out_valid_s_0                  t0_0                 [t0_0]                         [out_valid_s]
in_a_e                    in         64      Yes        wire    out_a_w_4                      t1_1                 [t1_1]                         [out_a_w]
in_b_e                    in         64      Yes        wire    out_b_w_4                      t1_1                 [t1_1]                         [out_b_w]
in_ctrl_e                 in         16      Yes        wire    out_ctrl_w_4                   t1_1                 [t1_1]                         [out_ctrl_w]
in_valid_e                in         1       Yes        wire    out_valid_w_4                  t1_1                 [t1_1]                         [out_valid_w]
in_a_s                    in         64      Yes        wire    out_a_n_6                      t2_0                 [t2_0]                         [out_a_n]
in_b_s                    in         64      Yes        wire    out_b_n_6                      t2_0                 [t2_0]                         [out_b_n]
in_ctrl_s                 in         16      Yes        wire    out_ctrl_n_6                   t2_0                 [t2_0]                         [out_ctrl_n]
in_valid_s                in         1       Yes        wire    out_valid_n_6                  t2_0                 [t2_0]                         [out_valid_n]
in_a_w                    in         64      No         wire    next_in_a_w_3                  idk                  []                             []
in_b_w                    in         64      No         wire    next_in_b_w_3                  idk                  []                             []
in_ctrl_w                 in         16      No         wire    next_in_ctrl_w_3               idk                  []                             []
in_valid_w                in         1       No         wire    next_in_valid_w_3              idk                  []                             []
host_in_a                 in         64      No         wire    next_host_in_a_3               idk                  []                             []
host_in_b                 in         64      No         wire    next_host_in_b_3               idk                  []                             []
host_in_ctrl              in         16      No         wire    next_host_in_ctrl_3            idk                  []                             []
host_in_valid             in         1       No         wire    next_host_in_valid_3           idk                  []                             []
out_a_n                   out        64      Yes        wire    out_a_n_3                      t0_0                 [t0_0]                         [in_a_s]
out_b_n                   out        64      Yes        wire    out_b_n_3                      t0_0                 [t0_0]                         [in_b_s]
out_ctrl_n                out        16      Yes        wire    out_ctrl_n_3                   t0_0                 [t0_0]                         [in_ctrl_s]
out_valid_n               out        1       Yes        wire    out_valid_n_3                  t0_0                 [t0_0]                         [in_valid_s]
out_a_e                   out        64      Yes        wire    out_a_e_3                      t1_1                 [t1_1]                         [in_a_w]
out_b_e                   out        64      Yes        wire    out_b_e_3                      t1_1                 [t1_1]                         [in_b_w]
out_ctrl_e                out        16      Yes        wire    out_ctrl_e_3                   t1_1                 [t1_1]                         [in_ctrl_w]
out_valid_e               out        1       Yes        wire    out_valid_e_3                  t1_1                 [t1_1]                         [in_valid_w]
out_a_s                   out        64      Yes        wire    out_a_s_3                      t2_0                 [t2_0]                         [in_a_n]
out_b_s                   out        64      Yes        wire    out_b_s_3                      t2_0                 [t2_0]                         [in_b_n]
out_ctrl_s                out        16      Yes        wire    out_ctrl_s_3                   t2_0                 [t2_0]                         [in_ctrl_n]
out_valid_s               out        1       Yes        wire    out_valid_s_3                  t2_0                 [t2_0]                         [in_valid_n]
out_a_w                   out        64      No         wire    out_a_w_3                      idk                  []                             []
out_b_w                   out        64      No         wire    out_b_w_3                      idk                  []                             []
out_ctrl_w                out        16      No         wire    out_ctrl_w_3                   idk                  []                             []
out_valid_w               out        1       No         wire    out_valid_w_3                  idk                  []                             []
host_out_a                out        64      No         wire    host_out_a_3                   idk                  []                             []
host_out_valid            out        1       No         wire    host_out_valid_3               idk                  []                             []

Instance: t1_1
-------------------------------------------
Port Name                 Direction  Width   IsActive   Type    Tile_Side_Connection           t1_1 <-> ???         Remote Instance                Remote Port
TILE_X                    in         8       No         init    8'h1                           idk                  []                             []
TILE_Y                    in         8       No         init    8'h1                           idk                  []                             []
in_a_n                    in         64      Yes        wire    out_a_s_1                      t0_1                 [t0_1]                         [out_a_s]
in_b_n                    in         64      Yes        wire    out_b_s_1                      t0_1                 [t0_1]                         [out_b_s]
in_ctrl_n                 in         16      Yes        wire    out_ctrl_s_1                   t0_1                 [t0_1]                         [out_ctrl_s]
in_valid_n                in         1       Yes        wire    out_valid_s_1                  t0_1                 [t0_1]                         [out_valid_s]
in_a_e                    in         64      Yes        wire    out_a_w_5                      t1_2                 [t1_2]                         [out_a_w]
in_b_e                    in         64      Yes        wire    out_b_w_5                      t1_2                 [t1_2]                         [out_b_w]
in_ctrl_e                 in         16      Yes        wire    out_ctrl_w_5                   t1_2                 [t1_2]                         [out_ctrl_w]
in_valid_e                in         1       Yes        wire    out_valid_w_5                  t1_2                 [t1_2]                         [out_valid_w]
in_a_s                    in         64      Yes        wire    out_a_n_7                      t2_1                 [t2_1]                         [out_a_n]
in_b_s                    in         64      Yes        wire    out_b_n_7                      t2_1                 [t2_1]                         [out_b_n]
in_ctrl_s                 in         16      Yes        wire    out_ctrl_n_7                   t2_1                 [t2_1]                         [out_ctrl_n]
in_valid_s                in         1       Yes        wire    out_valid_n_7                  t2_1                 [t2_1]                         [out_valid_n]
in_a_w                    in         64      Yes        wire    out_a_e_3                      t1_0                 [t1_0]                         [out_a_e]
in_b_w                    in         64      Yes        wire    out_b_e_3                      t1_0                 [t1_0]                         [out_b_e]
in_ctrl_w                 in         16      Yes        wire    out_ctrl_e_3                   t1_0                 [t1_0]                         [out_ctrl_e]
in_valid_w                in         1       Yes        wire    out_valid_e_3                  t1_0                 [t1_0]                         [out_valid_e]
host_in_a                 in         64      No         wire    next_host_in_a_4               idk                  []                             []
host_in_b                 in         64      No         wire    next_host_in_b_4               idk                  []                             []
host_in_ctrl              in         16      No         wire    next_host_in_ctrl_4            idk                  []                             []
host_in_valid             in         1       No         wire    next_host_in_valid_4           idk                  []                             []
out_a_n                   out        64      Yes        wire    out_a_n_4                      t0_1                 [t0_1]                         [in_a_s]
out_b_n                   out        64      Yes        wire    out_b_n_4                      t0_1                 [t0_1]                         [in_b_s]
out_ctrl_n                out        16      Yes        wire    out_ctrl_n_4                   t0_1                 [t0_1]                         [in_ctrl_s]
out_valid_n               out        1       Yes        wire    out_valid_n_4                  t0_1                 [t0_1]                         [in_valid_s]
out_a_e                   out        64      Yes        wire    out_a_e_4                      t1_2                 [t1_2]                         [in_a_w]
out_b_e                   out        64      Yes        wire    out_b_e_4                      t1_2                 [t1_2]                         [in_b_w]
out_ctrl_e                out        16      Yes        wire    out_ctrl_e_4                   t1_2                 [t1_2]                         [in_ctrl_w]
out_valid_e               out        1       Yes        wire    out_valid_e_4                  t1_2                 [t1_2]                         [in_valid_w]
out_a_s                   out        64      Yes        wire    out_a_s_4                      t2_1                 [t2_1]                         [in_a_n]
out_b_s                   out        64      Yes        wire    out_b_s_4                      t2_1                 [t2_1]                         [in_b_n]
out_ctrl_s                out        16      Yes        wire    out_ctrl_s_4                   t2_1                 [t2_1]                         [in_ctrl_n]
out_valid_s               out        1       Yes        wire    out_valid_s_4                  t2_1                 [t2_1]                         [in_valid_n]
out_a_w                   out        64      Yes        wire    out_a_w_4                      t1_0                 [t1_0]                         [in_a_e]
out_b_w                   out        64      Yes        wire    out_b_w_4                      t1_0                 [t1_0]                         [in_b_e]
out_ctrl_w                out        16      Yes        wire    out_ctrl_w_4                   t1_0                 [t1_0]                         [in_ctrl_e]
out_valid_w               out        1       Yes        wire    out_valid_w_4                  t1_0                 [t1_0]                         [in_valid_e]
host_out_a                out        64      No         wire    host_out_a_4                   idk                  []                             []
host_out_valid            out        1       No         wire    host_out_valid_4               idk                  []                             []

Instance: t1_2
-------------------------------------------
Port Name                 Direction  Width   IsActive   Type    Tile_Side_Connection           t1_2 <-> ???         Remote Instance                Remote Port
TILE_X                    in         8       No         init    8'h2                           idk                  []                             []
TILE_Y                    in         8       No         init    8'h1                           idk                  []                             []
in_a_n                    in         64      Yes        wire    out_a_s_2                      t0_2                 [t0_2]                         [out_a_s]
in_b_n                    in         64      Yes        wire    out_b_s_2                      t0_2                 [t0_2]                         [out_b_s]
in_ctrl_n                 in         16      Yes        wire    out_ctrl_s_2                   t0_2                 [t0_2]                         [out_ctrl_s]
in_valid_n                in         1       Yes        wire    out_valid_s_2                  t0_2                 [t0_2]                         [out_valid_s]
in_a_e                    in         64      No         wire    next_in_a_e_5                  idk                  []                             []
in_b_e                    in         64      No         wire    next_in_b_e_5                  idk                  []                             []
in_ctrl_e                 in         16      No         wire    next_in_ctrl_e_5               idk                  []                             []
in_valid_e                in         1       No         wire    next_in_valid_e_5              idk                  []                             []
in_a_s                    in         64      Yes        wire    out_a_n_8                      t2_2                 [t2_2]                         [out_a_n]
in_b_s                    in         64      Yes        wire    out_b_n_8                      t2_2                 [t2_2]                         [out_b_n]
in_ctrl_s                 in         16      Yes        wire    out_ctrl_n_8                   t2_2                 [t2_2]                         [out_ctrl_n]
in_valid_s                in         1       Yes        wire    out_valid_n_8                  t2_2                 [t2_2]                         [out_valid_n]
in_a_w                    in         64      Yes        wire    out_a_e_4                      t1_1                 [t1_1]                         [out_a_e]
in_b_w                    in         64      Yes        wire    out_b_e_4                      t1_1                 [t1_1]                         [out_b_e]
in_ctrl_w                 in         16      Yes        wire    out_ctrl_e_4                   t1_1                 [t1_1]                         [out_ctrl_e]
in_valid_w                in         1       Yes        wire    out_valid_e_4                  t1_1                 [t1_1]                         [out_valid_e]
host_in_a                 in         64      No         wire    next_host_in_a_5               idk                  []                             []
host_in_b                 in         64      No         wire    next_host_in_b_5               idk                  []                             []
host_in_ctrl              in         16      No         wire    next_host_in_ctrl_5            idk                  []                             []
host_in_valid             in         1       No         wire    next_host_in_valid_5           idk                  []                             []
out_a_n                   out        64      Yes        wire    out_a_n_5                      t0_2                 [t0_2]                         [in_a_s]
out_b_n                   out        64      Yes        wire    out_b_n_5                      t0_2                 [t0_2]                         [in_b_s]
out_ctrl_n                out        16      Yes        wire    out_ctrl_n_5                   t0_2                 [t0_2]                         [in_ctrl_s]
out_valid_n               out        1       Yes        wire    out_valid_n_5                  t0_2                 [t0_2]                         [in_valid_s]
out_a_e                   out        64      No         wire    out_a_e_5                      idk                  []                             []
out_b_e                   out        64      No         wire    out_b_e_5                      idk                  []                             []
out_ctrl_e                out        16      No         wire    out_ctrl_e_5                   idk                  []                             []
out_valid_e               out        1       No         wire    out_valid_e_5                  idk                  []                             []
out_a_s                   out        64      Yes        wire    out_a_s_5                      t2_2                 [t2_2]                         [in_a_n]
out_b_s                   out        64      Yes        wire    out_b_s_5                      t2_2                 [t2_2]                         [in_b_n]
out_ctrl_s                out        16      Yes        wire    out_ctrl_s_5                   t2_2                 [t2_2]                         [in_ctrl_n]
out_valid_s               out        1       Yes        wire    out_valid_s_5                  t2_2                 [t2_2]                         [in_valid_n]
out_a_w                   out        64      Yes        wire    out_a_w_5                      t1_1                 [t1_1]                         [in_a_e]
out_b_w                   out        64      Yes        wire    out_b_w_5                      t1_1                 [t1_1]                         [in_b_e]
out_ctrl_w                out        16      Yes        wire    out_ctrl_w_5                   t1_1                 [t1_1]                         [in_ctrl_e]
out_valid_w               out        1       Yes        wire    out_valid_w_5                  t1_1                 [t1_1]                         [in_valid_e]
host_out_a                out        64      No         wire    host_out_a_5                   idk                  []                             []
host_out_valid            out        1       No         wire    host_out_valid_5               idk                  []                             []

Instance: t2_0
-------------------------------------------
Port Name                 Direction  Width   IsActive   Type    Tile_Side_Connection           t2_0 <-> ???         Remote Instance                Remote Port
TILE_X                    in         8       No         init    8'h0                           idk                  []                             []
TILE_Y                    in         8       No         init    8'h2                           idk                  []                             []
in_a_n                    in         64      Yes        wire    out_a_s_3                      t1_0                 [t1_0]                         [out_a_s]
in_b_n                    in         64      Yes        wire    out_b_s_3                      t1_0                 [t1_0]                         [out_b_s]
in_ctrl_n                 in         16      Yes        wire    out_ctrl_s_3                   t1_0                 [t1_0]                         [out_ctrl_s]
in_valid_n                in         1       Yes        wire    out_valid_s_3                  t1_0                 [t1_0]                         [out_valid_s]
in_a_e                    in         64      Yes        wire    out_a_w_7                      t2_1                 [t2_1]                         [out_a_w]
in_b_e                    in         64      Yes        wire    out_b_w_7                      t2_1                 [t2_1]                         [out_b_w]
in_ctrl_e                 in         16      Yes        wire    out_ctrl_w_7                   t2_1                 [t2_1]                         [out_ctrl_w]
in_valid_e                in         1       Yes        wire    out_valid_w_7                  t2_1                 [t2_1]                         [out_valid_w]
in_a_s                    in         64      No         wire    next_in_a_s_6                  idk                  []                             []
in_b_s                    in         64      No         wire    next_in_b_s_6                  idk                  []                             []
in_ctrl_s                 in         16      No         wire    next_in_ctrl_s_6               idk                  []                             []
in_valid_s                in         1       No         wire    next_in_valid_s_6              idk                  []                             []
in_a_w                    in         64      No         wire    next_in_a_w_6                  idk                  []                             []
in_b_w                    in         64      No         wire    next_in_b_w_6                  idk                  []                             []
in_ctrl_w                 in         16      No         wire    next_in_ctrl_w_6               idk                  []                             []
in_valid_w                in         1       No         wire    next_in_valid_w_6              idk                  []                             []
host_in_a                 in         64      No         wire    next_host_in_a_6               idk                  []                             []
host_in_b                 in         64      No         wire    next_host_in_b_6               idk                  []                             []
host_in_ctrl              in         16      No         wire    next_host_in_ctrl_6            idk                  []                             []
host_in_valid             in         1       No         wire    next_host_in_valid_6           idk                  []                             []
out_a_n                   out        64      Yes        wire    out_a_n_6                      t1_0                 [t1_0]                         [in_a_s]
out_b_n                   out        64      Yes        wire    out_b_n_6                      t1_0                 [t1_0]                         [in_b_s]
out_ctrl_n                out        16      Yes        wire    out_ctrl_n_6                   t1_0                 [t1_0]                         [in_ctrl_s]
out_valid_n               out        1       Yes        wire    out_valid_n_6                  t1_0                 [t1_0]                         [in_valid_s]
out_a_e                   out        64      Yes        wire    out_a_e_6                      t2_1                 [t2_1]                         [in_a_w]
out_b_e                   out        64      Yes        wire    out_b_e_6                      t2_1                 [t2_1]                         [in_b_w]
out_ctrl_e                out        16      Yes        wire    out_ctrl_e_6                   t2_1                 [t2_1]                         [in_ctrl_w]
out_valid_e               out        1       Yes        wire    out_valid_e_6                  t2_1                 [t2_1]                         [in_valid_w]
out_a_s                   out        64      No         wire    out_a_s_6                      idk                  []                             []
out_b_s                   out        64      No         wire    out_b_s_6                      idk                  []                             []
out_ctrl_s                out        16      No         wire    out_ctrl_s_6                   idk                  []                             []
out_valid_s               out        1       No         wire    out_valid_s_6                  idk                  []                             []
out_a_w                   out        64      No         wire    out_a_w_6                      idk                  []                             []
out_b_w                   out        64      No         wire    out_b_w_6                      idk                  []                             []
out_ctrl_w                out        16      No         wire    out_ctrl_w_6                   idk                  []                             []
out_valid_w               out        1       No         wire    out_valid_w_6                  idk                  []                             []
host_out_a                out        64      No         wire    host_out_a_6                   idk                  []                             []
host_out_valid            out        1       No         wire    host_out_valid_6               idk                  []                             []

Instance: t2_1
-------------------------------------------
Port Name                 Direction  Width   IsActive   Type    Tile_Side_Connection           t2_1 <-> ???         Remote Instance                Remote Port
TILE_X                    in         8       No         init    8'h1                           idk                  []                             []
TILE_Y                    in         8       No         init    8'h2                           idk                  []                             []
in_a_n                    in         64      Yes        wire    out_a_s_4                      t1_1                 [t1_1]                         [out_a_s]
in_b_n                    in         64      Yes        wire    out_b_s_4                      t1_1                 [t1_1]                         [out_b_s]
in_ctrl_n                 in         16      Yes        wire    out_ctrl_s_4                   t1_1                 [t1_1]                         [out_ctrl_s]
in_valid_n                in         1       Yes        wire    out_valid_s_4                  t1_1                 [t1_1]                         [out_valid_s]
in_a_e                    in         64      Yes        wire    out_a_w_8                      t2_2                 [t2_2]                         [out_a_w]
in_b_e                    in         64      Yes        wire    out_b_w_8                      t2_2                 [t2_2]                         [out_b_w]
in_ctrl_e                 in         16      Yes        wire    out_ctrl_w_8                   t2_2                 [t2_2]                         [out_ctrl_w]
in_valid_e                in         1       Yes        wire    out_valid_w_8                  t2_2                 [t2_2]                         [out_valid_w]
in_a_s                    in         64      No         wire    next_in_a_s_7                  idk                  []                             []
in_b_s                    in         64      No         wire    next_in_b_s_7                  idk                  []                             []
in_ctrl_s                 in         16      No         wire    next_in_ctrl_s_7               idk                  []                             []
in_valid_s                in         1       No         wire    next_in_valid_s_7              idk                  []                             []
in_a_w                    in         64      Yes        wire    out_a_e_6                      t2_0                 [t2_0]                         [out_a_e]
in_b_w                    in         64      Yes        wire    out_b_e_6                      t2_0                 [t2_0]                         [out_b_e]
in_ctrl_w                 in         16      Yes        wire    out_ctrl_e_6                   t2_0                 [t2_0]                         [out_ctrl_e]
in_valid_w                in         1       Yes        wire    out_valid_e_6                  t2_0                 [t2_0]                         [out_valid_e]
host_in_a                 in         64      No         wire    next_host_in_a_7               idk                  []                             []
host_in_b                 in         64      No         wire    next_host_in_b_7               idk                  []                             []
host_in_ctrl              in         16      No         wire    next_host_in_ctrl_7            idk                  []                             []
host_in_valid             in         1       No         wire    next_host_in_valid_7           idk                  []                             []
out_a_n                   out        64      Yes        wire    out_a_n_7                      t1_1                 [t1_1]                         [in_a_s]
out_b_n                   out        64      Yes        wire    out_b_n_7                      t1_1                 [t1_1]                         [in_b_s]
out_ctrl_n                out        16      Yes        wire    out_ctrl_n_7                   t1_1                 [t1_1]                         [in_ctrl_s]
out_valid_n               out        1       Yes        wire    out_valid_n_7                  t1_1                 [t1_1]                         [in_valid_s]
out_a_e                   out        64      Yes        wire    out_a_e_7                      t2_2                 [t2_2]                         [in_a_w]
out_b_e                   out        64      Yes        wire    out_b_e_7                      t2_2                 [t2_2]                         [in_b_w]
out_ctrl_e                out        16      Yes        wire    out_ctrl_e_7                   t2_2                 [t2_2]                         [in_ctrl_w]
out_valid_e               out        1       Yes        wire    out_valid_e_7                  t2_2                 [t2_2]                         [in_valid_w]
out_a_s                   out        64      No         wire    out_a_s_7                      idk                  []                             []
out_b_s                   out        64      No         wire    out_b_s_7                      idk                  []                             []
out_ctrl_s                out        16      No         wire    out_ctrl_s_7                   idk                  []                             []
out_valid_s               out        1       No         wire    out_valid_s_7                  idk                  []                             []
out_a_w                   out        64      Yes        wire    out_a_w_7                      t2_0                 [t2_0]                         [in_a_e]
out_b_w                   out        64      Yes        wire    out_b_w_7                      t2_0                 [t2_0]                         [in_b_e]
out_ctrl_w                out        16      Yes        wire    out_ctrl_w_7                   t2_0                 [t2_0]                         [in_ctrl_e]
out_valid_w               out        1       Yes        wire    out_valid_w_7                  t2_0                 [t2_0]                         [in_valid_e]
host_out_a                out        64      No         wire    host_out_a_7                   idk                  []                             []
host_out_valid            out        1       No         wire    host_out_valid_7               idk                  []                             []

Instance: t2_2
-------------------------------------------
Port Name                 Direction  Width   IsActive   Type    Tile_Side_Connection           t2_2 <-> ???         Remote Instance                Remote Port
TILE_X                    in         8       No         init    8'h2                           idk                  []                             []
TILE_Y                    in         8       No         init    8'h2                           idk                  []                             []
in_a_n                    in         64      Yes        wire    out_a_s_5                      t1_2                 [t1_2]                         [out_a_s]
in_b_n                    in         64      Yes        wire    out_b_s_5                      t1_2                 [t1_2]                         [out_b_s]
in_ctrl_n                 in         16      Yes        wire    out_ctrl_s_5                   t1_2                 [t1_2]                         [out_ctrl_s]
in_valid_n                in         1       Yes        wire    out_valid_s_5                  t1_2                 [t1_2]                         [out_valid_s]
in_a_e                    in         64      No         wire    next_in_a_e_8                  idk                  []                             []
in_b_e                    in         64      No         wire    next_in_b_e_8                  idk                  []                             []
in_ctrl_e                 in         16      No         wire    next_in_ctrl_e_8               idk                  []                             []
in_valid_e                in         1       No         wire    next_in_valid_e_8              idk                  []                             []
in_a_s                    in         64      No         wire    next_in_a_s_8                  idk                  []                             []
in_b_s                    in         64      No         wire    next_in_b_s_8                  idk                  []                             []
in_ctrl_s                 in         16      No         wire    next_in_ctrl_s_8               idk                  []                             []
in_valid_s                in         1       No         wire    next_in_valid_s_8              idk                  []                             []
in_a_w                    in         64      Yes        wire    out_a_e_7                      t2_1                 [t2_1]                         [out_a_e]
in_b_w                    in         64      Yes        wire    out_b_e_7                      t2_1                 [t2_1]                         [out_b_e]
in_ctrl_w                 in         16      Yes        wire    out_ctrl_e_7                   t2_1                 [t2_1]                         [out_ctrl_e]
in_valid_w                in         1       Yes        wire    out_valid_e_7                  t2_1                 [t2_1]                         [out_valid_e]
host_in_a                 in         64      No         wire    next_host_in_a_8               idk                  []                             []
host_in_b                 in         64      No         wire    next_host_in_b_8               idk                  []                             []
host_in_ctrl              in         16      No         wire    next_host_in_ctrl_8            idk                  []                             []
host_in_valid             in         1       No         wire    next_host_in_valid_8           idk                  []                             []
out_a_n                   out        64      Yes        wire    out_a_n_8                      t1_2                 [t1_2]                         [in_a_s]
out_b_n                   out        64      Yes        wire    out_b_n_8                      t1_2                 [t1_2]                         [in_b_s]
out_ctrl_n                out        16      Yes        wire    out_ctrl_n_8                   t1_2                 [t1_2]                         [in_ctrl_s]
out_valid_n               out        1       Yes        wire    out_valid_n_8                  t1_2                 [t1_2]                         [in_valid_s]
out_a_e                   out        64      No         wire    out_a_e_8                      idk                  []                             []
out_b_e                   out        64      No         wire    out_b_e_8                      idk                  []                             []
out_ctrl_e                out        16      No         wire    out_ctrl_e_8                   idk                  []                             []
out_valid_e               out        1       No         wire    out_valid_e_8                  idk                  []                             []
out_a_s                   out        64      No         wire    out_a_s_8                      idk                  []                             []
out_b_s                   out        64      No         wire    out_b_s_8                      idk                  []                             []
out_ctrl_s                out        16      No         wire    out_ctrl_s_8                   idk                  []                             []
out_valid_s               out        1       No         wire    out_valid_s_8                  idk                  []                             []
out_a_w                   out        64      Yes        wire    out_a_w_8                      t2_1                 [t2_1]                         [in_a_e]
out_b_w                   out        64      Yes        wire    out_b_w_8                      t2_1                 [t2_1]                         [in_b_e]
out_ctrl_w                out        16      Yes        wire    out_ctrl_w_8                   t2_1                 [t2_1]                         [in_ctrl_e]
out_valid_w               out        1       Yes        wire    out_valid_w_8                  t2_1                 [t2_1]                         [in_valid_e]
host_out_a                out        64      No         wire    host_out_a_8                   idk                  []                             []
host_out_valid            out        1       No         wire    host_out_valid_8               idk                  []                             []

===================================================================================================================================================
Successfully wrote JSON report to partition_report.json

MetroMPI: Partition Analysis Finished.
[Verilator.cpp] Returned from Metro_MPI version 1 and Design 1
- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036-12-gfb1f3f8a0 (mod)
- Verilator: Built from 0.153 MB sources in 5 modules, into 0.598 MB in 10 C++ files needing 0.000 MB
- Verilator: Walltime 0.081 s (elab=0.004, cvt=0.054, bld=0.000); cpu 0.081 s on 1 threads; alloced 29.688 MB
make[1]: Leaving directory '/home/riscv_sec/metro-mpi/temp/DPI-MPI-MESH/library'
Build finished at Tue 19 Aug 2025 06:09:40 PM UTC
