<stg><name>dut_bnn_xcel</name>


<trans_list>

<trans id="156" from="1" to="2">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="2" to="3">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="3" to="4">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="4" to="5">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="5" to="6">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="6" to="7">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="7" to="8">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="8" to="9">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="9" to="10">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="10" to="11">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="11" to="12">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="12" to="13">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="13" to="14">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="14" to="15">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="15" to="16">
<condition id="77">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="15" to="48">
<condition id="75">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="16" to="17">
<condition id="79">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="16" to="29">
<condition id="78">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="17" to="18">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="18" to="19">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="19" to="20">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="20" to="21">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="21" to="22">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="22" to="23">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="23" to="24">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="24" to="25">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="25" to="26">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="26" to="27">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="27" to="28">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="28" to="16">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="29" to="30">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="30" to="31">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="31" to="32">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="32" to="33">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="33" to="34">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="34" to="35">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="35" to="36">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="36" to="37">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="37" to="38">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="38" to="39">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="39" to="40">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="40" to="41">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="41" to="42">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="42" to="43">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="43" to="44">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="44" to="45">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="45" to="46">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="46" to="47">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="47" to="15">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="48" to="49">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="49" to="50">
<condition id="118">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="50" to="49">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="64">
<![CDATA[
:0  %mem_conv1 = alloca [5184 x i1], align 16

]]></node>
<StgValue><ssdm name="mem_conv1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="64">
<![CDATA[
:1  %mem_conv2 = alloca [5184 x i1], align 16

]]></node>
<StgValue><ssdm name="mem_conv2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="7" op_4_bw="6">
<![CDATA[
:2  call fastcc void @dut_pad([5184 x i1]* %input_r, [5184 x i1]* %mem_conv1, i7 1, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="7" op_4_bw="6">
<![CDATA[
:2  call fastcc void @dut_pad([5184 x i1]* %input_r, [5184 x i1]* %mem_conv1, i7 1, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="8" op_4_bw="7" op_5_bw="7" op_6_bw="6" op_7_bw="1">
<![CDATA[
:3  call fastcc void @dut_conv([5184 x i1]* %mem_conv1, [5184 x i1]* %mem_conv2, [5184 x i8]* @threshold1_V, i7 1, i7 16, i6 18, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="8" op_4_bw="7" op_5_bw="7" op_6_bw="6" op_7_bw="1">
<![CDATA[
:3  call fastcc void @dut_conv([5184 x i1]* %mem_conv1, [5184 x i1]* %mem_conv2, [5184 x i8]* @threshold1_V, i7 1, i7 16, i6 18, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="7" op_4_bw="6">
<![CDATA[
:4  call fastcc void @dut_max_pool([5184 x i1]* %mem_conv2, [5184 x i1]* %mem_conv1, i7 16, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="7" op_4_bw="6">
<![CDATA[
:4  call fastcc void @dut_max_pool([5184 x i1]* %mem_conv2, [5184 x i1]* %mem_conv1, i7 16, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="7" op_4_bw="6">
<![CDATA[
:5  call fastcc void @dut_pad([5184 x i1]* %mem_conv1, [5184 x i1]* %mem_conv2, i7 16, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="60" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="7" op_4_bw="6">
<![CDATA[
:5  call fastcc void @dut_pad([5184 x i1]* %mem_conv1, [5184 x i1]* %mem_conv2, i7 16, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="61" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="8" op_4_bw="7" op_5_bw="7" op_6_bw="6" op_7_bw="1">
<![CDATA[
:6  call fastcc void @dut_conv([5184 x i1]* %mem_conv2, [5184 x i1]* %mem_conv1, [5184 x i8]* @threshold2_V, i7 16, i7 32, i6 10, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="62" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="8" op_4_bw="7" op_5_bw="7" op_6_bw="6" op_7_bw="1">
<![CDATA[
:6  call fastcc void @dut_conv([5184 x i1]* %mem_conv2, [5184 x i1]* %mem_conv1, [5184 x i8]* @threshold2_V, i7 16, i7 32, i6 10, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="63" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="7" op_4_bw="6">
<![CDATA[
:7  call fastcc void @dut_max_pool([5184 x i1]* %mem_conv1, [5184 x i1]* %mem_conv2, i7 32, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="64" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="7" op_4_bw="6">
<![CDATA[
:7  call fastcc void @dut_max_pool([5184 x i1]* %mem_conv1, [5184 x i1]* %mem_conv2, i7 32, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="65" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  call fastcc void @dut_reshape([5184 x i1]* %mem_conv2, [5184 x i1]* %mem_conv1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="66" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  call fastcc void @dut_reshape([5184 x i1]* %mem_conv2, [5184 x i1]* %mem_conv1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="68" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %n_i = phi i9 [ 0, %0 ], [ %n, %3 ]

]]></node>
<StgValue><ssdm name="n_i"/></StgValue>
</operation>

<operation id="69" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="17" op_0_bw="9">
<![CDATA[
:1  %n_i_cast6 = zext i9 %n_i to i17

]]></node>
<StgValue><ssdm name="n_i_cast6"/></StgValue>
</operation>

<operation id="70" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="71" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %exitcond3 = icmp eq i9 %n_i, -256

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="72" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %n = add i9 %n_i, 1

]]></node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="73" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond3, label %dense.1.exit, label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
dense.1.exit:0  call fastcc void @dut_dense([5184 x i1]* %mem_conv2, [5184 x i1]* %mem_conv1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="75" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:0  %one_out_i = phi float [ %one_out_3, %2 ], [ 0.000000e+00, %1 ]

]]></node>
<StgValue><ssdm name="one_out_i"/></StgValue>
</operation>

<operation id="76" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.i:1  %m_i = phi i10 [ %m, %2 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="m_i"/></StgValue>
</operation>

<operation id="77" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="78" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:3  %exitcond2 = icmp eq i10 %m_i, -512

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="79" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:4  %m = add i10 %m_i, 1

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="80" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %exitcond2, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="9" op_0_bw="10">
<![CDATA[
:0  %tmp_32 = trunc i10 %m_i to i9

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="82" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
:1  %tmp_17_i = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_32, i8 0)

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="83" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %w_index = add i17 %n_i_cast6, %tmp_17_i

]]></node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="84" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="64" op_0_bw="10">
<![CDATA[
:3  %tmp_18_i = zext i10 %m_i to i64

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="85" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %mem_conv1_addr_1 = getelementptr [5184 x i1]* %mem_conv1, i64 0, i64 %tmp_18_i

]]></node>
<StgValue><ssdm name="mem_conv1_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="13">
<![CDATA[
:5  %mem_conv1_load_1 = load i1* %mem_conv1_addr_1, align 1

]]></node>
<StgValue><ssdm name="mem_conv1_load_1"/></StgValue>
</operation>

<operation id="87" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="17">
<![CDATA[
:6  %tmp_19_i = zext i17 %w_index to i64

]]></node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="88" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="17" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %w_fc1_addr = getelementptr [131072 x i1]* @w_fc1, i64 0, i64 %tmp_19_i

]]></node>
<StgValue><ssdm name="w_fc1_addr"/></StgValue>
</operation>

<operation id="89" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="17">
<![CDATA[
:8  %w_fc1_load = load i1* %w_fc1_addr, align 1

]]></node>
<StgValue><ssdm name="w_fc1_load"/></StgValue>
</operation>

<operation id="90" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_23_i = fmul float %one_out_i, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="91" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="13">
<![CDATA[
:5  %mem_conv1_load_1 = load i1* %mem_conv1_addr_1, align 1

]]></node>
<StgValue><ssdm name="mem_conv1_load_1"/></StgValue>
</operation>

<operation id="92" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="17">
<![CDATA[
:8  %w_fc1_load = load i1* %w_fc1_addr, align 1

]]></node>
<StgValue><ssdm name="w_fc1_load"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %tmp1 = xor i1 %w_fc1_load, true

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="94" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_20_i = xor i1 %mem_conv1_load_1, %tmp1

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="95" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="1">
<![CDATA[
:11  %tmp_21_i = zext i1 %tmp_20_i to i32

]]></node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="96" st_id="18" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_22_i = sitofp i32 %tmp_21_i to float

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="97" st_id="19" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_22_i = sitofp i32 %tmp_21_i to float

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="98" st_id="20" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_22_i = sitofp i32 %tmp_21_i to float

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="99" st_id="21" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_22_i = sitofp i32 %tmp_21_i to float

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="100" st_id="22" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_22_i = sitofp i32 %tmp_21_i to float

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="101" st_id="23" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_22_i = sitofp i32 %tmp_21_i to float

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="102" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %one_out_3 = fadd float %one_out_i, %tmp_22_i

]]></node>
<StgValue><ssdm name="one_out_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="103" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %one_out_3 = fadd float %one_out_i, %tmp_22_i

]]></node>
<StgValue><ssdm name="one_out_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="104" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %one_out_3 = fadd float %one_out_i, %tmp_22_i

]]></node>
<StgValue><ssdm name="one_out_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="105" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %one_out_3 = fadd float %one_out_i, %tmp_22_i

]]></node>
<StgValue><ssdm name="one_out_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="106" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %one_out_3 = fadd float %one_out_i, %tmp_22_i

]]></node>
<StgValue><ssdm name="one_out_3"/></StgValue>
</operation>

<operation id="107" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="108" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_23_i = fmul float %one_out_i, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="109" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_23_i = fmul float %one_out_i, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="110" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_23_i = fmul float %one_out_i, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="111" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_24_i = fadd float %tmp_23_i, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="112" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_24_i = fadd float %tmp_23_i, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="113" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_24_i = fadd float %tmp_23_i, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="114" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_24_i = fadd float %tmp_23_i, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="115" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_24_i = fadd float %tmp_23_i, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="116" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %one_out = fmul float %tmp_24_i, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="117" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %one_out = fmul float %tmp_24_i, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="118" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %one_out = fmul float %tmp_24_i, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out"/></StgValue>
</operation>

<operation id="119" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="9">
<![CDATA[
:3  %tmp_25_i = zext i9 %n_i to i64

]]></node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>

<operation id="120" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %b_fc1_addr = getelementptr [256 x float]* @b_fc1, i64 0, i64 %tmp_25_i

]]></node>
<StgValue><ssdm name="b_fc1_addr"/></StgValue>
</operation>

<operation id="121" st_id="39" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="8">
<![CDATA[
:5  %b_fc1_load = load float* %b_fc1_addr, align 4

]]></node>
<StgValue><ssdm name="b_fc1_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="122" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %one_out = fmul float %tmp_24_i, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out"/></StgValue>
</operation>

<operation id="123" st_id="40" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="8">
<![CDATA[
:5  %b_fc1_load = load float* %b_fc1_addr, align 4

]]></node>
<StgValue><ssdm name="b_fc1_load"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="124" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %biased = fadd float %one_out, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="125" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %biased = fadd float %one_out, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="126" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %biased = fadd float %one_out, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="127" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %biased = fadd float %one_out, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="128" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %biased = fadd float %one_out, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="129" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32">
<![CDATA[
:7  %biased_to_int = bitcast float %biased to i32

]]></node>
<StgValue><ssdm name="biased_to_int"/></StgValue>
</operation>

<operation id="130" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %biased_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="131" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="23" op_0_bw="32">
<![CDATA[
:9  %tmp_31 = trunc i32 %biased_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="132" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %notlhs = icmp ne i8 %tmp_12, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="133" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11  %notrhs = icmp eq i23 %tmp_31, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="134" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp_14 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="135" st_id="46" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_15 = fcmp ogt float %biased, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="136" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp_16 = and i1 %tmp_14, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="137" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %mem_conv2_addr = getelementptr [5184 x i1]* %mem_conv2, i64 0, i64 %tmp_25_i

]]></node>
<StgValue><ssdm name="mem_conv2_addr"/></StgValue>
</operation>

<operation id="138" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
:16  store i1 %tmp_16, i1* %mem_conv2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="140" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
dense.1.exit:0  call fastcc void @dut_dense([5184 x i1]* %mem_conv2, [5184 x i1]* %mem_conv1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0">
<![CDATA[
dense.1.exit:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="142" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %agg_result_V = phi i32 [ 0, %dense.1.exit ], [ %val_assign_agg_result_V, %._crit_edge ]

]]></node>
<StgValue><ssdm name="agg_result_V"/></StgValue>
</operation>

<operation id="143" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %max_id_V = phi i4 [ 1, %dense.1.exit ], [ %i, %._crit_edge ]

]]></node>
<StgValue><ssdm name="max_id_V"/></StgValue>
</operation>

<operation id="144" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="4">
<![CDATA[
:2  %max_id_V_cast2 = zext i4 %max_id_V to i32

]]></node>
<StgValue><ssdm name="max_id_V_cast2"/></StgValue>
</operation>

<operation id="145" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond = icmp eq i4 %max_id_V, -6

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="146" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="147" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %5, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:0  %tmp = zext i4 %max_id_V to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="149" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1  %mem_conv1_addr = getelementptr inbounds [5184 x i1]* %mem_conv1, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="mem_conv1_addr"/></StgValue>
</operation>

<operation id="150" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="13">
<![CDATA[
._crit_edge:2  %mem_conv1_load = load i1* %mem_conv1_addr, align 1

]]></node>
<StgValue><ssdm name="mem_conv1_load"/></StgValue>
</operation>

<operation id="151" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:4  %i = add i4 %max_id_V, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="152" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 %agg_result_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="153" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="13">
<![CDATA[
._crit_edge:2  %mem_conv1_load = load i1* %mem_conv1_addr, align 1

]]></node>
<StgValue><ssdm name="mem_conv1_load"/></StgValue>
</operation>

<operation id="154" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:3  %val_assign_agg_result_V = select i1 %mem_conv1_load, i32 %max_id_V_cast2, i32 %agg_result_V

]]></node>
<StgValue><ssdm name="val_assign_agg_result_V"/></StgValue>
</operation>

<operation id="155" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:5  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
