-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_t_e
--
-- Generated
--  by:  wig
--  on:  Fri Apr  4 16:29:14 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\..\case.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst-t-e-rtl-a.vhd,v 1.1 2004/04/06 11:13:41 wig Exp $
-- $Date: 2004/04/06 11:13:41 $
-- $Log: inst-t-e-rtl-a.vhd,v $
-- Revision 1.1  2004/04/06 11:13:41  wig
-- Adding result/case
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.15 2003/04/01 14:28:00 wig Exp 
--
-- Generator: mix_0.pl /mix/0.1, wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_t_e
--
architecture rtl of inst_t_e is 
	--
	-- Components
	--

	-- Generated Components
	component inst_b_e
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_b_e
			-- NO OUT PORTs	: 	;
			case_b_p	: in	std_ulogic
		-- End of Generated Port for Entity inst_b_e
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signals
		--
			signal	case	: std_ulogic; 
			--
			-- End of Generated Signals
			--


	--Generated Constant Declarations


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_b
		inst_b: inst_b_e
		port map (
			case_b_p => case
		);
		-- End of Generated Instance Port Map for inst_b



end rtl;

--
--!End of Entity/ies
-- --------------------------------------------------------------
