

================================================================
== Vivado HLS Report for 'smvm_loop2PU2C4all3'
================================================================
* Date:           Thu Jun  6 17:28:28 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        smvmProject
* Solution:       Loop2PU2C4all3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop1   |    ?|    ?|         ?|          -|          -|     4|    no    |
        | + loop2  |    ?|    ?|         4|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    390|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     42|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    132|
|Register         |        0|      -|     630|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     630|    628|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |smvm_loop2PU2C4albkb_U1  |smvm_loop2PU2C4albkb  |        0|      0|  0|  21|
    |smvm_loop2PU2C4albkb_U2  |smvm_loop2PU2C4albkb  |        0|      0|  0|  21|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0|  42|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |tmp_6_1_fu_623_p2             |     *    |      3|  0|  20|          32|          32|
    |tmp_6_fu_618_p2               |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_423_p2                 |     +    |      0|  0|  12|           3|           1|
    |k_1_1_fu_503_p2               |     +    |      0|  0|  39|           2|          32|
    |k_1_fu_470_p2                 |     +    |      0|  0|  39|           1|          32|
    |ytmp_1_1_fu_632_p2            |     +    |      0|  0|  39|          32|          32|
    |ytmp_1_fu_627_p2              |     +    |      0|  0|  39|          32|          32|
    |ap_condition_235              |    and   |      0|  0|   2|           1|           1|
    |ap_condition_500              |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_417_p2            |   icmp   |      0|  0|   9|           3|           4|
    |sel_tmp2_fu_528_p2            |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp4_fu_533_p2            |   icmp   |      0|  0|   9|           2|           3|
    |sel_tmp_fu_523_p2             |   icmp   |      0|  0|   8|           2|           1|
    |tmp_3_1_fu_476_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_439_p2               |   icmp   |      0|  0|  18|          32|          32|
    |ap_predicate_tran7to8_state4  |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_546_p2             |    or    |      0|  0|   2|           1|           1|
    |newSel1_fu_552_p3             |  select  |      0|  0|  32|           1|          32|
    |newSel2_fu_560_p3             |  select  |      0|  0|  32|           1|          32|
    |newSel_fu_538_p3              |  select  |      0|  0|  32|           1|          32|
    |tmp_12_fu_576_p3              |  select  |      0|  0|   2|           1|           2|
    |tmp_15_fu_592_p3              |  select  |      0|  0|   2|           1|           2|
    |tmp_8_fu_608_p5               |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      6|  0| 390|         218|         374|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter3                         |   9|          2|    1|          2|
    |ap_phi_mux_iNonZeroEl_load_0_ph_phi_fu_367_p8   |  27|          5|   32|        160|
    |ap_phi_reg_pp0_iter2_values_load_0_phi_reg_381  |  27|          5|   32|        160|
    |i_reg_344                                       |   9|          2|    3|          6|
    |k1_reg_355                                      |   9|          2|   32|         64|
    |ytmp_lcssa_reg_406                              |   9|          2|   32|         64|
    |ytmp_reg_394                                    |   9|          2|   32|         64|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 132|         26|  165|        526|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_values_load_0_phi_reg_381  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_values_load_0_phi_reg_381  |  32|   0|   32|          0|
    |iFirstEl_load_reg_665                           |  32|   0|   32|          0|
    |i_1_reg_640                                     |   3|   0|    3|          0|
    |i_reg_344                                       |   3|   0|    3|          0|
    |k1_reg_355                                      |  32|   0|   32|          0|
    |newSel2_reg_820                                 |  32|   0|   32|          0|
    |tmp_3_1_reg_746                                 |   1|   0|    1|          0|
    |tmp_3_reg_671                                   |   1|   0|    1|          0|
    |tmp_5_reg_815                                   |  32|   0|   32|          0|
    |tmp_6_1_reg_835                                 |  32|   0|   32|          0|
    |tmp_6_reg_830                                   |  32|   0|   32|          0|
    |tmp_7_reg_675                                   |   2|   0|    2|          0|
    |tmp_8_reg_825                                   |  32|   0|   32|          0|
    |tmp_reg_645                                     |   3|   0|   64|         61|
    |vector_0_read_reg_722                           |  32|   0|   32|          0|
    |vector_1_read_reg_728                           |  32|   0|   32|          0|
    |vector_2_read_reg_734                           |  32|   0|   32|          0|
    |vector_3_read_reg_740                           |  32|   0|   32|          0|
    |ytmp_lcssa_reg_406                              |  32|   0|   32|          0|
    |ytmp_reg_394                                    |  32|   0|   32|          0|
    |tmp_3_1_reg_746                                 |  64|  32|    1|          0|
    |tmp_3_reg_671                                   |  64|  32|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 630|  64|  565|         61|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | smvm_loop2PU2C4all3 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | smvm_loop2PU2C4all3 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | smvm_loop2PU2C4all3 | return value |
|ap_done                | out |    1| ap_ctrl_hs | smvm_loop2PU2C4all3 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | smvm_loop2PU2C4all3 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | smvm_loop2PU2C4all3 | return value |
|iFirstEl_address0      | out |    3|  ap_memory |       iFirstEl      |     array    |
|iFirstEl_ce0           | out |    1|  ap_memory |       iFirstEl      |     array    |
|iFirstEl_q0            |  in |   32|  ap_memory |       iFirstEl      |     array    |
|iFirstEl_address1      | out |    3|  ap_memory |       iFirstEl      |     array    |
|iFirstEl_ce1           | out |    1|  ap_memory |       iFirstEl      |     array    |
|iFirstEl_q1            |  in |   32|  ap_memory |       iFirstEl      |     array    |
|iNonZeroEl_0_address0  | out |    2|  ap_memory |     iNonZeroEl_0    |     array    |
|iNonZeroEl_0_ce0       | out |    1|  ap_memory |     iNonZeroEl_0    |     array    |
|iNonZeroEl_0_q0        |  in |   32|  ap_memory |     iNonZeroEl_0    |     array    |
|iNonZeroEl_0_address1  | out |    2|  ap_memory |     iNonZeroEl_0    |     array    |
|iNonZeroEl_0_ce1       | out |    1|  ap_memory |     iNonZeroEl_0    |     array    |
|iNonZeroEl_0_q1        |  in |   32|  ap_memory |     iNonZeroEl_0    |     array    |
|iNonZeroEl_1_address0  | out |    1|  ap_memory |     iNonZeroEl_1    |     array    |
|iNonZeroEl_1_ce0       | out |    1|  ap_memory |     iNonZeroEl_1    |     array    |
|iNonZeroEl_1_q0        |  in |   32|  ap_memory |     iNonZeroEl_1    |     array    |
|iNonZeroEl_1_address1  | out |    1|  ap_memory |     iNonZeroEl_1    |     array    |
|iNonZeroEl_1_ce1       | out |    1|  ap_memory |     iNonZeroEl_1    |     array    |
|iNonZeroEl_1_q1        |  in |   32|  ap_memory |     iNonZeroEl_1    |     array    |
|iNonZeroEl_2_address0  | out |    1|  ap_memory |     iNonZeroEl_2    |     array    |
|iNonZeroEl_2_ce0       | out |    1|  ap_memory |     iNonZeroEl_2    |     array    |
|iNonZeroEl_2_q0        |  in |   32|  ap_memory |     iNonZeroEl_2    |     array    |
|iNonZeroEl_2_address1  | out |    1|  ap_memory |     iNonZeroEl_2    |     array    |
|iNonZeroEl_2_ce1       | out |    1|  ap_memory |     iNonZeroEl_2    |     array    |
|iNonZeroEl_2_q1        |  in |   32|  ap_memory |     iNonZeroEl_2    |     array    |
|iNonZeroEl_3_address0  | out |    1|  ap_memory |     iNonZeroEl_3    |     array    |
|iNonZeroEl_3_ce0       | out |    1|  ap_memory |     iNonZeroEl_3    |     array    |
|iNonZeroEl_3_q0        |  in |   32|  ap_memory |     iNonZeroEl_3    |     array    |
|iNonZeroEl_3_address1  | out |    1|  ap_memory |     iNonZeroEl_3    |     array    |
|iNonZeroEl_3_ce1       | out |    1|  ap_memory |     iNonZeroEl_3    |     array    |
|iNonZeroEl_3_q1        |  in |   32|  ap_memory |     iNonZeroEl_3    |     array    |
|values_0_address0      | out |    2|  ap_memory |       values_0      |     array    |
|values_0_ce0           | out |    1|  ap_memory |       values_0      |     array    |
|values_0_q0            |  in |   32|  ap_memory |       values_0      |     array    |
|values_0_address1      | out |    2|  ap_memory |       values_0      |     array    |
|values_0_ce1           | out |    1|  ap_memory |       values_0      |     array    |
|values_0_q1            |  in |   32|  ap_memory |       values_0      |     array    |
|values_1_address0      | out |    1|  ap_memory |       values_1      |     array    |
|values_1_ce0           | out |    1|  ap_memory |       values_1      |     array    |
|values_1_q0            |  in |   32|  ap_memory |       values_1      |     array    |
|values_1_address1      | out |    1|  ap_memory |       values_1      |     array    |
|values_1_ce1           | out |    1|  ap_memory |       values_1      |     array    |
|values_1_q1            |  in |   32|  ap_memory |       values_1      |     array    |
|values_2_address0      | out |    1|  ap_memory |       values_2      |     array    |
|values_2_ce0           | out |    1|  ap_memory |       values_2      |     array    |
|values_2_q0            |  in |   32|  ap_memory |       values_2      |     array    |
|values_2_address1      | out |    1|  ap_memory |       values_2      |     array    |
|values_2_ce1           | out |    1|  ap_memory |       values_2      |     array    |
|values_2_q1            |  in |   32|  ap_memory |       values_2      |     array    |
|values_3_address0      | out |    1|  ap_memory |       values_3      |     array    |
|values_3_ce0           | out |    1|  ap_memory |       values_3      |     array    |
|values_3_q0            |  in |   32|  ap_memory |       values_3      |     array    |
|values_3_address1      | out |    1|  ap_memory |       values_3      |     array    |
|values_3_ce1           | out |    1|  ap_memory |       values_3      |     array    |
|values_3_q1            |  in |   32|  ap_memory |       values_3      |     array    |
|mulRes_address0        | out |    2|  ap_memory |        mulRes       |     array    |
|mulRes_ce0             | out |    1|  ap_memory |        mulRes       |     array    |
|mulRes_we0             | out |    1|  ap_memory |        mulRes       |     array    |
|mulRes_d0              | out |   32|  ap_memory |        mulRes       |     array    |
|vector_0               |  in |   32|   ap_none  |       vector_0      |    pointer   |
|vector_1               |  in |   32|   ap_none  |       vector_1      |    pointer   |
|vector_2               |  in |   32|   ap_none  |       vector_2      |    pointer   |
|vector_3               |  in |   32|   ap_none  |       vector_3      |    pointer   |
+-----------------------+-----+-----+------------+---------------------+--------------+

