<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1733162536">
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BG-DRC" Name="Digital_LOCK_PARTC_FPGA.drc"/>
  <File Type="BG-BGN" Name="Digital_LOCK_PARTC_FPGA.bgn"/>
  <File Type="BITSTR-SYSDEF" Name="Digital_LOCK_PARTC_FPGA.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="Digital_LOCK_PARTC_FPGA.ltx"/>
  <File Type="BITSTR-MMI" Name="Digital_LOCK_PARTC_FPGA.mmi"/>
  <File Type="BITSTR-BMM" Name="Digital_LOCK_PARTC_FPGA_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="Digital_LOCK_PARTC_FPGA.nky"/>
  <File Type="BITSTR-RBT" Name="Digital_LOCK_PARTC_FPGA.rbt"/>
  <File Type="BITSTR-MSK" Name="Digital_LOCK_PARTC_FPGA.msk"/>
  <File Type="BG-BIN" Name="Digital_LOCK_PARTC_FPGA.bin"/>
  <File Type="BG-BIT" Name="Digital_LOCK_PARTC_FPGA.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="Digital_LOCK_PARTC_FPGA_bus_skew_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="Digital_LOCK_PARTC_FPGA_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="Digital_LOCK_PARTC_FPGA_bus_skew_postroute_physopted.rpt"/>
  <File Type="RDI-RDI" Name="Digital_LOCK_PARTC_FPGA.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="Digital_LOCK_PARTC_FPGA_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="Digital_LOCK_PARTC_FPGA_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="Digital_LOCK_PARTC_FPGA_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="Digital_LOCK_PARTC_FPGA_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Digital_LOCK_PARTC_FPGA_postroute_physopt.dcp"/>
  <File Type="ROUTE-BUS-SKEW" Name="Digital_LOCK_PARTC_FPGA_bus_skew_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="Digital_LOCK_PARTC_FPGA_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="Digital_LOCK_PARTC_FPGA_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="Digital_LOCK_PARTC_FPGA_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="Digital_LOCK_PARTC_FPGA_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Digital_LOCK_PARTC_FPGA_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="Digital_LOCK_PARTC_FPGA_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="Digital_LOCK_PARTC_FPGA_route_status.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="Digital_LOCK_PARTC_FPGA_power_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="Digital_LOCK_PARTC_FPGA_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="Digital_LOCK_PARTC_FPGA_power_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="Digital_LOCK_PARTC_FPGA_methodology_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="Digital_LOCK_PARTC_FPGA_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="Digital_LOCK_PARTC_FPGA_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="Digital_LOCK_PARTC_FPGA_drc_routed.rpx"/>
  <File Type="ROUTE-DRC-PB" Name="Digital_LOCK_PARTC_FPGA_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="Digital_LOCK_PARTC_FPGA_drc_routed.rpt"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="Digital_LOCK_PARTC_FPGA_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="Digital_LOCK_PARTC_FPGA_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="Digital_LOCK_PARTC_FPGA_routed_error.dcp"/>
  <File Type="PHYSOPT-TIMING" Name="Digital_LOCK_PARTC_FPGA_timing_summary_physopted.rpt"/>
  <File Type="PHYSOPT-DRC" Name="Digital_LOCK_PARTC_FPGA_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="Digital_LOCK_PARTC_FPGA_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="Digital_LOCK_PARTC_FPGA_timing_summary_postplace_pwropted.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Digital_LOCK_PARTC_FPGA_postplace_pwropt.dcp"/>
  <File Type="PLACE-TIMING" Name="Digital_LOCK_PARTC_FPGA_timing_summary_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Digital_LOCK_PARTC_FPGA_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="Digital_LOCK_PARTC_FPGA_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="Digital_LOCK_PARTC_FPGA_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Digital_LOCK_PARTC_FPGA_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="Digital_LOCK_PARTC_FPGA_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="Digital_LOCK_PARTC_FPGA_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="Digital_LOCK_PARTC_FPGA_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="Digital_LOCK_PARTC_FPGA_placed.dcp"/>
  <File Type="PWROPT-TIMING" Name="Digital_LOCK_PARTC_FPGA_timing_summary_pwropted.rpt"/>
  <File Type="PWROPT-DRC" Name="Digital_LOCK_PARTC_FPGA_drc_pwropted.rpt"/>
  <File Type="PWROPT-DCP" Name="Digital_LOCK_PARTC_FPGA_pwropt.dcp"/>
  <File Type="OPT-TIMING" Name="Digital_LOCK_PARTC_FPGA_timing_summary_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="Digital_LOCK_PARTC_FPGA.hwdef"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="Digital_LOCK_PARTC_FPGA_methodology_drc_opted.rpt"/>
  <File Type="OPT-DRC" Name="Digital_LOCK_PARTC_FPGA_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="Digital_LOCK_PARTC_FPGA_opt.dcp"/>
  <File Type="INIT-TIMING" Name="Digital_LOCK_PARTC_FPGA_timing_summary_init.rpt"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="Digital_LOCK_PARTC_FPGA_bus_skew_routed.rpx"/>
  <File Type="REPORTS-TCL" Name="Digital_LOCK_PARTC_FPGA_reports.tcl"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="Digital_LOCK_PARTC_FPGA_bus_skew_routed.pb"/>
  <File Type="PA-TCL" Name="Digital_LOCK_PARTC_FPGA.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/Digital_LOCK_TASK5.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Downloads/task1/src/counter_n_bit.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Downloads/task1/src/decoder.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Downloads/task1/src/sev_seg_controller.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Downloads/task1/src/sev_seg_decoder.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Digital_LOCK_PARTC_FPGA.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Digital_LOCK_TASK4.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Digital_LOCK_PARTB_FPGA.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/tb_Digital_LOCK_TASK4.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Digital_Lock_Task3.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Digital_LOCK_FPGA.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/tb_Digital_Lock_Task3.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Sequence_Detector_Task1.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Even_Odd_Detector_Task2.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Downloads/task1/src/sev_seg.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Lab3_DSD/Lab3_DSD.srcs/sources_1/new/Double_Double_method.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Digital_LOCK_PARTC_FPGA"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../Downloads/pin-assignment.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
