PPA Report for rate_match_fifo.v (Module: rate_match_fifo)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 33
FF Count: 122
IO Count: 23
Cell Count: 221

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 255.95 MHz
Reg-to-Reg Critical Path Delay: 1.672 ns

POWER METRICS:
-------------
Total Power Consumption: 0.457 W
