# NASSCOM_VSD_SOC_DESIGN_PROGRAM  
ğŸ”§ *Open-source RTL to GDSII Implementation using OpenLane*

---

## ğŸ—“ï¸ Sky130 Day 1: Inception of Open-Source EDA, OpenLANE, and Sky130 PDK  
**Date:** March 26â€“27, 2025  

---

### ğŸŒ SKY130_D1_SK1 - How to Talk to Computers

- Embedded systems use **chips** placed in **packages** for easy handling and mounting.
- **Wire bonding** is a common packaging method to connect the chip to the board.
- Inside the chip:  
  - **I/O ring** â€“ for I/O pads  
  - **Core area** â€“ for logic  
  - Both sit on the **die**
- **Foundries** manufacture chips and may provide IPs:
  - *Soft macros* (flexible RTL-based)
  - *Hard macros* (fixed layouts)
- **ISA (Instruction Set Architecture)**:  
  Defines processor instructions.  
  **Flow:** `C code â†’ ASM â†’ Machine Code`
- **RTL (Register Transfer Level)** models hardware that executes the ISA.

---

### ğŸ§© SKY130_D1_SK2 - SoC Design and OpenLANE

- Open-source ASIC design requires:
  - RTL Designs  
  - EDA Tools  
  - PDK Data  
- OpenLane integrates these tools to implement the ASIC design flow:

#### ğŸ“ˆ RTL to GDSII Flow
1. **Synthesis** â€“ Converts RTL to gate-level netlist using PDK library  
2. **Floorplan & Powerplan** â€“ Defines die size, pin placement, and power  
3. **Placement** â€“ Places standard cells  
4. **CTS (Clock Tree Synthesis)** â€“ Distributes clock to sequential elements  
5. **Routing** â€“ Connects all signals  
6. **Signoff** â€“ Final checks (DRC, LVS, Timing); generates GDSII

---

### ğŸ§ª LAB: SKY130_D1_SK3 - Using OpenLane

**Navigate to:**  
```bash
~/Desktop/work/tools/openlane_working_dir/openlane
