library ieee;
use ieee.std_logic_1164.all;

entity encoder_8to3 is
port (
    input_bus : in std_logic_vector(7 downto 0);
    output_bus : out std_logic_vector(2 downto 0)
);
end entity encoder_8to3;

architecture behavioral of encoder_8to3 is
begin
    process(input_bus)
    begin
        case input_bus is
            when "00000001" =>
                output_bus <= "000";
            when "00000010" =>
                output_bus <= "001";
            when "00000100" =>
                output_bus <= "010";
            when "00001000" =>
                output_bus <= "011";
            when "00010000" =>
                output_bus <= "100";
            when "00100000" =>
                output_bus <= "101";
            when "01000000" =>
                output_bus <= "110";
            when "10000000" =>
                output_bus <= "111";
            when others =>
                output_bus <= "ZZZ"; -- Undefined output
        end case;
    end process;
end architecture behavioral;
