
---------- Begin Simulation Statistics ----------
final_tick                               1250338208000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65821                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703532                       # Number of bytes of host memory used
host_op_rate                                    66014                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21826.10                       # Real time elapsed on the host
host_tick_rate                               57286387                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436617902                       # Number of instructions simulated
sim_ops                                    1440821669                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.250338                       # Number of seconds simulated
sim_ticks                                1250338208000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.369244                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              178693020                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           206894273                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11839361                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        278489912                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23541761                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24170327                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          628566                       # Number of indirect misses.
system.cpu0.branchPred.lookups              353459766                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188145                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100294                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7939013                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547938                       # Number of branches committed
system.cpu0.commit.bw_lim_events             47784253                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309810                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       85621531                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316561190                       # Number of instructions committed
system.cpu0.commit.committedOps            1318664782                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2326013365                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.566921                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.417997                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1738198698     74.73%     74.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    337385222     14.50%     89.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     81170651      3.49%     92.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     79896072      3.43%     96.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27354345      1.18%     97.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3343227      0.14%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5323776      0.23%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5557121      0.24%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     47784253      2.05%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2326013365                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143871                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273932748                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173257                       # Number of loads committed
system.cpu0.commit.membars                    4203757                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203766      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742069840     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831810      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099839      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407273539     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185923     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318664782                       # Class of committed instruction
system.cpu0.commit.refs                     558459497                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316561190                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318664782                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.891911                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.891911                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            500730827                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3951854                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176228575                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1422975866                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               831080339                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                995062986                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7952317                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11780676                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7310721                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  353459766                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                256297682                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1502317213                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4033593                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          222                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1444255543                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 129                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           66                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               23705352                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.141905                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         827966884                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         202234781                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.579832                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2342137190                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.617539                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.862789                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1297680185     55.41%     55.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               780087585     33.31%     88.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               162015015      6.92%     95.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                81080712      3.46%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11890766      0.51%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6969283      0.30%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  307988      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101703      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3953      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2342137190                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      35                       # number of floating regfile writes
system.cpu0.idleCycles                      148679703                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8067661                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               340382604                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.559513                       # Inst execution rate
system.cpu0.iew.exec_refs                   604855301                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 162036530                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              389516226                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            440406837                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106518                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4162181                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           162671769                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1404225716                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            442818771                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8664739                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1393643397                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2087354                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             19039614                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7952317                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             23543333                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       228304                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26662661                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        39014                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13474                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6752737                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     35233580                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9385529                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13474                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       753481                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7314180                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                621070891                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1381312661                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.854955                       # average fanout of values written-back
system.cpu0.iew.wb_producers                530987923                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.554562                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1381422643                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1711202324                       # number of integer regfile reads
system.cpu0.int_regfile_writes              888744855                       # number of integer regfile writes
system.cpu0.ipc                              0.528566                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.528566                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205641      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            777724422     55.46%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834066      0.84%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100436      0.15%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           446383374     31.83%     88.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          160060129     11.41%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1402308137                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     72                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                141                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           69                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                73                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3189153                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002274                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 616308     19.33%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2022657     63.42%     82.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               550185     17.25%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1401291577                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5150232188                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1381312592                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1489798699                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1397915229                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1402308137                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310487                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       85560930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           289713                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           677                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18677417                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2342137190                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.598730                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.822071                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1324058247     56.53%     56.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          714724540     30.52%     87.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          249214683     10.64%     97.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38922752      1.66%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9033887      0.39%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1939295      0.08%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3426161      0.15%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             544014      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             273611      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2342137190                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.562991                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17193211                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4252236                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           440406837                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          162671769                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1908                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2490816893                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9859793                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              431148067                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845204409                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14866552                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               841276208                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              22188682                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                62466                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1737572835                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1415661575                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          916304464                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                990689816                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              33241015                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7952317                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             70750566                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                71100050                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1737572779                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        320216                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5889                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32015116                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5889                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3682491271                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2824729776                       # The number of ROB writes
system.cpu0.timesIdled                       20759229                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.507454                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21360391                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23600698                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2826095                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31553939                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1084005                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1114898                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           30893                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36308245                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47911                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099995                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2002935                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28117510                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4364526                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300669                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18466612                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120056712                       # Number of instructions committed
system.cpu1.commit.committedOps             122156887                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    509073771                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.239959                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.006843                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    461481264     90.65%     90.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23129184      4.54%     95.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7896940      1.55%     96.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6897570      1.35%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1872988      0.37%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       835445      0.16%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2215250      0.44%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       380604      0.07%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4364526      0.86%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    509073771                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797729                       # Number of function calls committed.
system.cpu1.commit.int_insts                116594190                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30174511                       # Number of loads committed
system.cpu1.commit.membars                    4200113                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200113      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76661907     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32274506     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9020217      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122156887                       # Class of committed instruction
system.cpu1.commit.refs                      41294735                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120056712                       # Number of Instructions Simulated
system.cpu1.committedOps                    122156887                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.278295                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.278295                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            412944719                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               869940                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20170608                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             147373323                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26303354                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66221002                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2005221                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2121218                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5252406                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36308245                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23543139                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    483719581                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               299240                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     154011059                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5656762                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.070688                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          26178739                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22444396                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.299844                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         512726702                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.304473                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.739776                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               413919933     80.73%     80.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62960434     12.28%     93.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19631215      3.83%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12477924      2.43%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2720205      0.53%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  533231      0.10%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  480783      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     569      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2408      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           512726702                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         911334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2121916                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30906618                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.262906                       # Inst execution rate
system.cpu1.iew.exec_refs                    45915190                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11530203                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              335103274                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34947201                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100641                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1957614                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11915992                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          140569055                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34384987                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1861943                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            135038435                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2144670                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             11265729                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2005221                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             15791217                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       123597                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1124893                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30090                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3045                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        17465                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4772690                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       795768                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3045                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       547675                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1574241                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 79528710                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133507675                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.841024                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 66885578                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.259926                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133589852                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               171172091                       # number of integer regfile reads
system.cpu1.int_regfile_writes               90085623                       # number of integer regfile writes
system.cpu1.ipc                              0.233738                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.233738                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200220      3.07%      3.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86244600     63.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36949676     26.99%     93.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9505733      6.94%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136900378                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2976556                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021742                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 664603     22.33%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1862823     62.58%     84.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               449127     15.09%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135676699                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         789769819                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133507663                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        158983572                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 134268203                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136900378                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300852                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18412167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           265832                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           183                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7658962                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    512726702                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.267005                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.761551                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          431095950     84.08%     84.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50096470      9.77%     93.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19039592      3.71%     97.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6133787      1.20%     98.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3854204      0.75%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             957534      0.19%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             909703      0.18%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             455037      0.09%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             184425      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      512726702                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.266531                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13906990                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1411604                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34947201                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11915992                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       513638036                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1987031622                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              368358202                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81683519                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14211255                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                29898482                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7594629                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                99198                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            184383258                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             145069651                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97632268                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66678140                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              23656601                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2005221                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             45760460                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15948749                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       184383246                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26197                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               604                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29625608                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           604                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   645332484                       # The number of ROB reads
system.cpu1.rob.rob_writes                  284911342                       # The number of ROB writes
system.cpu1.timesIdled                          53539                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         20569552                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             21026460                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            44021533                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             416616                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3850930                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     20936032                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      41794930                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       530140                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        93829                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76565428                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5948064                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    153131212                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6041893                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17781722                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3821073                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17037710                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              379                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            283                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3152518                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3152507                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17781723                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1243                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     62729158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               62729158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1584339328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1584339328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              562                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          20936146                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20936146    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20936146                       # Request fanout histogram
system.membus.respLayer1.occupancy       107311899039                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         61143769726                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1250338208000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1250338208000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    704271428.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   939904635.096093                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        78500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2327347000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1245408308000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4929900000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    225699350                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       225699350                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    225699350                       # number of overall hits
system.cpu0.icache.overall_hits::total      225699350                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     30598331                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      30598331                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     30598331                       # number of overall misses
system.cpu0.icache.overall_misses::total     30598331                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 412284879996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 412284879996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 412284879996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 412284879996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    256297681                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    256297681                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    256297681                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    256297681                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.119386                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.119386                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.119386                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.119386                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13474.097002                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13474.097002                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13474.097002                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13474.097002                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4472                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               76                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.842105                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29646158                       # number of writebacks
system.cpu0.icache.writebacks::total         29646158                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       952139                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       952139                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       952139                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       952139                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29646192                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29646192                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29646192                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29646192                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 373678601497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 373678601497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 373678601497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 373678601497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.115671                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.115671                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.115671                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.115671                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12604.607077                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12604.607077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12604.607077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12604.607077                       # average overall mshr miss latency
system.cpu0.icache.replacements              29646158                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    225699350                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      225699350                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     30598331                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     30598331                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 412284879996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 412284879996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    256297681                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    256297681                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.119386                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.119386                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13474.097002                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13474.097002                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       952139                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       952139                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29646192                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29646192                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 373678601497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 373678601497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.115671                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.115671                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12604.607077                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12604.607077                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999960                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          255345243                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29646158                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.613097                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999960                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        542241552                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       542241552                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    481541702                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       481541702                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    481541702                       # number of overall hits
system.cpu0.dcache.overall_hits::total      481541702                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     78213358                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      78213358                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     78213358                       # number of overall misses
system.cpu0.dcache.overall_misses::total     78213358                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2095995588274                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2095995588274                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2095995588274                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2095995588274                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    559755060                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    559755060                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    559755060                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    559755060                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.139728                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.139728                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.139728                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.139728                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26798.434972                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26798.434972                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26798.434972                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26798.434972                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14999613                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       746156                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           295674                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6574                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.730240                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   113.501065                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43882018                       # number of writebacks
system.cpu0.dcache.writebacks::total         43882018                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     35244610                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     35244610                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     35244610                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     35244610                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42968748                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42968748                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42968748                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42968748                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 789303853702                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 789303853702                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 789303853702                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 789303853702                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076763                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076763                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076763                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076763                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18369.254178                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18369.254178                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18369.254178                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18369.254178                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43882018                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    349729140                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      349729140                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     58843860                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     58843860                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1307830581000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1307830581000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    408573000                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    408573000                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.144023                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.144023                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22225.438321                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22225.438321                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21205235                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21205235                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     37638625                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     37638625                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 606307593500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 606307593500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.092122                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.092122                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16108.654168                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16108.654168                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    131812562                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     131812562                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     19369498                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     19369498                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 788165007274                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 788165007274                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182060                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182060                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.128120                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.128120                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40691.039452                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40691.039452                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     14039375                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     14039375                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5330123                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5330123                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 182996260202                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 182996260202                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035256                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035256                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34332.464786                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34332.464786                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2144                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2144                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1799                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1799                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     94587500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     94587500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.456252                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.456252                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 52577.821012                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 52577.821012                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1782                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1782                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1220500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1220500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004311                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004311                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 71794.117647                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71794.117647                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       565500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       565500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3886                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3886                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.035512                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.035512                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4097.826087                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4097.826087                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          134                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          134                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       431500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       431500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.034483                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.034483                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3220.149254                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3220.149254                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1186134                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1186134                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       914160                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       914160                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92331254000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92331254000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100294                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100294                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.435253                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.435253                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101001.196727                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101001.196727                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       914160                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       914160                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91417094000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91417094000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.435253                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.435253                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100001.196727                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100001.196727                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999336                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          526615806                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43882615                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.000557                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999336                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1167609013                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1167609013                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29455350                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40698785                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               63863                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              864512                       # number of demand (read+write) hits
system.l2.demand_hits::total                 71082510                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29455350                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40698785                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              63863                       # number of overall hits
system.l2.overall_hits::.cpu1.data             864512                       # number of overall hits
system.l2.overall_hits::total                71082510                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            190841                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3182026                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4207                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2090874                       # number of demand (read+write) misses
system.l2.demand_misses::total                5467948                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           190841                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3182026                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4207                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2090874                       # number of overall misses
system.l2.overall_misses::total               5467948                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  16695006457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 356472433020                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    431505996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 252630134523                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     626229079996                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  16695006457                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 356472433020                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    431505996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 252630134523                       # number of overall miss cycles
system.l2.overall_miss_latency::total    626229079996                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29646191                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43880811                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           68070                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2955386                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76550458                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29646191                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43880811                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          68070                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2955386                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76550458                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.006437                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.072515                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.061804                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.707479                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071429                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.006437                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.072515                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.061804                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.707479                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071429                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87481.235463                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112026.876279                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 102568.575232                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120825.135576                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114527.255928                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87481.235463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112026.876279                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 102568.575232                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120825.135576                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114527.255928                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2614157                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     69617                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.550555                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  15111315                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3821073                       # number of writebacks
system.l2.writebacks::total                   3821073                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         334965                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         183836                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              518939                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        334965                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        183836                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             518939                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       190757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2847061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1907038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4949009                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       190757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2847061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1907038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     16165090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21114099                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  14782580957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 300811054652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    386725996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 215707917538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 531688279143                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  14782580957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 300811054652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    386725996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 215707917538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1635209403615                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2166897682758                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.006434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.064882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.061011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.645275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064650                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.006434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.064882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.061011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.645275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.275819                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77494.304047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 105656.694624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93119.671563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113111.494128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107433.281924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77494.304047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 105656.694624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93119.671563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113111.494128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 101156.838818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102627.996712                       # average overall mshr miss latency
system.l2.replacements                       26672111                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10490944                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10490944                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10490944                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10490944                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     65534112                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         65534112                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     65534112                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     65534112                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     16165090                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       16165090                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1635209403615                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1635209403615                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 101156.838818                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 101156.838818                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 79                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       148000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       148000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.876404                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.877778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1897.435897                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1873.417722                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1562000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1582500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.876404                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.877778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20025.641026                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20031.645570                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.967742                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.968750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       603500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       624000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.967742                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.968750                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20116.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20129.032258                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4229477                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           288214                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4517691                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2013158                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1400512                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3413670                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 218882273037                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 161363913392                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  380246186429                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6242635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1688726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7931361                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.322485                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.829331                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.430402                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108725.829288                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115217.801341                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111389.263294                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       174911                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        91151                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           266062                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1838247                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1309361                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3147608                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 184956947452                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 138637577720                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 323594525172                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.294467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.775354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.396856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100615.938692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105881.859716                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102806.488347                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29455350                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         63863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29519213                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       190841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4207                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           195048                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  16695006457                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    431505996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17126512453                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29646191                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        68070                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29714261                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.006437                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.061804                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006564                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87481.235463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 102568.575232                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87806.655044                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           84                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           138                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       190757                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       194910                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  14782580957                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    386725996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  15169306953                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.006434                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.061011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006559                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77494.304047                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93119.671563                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77827.237971                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     36469308                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       576298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          37045606                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1168868                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       690362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1859230                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 137590159983                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  91266221131                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 228856381114                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     37638176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1266660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      38904836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031055                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.545026                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 117712.316517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 132200.528318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 123092.022565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       160054                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        92685                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       252739                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1008814                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       597677                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1606491                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 115854107200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  77070339818                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 192924447018                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.026803                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.471853                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041293                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 114841.890775                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 128949.817072                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 120090.586887                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          138                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          129                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               267                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          825                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          772                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1597                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     16746916                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     11826910                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     28573826                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          963                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          901                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1864                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.856698                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.856826                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.856760                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20299.292121                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15319.831606                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17892.189105                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          191                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          163                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          354                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          634                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          609                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1243                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     13016918                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     12491937                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     25508855                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.658359                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.675916                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.666845                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20531.416404                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20512.211823                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20522.007241                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999938                       # Cycle average of tags in use
system.l2.tags.total_refs                   167981082                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26672732                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.297858                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.852349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.949490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.567000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.059235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.253041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.318824                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.419568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.030461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.180734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.348732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1247292908                       # Number of tag accesses
system.l2.tags.data_accesses               1247292908                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      12208512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     182571840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        265792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     122205824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1022538688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1339790656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     12208512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       265792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12474304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244548672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244548672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         190758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2852685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1909466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     15977167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            20934229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3821073                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3821073                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9764168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        146017964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           212576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         97738215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    817809679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1071542601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9764168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       212576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9976744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      195586019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195586019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      195586019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9764168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       146017964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          212576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        97738215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    817809679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1267128620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3728230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    190758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2754073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1889346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  15971620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005542451250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229500                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229500                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            32146125                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3513471                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    20934230                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3821073                       # Number of write requests accepted
system.mem_ctrls.readBursts                  20934230                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3821073                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 124280                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 92843                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1200323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1207845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1325140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2147283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1338111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1345322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1225962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1195337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1309927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1204038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1260513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1201597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1223302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1199708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1205693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1219849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            242858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           235131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233883                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1063947248342                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               104049750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1454133810842                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51126.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69876.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16953703                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1733813                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              20934230                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3821073                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2495658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2402541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1799122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1434948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1086220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1062351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1036940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  991128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  905912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  794462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1032555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2589547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1084418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 576940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 505208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 437818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 351024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 197534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  19130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 145944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 181044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 198833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 207560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 211775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 214828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 218570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 222279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 229500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 229210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 231785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 227050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 218186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 215229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 214362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  17757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  21378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  23564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  24665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  24818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  24891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  24681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  24359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  23921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  23575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  23177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  22708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  22325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  24361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5850619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.422530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.320234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   312.616235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2325444     39.75%     39.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1848812     31.60%     71.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       260887      4.46%     75.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       185338      3.17%     78.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       308243      5.27%     84.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       197349      3.37%     87.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        87085      1.49%     89.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        51084      0.87%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       586377     10.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5850619                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      90.674301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.957775                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    663.300525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       229495    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229500                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.755811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           204314     89.03%     89.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3371      1.47%     90.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15370      6.70%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4591      2.00%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1263      0.55%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              391      0.17%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              131      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               42      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229500                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1331836800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7953920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238604736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1339790720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244548672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1065.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1071.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1250338196000                       # Total gap between requests
system.mem_ctrls.avgGap                      50507.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     12208512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    176260672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       265792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    120918144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1022183680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238604736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9764167.744284432381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 140970395.747516006231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 212576.084054211358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 96708349.170115098357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 817525749.001185417175                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190832156.030538558960                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       190758                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2852685                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1909466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     15977168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3821073                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6900594048                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 183066454565                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    212692577                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 136285581749                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1127668487903                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30288769408508                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36174.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     64173.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51214.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71373.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     70580.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7926770.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20404999020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10845491415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         70147836780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9804287520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     98700120480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     270591618090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     252263246400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       732757599705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.047515                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 652468077527                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41751320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 556118810473                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21368520600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11357607690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         78435206220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9656911260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     98700120480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     426692144130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     120810171840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       767020682220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        613.450567                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 309084250805                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41751320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 899502637195                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11415674459.770115                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   57611011876.951500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        43000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 475151085500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   257174530000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 993163678000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23463749                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23463749                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23463749                       # number of overall hits
system.cpu1.icache.overall_hits::total       23463749                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        79390                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         79390                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        79390                       # number of overall misses
system.cpu1.icache.overall_misses::total        79390                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1460684000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1460684000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1460684000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1460684000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23543139                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23543139                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23543139                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23543139                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003372                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003372                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003372                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003372                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18398.841164                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18398.841164                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18398.841164                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18398.841164                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           82                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        68038                       # number of writebacks
system.cpu1.icache.writebacks::total            68038                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        11320                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        11320                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        11320                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        11320                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        68070                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        68070                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        68070                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        68070                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1251148500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1251148500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1251148500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1251148500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002891                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002891                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002891                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002891                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18380.321728                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18380.321728                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18380.321728                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18380.321728                       # average overall mshr miss latency
system.cpu1.icache.replacements                 68038                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23463749                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23463749                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        79390                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        79390                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1460684000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1460684000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23543139                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23543139                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003372                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003372                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18398.841164                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18398.841164                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        11320                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        11320                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        68070                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        68070                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1251148500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1251148500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002891                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002891                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18380.321728                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18380.321728                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.457261                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21400300                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            68038                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           314.534525                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        355658500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.457261                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.951789                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.951789                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47154348                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47154348                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32266542                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32266542                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32266542                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32266542                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9502871                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9502871                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9502871                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9502871                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 945289453644                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 945289453644                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 945289453644                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 945289453644                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41769413                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41769413                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41769413                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41769413                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.227508                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.227508                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.227508                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.227508                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99474.090898                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99474.090898                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99474.090898                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99474.090898                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8385712                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       688640                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           133501                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6657                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.813852                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   103.445997                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2956091                       # number of writebacks
system.cpu1.dcache.writebacks::total          2956091                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7321233                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7321233                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7321233                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7321233                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2181638                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2181638                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2181638                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2181638                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 192209026774                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 192209026774                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 192209026774                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 192209026774                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052231                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052231                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052231                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052231                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88103.079784                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88103.079784                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88103.079784                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88103.079784                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2956091                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27324984                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27324984                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5424654                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5424654                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 503175918500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 503175918500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32749638                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32749638                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165640                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165640                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 92757.237328                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 92757.237328                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4157563                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4157563                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1267091                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1267091                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 100913333000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 100913333000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038690                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038690                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79641.740806                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79641.740806                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4941558                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4941558                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4078217                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4078217                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 442113535144                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 442113535144                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9019775                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9019775                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.452142                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.452142                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 108408.536168                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108408.536168                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3163670                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3163670                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       914547                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       914547                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  91295693774                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  91295693774                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101394                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101394                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99826.136627                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99826.136627                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5041500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5041500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.354298                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.354298                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29831.360947                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29831.360947                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        87500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        87500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014675                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014675                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        12500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          300                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          300                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          150                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1471500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1471500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         9810                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         9810                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          150                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1321500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1321500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         8810                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         8810                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1324479                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1324479                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775516                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775516                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77744605500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77744605500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099995                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099995                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.369294                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.369294                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100248.873653                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100248.873653                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775516                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775516                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76969089500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76969089500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.369294                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.369294                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99248.873653                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99248.873653                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.146460                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36548019                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2957019                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.359751                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        355670000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.146460                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.942077                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.942077                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90697720                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90697720                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1250338208000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          68619957                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14312017                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     66061361                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        22851038                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         28027447                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             389                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           284                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            673                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7932136                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7932136                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29714261                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     38905697                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1864                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1864                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88938539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    131646942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       204178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8869722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             229659381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3794710272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5616821120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8710912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    378334592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9798576896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        54701747                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244653504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        131267307                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050795                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.222811                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              124693379     94.99%     94.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6480097      4.94%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  93831      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          131267307                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       153129643426                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65830160579                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44503190037                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4436485132                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         102216768                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4550321637500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62817                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705252                       # Number of bytes of host memory used
host_op_rate                                    62886                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 78730.22                       # Real time elapsed on the host
host_tick_rate                               41915081                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4945634257                       # Number of instructions simulated
sim_ops                                    4951018333                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.299983                       # Number of seconds simulated
sim_ticks                                3299983429500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.515208                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              408603552                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           410594081                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         51121309                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        496423780                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1001548                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1011527                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9979                       # Number of indirect misses.
system.cpu0.branchPred.lookups              528423704                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7145                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        592083                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         51111288                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 224541523                       # Number of branches committed
system.cpu0.commit.bw_lim_events            100053307                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1780553                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts     1115498788                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1759759028                       # Number of instructions committed
system.cpu0.commit.committedOps            1760351225                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6403147269                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.274920                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.243379                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   5938655055     92.75%     92.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165177063      2.58%     95.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     61830696      0.97%     96.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33951944      0.53%     96.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     28559958      0.45%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     18226478      0.28%     97.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     32991116      0.52%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     23701652      0.37%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    100053307      1.56%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6403147269                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 666676706                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1822113                       # Number of function calls committed.
system.cpu0.commit.int_insts               1403215116                       # Number of committed integer instructions.
system.cpu0.commit.loads                    444973393                       # Number of loads committed
system.cpu0.commit.membars                    1182366                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1182945      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       813401712     46.21%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6951      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             990      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     205600308     11.68%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           562      0.00%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt     112722721      6.40%     64.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     26889577      1.53%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      37484353      2.13%     68.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     37618688      2.14%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      277716370     15.78%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1365551      0.08%     86.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    167849106      9.53%     95.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     78511391      4.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1760351225                       # Class of committed instruction
system.cpu0.commit.refs                     525442418                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1759759028                       # Number of Instructions Simulated
system.cpu0.committedOps                   1760351225                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.745404                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.745404                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           5129772552                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                10124                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           327211563                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3279790553                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               291333120                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                978977642                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              56798460                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                15298                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            125546341                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  528423704                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                274241452                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6233587502                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4865391                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          282                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4036202960                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           63                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              113616980                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.080173                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         292031739                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         409605100                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.612380                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6582428115                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.613340                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.275340                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              4446324176     67.55%     67.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1466306245     22.28%     89.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               127890278      1.94%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               308706913      4.69%     96.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                26155682      0.40%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2996155      0.05%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               158896904      2.41%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                45143078      0.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8684      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6582428115                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                782642372                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               660575652                       # number of floating regfile writes
system.cpu0.idleCycles                        8580494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            57606997                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               322251122                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.402227                       # Inst execution rate
system.cpu0.iew.exec_refs                  1070695970                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  85394974                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2867183833                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            737132516                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            886468                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         67926628                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           110417077                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2871725179                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            985300996                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         54750891                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2651083518                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              28162489                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            581276232                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              56798460                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            634410155                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     60486769                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1181912                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          158                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      6167517                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    292159123                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29948052                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       6167517                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     25622426                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      31984571                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1772640542                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2187705146                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.765431                       # average fanout of values written-back
system.cpu0.iew.wb_producers               1356834430                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.331923                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2201376802                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2695961383                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1134532555                       # number of integer regfile writes
system.cpu0.ipc                              0.266994                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.266994                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1184601      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1133059173     41.87%     41.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7278      0.00%     41.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  995      0.00%     41.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          224051967      8.28%     50.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                568      0.00%     50.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          154224091      5.70%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          27212260      1.01%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           37484353      1.39%     58.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          41174688      1.52%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           680904145     25.16%     84.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1374703      0.05%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      321570414     11.88%     96.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      83585172      3.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2705834408                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1095274824                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1989294429                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    743328434                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1522084744                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  269492784                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.099597                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                6040319      2.24%      2.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      2.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                57199      0.02%      2.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               650499      0.24%      2.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                3269      0.00%      2.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            187144470     69.44%     71.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              315649      0.12%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     72.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              57475380     21.33%     93.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5773      0.00%     93.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         17778336      6.60%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           21889      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1878867767                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10302763262                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1444376712                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2467180286                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2869080739                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2705834408                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2644440                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined     1111373957                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         28467975                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        863887                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    962157318                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6582428115                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.411069                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.071747                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5350218715     81.28%     81.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          572558573      8.70%     89.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          265530751      4.03%     94.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          144713445      2.20%     96.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          148416274      2.25%     98.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           59295522      0.90%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           22462249      0.34%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           10702890      0.16%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            8529696      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6582428115                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.410534                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         61682975                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        40092577                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           737132516                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          110417077                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              806324880                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             420316209                       # number of misc regfile writes
system.cpu0.numCycles                      6591008609                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8958382                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4354914554                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1455960172                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             222960807                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               370653730                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             576039554                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             44033344                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           4357587228                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3092764187                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         2582515477                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                975664079                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              25538329                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              56798460                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            824007743                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps              1126555310                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1353388289                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3004198939                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        389549                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7040                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                666271540                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7030                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9178722507                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5931500289                       # The number of ROB writes
system.cpu0.timesIdled                          93144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1646                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.515444                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              405815415                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           407791394                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         50723403                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        492826880                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            982940                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         985971                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3031                       # Number of indirect misses.
system.cpu1.branchPred.lookups              524638457                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1559                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        586629                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         50718207                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 223031798                       # Number of branches committed
system.cpu1.commit.bw_lim_events             99355999                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1765891                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts     1107480330                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1749257327                       # Number of instructions committed
system.cpu1.commit.committedOps            1749845439                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6411664104                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.272916                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.238977                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   5950284141     92.80%     92.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    163569065      2.55%     95.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     61355780      0.96%     96.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     34056849      0.53%     96.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     28681196      0.45%     97.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     18085063      0.28%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     32535901      0.51%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     23740110      0.37%     98.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     99355999      1.55%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6411664104                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 662889701                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1773471                       # Number of function calls committed.
system.cpu1.commit.int_insts               1395050619                       # Number of committed integer instructions.
system.cpu1.commit.loads                    442305166                       # Number of loads committed
system.cpu1.commit.membars                    1173847                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1173847      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       808545208     46.21%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            544      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             384      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     204081772     11.66%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt     112184630      6.41%     64.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     26680247      1.52%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      37484128      2.14%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     37349987      2.13%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      276025149     15.77%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1210606      0.07%     85.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    166866646      9.54%     95.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     78242291      4.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1749845439                       # Class of committed instruction
system.cpu1.commit.refs                     522344692                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1749257327                       # Number of Instructions Simulated
system.cpu1.committedOps                   1749845439                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.768136                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.768136                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5150738184                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5225                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           325107234                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3258166645                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               287805266                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                969557848                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              56363688                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                11118                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            125200055                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  524638457                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                272454111                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6244865016                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              4830004                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4008293566                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles              112737768                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.079594                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         288431141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         406798355                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.608106                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6589665041                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.608430                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.271242                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              4468305003     67.81%     67.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              1455720679     22.09%     89.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               127604052      1.94%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               306586994      4.65%     96.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                25921019      0.39%     96.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2981156      0.05%     96.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               157753425      2.39%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                44790600      0.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2113      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6589665041                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                778475972                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               657265611                       # number of floating regfile writes
system.cpu1.idleCycles                        1773921                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            57176912                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               319940674                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.399541                       # Inst execution rate
system.cpu1.iew.exec_refs                  1062828720                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  84949768                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2887872085                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            732335165                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            882021                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         67499815                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts           109799573                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         2853256912                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            977878952                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         54346578                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2633551355                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              28480758                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            579911888                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              56363688                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            633439967                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     59899067                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1166932                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      6121015                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    290029999                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     29760047                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       6121015                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect     25434903                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      31742009                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1761590090                       # num instructions consuming a value
system.cpu1.iew.wb_count                   2174263371                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.765824                       # average fanout of values written-back
system.cpu1.iew.wb_producers               1349068414                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.329862                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    2187850323                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2677410099                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1127049485                       # number of integer regfile writes
system.cpu1.ipc                              0.265383                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.265383                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1175097      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1125636116     41.88%     41.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 548      0.00%     41.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  384      0.00%     41.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          222620695      8.28%     50.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          153564024      5.71%     55.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          26999803      1.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           37484128      1.39%     58.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          40980164      1.52%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           675219847     25.12%     84.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1213263      0.05%     85.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      319699781     11.89%     96.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      83304083      3.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2687897933                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1090859598                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1980176095                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    739727671                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1512403471                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  269225868                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.100162                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                6019245      2.24%      2.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                61297      0.02%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               688859      0.26%      2.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                3361      0.00%      2.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            187331490     69.58%     72.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              324790      0.12%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     72.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              56999597     21.17%     93.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  106      0.00%     93.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         17775168      6.60%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           21955      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1865089106                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10282693309                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   1434535700                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2450384134                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                2850623156                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2687897933                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2633756                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined     1103411473                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         28182629                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        867865                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    954977687                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6589665041                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.407896                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.068304                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5365966132     81.43%     81.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          568198814      8.62%     90.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          263900615      4.00%     94.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          143996196      2.19%     96.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          147115779      2.23%     98.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           59048169      0.90%     99.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           22348798      0.34%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           10611752      0.16%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            8478786      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6589665041                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.407786                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         61286221                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        39819787                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           732335165                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores          109799573                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              802181479                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             417780764                       # number of misc regfile writes
system.cpu1.numCycles                      6591438962                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     8416607                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4371632403                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1447370199                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             222067154                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               366650933                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             578512871                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             43748398                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           4328989437                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3072637204                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         2565722398                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                966612843                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              27405891                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              56363688                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            828151790                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps              1118352199                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1344541705                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      2984447732                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        253384                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6424                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                665289140                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6419                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  9169415045                       # The number of ROB reads
system.cpu1.rob.rob_writes                 5893170812                       # The number of ROB writes
system.cpu1.timesIdled                          18738                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        228639358                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit            111938171                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           404242507                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           55808892                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              27536888                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    371193591                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     739633397                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8041492                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2044930                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    199071918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    172005172                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    398473509                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      174050102                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          366979315                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     11119845                       # Transaction distribution
system.membus.trans_dist::WritebackClean         7594                       # Transaction distribution
system.membus.trans_dist::CleanEvict        357327000                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           789720                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2866                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3407057                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3402942                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     366979314                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1110015654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1110015654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  24416620544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             24416620544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           573637                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         371178958                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               371178958    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           371178958                       # Request fanout histogram
system.membus.respLayer1.occupancy       1920110747762                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             58.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        884555135066                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3299983429500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3299983429500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                878                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          439                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10203668.564920                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12547584.032770                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          439    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     46307500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            439                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3295504019000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4479410500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    274141187                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       274141187                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    274141187                       # number of overall hits
system.cpu0.icache.overall_hits::total      274141187                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       100265                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        100265                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       100265                       # number of overall misses
system.cpu0.icache.overall_misses::total       100265                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6745117489                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6745117489                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6745117489                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6745117489                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    274241452                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    274241452                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    274241452                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    274241452                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000366                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000366                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000366                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000366                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67272.901700                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67272.901700                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67272.901700                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67272.901700                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         7545                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              170                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.382353                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        90315                       # number of writebacks
system.cpu0.icache.writebacks::total            90315                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9951                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9951                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9951                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9951                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        90314                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        90314                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        90314                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        90314                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6167062992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6167062992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6167062992                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6167062992                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000329                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000329                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000329                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000329                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68284.684456                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68284.684456                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68284.684456                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68284.684456                       # average overall mshr miss latency
system.cpu0.icache.replacements                 90315                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    274141187                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      274141187                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       100265                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       100265                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6745117489                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6745117489                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    274241452                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    274241452                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000366                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000366                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67272.901700                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67272.901700                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9951                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9951                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        90314                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        90314                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6167062992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6167062992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68284.684456                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68284.684456                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          274231799                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            90347                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3035.317155                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        548573219                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       548573219                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    400198107                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       400198107                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    400198107                       # number of overall hits
system.cpu0.dcache.overall_hits::total      400198107                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    265125147                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     265125147                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    265125147                       # number of overall misses
system.cpu0.dcache.overall_misses::total    265125147                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 23044511327522                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 23044511327522                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 23044511327522                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 23044511327522                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    665323254                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    665323254                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    665323254                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    665323254                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.398491                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.398491                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.398491                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.398491                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86919.372184                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86919.372184                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86919.372184                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86919.372184                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3703406812                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1412479                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         62582150                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          24362                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.176727                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.978778                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     98908202                       # number of writebacks
system.cpu0.dcache.writebacks::total         98908202                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    165796237                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    165796237                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    165796237                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    165796237                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     99328910                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     99328910                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     99328910                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     99328910                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 10482404237282                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 10482404237282                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 10482404237282                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 10482404237282                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.149294                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.149294                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.149294                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.149294                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 105532.258808                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 105532.258808                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 105532.258808                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 105532.258808                       # average overall mshr miss latency
system.cpu0.dcache.replacements              98907920                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    348082195                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      348082195                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    237367996                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    237367996                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 20783185658000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 20783185658000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    585450191                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    585450191                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.405445                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.405445                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87556.814770                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87556.814770                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    142216790                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    142216790                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     95151206                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     95151206                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 10153048517000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 10153048517000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.162527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.162527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 106704.359764                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106704.359764                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     52115912                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      52115912                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     27757151                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     27757151                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 2261325669522                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 2261325669522                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     79873063                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     79873063                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.347516                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.347516                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 81468.219470                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81468.219470                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     23579447                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     23579447                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4177704                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4177704                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 329355720282                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 329355720282                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.052304                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052304                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 78836.538032                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 78836.538032                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3120                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3120                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1134                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1134                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     41683500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     41683500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.266573                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.266573                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 36757.936508                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36757.936508                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1093                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1093                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           41                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           41                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       770000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       770000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009638                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009638                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18780.487805                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18780.487805                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2610                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2610                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1260                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1260                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6718000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6718000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.325581                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.325581                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5331.746032                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5331.746032                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1260                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1260                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5459000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5459000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.325581                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.325581                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4332.539683                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4332.539683                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3132                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3132                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       588951                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       588951                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   9865283498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   9865283498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       592083                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       592083                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.994710                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.994710                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16750.601490                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16750.601490                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       588951                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       588951                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   9276332498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   9276332498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.994710                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.994710                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15750.601490                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15750.601490                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.949387                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          500383636                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         99561941                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.025853                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.949387                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998418                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998418                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1431408831                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1431408831                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               24761                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            11697787                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4878                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            11718799                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23446225                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              24761                       # number of overall hits
system.l2.overall_hits::.cpu0.data           11697787                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4878                       # number of overall hits
system.l2.overall_hits::.cpu1.data           11718799                       # number of overall hits
system.l2.overall_hits::total                23446225                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             65554                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          87220423                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15072                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          86885983                       # number of demand (read+write) misses
system.l2.demand_misses::total              174187032                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            65554                       # number of overall misses
system.l2.overall_misses::.cpu0.data         87220423                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15072                       # number of overall misses
system.l2.overall_misses::.cpu1.data         86885983                       # number of overall misses
system.l2.overall_misses::total             174187032                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5755236909                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 10147727796475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1318975499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 10132893638792                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     20287695647675                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5755236909                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 10147727796475                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1318975499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 10132893638792                       # number of overall miss cycles
system.l2.overall_miss_latency::total    20287695647675                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           90315                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        98918210                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19950                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        98604782                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            197633257                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          90315                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       98918210                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19950                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       98604782                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           197633257                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.725837                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.881743                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.755489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.881154                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.881365                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.725837                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.881743                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.755489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.881154                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.881365                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87793.832703                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 116345.775994                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87511.644042                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116622.880802                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116470.757982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87793.832703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 116345.775994                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87511.644042                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116622.880802                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116470.757982                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           54916034                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   2390915                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.968627                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 195884075                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            11119831                       # number of writebacks
system.l2.writebacks::total                  11119831                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            251                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        3208610                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            303                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        3213905                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             6423069                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           251                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       3208610                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           303                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       3213905                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            6423069                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        65303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     84011813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     83672078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         167763963                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        65303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     84011813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     83672078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    206217932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        373981895                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5086475925                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9087218407992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1156289001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9073526259210                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 18166987432128                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5086475925                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9087218407992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1156289001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9073526259210                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 20703455327557                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 38870442759685                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.723058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.849306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.740301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.848560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.848865                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.723058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.849306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.740301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.848560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.892302                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77890.386736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 108165.960042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78291.624416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108441.507324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108288.974028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77890.386736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 108165.960042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78291.624416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108441.507324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 100395.999159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103936.696614                       # average overall mshr miss latency
system.l2.replacements                      538674681                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14418728                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14418728                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           14                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             14                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     14418742                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14418742                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           14                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           14                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    176820159                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        176820159                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         7594                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           7594                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    176827753                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    176827753                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000043                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000043                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         7594                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         7594                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000043                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000043                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    206217932                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      206217932                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 20703455327557                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 20703455327557                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 100395.999159                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 100395.999159                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           25801                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           26215                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                52016                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data        112359                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data        111350                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             223709                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    759866499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    808158499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1568024998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data       138160                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data       137565                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           275725                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.813253                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.809436                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.811348                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6762.844979                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7257.822173                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7009.217323                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         7939                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         8556                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           16495                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data       104420                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data       102794                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        207214                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   2499650583                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   2501941106                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   5001591689                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.755790                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.747239                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.751524                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23938.427342                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24339.369088                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24137.325128                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            70                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            85                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                155                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           64                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              100                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       235000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1182500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1417500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          106                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            255                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.339623                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.429530                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.392157                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6527.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 18476.562500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        14175                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           36                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           55                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           91                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       706000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1363000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2069000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.339623                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.369128                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.356863                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19611.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 24781.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22736.263736                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1762137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1778565                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3540702                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2396080                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2346448                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4742528                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 297071991940                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 300605902622                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  597677894562                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4158217                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4125013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8283230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.576228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.568834                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.572546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 123982.501394                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 128111.043851                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 126025.169395                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       659315                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       684670                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total          1343985                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1736765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1661778                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3398543                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 231911137788                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 233193333211                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 465104470999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.417671                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.402854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.410292                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 133530.522430                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 140327.608869                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 136854.078645                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         24761                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4878                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29639                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        65554                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15072                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            80626                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5755236909                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1318975499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7074212408                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        90315                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         110265                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.725837                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.755489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.731202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87793.832703                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87511.644042                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87741.081140                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          251                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          303                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           554                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        65303                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14769                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        80072                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5086475925                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1156289001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6242764926                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.723058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.740301                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.726178                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77890.386736                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78291.624416                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77964.393621                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9935650                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      9940234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19875884                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     84824343                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     84539535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       169363878                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 9850655804535                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 9832287736170                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 19682943540705                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     94759993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     94479769                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     189239762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.895149                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.894790                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.894970                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 116130.057200                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116304.019607                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116216.892133                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      2549295                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      2529235                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      5078530                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     82275048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     82010300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    164285348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 8855307270204                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 8840332925999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 17695640196203                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.868247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.868020                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.868133                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 107630.533017                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 107795.397968                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107712.832651                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu1.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               4                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu1.data       244997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       244997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu1.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 61249.250000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 61249.250000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.166667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        20500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   585193314                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 538674750                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.086357                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.713352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.006616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.271444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.073440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.933277                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.354896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.144866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.141772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.358332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3651941598                       # Number of tag accesses
system.l2.tags.data_accesses               3651941598                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4179392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    5379663616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        945216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    5358414528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  12961261696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        23704464448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4179392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       945216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5124608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    711670080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       711670080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          65303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       84057244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       83725227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    202519714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           370382257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     11119845                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           11119845                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1266489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1630209282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           286431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1623770132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3927674782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7183207114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1266489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       286431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1552919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      215658683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            215658683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      215658683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1266489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1630209282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          286431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1623770132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3927674782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7398865797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   9942787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     65303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  83417137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  83130629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 201872147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000256165750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       620718                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       620718                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           457492610                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9386967                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   370382256                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   11127439                       # Number of write requests accepted
system.mem_ctrls.readBursts                 370382256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 11127439                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1882271                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1184652                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          21574866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          21798364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          23038154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          23785811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          24324115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          24474728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          24064116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          23745374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          23113386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          22718845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         22608981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         23285369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         22379560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         22869693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         22340539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         22378084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            616303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            614696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            591710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            621052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            635592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            641190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            616499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            616225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            647090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            616985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           640534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           617846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           616786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           616472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           616903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           616904                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 18631167454397                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1842499925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            25540542173147                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50559.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69309.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                243368212                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9245737                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             370382256                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             11127439                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5165721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 9587939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                15680517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                22280805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                30215546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                37667818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                40315443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                37615099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                33075004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                27552959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               24461457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               35016303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               23991586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                9505094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                6726886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                4814682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                2995531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1387446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 304979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 139170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 253955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 305642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 315764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 322495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 329310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 336288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 342428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 347888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 354035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 363616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 357478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 357163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 358412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 359148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 360380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 362049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  44494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  30234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  28291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  27718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  27769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  28076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                 113212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 208207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 263538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 283838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 289328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 288772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 286918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 285453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 283654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 282955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 281374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 279646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 278018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 276158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 274837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 287352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  54929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    125828824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.486405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.385765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   175.543232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     12271344      9.75%      9.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     85118529     67.65%     77.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     15927081     12.66%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      4853696      3.86%     93.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2350146      1.87%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1330429      1.06%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       717930      0.57%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       354988      0.28%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2904681      2.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    125828824                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       620718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     593.667390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    370.861051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    467.794522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         84235     13.57%     13.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255       171846     27.69%     41.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        62659     10.09%     51.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        10457      1.68%     53.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         9983      1.61%     54.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767        23328      3.76%     58.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895        44072      7.10%     65.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023        59343      9.56%     75.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151        58771      9.47%     84.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279        45991      7.41%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407        28090      4.53%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535        13536      2.18%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663         5649      0.91%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791         1927      0.31%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          617      0.10%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047          166      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           37      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        620718                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       620718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.018203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.016782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.228783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           615430     99.15%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1851      0.30%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2095      0.34%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              631      0.10%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              420      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              148      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               86      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               37      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        620718                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            23583999040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               120465344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               636338368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             23704464384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            712156096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7146.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       192.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7183.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    215.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        57.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    55.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3299983309000                       # Total gap between requests
system.mem_ctrls.avgGap                       8649.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4179392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   5338696768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       945216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   5320360256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  12919817408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    636338368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1266488.783743148670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1617795022.931038618088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 286430.529180934478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1612238476.241718292236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3915115843.462752819061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 192830776.758298873901                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        65303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     84057244                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14769                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     83725227                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    202519713                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     11127439                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2378949721                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5594021290546                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    542129716                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5593732595804                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 14349867207360                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 90496147271404                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36429.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66550.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36707.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66810.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     70856.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8132702.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         443952083820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         235966132380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1297298422980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        26045294400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     260497954080.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1489162727730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13161865920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3766084481310                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1141.243452                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  12108091691                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 110193720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3177681617809                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         454465712400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         241554254700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1333791469920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        25856053740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     260497954080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1491364632600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11307630240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3818837707680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1157.229359                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7294655171                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 110193720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3182495054329                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1114                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          558                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7641983.870968                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9130932.455059                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          558    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     59025500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            558                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3295719202500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   4264227000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    272431847                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       272431847                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    272431847                       # number of overall hits
system.cpu1.icache.overall_hits::total      272431847                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22264                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22264                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22264                       # number of overall misses
system.cpu1.icache.overall_misses::total        22264                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1570267500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1570267500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1570267500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1570267500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    272454111                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    272454111                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    272454111                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    272454111                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000082                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000082                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70529.442149                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70529.442149                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70529.442149                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70529.442149                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          604                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          151                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19950                       # number of writebacks
system.cpu1.icache.writebacks::total            19950                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2314                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2314                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2314                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2314                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19950                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19950                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19950                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19950                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1404870000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1404870000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1404870000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1404870000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000073                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000073                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70419.548872                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70419.548872                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70419.548872                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70419.548872                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19950                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    272431847                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      272431847                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22264                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22264                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1570267500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1570267500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    272454111                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    272454111                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000082                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70529.442149                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70529.442149                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2314                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2314                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19950                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19950                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1404870000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1404870000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70419.548872                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70419.548872                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          274583316                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19982                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         13741.533180                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        544928172                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       544928172                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    395985305                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       395985305                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    395985305                       # number of overall hits
system.cpu1.dcache.overall_hits::total      395985305                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    264976803                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     264976803                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    264976803                       # number of overall misses
system.cpu1.dcache.overall_misses::total    264976803                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 23133867213284                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 23133867213284                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 23133867213284                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 23133867213284                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    660962108                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    660962108                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    660962108                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    660962108                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.400896                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.400896                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.400896                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.400896                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87305.254465                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87305.254465                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87305.254465                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87305.254465                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3680912790                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1371075                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         61970391                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          23812                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.397927                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    57.579162                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     98577728                       # number of writebacks
system.cpu1.dcache.writebacks::total         98577728                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    165963513                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    165963513                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    165963513                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    165963513                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     99013290                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     99013290                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     99013290                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     99013290                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 10467978179856                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 10467978179856                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 10467978179856                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 10467978179856                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.149802                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.149802                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.149802                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.149802                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 105722.960825                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105722.960825                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 105722.960825                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105722.960825                       # average overall mshr miss latency
system.cpu1.dcache.replacements              98577578                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    345012543                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      345012543                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    236500833                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    236500833                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 20772566171000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 20772566171000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    581513376                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    581513376                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.406699                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.406699                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87832.951400                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87832.951400                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    141632721                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    141632721                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     94868112                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     94868112                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 10134777514000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 10134777514000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.163140                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.163140                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106830.180346                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106830.180346                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     50972762                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      50972762                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     28475970                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     28475970                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 2361301042284                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2361301042284                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     79448732                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     79448732                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.358419                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.358419                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82922.584982                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82922.584982                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     24330792                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     24330792                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4145178                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4145178                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 333200665856                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 333200665856                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052174                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052174                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 80382.715979                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 80382.715979                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3839                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3839                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          844                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          844                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     32756500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     32756500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.180226                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.180226                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38811.018957                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38811.018957                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          720                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          720                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          124                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          124                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1436500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1436500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.026479                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.026479                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11584.677419                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11584.677419                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2286                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2286                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1767                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1767                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     10010000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     10010000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4053                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4053                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.435973                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.435973                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5664.968874                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5664.968874                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1766                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1766                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      8244000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8244000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.435727                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.435727                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4668.176670                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4668.176670                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2037                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2037                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       584592                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       584592                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   9775622500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   9775622500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       586629                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       586629                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.996528                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.996528                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 16722.128425                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 16722.128425                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       584592                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       584592                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   9191030500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   9191030500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.996528                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.996528                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 15722.128425                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 15722.128425                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.939688                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          495844212                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         99241544                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.996337                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.939688                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998115                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998115                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1422356459                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1422356459                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3299983429500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         190135309                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     25538573                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    183176322                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       527555990                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        301395835                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             492                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          842477                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3025                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         845502                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8778803                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8778803                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        110265                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    190025044                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            6                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            6                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       270945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    297950819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        59850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    296982806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             595264420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11560320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  12660866496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2553600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12619663616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            25294644032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       841922526                       # Total snoops (count)
system.tol2bus.snoopTraffic                 793675456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1040566499                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.177982                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.387601                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              857409274     82.40%     82.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1              181112295     17.41%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2044930      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1040566499                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       397388051822                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      149730914700                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         135576292                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      149232878804                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30070708                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           738264                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
