--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml svec_top_fmc_tdc.twx svec_top_fmc_tdc.ncd -o
svec_top_fmc_tdc.twr svec_top_fmc_tdc.pcf

Design file:              svec_top_fmc_tdc.ncd
Physical constraint file: svec_top_fmc_tdc.pcf
Device,package,speed:     xc6slx150t,fgg900,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_125m_gtp_n_i = PERIOD TIMEGRP "clk_125m_gtp_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_gtp_n_i = PERIOD TIMEGRP "clk_125m_gtp_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y1.CLK11
  Clock network: clk_125m_gtp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_gtp_p_i = PERIOD TIMEGRP "clk_125m_gtp_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_gtp_p_i = PERIOD TIMEGRP "clk_125m_gtp_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y1.CLK11
  Clock network: clk_125m_gtp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP 
"clk_125m_pllref_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP "clk_125m_pllref_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK20
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK21
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP 
"clk_125m_pllref_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9020 paths analyzed, 1721 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.029ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_f/sync0 (SLICE_X28Y131.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_f/sync0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.144ns (Levels of Logic = 0)
  Clock Path Skew:      -0.034ns (0.786 - 0.820)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_f/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y147.BQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_catch_disparity
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/timestamp_trigger_p_a_o
    SLICE_X28Y131.AX     net (fanout=3)        2.617   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/timestamp_trigger_p_a_o
    SLICE_X28Y131.CLK    Tdick                 0.136   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_f/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_f/sync0
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (0.527ns logic, 2.617ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_6 (SLICE_X69Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.909ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (0.822 - 0.907)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y128.AQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_en/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X43Y91.B1      net (fanout=7)        3.614   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X43Y91.B       Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o1
    SLICE_X69Y87.SR      net (fanout=13)       2.143   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
    SLICE_X69Y87.CLK     Tsrck                 0.446   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<6>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_6
    -------------------------------------------------  ---------------------------
    Total                                      6.909ns (1.152ns logic, 5.757ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.210ns (Levels of Logic = 1)
  Clock Path Skew:      -0.204ns (0.733 - 0.937)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y86.AQ      Tcko                  0.408   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o
    SLICE_X43Y91.B4      net (fanout=2)        0.954   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o
    SLICE_X43Y91.B       Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o1
    SLICE_X69Y87.SR      net (fanout=13)       2.143   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
    SLICE_X69Y87.CLK     Tsrck                 0.446   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<6>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_6
    -------------------------------------------------  ---------------------------
    Total                                      4.210ns (1.113ns logic, 3.097ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_5 (SLICE_X69Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.885ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (0.822 - 0.907)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y128.AQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_en/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X43Y91.B1      net (fanout=7)        3.614   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X43Y91.B       Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o1
    SLICE_X69Y87.SR      net (fanout=13)       2.143   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
    SLICE_X69Y87.CLK     Tsrck                 0.422   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<6>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_5
    -------------------------------------------------  ---------------------------
    Total                                      6.885ns (1.128ns logic, 5.757ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.186ns (Levels of Logic = 1)
  Clock Path Skew:      -0.204ns (0.733 - 0.937)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y86.AQ      Tcko                  0.408   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o
    SLICE_X43Y91.B4      net (fanout=2)        0.954   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o
    SLICE_X43Y91.B       Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o1
    SLICE_X69Y87.SR      net (fanout=13)       2.143   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
    SLICE_X69Y87.CLK     Tsrck                 0.422   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<6>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_5
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (1.089ns logic, 3.097ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP "clk_125m_pllref_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_GTP/ch1_disp_pipe_1 (SLICE_X65Y151.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_GTP/ch1_disp_pipe_0 (FF)
  Destination:          U_GTP/ch1_disp_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_GTP/ch1_disp_pipe_0 to U_GTP/ch1_disp_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y151.AQ     Tcko                  0.198   U_GTP/ch1_disp_pipe<1>
                                                       U_GTP/ch1_disp_pipe_0
    SLICE_X65Y151.BX     net (fanout=1)        0.136   U_GTP/ch1_disp_pipe<0>
    SLICE_X65Y151.CLK    Tckdi       (-Th)    -0.059   U_GTP/ch1_disp_pipe<1>
                                                       U_GTP/ch1_disp_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_x_6 (SLICE_X59Y142.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_6 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_x_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_6 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_x_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y142.CQ     Tcko                  0.200   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm<6>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_6
    SLICE_X59Y142.CX     net (fanout=1)        0.138   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm<6>
    SLICE_X59Y142.CLK    Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_x<6>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_x_6
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_x_2 (SLICE_X59Y143.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_x_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y143.CQ     Tcko                  0.200   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_2
    SLICE_X59Y143.CX     net (fanout=1)        0.138   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm<2>
    SLICE_X59Y143.CLK    Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_x<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_x_2
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP "clk_125m_pllref_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK20
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK21
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc1_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc1_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y38.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X5Y38.CLKB
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y40.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 454303 paths analyzed, 10004 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.749ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14 (SLICE_X105Y152.A1), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_1 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.691ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.234 - 0.257)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_1 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y148.BQ    Tcko                  0.408   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<0>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_1
    SLICE_X107Y141.A5    net (fanout=53)       1.320   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
    SLICE_X107Y141.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0786<7>11
    SLICE_X107Y141.B4    net (fanout=14)       0.733   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0786<7>1
    SLICE_X107Y141.BMUX  Tilo                  0.313   cmp_tdc1/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0838<7>1
    SLICE_X105Y133.B2    net (fanout=23)       1.134   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0838
    SLICE_X105Y133.B     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out72
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out721
    SLICE_X105Y152.A1    net (fanout=1)        2.943   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out72
    SLICE_X105Y152.CLK   Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7218
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    -------------------------------------------------  ---------------------------
    Total                                      7.691ns (1.561ns logic, 6.130ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.666ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.234 - 0.257)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y148.CQ    Tcko                  0.408   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<0>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X104Y146.A6    net (fanout=9)        0.693   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X104Y146.A     Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_2<4>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0745<7>11
    SLICE_X106Y136.A1    net (fanout=13)       1.800   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0745<7>1
    SLICE_X106Y136.A     Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/irq_tstamp_threshold<31>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10811
    SLICE_X105Y133.B6    net (fanout=12)       0.833   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1081
    SLICE_X105Y133.B     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out72
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out721
    SLICE_X105Y152.A1    net (fanout=1)        2.943   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out72
    SLICE_X105Y152.CLK   Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7218
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    -------------------------------------------------  ---------------------------
    Total                                      7.666ns (1.397ns logic, 6.269ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_1 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.648ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.234 - 0.257)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_1 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y148.BQ    Tcko                  0.408   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<0>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_1
    SLICE_X107Y141.A5    net (fanout=53)       1.320   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<1>
    SLICE_X107Y141.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0786<7>11
    SLICE_X107Y141.B4    net (fanout=14)       0.733   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0786<7>1
    SLICE_X107Y141.B     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0845<7>1
    SLICE_X105Y133.B3    net (fanout=23)       1.145   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0845
    SLICE_X105Y133.B     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out72
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out721
    SLICE_X105Y152.A1    net (fanout=1)        2.943   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out72
    SLICE_X105Y152.CLK   Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7218
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    -------------------------------------------------  ---------------------------
    Total                                      7.648ns (1.507ns logic, 6.141ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/deactivate_chan_8 (SLICE_X112Y157.CX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_xwb_reg/r_master_dat_8 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/deactivate_chan_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.570ns (Levels of Logic = 1)
  Clock Path Skew:      -0.141ns (0.619 - 0.760)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_xwb_reg/r_master_dat_8 to cmp_tdc1/cmp_tdc_core/reg_control_block/deactivate_chan_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y103.AQ    Tcko                  0.447   cmp_tdc1/cmp_xwb_reg/r_master_dat<11>
                                                       cmp_tdc1/cmp_xwb_reg/r_master_dat_8
    SLICE_X108Y141.D4    net (fanout=5)        3.336   cmp_tdc1/cmp_xwb_reg/r_master_dat<8>
    SLICE_X108Y141.DMUX  Tilo                  0.261   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_4<3>
                                                       cmp_tdc1/cmp_sdb_crossbar/crossbar/master_oe[1]_dat<8>1
    SLICE_X112Y157.CX    net (fanout=17)       3.440   cmp_tdc1/cnx_master_out[1]_dat<8>
    SLICE_X112Y157.CLK   Tdick                 0.086   cmp_tdc1/cmp_tdc_core/reg_control_block/deactivate_chan<9>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/deactivate_chan_8
    -------------------------------------------------  ---------------------------
    Total                                      7.570ns (0.794ns logic, 6.776ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/deactivate_chan_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.302ns (Levels of Logic = 1)
  Clock Path Skew:      -0.093ns (0.619 - 0.712)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc1/cmp_tdc_core/reg_control_block/deactivate_chan_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y122.CQ    Tcko                  0.391   cmp_tdc1/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc1/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X108Y141.D2    net (fanout=104)      2.124   cmp_tdc1/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X108Y141.DMUX  Tilo                  0.261   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_4<3>
                                                       cmp_tdc1/cmp_sdb_crossbar/crossbar/master_oe[1]_dat<8>1
    SLICE_X112Y157.CX    net (fanout=17)       3.440   cmp_tdc1/cnx_master_out[1]_dat<8>
    SLICE_X112Y157.CLK   Tdick                 0.086   cmp_tdc1/cmp_tdc_core/reg_control_block/deactivate_chan<9>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/deactivate_chan_8
    -------------------------------------------------  ---------------------------
    Total                                      6.302ns (0.738ns logic, 5.564ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23 (SLICE_X103Y153.C6), 541 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.680ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.234 - 0.259)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y147.BQ    Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4
    SLICE_X108Y147.A1    net (fanout=38)       1.895   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
    SLICE_X108Y147.A     Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_7<27>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0635<7>1
    SLICE_X111Y146.A5    net (fanout=33)       0.615   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0635
    SLICE_X111Y146.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_7<23>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19210
    SLICE_X110Y149.A4    net (fanout=1)        0.863   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1929
    SLICE_X110Y149.A     Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_1<23>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19214
    SLICE_X105Y153.D6    net (fanout=1)        0.783   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19213
    SLICE_X105Y153.D     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/acam_timing_block/err_flag_synch<1>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19215
    SLICE_X105Y153.C6    net (fanout=1)        0.118   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19214
    SLICE_X105Y153.C     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/acam_timing_block/err_flag_synch<1>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19216
    SLICE_X103Y153.D5    net (fanout=1)        1.131   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19215
    SLICE_X103Y153.D     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<23>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19218_SW0
    SLICE_X103Y153.C6    net (fanout=1)        0.118   N2741
    SLICE_X103Y153.CLK   Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<23>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19218
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (2.157ns logic, 5.523ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.616ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.234 - 0.259)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y147.BQ    Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4
    SLICE_X108Y147.C5    net (fanout=38)       1.918   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
    SLICE_X108Y147.C     Tilo                  0.204   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_7<27>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out11111
    SLICE_X111Y146.A6    net (fanout=32)       0.527   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1111
    SLICE_X111Y146.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_7<23>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19210
    SLICE_X110Y149.A4    net (fanout=1)        0.863   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1929
    SLICE_X110Y149.A     Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_1<23>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19214
    SLICE_X105Y153.D6    net (fanout=1)        0.783   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19213
    SLICE_X105Y153.D     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/acam_timing_block/err_flag_synch<1>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19215
    SLICE_X105Y153.C6    net (fanout=1)        0.118   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19214
    SLICE_X105Y153.C     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/acam_timing_block/err_flag_synch<1>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19216
    SLICE_X103Y153.D5    net (fanout=1)        1.131   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19215
    SLICE_X103Y153.D     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<23>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19218_SW0
    SLICE_X103Y153.C6    net (fanout=1)        0.118   N2741
    SLICE_X103Y153.CLK   Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<23>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19218
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23
    -------------------------------------------------  ---------------------------
    Total                                      7.616ns (2.158ns logic, 5.458ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.601ns (Levels of Logic = 7)
  Clock Path Skew:      -0.032ns (0.607 - 0.639)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y142.BQ    Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3
    SLICE_X108Y148.B2    net (fanout=47)       1.199   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<3>
    SLICE_X108Y148.B     Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_5<21>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0658<7>1
    SLICE_X110Y149.D1    net (fanout=30)       1.851   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0658
    SLICE_X110Y149.D     Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_1<23>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1929
    SLICE_X110Y149.A3    net (fanout=1)        0.298   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1928
    SLICE_X110Y149.A     Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_1<23>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19214
    SLICE_X105Y153.D6    net (fanout=1)        0.783   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19213
    SLICE_X105Y153.D     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/acam_timing_block/err_flag_synch<1>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19215
    SLICE_X105Y153.C6    net (fanout=1)        0.118   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19214
    SLICE_X105Y153.C     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/acam_timing_block/err_flag_synch<1>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19216
    SLICE_X103Y153.D5    net (fanout=1)        1.131   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19215
    SLICE_X103Y153.D     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<23>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19218_SW0
    SLICE_X103Y153.C6    net (fanout=1)        0.118   N2741
    SLICE_X103Y153.CLK   Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<23>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out19218
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_23
    -------------------------------------------------  ---------------------------
    Total                                      7.601ns (2.103ns logic, 5.498ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA_1 (SLICE_X86Y120.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA_0 (FF)
  Destination:          cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_125m_clk rising at 8.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA_0 to cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y120.BQ     Tcko                  0.200   cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA<0>
                                                       cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA_0
    SLICE_X86Y120.B5     net (fanout=1)        0.070   cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA<0>
    SLICE_X86Y120.CLK    Tah         (-Th)    -0.121   cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA<0>
                                                       cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/Mmux_bus_status_ctrl.cSDA[0]_GND_804_o_mux_6_OUT21
                                                       cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA_1
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset_20 (SLICE_X107Y105.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_20 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         tdc1_125m_clk rising at 8.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_20 to cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y105.AQ    Tcko                  0.200   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter<23>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter_20
    SLICE_X107Y105.AX    net (fanout=4)        0.144   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_counter/counter<20>
    SLICE_X107Y105.CLK   Tckdi       (-Th)    -0.059   cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset<23>
                                                       cmp_tdc1/cmp_tdc_core/start_retrigger_block/retrig_nb_offset_20
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/dscl_oen (SLICE_X75Y122.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen (FF)
  Destination:          cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/dscl_oen (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         tdc1_125m_clk rising at 8.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen to cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/dscl_oen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y122.AQ     Tcko                  0.200   cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/c_state_FSM_FFd1
                                                       cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen
    SLICE_X75Y122.AX     net (fanout=4)        0.146   cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen
    SLICE_X75Y122.CLK    Tckdi       (-Th)    -0.059   cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/dscl_oen
                                                       cmp_tdc1/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/dscl_oen
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.259ns logic, 0.146ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y38.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X5Y38.CLKB
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y40.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP 
"tdc2_125m_clk_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP "tdc2_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y30.CLKB
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc2_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 454235 paths analyzed, 9896 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.724ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_12 (SLICE_X40Y22.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.742ns (Levels of Logic = 3)
  Clock Path Skew:      0.053ns (0.869 - 0.816)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y42.CQ      Tcko                  0.408   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X49Y26.B3      net (fanout=104)      2.627   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X49Y26.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<6>1
    SLICE_X47Y31.D3      net (fanout=2)        0.911   cmp_tdc2/cnx_master_out[1]_adr<6>
    SLICE_X47Y31.D       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<27>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X42Y29.B5      net (fanout=4)        1.490   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X42Y29.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7<0>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0487_inv1
    SLICE_X40Y22.CE      net (fanout=7)        1.252   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0487_inv
    SLICE_X40Y22.CLK     Tceck                 0.331   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_12
    -------------------------------------------------  ---------------------------
    Total                                      7.742ns (1.462ns logic, 6.280ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.703ns (Levels of Logic = 3)
  Clock Path Skew:      0.053ns (0.869 - 0.816)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y42.CQ      Tcko                  0.408   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X49Y26.B3      net (fanout=104)      2.627   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X49Y26.BMUX    Tilo                  0.313   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<8>1
    SLICE_X47Y31.D5      net (fanout=3)        0.818   cmp_tdc2/cnx_master_out[1]_adr<8>
    SLICE_X47Y31.D       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<27>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X42Y29.B5      net (fanout=4)        1.490   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X42Y29.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7<0>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0487_inv1
    SLICE_X40Y22.CE      net (fanout=7)        1.252   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0487_inv
    SLICE_X40Y22.CLK     Tceck                 0.331   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_12
    -------------------------------------------------  ---------------------------
    Total                                      7.703ns (1.516ns logic, 6.187ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_xwb_reg/r_master_we (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.554ns (Levels of Logic = 3)
  Clock Path Skew:      0.060ns (0.869 - 0.809)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_xwb_reg/r_master_we to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y52.AQ      Tcko                  0.391   cmp_tdc2/cmp_xwb_reg/r_master_we
                                                       cmp_tdc2/cmp_xwb_reg/r_master_we
    SLICE_X49Y26.C4      net (fanout=31)       2.143   cmp_tdc2/cmp_xwb_reg/r_master_we
    SLICE_X49Y26.CMUX    Tilo                  0.313   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_we1
    SLICE_X47Y31.D6      net (fanout=2)        1.170   cmp_tdc2/cnx_master_out[1]_we
    SLICE_X47Y31.D       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<27>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X42Y29.B5      net (fanout=4)        1.490   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X42Y29.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7<0>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0487_inv1
    SLICE_X40Y22.CE      net (fanout=7)        1.252   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0487_inv
    SLICE_X40Y22.CLK     Tceck                 0.331   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_12
    -------------------------------------------------  ---------------------------
    Total                                      7.554ns (1.499ns logic, 6.055ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_20 (SLICE_X52Y26.A5), 541 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.643ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.239 - 0.256)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y27.AQ      Tcko                  0.408   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2
    SLICE_X46Y26.C2      net (fanout=40)       1.824   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<2>
    SLICE_X46Y26.CMUX    Tilo                  0.343   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out10931_G
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out10931
    SLICE_X45Y25.B4      net (fanout=22)       1.985   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1093
    SLICE_X45Y25.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15613
    SLICE_X45Y25.A5      net (fanout=1)        0.187   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15612
    SLICE_X45Y25.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15614
    SLICE_X55Y25.B5      net (fanout=1)        0.631   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15613
    SLICE_X55Y25.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_5<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15615
    SLICE_X55Y25.A5      net (fanout=1)        0.187   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15614
    SLICE_X55Y25.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_5<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15616
    SLICE_X52Y26.B6      net (fanout=1)        0.328   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15615
    SLICE_X52Y26.B       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<20>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15618_SW0
    SLICE_X52Y26.A5      net (fanout=1)        0.222   N2713
    SLICE_X52Y26.CLK     Tas                   0.289   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<20>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15618
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_20
    -------------------------------------------------  ---------------------------
    Total                                      7.643ns (2.279ns logic, 5.364ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_6 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.281ns (Levels of Logic = 8)
  Clock Path Skew:      -0.014ns (0.239 - 0.253)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_6 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y26.AQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_6
    SLICE_X48Y26.B5      net (fanout=9)        0.773   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<6>
    SLICE_X48Y26.B       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_2<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0563<7>11
    SLICE_X46Y26.C6      net (fanout=11)       0.503   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0563<7>1
    SLICE_X46Y26.CMUX    Tilo                  0.343   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out10931_G
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out10931
    SLICE_X45Y25.B4      net (fanout=22)       1.985   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1093
    SLICE_X45Y25.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15613
    SLICE_X45Y25.A5      net (fanout=1)        0.187   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15612
    SLICE_X45Y25.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15614
    SLICE_X55Y25.B5      net (fanout=1)        0.631   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15613
    SLICE_X55Y25.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_5<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15615
    SLICE_X55Y25.A5      net (fanout=1)        0.187   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15614
    SLICE_X55Y25.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_5<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15616
    SLICE_X52Y26.B6      net (fanout=1)        0.328   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15615
    SLICE_X52Y26.B       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<20>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15618_SW0
    SLICE_X52Y26.A5      net (fanout=1)        0.222   N2713
    SLICE_X52Y26.CLK     Tas                   0.289   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<20>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15618
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_20
    -------------------------------------------------  ---------------------------
    Total                                      7.281ns (2.465ns logic, 4.816ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.253ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.239 - 0.256)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y27.CQ      Tcko                  0.408   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X48Y26.B6      net (fanout=9)        0.728   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X48Y26.B       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_2<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0563<7>11
    SLICE_X46Y26.C6      net (fanout=11)       0.503   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0563<7>1
    SLICE_X46Y26.CMUX    Tilo                  0.343   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out10931_G
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out10931
    SLICE_X45Y25.B4      net (fanout=22)       1.985   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1093
    SLICE_X45Y25.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15613
    SLICE_X45Y25.A5      net (fanout=1)        0.187   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15612
    SLICE_X45Y25.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15614
    SLICE_X55Y25.B5      net (fanout=1)        0.631   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15613
    SLICE_X55Y25.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_5<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15615
    SLICE_X55Y25.A5      net (fanout=1)        0.187   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15614
    SLICE_X55Y25.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_5<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15616
    SLICE_X52Y26.B6      net (fanout=1)        0.328   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15615
    SLICE_X52Y26.B       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<20>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15618_SW0
    SLICE_X52Y26.A5      net (fanout=1)        0.222   N2713
    SLICE_X52Y26.CLK     Tas                   0.289   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<20>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out15618
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_20
    -------------------------------------------------  ---------------------------
    Total                                      7.253ns (2.482ns logic, 4.771ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_0 (SLICE_X40Y22.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.707ns (Levels of Logic = 3)
  Clock Path Skew:      0.053ns (0.869 - 0.816)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y42.CQ      Tcko                  0.408   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X49Y26.B3      net (fanout=104)      2.627   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X49Y26.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<6>1
    SLICE_X47Y31.D3      net (fanout=2)        0.911   cmp_tdc2/cnx_master_out[1]_adr<6>
    SLICE_X47Y31.D       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<27>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X42Y29.B5      net (fanout=4)        1.490   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X42Y29.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7<0>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0487_inv1
    SLICE_X40Y22.CE      net (fanout=7)        1.252   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0487_inv
    SLICE_X40Y22.CLK     Tceck                 0.296   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_0
    -------------------------------------------------  ---------------------------
    Total                                      7.707ns (1.427ns logic, 6.280ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.668ns (Levels of Logic = 3)
  Clock Path Skew:      0.053ns (0.869 - 0.816)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y42.CQ      Tcko                  0.408   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X49Y26.B3      net (fanout=104)      2.627   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X49Y26.BMUX    Tilo                  0.313   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<8>1
    SLICE_X47Y31.D5      net (fanout=3)        0.818   cmp_tdc2/cnx_master_out[1]_adr<8>
    SLICE_X47Y31.D       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<27>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X42Y29.B5      net (fanout=4)        1.490   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X42Y29.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7<0>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0487_inv1
    SLICE_X40Y22.CE      net (fanout=7)        1.252   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0487_inv
    SLICE_X40Y22.CLK     Tceck                 0.296   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_0
    -------------------------------------------------  ---------------------------
    Total                                      7.668ns (1.481ns logic, 6.187ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_xwb_reg/r_master_we (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.519ns (Levels of Logic = 3)
  Clock Path Skew:      0.060ns (0.869 - 0.809)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_xwb_reg/r_master_we to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y52.AQ      Tcko                  0.391   cmp_tdc2/cmp_xwb_reg/r_master_we
                                                       cmp_tdc2/cmp_xwb_reg/r_master_we
    SLICE_X49Y26.C4      net (fanout=31)       2.143   cmp_tdc2/cmp_xwb_reg/r_master_we
    SLICE_X49Y26.CMUX    Tilo                  0.313   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_we1
    SLICE_X47Y31.D6      net (fanout=2)        1.170   cmp_tdc2/cnx_master_out[1]_we
    SLICE_X47Y31.D       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<27>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0483_inv11
    SLICE_X42Y29.B5      net (fanout=4)        1.490   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0483_inv1
    SLICE_X42Y29.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7<0>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0487_inv1
    SLICE_X40Y22.CE      net (fanout=7)        1.252   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0487_inv
    SLICE_X40Y22.CLK     Tceck                 0.296   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9_0
    -------------------------------------------------  ---------------------------
    Total                                      7.519ns (1.464ns logic, 6.055ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1 (RAMB8_X2Y31.ADDRBRDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/r_idx_bnry_3 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         tdc2_125m_clk rising at 8.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/r_idx_bnry_3 to cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X43Y62.CQ          Tcko                  0.198   cmp_tdc2_clks_crossing/mfifo/r_idx_bnry<3>
                                                           cmp_tdc2_clks_crossing/mfifo/r_idx_bnry_3
    RAMB8_X2Y31.ADDRBRDADDR8 net (fanout=5)        0.136   cmp_tdc2_clks_crossing/mfifo/r_idx_bnry<3>
    RAMB8_X2Y31.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
                                                           cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
    -----------------------------------------------------  ---------------------------
    Total                                          0.268ns (0.132ns logic, 0.136ns route)
                                                           (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1 (RAMB8_X2Y31.ADDRBRDADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/r_idx_bnry_1 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         tdc2_125m_clk rising at 8.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/r_idx_bnry_1 to cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X43Y62.BQ          Tcko                  0.198   cmp_tdc2_clks_crossing/mfifo/r_idx_bnry<3>
                                                           cmp_tdc2_clks_crossing/mfifo/r_idx_bnry_1
    RAMB8_X2Y31.ADDRBRDADDR6 net (fanout=7)        0.170   cmp_tdc2_clks_crossing/mfifo/r_idx_bnry<1>
    RAMB8_X2Y31.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
                                                           cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
    -----------------------------------------------------  ---------------------------
    Total                                          0.302ns (0.132ns logic, 0.170ns route)
                                                           (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1 (RAMB8_X2Y31.ADDRBRDADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/r_idx_bnry_0 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         tdc2_125m_clk rising at 8.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/r_idx_bnry_0 to cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X43Y62.AQ          Tcko                  0.198   cmp_tdc2_clks_crossing/mfifo/r_idx_bnry<3>
                                                           cmp_tdc2_clks_crossing/mfifo/r_idx_bnry_0
    RAMB8_X2Y31.ADDRBRDADDR5 net (fanout=8)        0.183   cmp_tdc2_clks_crossing/mfifo/r_idx_bnry<0>
    RAMB8_X2Y31.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
                                                           cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
    -----------------------------------------------------  ---------------------------
    Total                                          0.315ns (0.132ns logic, 0.183ns route)
                                                           (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y30.CLKB
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc2_125m_clk" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc2_125m_clk" TO 
TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.053ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_2 (SLICE_X44Y92.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_wrabbit_synch/clk_aux_lock_en_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.053ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_wrabbit_synch/clk_aux_lock_en_1 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y38.BQ      Tcko                  0.391   cmp_tdc2/cmp_wrabbit_synch/clk_aux_lock_en<1>
                                                       cmp_tdc2/cmp_wrabbit_synch/clk_aux_lock_en_1
    SLICE_X44Y92.B5      net (fanout=2)        3.757   cmp_tdc2/cmp_wrabbit_synch/clk_aux_lock_en<1>
    SLICE_X44Y92.B       Tilo                  0.203   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[4]_rddata_reg[31]_wide_mux_8_OUT263
    SLICE_X44Y92.A3      net (fanout=1)        0.413   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rwaddr_reg[4]_rddata_reg[31]_wide_mux_8_OUT<2>
    SLICE_X44Y92.CLK     Tas                   0.289   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_2_dpot
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.053ns (0.883ns logic, 4.170ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/dac_word_14 (SLICE_X68Y56.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    16.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_14 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/dac_word_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.223ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_14 to cmp_tdc2_clks_rsts_mgment/dac_word_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.CQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_14
    SLICE_X68Y56.C4      net (fanout=2)        2.543   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<14>
    SLICE_X68Y56.CLK     Tas                   0.289   cmp_tdc2_clks_rsts_mgment/dac_word<15>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT61
                                                       cmp_tdc2_clks_rsts_mgment/dac_word_14
    -------------------------------------------------  ---------------------------
    Total                                      3.223ns (0.680ns logic, 2.543ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/dac_word_10 (SLICE_X66Y43.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    16.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_10 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/dac_word_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.027ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_10 to cmp_tdc2_clks_rsts_mgment/dac_word_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.CQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_10
    SLICE_X66Y43.C6      net (fanout=2)        2.295   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<10>
    SLICE_X66Y43.CLK     Tas                   0.341   cmp_tdc2_clks_rsts_mgment/dac_word<11>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT25
                                                       cmp_tdc2_clks_rsts_mgment/dac_word_10
    -------------------------------------------------  ---------------------------
    Total                                      3.027ns (0.732ns logic, 2.295ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc2_125m_clk" TO TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/dac_word_19 (SLICE_X59Y36.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.613ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_19 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/dac_word_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_19 to cmp_tdc2_clks_rsts_mgment/dac_word_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y36.DMUX    Tshcko                0.238   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_19
    SLICE_X59Y36.B5      net (fanout=2)        0.220   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<19>
    SLICE_X59Y36.CLK     Tah         (-Th)    -0.155   cmp_tdc2_clks_rsts_mgment/dac_word<23>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT111
                                                       cmp_tdc2_clks_rsts_mgment/dac_word_19
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.393ns logic, 0.220ns route)
                                                       (64.1% logic, 35.9% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/dac_word_16 (SLICE_X59Y36.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.652ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_16 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/dac_word_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.652ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_16 to cmp_tdc2_clks_rsts_mgment/dac_word_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y36.AMUX    Tshcko                0.238   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_16
    SLICE_X59Y36.A4      net (fanout=2)        0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<16>
    SLICE_X59Y36.CLK     Tah         (-Th)    -0.155   cmp_tdc2_clks_rsts_mgment/dac_word<23>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT81
                                                       cmp_tdc2_clks_rsts_mgment/dac_word_16
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (0.393ns logic, 0.259ns route)
                                                       (60.3% logic, 39.7% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/dac_word_21 (SLICE_X59Y36.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.665ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_21 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/dac_word_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.665ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_21 to cmp_tdc2_clks_rsts_mgment/dac_word_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y36.BQ      Tcko                  0.200   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_21
    SLICE_X59Y36.C4      net (fanout=2)        0.310   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<21>
    SLICE_X59Y36.CLK     Tah         (-Th)    -0.155   cmp_tdc2_clks_rsts_mgment/dac_word<23>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT141
                                                       cmp_tdc2_clks_rsts_mgment/dac_word_21
    -------------------------------------------------  ---------------------------
    Total                                      0.665ns (0.355ns logic, 0.310ns route)
                                                       (53.4% logic, 46.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc2_125m_clk" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 20 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.530ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_wrabbit_synch/link_up_0 (SLICE_X53Y35.AX), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o (FF)
  Destination:          cmp_tdc2/cmp_wrabbit_synch/link_up_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o to cmp_tdc2/cmp_wrabbit_synch/link_up_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y119.DQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o
    SLICE_X52Y106.B5     net (fanout=4)        1.262   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o
    SLICE_X52Y106.B      Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/link_ok_o1
    SLICE_X53Y35.AX      net (fanout=8)        4.611   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
    SLICE_X53Y35.CLK     Tdick                 0.063   cmp_tdc2/cmp_wrabbit_synch/link_up<1>
                                                       cmp_tdc2/cmp_wrabbit_synch/link_up_0
    -------------------------------------------------  ---------------------------
    Total                                      6.530ns (0.657ns logic, 5.873ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2 (FF)
  Destination:          cmp_tdc2/cmp_wrabbit_synch/link_up_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.934ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2 to cmp_tdc2/cmp_wrabbit_synch/link_up_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y104.AQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2
    SLICE_X52Y106.B2     net (fanout=5)        0.666   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2
    SLICE_X52Y106.B      Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/link_ok_o1
    SLICE_X53Y35.AX      net (fanout=8)        4.611   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
    SLICE_X53Y35.CLK     Tdick                 0.063   cmp_tdc2/cmp_wrabbit_synch/link_up<1>
                                                       cmp_tdc2/cmp_wrabbit_synch/link_up_0
    -------------------------------------------------  ---------------------------
    Total                                      5.934ns (0.657ns logic, 5.277ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_11 (SLICE_X42Y26.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    15.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_wrabbit_synch/dac_p_c_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.099ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_wrabbit_synch/dac_p_c_1 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y44.BQ      Tcko                  0.447   cmp_tdc2/cmp_wrabbit_synch/dac_p_c<3>
                                                       cmp_tdc2/cmp_wrabbit_synch/dac_p_c_1
    SLICE_X45Y37.D2      net (fanout=3)        1.279   cmp_tdc2/cmp_wrabbit_synch/dac_p_c<1>
    SLICE_X45Y37.D       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out36
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out361
    SLICE_X42Y26.C2      net (fanout=1)        1.773   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out36
    SLICE_X42Y26.CLK     Tas                   0.341   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out3618
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_11
    -------------------------------------------------  ---------------------------
    Total                                      4.099ns (1.047ns logic, 3.052ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_12 (SLICE_X46Y32.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    16.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_wrabbit_synch/dac_p_c_2 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.947ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_wrabbit_synch/dac_p_c_2 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y44.CQ      Tcko                  0.447   cmp_tdc2/cmp_wrabbit_synch/dac_p_c<3>
                                                       cmp_tdc2/cmp_wrabbit_synch/dac_p_c_2
    SLICE_X49Y32.D5      net (fanout=3)        1.268   cmp_tdc2/cmp_wrabbit_synch/dac_p_c<2>
    SLICE_X49Y32.D       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out481
    SLICE_X51Y33.B4      net (fanout=2)        0.543   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out48
    SLICE_X51Y33.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/starting_utc<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out4816_SW1
    SLICE_X46Y32.A3      net (fanout=1)        0.830   N2031
    SLICE_X46Y32.CLK     Tas                   0.341   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out4817
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_12
    -------------------------------------------------  ---------------------------
    Total                                      3.947ns (1.306ns logic, 2.641ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "tdc2_125m_clk" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X44Y61.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_bnry_4 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y60.BQ      Tcko                  0.198   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_bnry_4
    SLICE_X44Y61.BI      net (fanout=3)        0.128   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<4>
    SLICE_X44Y61.CLK     Tdh         (-Th)    -0.029   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<2>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.227ns logic, 0.128ns route)
                                                       (63.9% logic, 36.1% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X44Y61.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_gray_2 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_gray_2 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y60.DQ      Tcko                  0.234   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_gray_2
    SLICE_X44Y61.DI      net (fanout=2)        0.121   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<2>
    SLICE_X44Y61.CLK     Tdh         (-Th)    -0.033   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<2>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.267ns logic, 0.121ns route)
                                                       (68.8% logic, 31.2% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X44Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_gray_1 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_gray_1 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y60.CQ      Tcko                  0.234   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_gray_1
    SLICE_X44Y61.AX      net (fanout=2)        0.225   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<1>
    SLICE_X44Y61.CLK     Tdh         (-Th)     0.070   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<2>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.164ns logic, 0.225ns route)
                                                       (42.2% logic, 57.8% route)
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc2_125m_clk_n_i|    5.053|         |         |         |
tdc2_125m_clk_p_i|    5.053|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_125m_pllref_n_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_125m_pllref_n_i|    7.029|         |    3.213|    1.561|
clk_125m_pllref_p_i|    7.029|         |    3.213|    1.561|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_125m_pllref_p_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_125m_pllref_n_i|    7.029|         |    3.213|    1.561|
clk_125m_pllref_p_i|    7.029|         |    3.213|    1.561|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc1_125m_clk_n_i|    7.749|         |         |         |
tdc1_125m_clk_p_i|    7.749|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc1_125m_clk_n_i|    7.749|         |         |         |
tdc1_125m_clk_p_i|    7.749|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    6.530|         |         |         |
tdc2_125m_clk_n_i|    7.724|         |         |         |
tdc2_125m_clk_p_i|    7.724|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    6.530|         |         |         |
tdc2_125m_clk_n_i|    7.724|         |         |         |
tdc2_125m_clk_p_i|    7.724|         |         |         |
-----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 917618 paths, 0 nets, and 26799 connections

Design statistics:
   Minimum period:   7.749ns{1}   (Maximum frequency: 129.049MHz)
   Maximum path delay from/to any node:   6.530ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 13 11:16:23 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 411 MB



