{
    "DRS.CHIP.DMODE": {
        "adr": 0,
        "permission": "rw",
        "mask": 2,
        "description": "set 1 = continuous domino, 0=single shot",
        "adr8": 0
    },
    "DRS.CHIP.STANDBY_MODE": {
        "adr": 0,
        "permission": "rw",
        "mask": 4,
        "description": "set 1 = shutdown drs",
        "adr8": 0
    },
    "DRS.CHIP.TRANSPARENT_MODE": {
        "adr": 0,
        "permission": "rw",
        "mask": 8,
        "description": "set 1 = transparent mode",
        "adr8": 0
    },
    "DRS.CHIP.DRS_PLL_LOCK": {
        "adr": 0,
        "permission": "r",
        "mask": 16,
        "description": "DRS PLL Locked",
        "adr8": 0
    },
    "DRS.CHIP.CHANNEL_CONFIG": {
        "adr": 0,
        "permission": "rw",
        "mask": 4278190080,
        "description": "Write Shift Register Configuration                             \\\\ # of chn - # of cells per ch - bit pattern                             \\\\ 8        - 1024              - 11111111b                             \\\\ 4        - 2048              - 01010101b                             \\\\ 2        - 4096              - 00010001b                             \\\\ 1        - 8192              - 00000001b",
        "adr8": 0
    },
    "DRS.CHIP.DTAP_FREQ": {
        "adr": 1,
        "permission": "r",
        "mask": 65535,
        "description": "Frequency of DTAP in units of 100Hz",
        "adr8": 4
    },
    "DRS.CHIP.CLK_IDELAY": {
        "adr": 2,
        "permission": "rw",
        "mask": 31,
        "description": "DRS CLK IDELAY Setting 0-31 in 78 ps increments",
        "adr8": 8
    },
    "DRS.CHIP.CYLON_MODE": {
        "adr": 3,
        "permission": "rw",
        "mask": 1,
        "description": "1 for cylon mode",
        "adr8": 12
    },
    "DRS.CHIP.LOSS_OF_LOCK": {
        "adr": 4,
        "permission": "r",
        "mask": 1,
        "description": "Raw reading of LOL signal",
        "adr8": 16
    },
    "DRS.CHIP.LOSS_OF_LOCK_STABLE": {
        "adr": 4,
        "permission": "r",
        "mask": 2,
        "description": "Loss of lock stable over the past ~second",
        "adr8": 16
    },
    "DRS.READOUT.ROI_MODE": {
        "adr": 16,
        "permission": "rw",
        "mask": 1,
        "description": "Set to 1 to enable Region of Interest Readout",
        "adr8": 64
    },
    "DRS.READOUT.BUSY": {
        "adr": 16,
        "permission": "r",
        "mask": 2,
        "description": "DRS is busy",
        "adr8": 64
    },
    "DRS.READOUT.ADC_LATENCY": {
        "adr": 16,
        "permission": "rw",
        "mask": 1008,
        "description": "Latency from first sr clock to when ADC data should be valid",
        "adr8": 64
    },
    "DRS.READOUT.SAMPLE_COUNT": {
        "adr": 16,
        "permission": "rw",
        "mask": 4190208,
        "description": "Number of samples to read out (0 to 1023)",
        "adr8": 64
    },
    "DRS.READOUT.EN_SPIKE_REMOVAL": {
        "adr": 16,
        "permission": "rw",
        "mask": 4194304,
        "description": "set 1 to enable spike removal",
        "adr8": 64
    },
    "DRS.READOUT.READOUT_MASK": {
        "adr": 17,
        "permission": "rw",
        "mask": 511,
        "description": "8 bit mask, set a bit to 1 to enable readout of that channel. 9th is auto-read if any channel is enabled *and* AUTO_9TH_CHANNEL set to 1",
        "adr8": 68
    },
    "DRS.READOUT.AUTO_9TH_CHANNEL": {
        "adr": 17,
        "permission": "rw",
        "mask": 512,
        "description": "Set to 1 to auto read the 9th channel",
        "adr8": 68
    },
    "DRS.READOUT.START": {
        "adr": 18,
        "permission": "w",
        "mask": 1,
        "description": "Write 1 to take the state machine out of idle mode",
        "adr8": 72
    },
    "DRS.READOUT.REINIT": {
        "adr": 19,
        "permission": "w",
        "mask": 1,
        "description": "Write 1 to reinitialize DRS state machine (restores to idle state)",
        "adr8": 76
    },
    "DRS.READOUT.CONFIGURE": {
        "adr": 20,
        "permission": "w",
        "mask": 1,
        "description": "Write 1 to configure the DRS. Should be done before data taking",
        "adr8": 80
    },
    "DRS.READOUT.DRS_RESET": {
        "adr": 21,
        "permission": "w",
        "mask": 1,
        "description": "Write 1 to completely reset the DRS state machine logic",
        "adr8": 84
    },
    "DRS.READOUT.DAQ_RESET": {
        "adr": 22,
        "permission": "w",
        "mask": 1,
        "description": "Write 1 to completely reset the DAQ state machine logic",
        "adr8": 88
    },
    "DRS.READOUT.DMA_RESET": {
        "adr": 23,
        "permission": "w",
        "mask": 1,
        "description": "Write 1 to completely reset the DMA state machine logic",
        "adr8": 92
    },
    "DRS.READOUT.WAIT_VDD_CLKS": {
        "adr": 24,
        "permission": "rw",
        "mask": 65535,
        "description": "Number of ADC clocks to wait before reading out the drs, allowing vdd to stabilize; default=0x14d=10us",
        "adr8": 96
    },
    "DRS.READOUT.DRS_DIAGNOSTIC_MODE": {
        "adr": 25,
        "permission": "rw",
        "mask": 1,
        "description": "1 will make the DRS read out the cell ID instead of ADC data",
        "adr8": 100
    },
    "DRS.READOUT.POSNEG": {
        "adr": 26,
        "permission": "rw",
        "mask": 1,
        "description": "1 to sample on positive edge, 0 on negative",
        "adr8": 104
    },
    "DRS.READOUT.SROUT_POSNEG": {
        "adr": 26,
        "permission": "rw",
        "mask": 2,
        "description": "1 to sample on positive edge, 0 on negative",
        "adr8": 104
    },
    "DRS.READOUT.SROUT_LATENCY": {
        "adr": 26,
        "permission": "rw",
        "mask": 112,
        "description": "Latency of the SROUT readout",
        "adr8": 104
    },
    "DRS.READOUT.DMA_CLEAR": {
        "adr": 27,
        "permission": "w",
        "mask": 1,
        "description": "Write 1 to clear the DMA memory (write zeroes)",
        "adr8": 108
    },
    "DRS.READOUT.SOFT_RESET": {
        "adr": 28,
        "permission": "w",
        "mask": 1,
        "description": "Write 1 to soft reset the readout buffers.",
        "adr8": 112
    },
    "DRS.READOUT.SOFT_RESET_DRS_EN": {
        "adr": 29,
        "permission": "rw",
        "mask": 1,
        "description": "Soft reset DRS.",
        "adr8": 116
    },
    "DRS.READOUT.SOFT_RESET_DAQ_EN": {
        "adr": 29,
        "permission": "rw",
        "mask": 2,
        "description": "Soft reset DAQ.",
        "adr8": 116
    },
    "DRS.READOUT.SOFT_RESET_DMA_EN": {
        "adr": 29,
        "permission": "rw",
        "mask": 4,
        "description": "Soft reset DMA.",
        "adr8": 116
    },
    "DRS.READOUT.SOFT_RESET_PTR_EN": {
        "adr": 29,
        "permission": "rw",
        "mask": 8,
        "description": "Soft reset occupancy pointer.",
        "adr8": 116
    },
    "DRS.READOUT.SOFT_RESET_TRG_EN": {
        "adr": 29,
        "permission": "rw",
        "mask": 16,
        "description": "Soft reset triggers.",
        "adr8": 116
    },
    "DRS.READOUT.SOFT_RESET_BUF_EN": {
        "adr": 29,
        "permission": "rw",
        "mask": 32,
        "description": "Soft reset buffers.",
        "adr8": 116
    },
    "DRS.READOUT.SOFT_RESET_WAIT_DRS": {
        "adr": 29,
        "permission": "rw",
        "mask": 256,
        "description": "Wait for DRS to idle.",
        "adr8": 116
    },
    "DRS.READOUT.SOFT_RESET_WAIT_DAQ": {
        "adr": 29,
        "permission": "rw",
        "mask": 512,
        "description": "Wait for DAQ to idle.",
        "adr8": 116
    },
    "DRS.READOUT.SOFT_RESET_WAIT_DMA": {
        "adr": 29,
        "permission": "rw",
        "mask": 1024,
        "description": "Wait for DMA to idle.",
        "adr8": 116
    },
    "DRS.READOUT.SOFT_RESET_DONE": {
        "adr": 29,
        "permission": "r",
        "mask": 32768,
        "description": "Soft reset is finished.",
        "adr8": 116
    },
    "DRS.FPGA.DNA.DNA_LSBS": {
        "adr": 32,
        "permission": "r",
        "mask": 4294967295,
        "description": "Device DNA [31:0]",
        "adr8": 128
    },
    "DRS.FPGA.DNA.DNA_MSBS": {
        "adr": 33,
        "permission": "r",
        "mask": 33554431,
        "description": "Device DNA [56:32]",
        "adr8": 132
    },
    "DRS.FPGA.TIMESTAMP.TIMESTAMP_LSBS": {
        "adr": 36,
        "permission": "r",
        "mask": 4294967295,
        "description": "Device TIMESTAMP [31:0]",
        "adr8": 144
    },
    "DRS.FPGA.TIMESTAMP.TIMESTAMP_MSBS": {
        "adr": 37,
        "permission": "r",
        "mask": 65535,
        "description": "Device TIMESTAMP [47:32]",
        "adr8": 148
    },
    "DRS.FPGA.XADC.CALIBRATION": {
        "adr": 38,
        "permission": "r",
        "mask": 4095,
        "description": "XADC Calibration",
        "adr8": 152
    },
    "DRS.FPGA.XADC.VCCPINT": {
        "adr": 38,
        "permission": "r",
        "mask": 268369920,
        "description": "XADC vccpint",
        "adr8": 152
    },
    "DRS.FPGA.XADC.VCCPAUX": {
        "adr": 39,
        "permission": "r",
        "mask": 4095,
        "description": "XADC Calibration",
        "adr8": 156
    },
    "DRS.FPGA.XADC.VCCODDR": {
        "adr": 39,
        "permission": "r",
        "mask": 268369920,
        "description": "XADC vccoddr",
        "adr8": 156
    },
    "DRS.FPGA.XADC.TEMP": {
        "adr": 40,
        "permission": "r",
        "mask": 4095,
        "description": "XADC Temperature",
        "adr8": 160
    },
    "DRS.FPGA.XADC.VCCINT": {
        "adr": 40,
        "permission": "r",
        "mask": 268369920,
        "description": "XADC vccint",
        "adr8": 160
    },
    "DRS.FPGA.XADC.VCCAUX": {
        "adr": 41,
        "permission": "r",
        "mask": 4095,
        "description": "XADC VCCAUX",
        "adr8": 164
    },
    "DRS.FPGA.XADC.VCCBRAM": {
        "adr": 41,
        "permission": "r",
        "mask": 268369920,
        "description": "XADC vccbram",
        "adr8": 164
    },
    "DRS.FPGA.BOARD_ID": {
        "adr": 42,
        "permission": "rw",
        "mask": 255,
        "description": "Board ID Number",
        "adr8": 168
    },
    "DRS.FPGA.DRS_TEMP": {
        "adr": 43,
        "permission": "rw",
        "mask": 65535,
        "description": "Copy of the I2C DRS temperature reading",
        "adr8": 172
    },
    "DRS.DAQ.INJECT_DEBUG_PACKET": {
        "adr": 48,
        "permission": "w",
        "mask": 1,
        "description": "Injects a fixed format debug packet into the DAQ",
        "adr8": 192
    },
    "DRS.DAQ.DAQ_FRAGMENT_EN": {
        "adr": 49,
        "permission": "rw",
        "mask": 1,
        "description": "1 to enable daq fragments (header only packets) when the DRS is busy",
        "adr8": 196
    },
    "DRS.DAQ.DAQ_BUSY": {
        "adr": 49,
        "permission": "r",
        "mask": 2,
        "description": "1 = DAQ is still busy reading out",
        "adr8": 196
    },
    "DRS.TRIGGER.FORCE_TRIGGER": {
        "adr": 64,
        "permission": "w",
        "mask": 1,
        "description": "Generates a trigger",
        "adr8": 256
    },
    "DRS.TRIGGER.EXT_TRIGGER_EN": {
        "adr": 65,
        "permission": "rw",
        "mask": 1,
        "description": "Set to 1 to enable the external trigger",
        "adr8": 260
    },
    "DRS.TRIGGER.EXT_TRIGGER_ACTIVE_HI": {
        "adr": 65,
        "permission": "rw",
        "mask": 2,
        "description": "Set to 1 for active high external trigger",
        "adr8": 260
    },
    "DRS.TRIGGER.MT_TRIGGER_IS_LEVEL": {
        "adr": 65,
        "permission": "rw",
        "mask": 4,
        "description": "Set to 1 for mt level trigger on v2.4 boards",
        "adr8": 260
    },
    "DRS.TRIGGER.TRIGGER_DELAY": {
        "adr": 66,
        "permission": "rw",
        "mask": 4095,
        "description": "Trigger delay measured in LUT1 units",
        "adr8": 264
    },
    "DRS.TRIGGER.CNT_MT_PRBS_ERRS": {
        "adr": 67,
        "permission": "r",
        "mask": 4294967295,
        "description": "Number of PRBS errors on the MT line",
        "adr8": 268
    },
    "DRS.TRIGGER.MT_PRBS_ERR_RESET": {
        "adr": 68,
        "permission": "w",
        "mask": 1,
        "description": "Write 1 to reset the MT PRBS Error Counter",
        "adr8": 272
    },
    "DRS.TRIGGER.MT_TRIGGER_MODE": {
        "adr": 69,
        "permission": "rw",
        "mask": 1,
        "description": "1 to use the MT as the source of the trigger",
        "adr8": 276
    },
    "DRS.TRIGGER.CNT_MT_CRC_ERR": {
        "adr": 70,
        "permission": "r",
        "mask": 65535,
        "description": "Number of MT CRC errors",
        "adr8": 280
    },
    "DRS.TRIGGER.TRIGGER_ENABLE": {
        "adr": 71,
        "permission": "rw",
        "mask": 1,
        "description": "Set to 0 to stop all triggers. 1 to enable triggers.",
        "adr8": 284
    },
    "DRS.TRIGGER.MT_EVENT_CNT": {
        "adr": 72,
        "permission": "r",
        "mask": 4294967295,
        "description": "Recevied event counter",
        "adr8": 288
    },
    "DRS.TRIGGER.MT_TRIGGER_RATE": {
        "adr": 73,
        "permission": "r",
        "mask": 4294967295,
        "description": "Rate of triggers received from the MTB in Hz",
        "adr8": 292
    },
    "DRS.COUNTERS.CNT_SEM_CORRECTION": {
        "adr": 80,
        "permission": "r",
        "mask": 65535,
        "description": "Number of Single Event Errors corrected by the scrubber",
        "adr8": 320
    },
    "DRS.COUNTERS.CNT_SEM_UNCORRECTABLE": {
        "adr": 81,
        "permission": "r",
        "mask": 983040,
        "description": "Number of Critical Single Event Errors (uncorrectable by scrubber)",
        "adr8": 324
    },
    "DRS.COUNTERS.CNT_READOUTS_COMPLETED": {
        "adr": 82,
        "permission": "r",
        "mask": 4294967295,
        "description": "Number of readouts completed since reset",
        "adr8": 328
    },
    "DRS.COUNTERS.CNT_DMA_READOUTS_COMPLETED": {
        "adr": 83,
        "permission": "r",
        "mask": 4294967295,
        "description": "Number of readouts completed since reset",
        "adr8": 332
    },
    "DRS.COUNTERS.CNT_LOST_EVENT": {
        "adr": 84,
        "permission": "r",
        "mask": 4294901760,
        "description": "Number of trigger lost due to deadtime",
        "adr8": 336
    },
    "DRS.COUNTERS.CNT_EVENT": {
        "adr": 85,
        "permission": "r",
        "mask": 4294967295,
        "description": "Number of triggers received",
        "adr8": 340
    },
    "DRS.COUNTERS.TRIGGER_RATE": {
        "adr": 86,
        "permission": "r",
        "mask": 4294967295,
        "description": "Rate of triggers in Hz",
        "adr8": 344
    },
    "DRS.COUNTERS.LOST_TRIGGER_RATE": {
        "adr": 87,
        "permission": "r",
        "mask": 4294967295,
        "description": "Rate of lost triggers in Hz",
        "adr8": 348
    },
    "DRS.COUNTERS.CNT_RESET": {
        "adr": 88,
        "permission": "w",
        "mask": 1,
        "description": "Reset the counters",
        "adr8": 352
    },
    "DRS.TRIG_GEN_RATE": {
        "adr": 89,
        "permission": "rw",
        "mask": 4294967295,
        "description": "Rate of generated triggers f_trig = (1/clk_period) * rate/0xffffffff",
        "adr8": 356
    },
    "DRS.HOG.GLOBAL_DATE": {
        "adr": 96,
        "permission": "r",
        "mask": 4294967295,
        "description": "HOG Global Date",
        "adr8": 384
    },
    "DRS.HOG.GLOBAL_TIME": {
        "adr": 97,
        "permission": "r",
        "mask": 4294967295,
        "description": "HOG Global Time",
        "adr8": 388
    },
    "DRS.HOG.GLOBAL_VER": {
        "adr": 98,
        "permission": "r",
        "mask": 4294967295,
        "description": "HOG Global Version",
        "adr8": 392
    },
    "DRS.HOG.GLOBAL_SHA": {
        "adr": 99,
        "permission": "r",
        "mask": 4294967295,
        "description": "HOG Global SHA",
        "adr8": 396
    },
    "DRS.HOG.REPO_SHA": {
        "adr": 100,
        "permission": "r",
        "mask": 4294967295,
        "description": "HOG Repo SHA",
        "adr8": 400
    },
    "DRS.HOG.TOP_VER": {
        "adr": 101,
        "permission": "r",
        "mask": 4294967295,
        "description": "HOG Repo Version",
        "adr8": 404
    },
    "DRS.HOG.HOG_SHA": {
        "adr": 102,
        "permission": "r",
        "mask": 4294967295,
        "description": "HOG SHA",
        "adr8": 408
    },
    "DRS.HOG.HOG_VER": {
        "adr": 103,
        "permission": "r",
        "mask": 4294967295,
        "description": "HOG Version",
        "adr8": 412
    },
    "DRS.SPY.RESET": {
        "adr": 112,
        "permission": "w",
        "mask": 1,
        "description": "Spy Buffer Reset",
        "adr8": 448
    },
    "DRS.SPY.DATA": {
        "adr": 113,
        "permission": "r",
        "mask": 65535,
        "description": "Spy Read Data",
        "adr8": 452
    },
    "DRS.SPY.FULL": {
        "adr": 114,
        "permission": "r",
        "mask": 1,
        "description": "Spy Buffer Full",
        "adr8": 456
    },
    "DRS.SPY.EMPTY": {
        "adr": 114,
        "permission": "r",
        "mask": 2,
        "description": "Spy Buffer Empty",
        "adr8": 456
    },
    "DRS.DMA.RAM_A_OCC_RST": {
        "adr": 256,
        "permission": "w",
        "mask": 1,
        "description": "Sets RAM buffer a counter to 0",
        "adr8": 1024
    },
    "DRS.DMA.RAM_B_OCC_RST": {
        "adr": 257,
        "permission": "w",
        "mask": 1,
        "description": "Sets RAM buffer b counter to 0",
        "adr8": 1028
    },
    "DRS.DMA.RAM_A_OCCUPANCY": {
        "adr": 258,
        "permission": "r",
        "mask": 4294967295,
        "description": "RAM buffer a occupancy",
        "adr8": 1032
    },
    "DRS.DMA.RAM_B_OCCUPANCY": {
        "adr": 259,
        "permission": "r",
        "mask": 4294967295,
        "description": "RAM buffer b occupancy",
        "adr8": 1036
    },
    "DRS.DMA.DMA_POINTER": {
        "adr": 260,
        "permission": "r",
        "mask": 4294967295,
        "description": "DMA controller pointer",
        "adr8": 1040
    },
    "DRS.DMA.TOGGLE_RAM": {
        "adr": 261,
        "permission": "w",
        "mask": 1,
        "description": "Write 1 to switch the dma buffer to the other half",
        "adr8": 1044
    },
    "DRS.GFP.EVENTID_SPI_EN": {
        "adr": 512,
        "permission": "rw",
        "mask": 1,
        "description": "1 to enable GFP Event ID from SPI",
        "adr8": 2048
    },
    "DRS.GFP.EVENTID_RX": {
        "adr": 513,
        "permission": "r",
        "mask": 4294967295,
        "description": "Event ID from GFP SPI Interface",
        "adr8": 2052
    },
    "DRS.GFP.EVENTID_TIMEOUT_CNT": {
        "adr": 514,
        "permission": "r",
        "mask": 65535,
        "description": "Timed out triggers waiting for event id",
        "adr8": 2056
    }
}