INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage2/instr_mem.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage2/riscv_pipeline.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity riscv_pipeline
