ESL h.-files to include:
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/Bus/ESL/Bus_new.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/Bus/ESL/MasterDummy.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/Bus/ESL/SlaveDummy.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/Bus/ESL_2/Bus.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/Bus/ESL_2/Compound.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/Bus/ESL_2/SlaveDummy.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/FPI/ESL/FPI_Master_new.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/FPI/ESL/requestQueue_new.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/FPI/ESL/Types.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/Framer/ESL/Environment.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/Framer/ESL/Framer.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/Framer/ESL/Framer_new.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/Framer/ESL/Monitor.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/Framer/ESL/Monitor_new.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/I2C/ESL/Environment.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/I2C/ESL/Master.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/I2C/ESL/Slave.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/I2C/ESL/Types.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/Paper/ESL/Paper.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/Paper/ESL/Paper_new.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/Bus.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/Core.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/CoreTempSensor.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/ECallHandler.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/ISA.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/mip.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/regs.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/CLINT/CLINT.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/CLINT/CLINT_MemoryManager.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/CLINT/CLINT_SoftwareStatus.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/CLINT/CLINT_Timer.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/CLINT/CLINT_TimerStatus.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/PLIC/PLIC.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/PLIC/PLIC_Core.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/PLIC/PLIC_Gateway.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/PLIC/PLIC_Gateways.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/PLIC/PLIC_MemoryManager.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full/PLIC/PLIC_source.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/Bus.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/Core.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/CoreTempSensor.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/ECallHandler.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/ISA.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/mip.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/regs.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/CLINT/CLINT.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/CLINT/CLINT_MemoryManager.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/CLINT/CLINT_SoftwareStatus.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/CLINT/CLINT_Timer.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/CLINT/CLINT_TimerStatus.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/PLIC/PLIC.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/PLIC/PLIC_Core.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/PLIC/PLIC_Gateway.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/PLIC/PLIC_Gateways.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/PLIC/PLIC_MemoryManager.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/Full_new/PLIC/PLIC_source.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC/Bus.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC/Core.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC/ISA.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC/mip.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC/regs.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC/SYScallHandler.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC/CLINT/CLINT.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC/CLINT/CLINT_Memory.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC/CLINT/CLINT_SoftwareStatus.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC/CLINT/CLINT_Timer.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC/CLINT/CLINT_TimerStatus.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_new/CLINT/CLINT.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_new/CLINT/CLINT_Memory.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_new/CLINT/CLINT_SoftwareStatus.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_new/CLINT/CLINT_Timer.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_new/CLINT/CLINT_TimerStatus.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_new/Bus.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_new/Core.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_new/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_new/ISA.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_new/mip.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_new/regs.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_new/SYScallHandler.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_NOsysCall/Bus.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_NOsysCall/Core.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_NOsysCall/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_NOsysCall/ISA.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_NOsysCall/mip.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_NOsysCall/regs.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_NOsysCall/CLINT/CLINT.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_NOsysCall/CLINT/CLINT_Memory.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_NOsysCall/CLINT/CLINT_SoftwareStatus.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_NOsysCall/CLINT/CLINT_Timer.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/NoPLIC_NOsysCall/CLINT/CLINT_TimerStatus.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL/InnerCore/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL/InnerCore/ISA.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL/InnerCore/mip.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL/InnerCore/regs.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL/InnerCore/SYScallHandler.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL/Peripherals/Bus.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL/Peripherals/CLINT.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL/Peripherals/CoreTempSensor.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL/Peripherals/PLIC.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL/Core.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL_NoEcallHandler/InnerCore/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL_NoEcallHandler/InnerCore/ISA.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL_NoEcallHandler/InnerCore/mip.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL_NoEcallHandler/InnerCore/regs.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL_NoEcallHandler/Peripherals/Bus.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL_NoEcallHandler/Peripherals/CLINT.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL_NoEcallHandler/Peripherals/CoreTempSensor.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL_NoEcallHandler/Peripherals/PLIC.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_interrupts/ESL/old_ESL_NoEcallHandler/Core.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_ISA/ESL/Core.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_ISA/ESL/Core_new.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_ISA/ESL/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_ISA/ESL/ISA.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_ISA/ESL/ISA_Array.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_ISA/ESL/ISA_new.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_ISA/ESL/ISA_test.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_ISA/ESL/regs.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_ISA/ESL/regs_new.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_MS/ESL/regs.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_MS/ESL/dpath.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_MS/ESL/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_MS/ESL/Decoder.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_MS/ESL/Core.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_MS/ESL/cpath.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_MS/ESL/ALU.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_OLD/ESL/ALU.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_OLD/ESL/Core.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_OLD/ESL/cpath.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_OLD/ESL/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_OLD/ESL/Decoder.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_OLD/ESL/regs.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_Pipelined/ESL/Control_unit.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_Pipelined/ESL/Control_unit_new.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_Pipelined/ESL/Core.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_Pipelined/ESL/Core_new.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_Pipelined/ESL/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_Pipelined/ESL/Data_path.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_Pipelined/ESL/Data_path_new.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_Pipelined/ESL/Register_file.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_Pipelined/ESL/Register_file_new.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_Pipelined_3S/Blocking/ESL/Control_unit.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_Pipelined_3S/Blocking/ESL/Core.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_Pipelined_3S/Blocking/ESL/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_Pipelined_3S/Blocking/ESL/Register_file.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_Pipelined_3S/NonBlocking/ESL/Control_unit.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_Pipelined_3S/NonBlocking/ESL/Core.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_Pipelined_3S/NonBlocking/ESL/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_Pipelined_3S/NonBlocking/ESL/Register_file.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/Bus.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/Core.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/CoreTempSensor.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/CSR.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/Defines.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/ECallHandler.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/ISA.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/mip.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/MMU.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/regs.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/CLINT/CLINT.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/CLINT/CLINT_MemoryManager.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/CLINT/CLINT_SoftwareStatus.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/CLINT/CLINT_Timer.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/CLINT/CLINT_TimerStatus.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/PLIC/PLIC.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/PLIC/PLIC_Core.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/PLIC/PLIC_Gateway.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/PLIC/PLIC_Gateways.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/PLIC/PLIC_MemoryManager.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_privilege/ESL/Full/PLIC/PLIC_source.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/BREG/modules/bus_csr.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/BREG/modules/bus_full.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/BREG/modules/bus_syscall.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/BREG/modules/CLINT.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/BREG/modules/core_csr.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/BREG/modules/core_full.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/BREG/modules/core_mini.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/BREG/modules/core_syscall.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/BREG/modules/Memory_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/BREG/modules/mip.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/BREG/modules/PLIC.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/BREG/modules/SYScallHandler.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/BREG/Core_include.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_csr/InnerCore/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_csr/InnerCore/InnerBus.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_csr/InnerCore/InnerCore.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_csr/InnerCore/ISA.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_csr/InnerCore/mip.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_csr/InnerCore/regs.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_csr/InnerCore/SYScallHandler.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_csr/Peripherals/Bus.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_csr/Peripherals/CLINT.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_csr/Peripherals/PLIC.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_csr/Core.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_csr/Defines.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_csr/Memory_Interfaces.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_ecall/InnerCore/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_ecall/InnerCore/InnerCore.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_ecall/InnerCore/ISA.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_ecall/InnerCore/mip.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_ecall/InnerCore/regs.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_ecall/Peripherals/Bus.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_ecall/Peripherals/CLINT.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_ecall/Peripherals/PLIC.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_ecall/Core.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_ecall/Defines.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_ecall/Memory_Interfaces.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_simple/Core.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_simple/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_simple/ISA.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_simple/modules.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/core_simple/Regs.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/experiments/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/experiments/CPU_Interfaces_5port.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/experiments/CPU_Interfaces_read_interface.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/experiments/ISA_multicycle.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/experiments/ISA_multicycle_inc_regs.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/experiments/ISA_read_interface.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/experiments/ISA_simple.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/experiments/Regfile_5port.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/experiments/Regfile_read_interface.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/experiments/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/experiments/CPU_Interfaces_5port.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/experiments/CPU_Interfaces_read_interface.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/experiments/ISA_multicycle.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/experiments/ISA_multicycle_inc_regs.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/experiments/ISA_read_interface.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/experiments/ISA_simple.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/experiments/Regfile_5port.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/experiments/Regfile_read_interface.h

/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/ISA_old/CPU_Interfaces.h
/import/lab/users/hesselberg/Simon_repo/DeSCAM/example/RISCV_synthesis/ESL/ISA_old/ISA_old.h

