\hypertarget{struct_g_p_i_o___type_def}{}\section{G\+P\+I\+O\+\_\+\+Type\+Def Struct Reference}
\label{struct_g_p_i_o___type_def}\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}


General Purpose I/O.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{M\+O\+D\+ER}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{O\+T\+Y\+P\+ER}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{O\+S\+P\+E\+E\+DR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{P\+U\+P\+DR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{I\+DR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{O\+DR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_g_p_i_o___type_def_aa79204c9bcc8c481da0a5ffe7c74d8b0}{B\+S\+R\+RL}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a35f89f65edca7ed58738166424aeef48}{B\+S\+R\+RH}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{L\+C\+KR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_ab67c1158c04450d19ad483dcd2192e43}{A\+FR} \mbox{[}2\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
General Purpose I/O. 

Definition at line 649 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_g_p_i_o___type_def_ab67c1158c04450d19ad483dcd2192e43}\label{struct_g_p_i_o___type_def_ab67c1158c04450d19ad483dcd2192e43}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!A\+FR@{A\+FR}}
\index{A\+FR@{A\+FR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+FR}{AFR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t A\+FR\mbox{[}2\mbox{]}}

G\+P\+IO alternate function registers, Address offset\+: 0x20-\/0x24 

Definition at line 660 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_g_p_i_o___type_def_a35f89f65edca7ed58738166424aeef48}\label{struct_g_p_i_o___type_def_a35f89f65edca7ed58738166424aeef48}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!B\+S\+R\+RH@{B\+S\+R\+RH}}
\index{B\+S\+R\+RH@{B\+S\+R\+RH}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+S\+R\+RH}{BSRRH}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t B\+S\+R\+RH}

G\+P\+IO port bit set/reset high register, Address offset\+: 0x1A 

Definition at line 658 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_g_p_i_o___type_def_aa79204c9bcc8c481da0a5ffe7c74d8b0}\label{struct_g_p_i_o___type_def_aa79204c9bcc8c481da0a5ffe7c74d8b0}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!B\+S\+R\+RL@{B\+S\+R\+RL}}
\index{B\+S\+R\+RL@{B\+S\+R\+RL}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+S\+R\+RL}{BSRRL}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t B\+S\+R\+RL}

G\+P\+IO port bit set/reset low register, Address offset\+: 0x18 

Definition at line 657 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}\label{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!I\+DR@{I\+DR}}
\index{I\+DR@{I\+DR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+DR}{IDR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+DR}

G\+P\+IO port input data register, Address offset\+: 0x10 

Definition at line 655 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}\label{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!L\+C\+KR@{L\+C\+KR}}
\index{L\+C\+KR@{L\+C\+KR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{L\+C\+KR}{LCKR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+C\+KR}

G\+P\+IO port configuration lock register, Address offset\+: 0x1C 

Definition at line 659 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}\label{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!M\+O\+D\+ER@{M\+O\+D\+ER}}
\index{M\+O\+D\+ER@{M\+O\+D\+ER}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{M\+O\+D\+ER}{MODER}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t M\+O\+D\+ER}

G\+P\+IO port mode register, Address offset\+: 0x00 

Definition at line 651 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}\label{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!O\+DR@{O\+DR}}
\index{O\+DR@{O\+DR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{O\+DR}{ODR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t O\+DR}

G\+P\+IO port output data register, Address offset\+: 0x14 

Definition at line 656 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}\label{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!O\+S\+P\+E\+E\+DR@{O\+S\+P\+E\+E\+DR}}
\index{O\+S\+P\+E\+E\+DR@{O\+S\+P\+E\+E\+DR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{O\+S\+P\+E\+E\+DR}{OSPEEDR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t O\+S\+P\+E\+E\+DR}

G\+P\+IO port output speed register, Address offset\+: 0x08 

Definition at line 653 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}\label{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!O\+T\+Y\+P\+ER@{O\+T\+Y\+P\+ER}}
\index{O\+T\+Y\+P\+ER@{O\+T\+Y\+P\+ER}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{O\+T\+Y\+P\+ER}{OTYPER}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t O\+T\+Y\+P\+ER}

G\+P\+IO port output type register, Address offset\+: 0x04 

Definition at line 652 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}\label{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}} 
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!P\+U\+P\+DR@{P\+U\+P\+DR}}
\index{P\+U\+P\+DR@{P\+U\+P\+DR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+U\+P\+DR}{PUPDR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t P\+U\+P\+DR}

G\+P\+IO port pull-\/up/pull-\/down register, Address offset\+: 0x0C 

Definition at line 654 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
