Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 21 00:41:00 2024
| Host         : DESKTOP-POFA5NP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AU_7_Seg_control_sets_placed.rpt
| Design       : AU_7_Seg
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |            8 |
| Yes          | No                    | No                     |              16 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------+----------------------+------------------+----------------+
|     Clock Signal    |      Enable Signal      |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------+-------------------------+----------------------+------------------+----------------+
|  Clk_IBUF_BUFG      |                         |                      |                1 |              2 |
|  AU_0/Slow_CLk0/CLK | AU_0/Reg_A/Q[3]_i_1_n_0 |                      |                1 |              8 |
|  AU_0/Slow_CLk0/CLK | RegSel_IBUF             |                      |                1 |              8 |
|  Clk_IBUF_BUFG      |                         | AU_0/Slow_CLk0/clear |                8 |             64 |
+---------------------+-------------------------+----------------------+------------------+----------------+


