#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Dec 21 17:07:39 2023
# Process ID: 14564
# Current directory: C:/Users/27486/Desktop/lab5/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19560 C:\Users\27486\Desktop\lab5\project_1\project_1.xpr
# Log file: C:/Users/27486/Desktop/lab5/project_1/vivado.log
# Journal file: C:/Users/27486/Desktop/lab5/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/27486/Desktop/lab5/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 785.648 ; gain = 104.832
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/27486/Desktop/lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/27486/Desktop/lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/ALU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/Add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/Multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/Multiplexer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/RegEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/RegFI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/RegID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/RegMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/ShiftUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/SignalExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/27486/Desktop/lab5/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 75b1f018b6b44e4ba4a4e00a4c05d9f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addr [C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/top.v:139]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add1
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegFI
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignalExtension
Compiling module xil_defaultlib.RegID
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALU2
Compiling module xil_defaultlib.ShiftUnit
Compiling module xil_defaultlib.RegEX
Compiling module xil_defaultlib.Multiplexer4
Compiling module xil_defaultlib.Multiplexer
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.RegMA
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/27486/Desktop/lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 868.742 ; gain = 45.355
close_sim
