Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 20 09:38:32 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UartRx_timing_summary_routed.rpt -pb UartRx_timing_summary_routed.pb -rpx UartRx_timing_summary_routed.rpx -warn_on_violation
| Design       : UartRx
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_BR_gen/tick_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_RXD/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_RXD/FSM_sequential_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.381        0.000                      0                   30        0.297        0.000                      0                   30        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.381        0.000                      0                   30        0.297        0.000                      0                   30        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 U_BR_gen/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BR_gen/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 1.829ns (49.966%)  route 1.831ns (50.034%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.629     5.150    U_BR_gen/CLK
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  U_BR_gen/counter_reg_reg[6]/Q
                         net (fo=2, routed)           0.978     6.646    U_BR_gen/counter_reg[6]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.320 r  U_BR_gen/counter_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    U_BR_gen/counter_reg_reg[8]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.654 r  U_BR_gen/counter_reg_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.854     8.508    U_BR_gen/data0[10]
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.303     8.811 r  U_BR_gen/counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.811    U_BR_gen/counter_next[10]
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.511    14.852    U_BR_gen/CLK
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[10]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.077    15.192    U_BR_gen/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 U_BR_gen/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BR_gen/counter_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 1.853ns (50.566%)  route 1.811ns (49.434%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.629     5.150    U_BR_gen/CLK
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  U_BR_gen/counter_reg_reg[6]/Q
                         net (fo=2, routed)           0.978     6.646    U_BR_gen/counter_reg[6]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.320 r  U_BR_gen/counter_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    U_BR_gen/counter_reg_reg[8]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  U_BR_gen/counter_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.434    U_BR_gen/counter_reg_reg[12]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.656 r  U_BR_gen/counter_reg_reg[13]_i_3/O[0]
                         net (fo=1, routed)           0.834     8.490    U_BR_gen/data0[13]
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.325     8.815 r  U_BR_gen/counter_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.815    U_BR_gen/counter_next[13]
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.511    14.852    U_BR_gen/CLK
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[13]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.118    15.233    U_BR_gen/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 U_BR_gen/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BR_gen/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.839ns (52.953%)  route 1.634ns (47.047%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.629     5.150    U_BR_gen/CLK
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  U_BR_gen/counter_reg_reg[6]/Q
                         net (fo=2, routed)           0.978     6.646    U_BR_gen/counter_reg[6]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.320 r  U_BR_gen/counter_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    U_BR_gen/counter_reg_reg[8]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.633 r  U_BR_gen/counter_reg_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.656     8.289    U_BR_gen/data0[12]
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.334     8.623 r  U_BR_gen/counter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.623    U_BR_gen/counter_next[12]
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.511    14.852    U_BR_gen/CLK
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[12]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.118    15.233    U_BR_gen/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 U_BR_gen/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BR_gen/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 1.742ns (51.567%)  route 1.636ns (48.433%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.629     5.150    U_BR_gen/CLK
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  U_BR_gen/counter_reg_reg[6]/Q
                         net (fo=2, routed)           0.978     6.646    U_BR_gen/counter_reg[6]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.320 r  U_BR_gen/counter_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    U_BR_gen/counter_reg_reg[8]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.542 r  U_BR_gen/counter_reg_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.658     8.200    U_BR_gen/data0[9]
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.328     8.528 r  U_BR_gen/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.528    U_BR_gen/counter_next[9]
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.511    14.852    U_BR_gen/CLK
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[9]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.118    15.233    U_BR_gen/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.738ns  (required time - arrival time)
  Source:                 U_BR_gen/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BR_gen/counter_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 1.613ns (48.229%)  route 1.731ns (51.771%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.629     5.150    U_BR_gen/CLK
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  U_BR_gen/counter_reg_reg[6]/Q
                         net (fo=2, routed)           0.978     6.646    U_BR_gen/counter_reg[6]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.410 r  U_BR_gen/counter_reg_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.754     8.164    U_BR_gen/data0[8]
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.331     8.495 r  U_BR_gen/counter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.495    U_BR_gen/counter_next[8]
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.511    14.852    U_BR_gen/CLK
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[8]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.118    15.233    U_BR_gen/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  6.738    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 U_BR_gen/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BR_gen/counter_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 1.733ns (53.605%)  route 1.500ns (46.395%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.629     5.150    U_BR_gen/CLK
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  U_BR_gen/counter_reg_reg[6]/Q
                         net (fo=2, routed)           0.978     6.646    U_BR_gen/counter_reg[6]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.320 r  U_BR_gen/counter_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    U_BR_gen/counter_reg_reg[8]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.559 r  U_BR_gen/counter_reg_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.522     8.081    U_BR_gen/data0[11]
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.302     8.383 r  U_BR_gen/counter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.383    U_BR_gen/counter_next[11]
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.511    14.852    U_BR_gen/CLK
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[11]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.081    15.196    U_BR_gen/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.834ns  (required time - arrival time)
  Source:                 U_BR_gen/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BR_gen/counter_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.890ns (27.726%)  route 2.320ns (72.274%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.629     5.150    U_BR_gen/CLK
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  U_BR_gen/counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.975     6.643    U_BR_gen/counter_reg[11]
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  U_BR_gen/counter_reg[13]_i_5/O
                         net (fo=1, routed)           0.452     7.219    U_BR_gen/counter_reg[13]_i_5_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     7.343 f  U_BR_gen/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.893     8.236    U_BR_gen/tick_next
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.124     8.360 r  U_BR_gen/counter_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.360    U_BR_gen/counter_next[7]
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.511    14.852    U_BR_gen/CLK
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[7]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.079    15.194    U_BR_gen/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  6.834    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 U_BR_gen/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BR_gen/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.890ns (27.891%)  route 2.301ns (72.109%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.629     5.150    U_BR_gen/CLK
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  U_BR_gen/counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.975     6.643    U_BR_gen/counter_reg[11]
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  U_BR_gen/counter_reg[13]_i_5/O
                         net (fo=1, routed)           0.452     7.219    U_BR_gen/counter_reg[13]_i_5_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     7.343 f  U_BR_gen/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.874     8.217    U_BR_gen/tick_next
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.124     8.341 r  U_BR_gen/counter_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.341    U_BR_gen/counter_next[6]
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.511    14.852    U_BR_gen/CLK
    SLICE_X2Y17          FDCE                                         r  U_BR_gen/counter_reg_reg[6]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.079    15.194    U_BR_gen/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 U_BR_gen/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BR_gen/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 1.723ns (53.443%)  route 1.501ns (46.557%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.631     5.152    U_BR_gen/CLK
    SLICE_X2Y15          FDCE                                         r  U_BR_gen/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.518     5.670 r  U_BR_gen/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.677     6.348    U_BR_gen/counter_reg[1]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.004 r  U_BR_gen/counter_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.004    U_BR_gen/counter_reg_reg[4]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.226 r  U_BR_gen/counter_reg_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.824     8.049    U_BR_gen/data0[5]
    SLICE_X2Y15          LUT2 (Prop_lut2_I1_O)        0.327     8.376 r  U_BR_gen/counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.376    U_BR_gen/counter_next[5]
    SLICE_X2Y15          FDCE                                         r  U_BR_gen/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.513    14.854    U_BR_gen/CLK
    SLICE_X2Y15          FDCE                                         r  U_BR_gen/counter_reg_reg[5]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y15          FDCE (Setup_fdce_C_D)        0.118    15.235    U_BR_gen/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 U_BR_gen/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BR_gen/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 1.554ns (53.819%)  route 1.333ns (46.181%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.631     5.152    U_BR_gen/CLK
    SLICE_X2Y15          FDCE                                         r  U_BR_gen/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.518     5.670 r  U_BR_gen/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.677     6.348    U_BR_gen/counter_reg[1]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.078 r  U_BR_gen/counter_reg_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.656     7.734    U_BR_gen/data0[4]
    SLICE_X2Y15          LUT2 (Prop_lut2_I1_O)        0.306     8.040 r  U_BR_gen/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     8.040    U_BR_gen/counter_next[4]
    SLICE_X2Y15          FDCE                                         r  U_BR_gen/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.513    14.854    U_BR_gen/CLK
    SLICE_X2Y15          FDCE                                         r  U_BR_gen/counter_reg_reg[4]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y15          FDCE (Setup_fdce_C_D)        0.081    15.198    U_BR_gen/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                  7.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 U_BR_gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD/cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.571%)  route 0.213ns (50.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.588     1.471    U_BR_gen/CLK
    SLICE_X2Y18          FDCE                                         r  U_BR_gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  U_BR_gen/tick_reg_reg/Q
                         net (fo=16, routed)          0.213     1.848    U_RXD/br_tick
    SLICE_X5Y18          LUT6 (Prop_lut6_I2_O)        0.045     1.893 r  U_RXD/cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.893    U_RXD/cnt_reg[2]_i_1_n_0
    SLICE_X5Y18          FDCE                                         r  U_RXD/cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.855     1.982    U_RXD/CLK
    SLICE_X5Y18          FDCE                                         r  U_RXD/cnt_reg_reg[2]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.092     1.596    U_RXD/cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U_RXD/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD/cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.179%)  route 0.242ns (56.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.586     1.469    U_RXD/CLK
    SLICE_X5Y18          FDCE                                         r  U_RXD/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_RXD/cnt_reg_reg[0]/Q
                         net (fo=11, routed)          0.242     1.852    U_RXD/cnt_reg[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I0_O)        0.043     1.895 r  U_RXD/cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.895    U_RXD/cnt_reg[1]_i_1_n_0
    SLICE_X5Y18          FDCE                                         r  U_RXD/cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.855     1.982    U_RXD/CLK
    SLICE_X5Y18          FDCE                                         r  U_RXD/cnt_reg_reg[1]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.107     1.576    U_RXD/cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 U_BR_gen/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BR_gen/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.997%)  route 0.245ns (54.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    U_BR_gen/CLK
    SLICE_X2Y15          FDCE                                         r  U_BR_gen/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     1.638 f  U_BR_gen/counter_reg_reg[0]/Q
                         net (fo=3, routed)           0.245     1.884    U_BR_gen/counter_reg[0]
    SLICE_X2Y15          LUT1 (Prop_lut1_I0_O)        0.045     1.929 r  U_BR_gen/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.929    U_BR_gen/counter_next[0]
    SLICE_X2Y15          FDCE                                         r  U_BR_gen/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     1.987    U_BR_gen/CLK
    SLICE_X2Y15          FDCE                                         r  U_BR_gen/counter_reg_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDCE (Hold_fdce_C_D)         0.121     1.595    U_BR_gen/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 U_RXD/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD/cnt_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.444%)  route 0.242ns (56.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.586     1.469    U_RXD/CLK
    SLICE_X5Y18          FDCE                                         r  U_RXD/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_RXD/cnt_reg_reg[0]/Q
                         net (fo=11, routed)          0.242     1.852    U_RXD/cnt_reg[0]
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.045     1.897 r  U_RXD/cnt_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    U_RXD/cnt_reg[0]_i_1_n_0
    SLICE_X5Y18          FDCE                                         r  U_RXD/cnt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.855     1.982    U_RXD/CLK
    SLICE_X5Y18          FDCE                                         r  U_RXD/cnt_reg_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.092     1.561    U_RXD/cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 U_RXD/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.183ns (41.294%)  route 0.260ns (58.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.586     1.469    U_RXD/CLK
    SLICE_X5Y18          FDCE                                         r  U_RXD/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_RXD/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.260     1.870    U_RXD/state[0]
    SLICE_X5Y18          LUT3 (Prop_lut3_I2_O)        0.042     1.912 r  U_RXD/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.912    U_RXD/FSM_sequential_state[1]_i_1_n_0
    SLICE_X5Y18          FDCE                                         r  U_RXD/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.855     1.982    U_RXD/CLK
    SLICE_X5Y18          FDCE                                         r  U_RXD/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.107     1.576    U_RXD/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 U_RXD/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.689%)  route 0.260ns (58.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.586     1.469    U_RXD/CLK
    SLICE_X5Y18          FDCE                                         r  U_RXD/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_RXD/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.260     1.870    U_RXD/state[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.045     1.915 r  U_RXD/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.915    U_RXD/FSM_sequential_state[0]_i_1_n_0
    SLICE_X5Y18          FDCE                                         r  U_RXD/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.855     1.982    U_RXD/CLK
    SLICE_X5Y18          FDCE                                         r  U_RXD/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.091     1.560    U_RXD/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 U_BR_gen/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BR_gen/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.254ns (47.069%)  route 0.286ns (52.931%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    U_BR_gen/CLK
    SLICE_X2Y15          FDCE                                         r  U_BR_gen/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_BR_gen/counter_reg_reg[4]/Q
                         net (fo=2, routed)           0.152     1.790    U_BR_gen/counter_reg[4]
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.045     1.835 f  U_BR_gen/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.133     1.969    U_BR_gen/tick_next
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.045     2.014 r  U_BR_gen/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.014    U_BR_gen/counter_next[1]
    SLICE_X2Y15          FDCE                                         r  U_BR_gen/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     1.987    U_BR_gen/CLK
    SLICE_X2Y15          FDCE                                         r  U_BR_gen/counter_reg_reg[1]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDCE (Hold_fdce_C_D)         0.121     1.595    U_BR_gen/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 U_BR_gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD/rx_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.209ns (41.170%)  route 0.299ns (58.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.588     1.471    U_BR_gen/CLK
    SLICE_X2Y18          FDCE                                         r  U_BR_gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  U_BR_gen/tick_reg_reg/Q
                         net (fo=16, routed)          0.186     1.821    U_RXD/br_tick
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.045     1.866 r  U_RXD/rx_done_reg_i_1/O
                         net (fo=1, routed)           0.112     1.979    U_RXD/rx_done_reg_i_1_n_0
    SLICE_X2Y19          FDCE                                         r  U_RXD/rx_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.856     1.983    U_RXD/CLK
    SLICE_X2Y19          FDCE                                         r  U_RXD/rx_done_reg_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.059     1.543    U_RXD/rx_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 U_BR_gen/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BR_gen/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.257ns (43.957%)  route 0.328ns (56.043%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    U_BR_gen/CLK
    SLICE_X2Y15          FDCE                                         r  U_BR_gen/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_BR_gen/counter_reg_reg[4]/Q
                         net (fo=2, routed)           0.152     1.790    U_BR_gen/counter_reg[4]
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.045     1.835 f  U_BR_gen/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.175     2.011    U_BR_gen/tick_next
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.048     2.059 r  U_BR_gen/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.059    U_BR_gen/counter_next[3]
    SLICE_X2Y15          FDCE                                         r  U_BR_gen/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     1.987    U_BR_gen/CLK
    SLICE_X2Y15          FDCE                                         r  U_BR_gen/counter_reg_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDCE (Hold_fdce_C_D)         0.131     1.605    U_BR_gen/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 U_BR_gen/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BR_gen/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.257ns (43.658%)  route 0.332ns (56.342%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.474    U_BR_gen/CLK
    SLICE_X2Y15          FDCE                                         r  U_BR_gen/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_BR_gen/counter_reg_reg[4]/Q
                         net (fo=2, routed)           0.152     1.790    U_BR_gen/counter_reg[4]
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.045     1.835 f  U_BR_gen/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.179     2.015    U_BR_gen/tick_next
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.048     2.063 r  U_BR_gen/counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.063    U_BR_gen/counter_next[5]
    SLICE_X2Y15          FDCE                                         r  U_BR_gen/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     1.987    U_BR_gen/CLK
    SLICE_X2Y15          FDCE                                         r  U_BR_gen/counter_reg_reg[5]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDCE (Hold_fdce_C_D)         0.131     1.605    U_BR_gen/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.458    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    U_BR_gen/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    U_BR_gen/counter_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    U_BR_gen/counter_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    U_BR_gen/counter_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    U_BR_gen/counter_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    U_BR_gen/counter_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    U_BR_gen/counter_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    U_BR_gen/counter_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    U_BR_gen/counter_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_BR_gen/counter_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_BR_gen/counter_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_BR_gen/counter_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_BR_gen/counter_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_BR_gen/counter_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_BR_gen/counter_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    U_BR_gen/tick_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    U_RXD/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    U_RXD/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    U_RXD/cnt_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_BR_gen/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    U_BR_gen/counter_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    U_BR_gen/counter_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    U_BR_gen/counter_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    U_BR_gen/counter_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_BR_gen/counter_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_BR_gen/counter_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_BR_gen/counter_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_BR_gen/counter_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_BR_gen/counter_reg_reg[5]/C



