Fitter Status : Failed - Sun Mar 03 17:27:34 2013
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : ProjetoHw
Top-level Entity Name : CPU
Family : Stratix II
Device : EP2S15F672C3
Timing Models : Final
Logic utilization : 28 %
    Combinational ALUTs : 2,339 / 12,480 ( 19 % )
    Dedicated logic registers : 1,666 / 12,480 ( 13 % )
Total registers : 1666
Total pins : 371 / 367 ( 101 % )
Total virtual pins : 0
Total block memory bits : 8,192 / 419,328 ( 2 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
