{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695596041585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695596041601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 19:54:01 2023 " "Processing started: Sun Sep 24 19:54:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695596041601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695596041601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695596041601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695596042220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695596042220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695596051804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695596051804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/fullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695596051810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695596051810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695596051814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695596051814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bits_and.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bits_and.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bits_and " "Found entity 1: four_bits_and" {  } { { "four_bits_and.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/four_bits_and.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695596051814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695596051814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bits_or.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bits_or.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bits_or " "Found entity 1: four_bits_or" {  } { { "four_bits_or.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/four_bits_or.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695596051824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695596051824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_subtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "adder_subtractor.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/adder_subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695596051824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695596051824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mult_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_module " "Found entity 1: mult_module" {  } { { "mult_module.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/mult_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695596051835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695596051835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695596051836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695596051836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/multiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695596051844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695596051844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_o_nine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_o_nine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_o_nine " "Found entity 1: decoder_o_nine" {  } { { "decoder_o_nine.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/decoder_o_nine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695596051844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695596051844 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695596051884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:inst5 " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:inst5\"" {  } { { "alu.bdf" "inst5" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/alu.bdf" { { -80 920 1016 80 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695596051900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bits_and four_bits_and:inst1 " "Elaborating entity \"four_bits_and\" for hierarchy \"four_bits_and:inst1\"" {  } { { "alu.bdf" "inst1" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/alu.bdf" { { 168 624 720 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695596051904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bits_or four_bits_or:inst2 " "Elaborating entity \"four_bits_or\" for hierarchy \"four_bits_or:inst2\"" {  } { { "alu.bdf" "inst2" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/alu.bdf" { { 384 624 720 576 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695596051904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor adder_subtractor:inst " "Elaborating entity \"adder_subtractor\" for hierarchy \"adder_subtractor:inst\"" {  } { { "alu.bdf" "inst" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/alu.bdf" { { -80 624 744 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695596051910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor adder_subtractor:inst\|subtractor:inst50 " "Elaborating entity \"subtractor\" for hierarchy \"adder_subtractor:inst\|subtractor:inst50\"" {  } { { "adder_subtractor.bdf" "inst50" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/adder_subtractor.bdf" { { 288 88 184 416 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695596051910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder adder_subtractor:inst\|subtractor:inst50\|fullAdder:inst " "Elaborating entity \"fullAdder\" for hierarchy \"adder_subtractor:inst\|subtractor:inst50\|fullAdder:inst\"" {  } { { "subtractor.bdf" "inst" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/subtractor.bdf" { { 176 680 776 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695596051915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:inst4 " "Elaborating entity \"multiplier\" for hierarchy \"multiplier:inst4\"" {  } { { "alu.bdf" "inst4" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/alu.bdf" { { 600 624 720 792 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695596051916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_module multiplier:inst4\|mult_module:inst36 " "Elaborating entity \"mult_module\" for hierarchy \"multiplier:inst4\|mult_module:inst36\"" {  } { { "multiplier.bdf" "inst36" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/multiplier.bdf" { { 200 880 976 328 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695596051924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_o_nine decoder_o_nine:inst9 " "Elaborating entity \"decoder_o_nine\" for hierarchy \"decoder_o_nine:inst9\"" {  } { { "alu.bdf" "inst9" { Schematic "C:/intelFPGA_lite/17.1/AProjetos/week6/alu/alu.bdf" { { 296 1440 1536 456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695596051944 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695596052438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695596052934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695596052934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695596052964 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695596052964 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695596052964 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695596052964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695596052980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 19:54:12 2023 " "Processing ended: Sun Sep 24 19:54:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695596052980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695596052980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695596052980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695596052980 ""}
