git clone --depth 1 --no-tags https://github.com/haowu007/myProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448129283
git clone --depth 1 --no-tags https://github.com/IkhlasAmgad/Simple_Security_Password_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448125597
git clone --depth 1 --no-tags https://github.com/BobLouis/IC_context_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449132641
git clone --depth 1 --no-tags https://github.com/ahmedehabb/Viterbi-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443571330
git clone --depth 1 --no-tags https://github.com/QHY1919810/ZJUI-BattleCity-ECE385-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445040654
git clone --depth 1 --no-tags https://github.com/eminakcy/engineer-desing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445143123
git clone --depth 1 --no-tags https://github.com/tgourav/hw-verification-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445384011
git clone --depth 1 --no-tags https://github.com/jacobjwalters/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445610297
git clone --depth 1 --no-tags https://github.com/Yonghao-Tan/img_fix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450399485
git clone --depth 1 --no-tags https://github.com/ZeyuJasonNiu/CIS571.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450939891
git clone --depth 1 --no-tags https://github.com/PaymanBehnam/Design-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452133173
git clone --depth 1 --no-tags https://github.com/tesl1mat3/SimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450150721
git clone --depth 1 --no-tags https://github.com/sidhantp1906/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451158345
git clone --depth 1 --no-tags https://github.com/grifatron/Lab2CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452744083
git clone --depth 1 --no-tags https://github.com/somhi/TEI0026.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451665740
git clone --depth 1 --no-tags https://github.com/momoph46/ICC_91_0128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451861127
git clone --depth 1 --no-tags https://github.com/Galactic-Outlaw/Digital-Logic-Blocks-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454391943
git clone --depth 1 --no-tags https://github.com/anhtu0310/RISC-V-Pipeline-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454726344
git clone --depth 1 --no-tags https://github.com/veeYceeY/HDMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455281929
git clone --depth 1 --no-tags https://github.com/BondMachineHQ/bondmachine_zedboard_buildroot_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455706578
git clone --depth 1 --no-tags https://github.com/MaxyZhu75/Elevator-Operation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443936112
git clone --depth 1 --no-tags https://github.com/chieh0613/NCTU-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452100249
git clone --depth 1 --no-tags https://github.com/Zeroth-Gate/DL-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453836474
git clone --depth 1 --no-tags https://github.com/Arysoltani/Hardware-Function-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453953258
git clone --depth 1 --no-tags https://github.com/benyu10/Mini-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444488457
git clone --depth 1 --no-tags https://github.com/alexmeirels/snopping-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451010819
git clone --depth 1 --no-tags https://github.com/tarush-s/FPGA_MAX10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452370318
git clone --depth 1 --no-tags https://github.com/sam9939/vivo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453027006
git clone --depth 1 --no-tags https://github.com/Zach-Bravo/Comp-Arch-Lab-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452458438
git clone --depth 1 --no-tags https://github.com/aokurr/32-Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450959760
git clone --depth 1 --no-tags https://github.com/jason-designer/Platinum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454698810
git clone --depth 1 --no-tags https://github.com/Ronan-Harkins/Lab2_COMP_ARCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454575851
git clone --depth 1 --no-tags https://github.com/jnngu/fpga-pedal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454122618
git clone --depth 1 --no-tags https://github.com/Sara-Rezaeimanesh/Recursive-Functions-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454737019
git clone --depth 1 --no-tags https://github.com/alessiocicero/RISCV-LBIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455339393
git clone --depth 1 --no-tags https://github.com/Gabriel-Dolce/CompArchLab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455247144
git clone --depth 1 --no-tags https://github.com/neel-singhania/CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451390194
git clone --depth 1 --no-tags https://github.com/Galactic-Outlaw/Tetris-in-verilog-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453373211
git clone --depth 1 --no-tags https://github.com/nicholassaylor/VerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454159950
git clone --depth 1 --no-tags https://github.com/crazybolillo/verilog-circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454159683
git clone --depth 1 --no-tags https://github.com/patrikcelko/Simon-says.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454193373
git clone --depth 1 --no-tags https://github.com/gavin-lewis/Function-Generator-Nexys-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448184187
git clone --depth 1 --no-tags https://github.com/laurapellizari/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449780902
git clone --depth 1 --no-tags https://github.com/Kruayd/Digital_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450662107
git clone --depth 1 --no-tags https://github.com/I-am-VarunM/ConvolutionNeuralNetworkusingVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450731341
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/Lab2new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448295242
git clone --depth 1 --no-tags https://github.com/stevenphan01/Pied-Piper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448310320
git clone --depth 1 --no-tags https://github.com/sandeepb20/CS220-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449157427
git clone --depth 1 --no-tags https://github.com/tamasjit/full-addar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448996617
git clone --depth 1 --no-tags https://github.com/moreElectronicProjects/Parallel_to_UART_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449521261
git clone --depth 1 --no-tags https://github.com/MShrimp4/ISE_PROJECTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450038295
git clone --depth 1 --no-tags https://github.com/yhs1202/DigitalLab_exp6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455403176
git clone --depth 1 --no-tags https://github.com/thathcmus/verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445161295
git clone --depth 1 --no-tags https://github.com/nuretanjim/Smart-Watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446269319
git clone --depth 1 --no-tags https://github.com/Akshay-Kaushik/4-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446948649
git clone --depth 1 --no-tags https://github.com/anishmk1/WISC-SP13.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446471184
git clone --depth 1 --no-tags https://github.com/Void-Brain70/verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447435999
git clone --depth 1 --no-tags https://github.com/joaopbicalho/CodingInVerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446970449
git clone --depth 1 --no-tags https://github.com/MrMsM1/Recognition-of-numbers-sequence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447961823
git clone --depth 1 --no-tags https://github.com/UA1ZDC/UHD-Owl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447976230
git clone --depth 1 --no-tags https://github.com/yhs1202/DigitalLab_exp4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455394634
git clone --depth 1 --no-tags https://github.com/bespoke-silicon-group/bsg_pearls.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455666203
git clone --depth 1 --no-tags https://github.com/Plechu/polsl-amsuc-microproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444700754
git clone --depth 1 --no-tags https://github.com/kishanp88/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444291575
git clone --depth 1 --no-tags https://github.com/mdumas2/Arquitetura-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446405852
git clone --depth 1 --no-tags https://github.com/AlejandroAMarin/MIRI-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443752765
git clone --depth 1 --no-tags https://github.com/erdogankilinc/fb-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445143243
git clone --depth 1 --no-tags https://github.com/cuitsj/neck_check.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445069583
git clone --depth 1 --no-tags https://github.com/dmonkman/32-Bit-Verilog-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443981463
git clone --depth 1 --no-tags https://github.com/klosvo/274-lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444256422
git clone --depth 1 --no-tags https://github.com/locnguyenthanh2001/Logic-Design-Mini-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444648210
git clone --depth 1 --no-tags https://github.com/CSIE523/verilog-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444494889
git clone --depth 1 --no-tags https://github.com/zanXQ/verilog_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444679163
git clone --depth 1 --no-tags https://github.com/AugmentiuM/HW_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444681087
git clone --depth 1 --no-tags https://github.com/soy567/Zybo_Z7-20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443723584
git clone --depth 1 --no-tags https://github.com/abctiger0325/SKL_ZED_Backup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444719577
git clone --depth 1 --no-tags https://github.com/KrishnaGopalBajpai/Practice_verilog_new-rep.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444447029
git clone --depth 1 --no-tags https://github.com/TuPM172885/KTMT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444343072
git clone --depth 1 --no-tags https://github.com/Wozii/ECE253F-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444177363
git clone --depth 1 --no-tags https://github.com/ShuvamBose/4-Bit-UP-DOWN-counters-Icarus-Verilog_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445727036
git clone --depth 1 --no-tags https://github.com/FPGA-InsideOut/FPGA_InsideOut_Session1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451625335
git clone --depth 1 --no-tags https://github.com/CSIE523/IC-Contest-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449607340
git clone --depth 1 --no-tags https://github.com/Hcque/fpgaEECS151.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451779665
git clone --depth 1 --no-tags https://github.com/ShichenQiao/ECE552_WISC-SP22_RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452448029
git clone --depth 1 --no-tags https://github.com/Crazy2code15/The-Approximate-Median-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450742087
git clone --depth 1 --no-tags https://github.com/mbirthelmer/f8_emu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447065770
git clone --depth 1 --no-tags https://github.com/euphgh/CPU_27.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453263812
git clone --depth 1 --no-tags https://github.com/yhs1202/DigitalLab_exp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455391569
git clone --depth 1 --no-tags https://github.com/karuneshs21/TMB-FW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454228449
git clone --depth 1 --no-tags https://github.com/Aniruddha-cmd/Router-1x3-RTL-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455210247
git clone --depth 1 --no-tags https://github.com/fahadmuslim/Low-power-ASIC-designs-based-on-CPF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452999763
git clone --depth 1 --no-tags https://github.com/tspython/COEN21-COURSE-WORK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455450909
git clone --depth 1 --no-tags https://github.com/AlishaMomin/Snake-Game-Digital-Logic-and-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450915285
git clone --depth 1 --no-tags https://github.com/momoph46/icc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450892341
git clone --depth 1 --no-tags https://github.com/Jam-11/Comp-Arch-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452863979
git clone --depth 1 --no-tags https://github.com/Mkononiuk/Lab-2-Comparch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454572641
git clone --depth 1 --no-tags https://github.com/dpenebac/ece337.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446963707
git clone --depth 1 --no-tags https://github.com/EduardoJ123/Aquiles-RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445277792
