ARM GAS  /tmp/ccsH6HZr.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_cryp_aes.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./Library/stm32f4xx_cryp_aes.c"
  20              		.section	.text.CRYP_AES_ECB,"ax",%progbits
  21              		.align	1
  22              		.global	CRYP_AES_ECB
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	CRYP_AES_ECB:
  28              	.LVL0:
  29              	.LFB123:
   1:./Library/stm32f4xx_cryp_aes.c **** /**
   2:./Library/stm32f4xx_cryp_aes.c ****   ******************************************************************************
   3:./Library/stm32f4xx_cryp_aes.c ****   * @file    stm32f4xx_cryp_aes.c
   4:./Library/stm32f4xx_cryp_aes.c ****   * @author  MCD Application Team
   5:./Library/stm32f4xx_cryp_aes.c ****   * @version V1.8.1
   6:./Library/stm32f4xx_cryp_aes.c ****   * @date    27-January-2022
   7:./Library/stm32f4xx_cryp_aes.c ****   * @brief   This file provides high level functions to encrypt and decrypt an 
   8:./Library/stm32f4xx_cryp_aes.c ****   *          input message using AES in ECB/CBC/CTR/GCM/CCM modes.
   9:./Library/stm32f4xx_cryp_aes.c ****   *          It uses the stm32f4xx_cryp.c/.h drivers to access the STM32F4xx CRYP
  10:./Library/stm32f4xx_cryp_aes.c ****   *          peripheral.
  11:./Library/stm32f4xx_cryp_aes.c ****   *          AES-ECB/CBC/CTR/GCM/CCM modes are available on STM32F437x Devices.
  12:./Library/stm32f4xx_cryp_aes.c ****   *          For STM32F41xx Devices, only AES-ECB/CBC/CTR modes are available.
  13:./Library/stm32f4xx_cryp_aes.c ****   *
  14:./Library/stm32f4xx_cryp_aes.c **** @verbatim
  15:./Library/stm32f4xx_cryp_aes.c ****  ===================================================================
  16:./Library/stm32f4xx_cryp_aes.c ****                   ##### How to use this driver #####
  17:./Library/stm32f4xx_cryp_aes.c ****  ===================================================================
  18:./Library/stm32f4xx_cryp_aes.c ****  [..]
  19:./Library/stm32f4xx_cryp_aes.c ****    (#) Enable The CRYP controller clock using 
  20:./Library/stm32f4xx_cryp_aes.c ****       RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_CRYP, ENABLE); function.
  21:./Library/stm32f4xx_cryp_aes.c ****   
  22:./Library/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in ECB Mode using CRYP_AES_ECB() function.
  23:./Library/stm32f4xx_cryp_aes.c ****   
  24:./Library/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CBC Mode using CRYP_AES_CBC() function.
  25:./Library/stm32f4xx_cryp_aes.c ****   
  26:./Library/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CTR Mode using CRYP_AES_CTR() function.
  27:./Library/stm32f4xx_cryp_aes.c **** 
  28:./Library/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in GCM Mode using CRYP_AES_GCM() function.
  29:./Library/stm32f4xx_cryp_aes.c ****    
ARM GAS  /tmp/ccsH6HZr.s 			page 2


  30:./Library/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CCM Mode using CRYP_AES_CCM() function.
  31:./Library/stm32f4xx_cryp_aes.c ****      
  32:./Library/stm32f4xx_cryp_aes.c **** @endverbatim
  33:./Library/stm32f4xx_cryp_aes.c ****   *
  34:./Library/stm32f4xx_cryp_aes.c ****   ******************************************************************************
  35:./Library/stm32f4xx_cryp_aes.c ****   * @attention
  36:./Library/stm32f4xx_cryp_aes.c ****   *
  37:./Library/stm32f4xx_cryp_aes.c ****   * Copyright (c) 2016 STMicroelectronics.
  38:./Library/stm32f4xx_cryp_aes.c ****   * All rights reserved.
  39:./Library/stm32f4xx_cryp_aes.c ****   *
  40:./Library/stm32f4xx_cryp_aes.c ****   * This software is licensed under terms that can be found in the LICENSE file
  41:./Library/stm32f4xx_cryp_aes.c ****   * in the root directory of this software component.
  42:./Library/stm32f4xx_cryp_aes.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  43:./Library/stm32f4xx_cryp_aes.c ****   *
  44:./Library/stm32f4xx_cryp_aes.c ****   ******************************************************************************
  45:./Library/stm32f4xx_cryp_aes.c ****   */
  46:./Library/stm32f4xx_cryp_aes.c **** 
  47:./Library/stm32f4xx_cryp_aes.c **** /* Includes ------------------------------------------------------------------*/
  48:./Library/stm32f4xx_cryp_aes.c **** #include "stm32f4xx_cryp.h"
  49:./Library/stm32f4xx_cryp_aes.c **** 
  50:./Library/stm32f4xx_cryp_aes.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  51:./Library/stm32f4xx_cryp_aes.c ****   * @{
  52:./Library/stm32f4xx_cryp_aes.c ****   */
  53:./Library/stm32f4xx_cryp_aes.c **** 
  54:./Library/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP 
  55:./Library/stm32f4xx_cryp_aes.c ****   * @brief CRYP driver modules
  56:./Library/stm32f4xx_cryp_aes.c ****   * @{
  57:./Library/stm32f4xx_cryp_aes.c ****   */
  58:./Library/stm32f4xx_cryp_aes.c **** 
  59:./Library/stm32f4xx_cryp_aes.c **** /* Private typedef -----------------------------------------------------------*/
  60:./Library/stm32f4xx_cryp_aes.c **** /* Private define ------------------------------------------------------------*/
  61:./Library/stm32f4xx_cryp_aes.c **** #define AESBUSY_TIMEOUT    ((uint32_t) 0x00010000)
  62:./Library/stm32f4xx_cryp_aes.c **** 
  63:./Library/stm32f4xx_cryp_aes.c **** /* Private macro -------------------------------------------------------------*/
  64:./Library/stm32f4xx_cryp_aes.c **** /* Private variables ---------------------------------------------------------*/
  65:./Library/stm32f4xx_cryp_aes.c **** /* Private function prototypes -----------------------------------------------*/
  66:./Library/stm32f4xx_cryp_aes.c **** /* Private functions ---------------------------------------------------------*/
  67:./Library/stm32f4xx_cryp_aes.c **** 
  68:./Library/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP_Private_Functions
  69:./Library/stm32f4xx_cryp_aes.c ****   * @{
  70:./Library/stm32f4xx_cryp_aes.c ****   */ 
  71:./Library/stm32f4xx_cryp_aes.c **** 
  72:./Library/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP_Group6 High Level AES functions
  73:./Library/stm32f4xx_cryp_aes.c ****  *  @brief   High Level AES functions 
  74:./Library/stm32f4xx_cryp_aes.c ****  *
  75:./Library/stm32f4xx_cryp_aes.c **** @verbatim   
  76:./Library/stm32f4xx_cryp_aes.c ****  ===============================================================================
  77:./Library/stm32f4xx_cryp_aes.c ****                        ##### High Level AES functions #####
  78:./Library/stm32f4xx_cryp_aes.c ****  ===============================================================================
  79:./Library/stm32f4xx_cryp_aes.c **** 
  80:./Library/stm32f4xx_cryp_aes.c **** @endverbatim
  81:./Library/stm32f4xx_cryp_aes.c ****   * @{
  82:./Library/stm32f4xx_cryp_aes.c ****   */
  83:./Library/stm32f4xx_cryp_aes.c **** 
  84:./Library/stm32f4xx_cryp_aes.c **** /**
  85:./Library/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in ECB Mode
  86:./Library/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
ARM GAS  /tmp/ccsH6HZr.s 			page 3


  87:./Library/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
  88:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
  89:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
  90:./Library/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
  91:./Library/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
  92:./Library/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
  93:./Library/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
  94:./Library/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
  95:./Library/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
  96:./Library/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
  97:./Library/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
  98:./Library/stm32f4xx_cryp_aes.c ****   */
  99:./Library/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_ECB(uint8_t Mode, uint8_t* Key, uint16_t Keysize,
 100:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t* Input, uint32_t Ilength, uint8_t* Output)
 101:./Library/stm32f4xx_cryp_aes.c **** {
  30              		.loc 1 101 1 view -0
  31              		.cfi_startproc
  32              		@ args = 8, pretend = 0, frame = 56
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 101 1 is_stmt 0 view .LVU1
  35 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 28
  38              		.cfi_offset 4, -28
  39              		.cfi_offset 5, -24
  40              		.cfi_offset 6, -20
  41              		.cfi_offset 7, -16
  42              		.cfi_offset 8, -12
  43              		.cfi_offset 9, -8
  44              		.cfi_offset 14, -4
  45 0004 8FB0     		sub	sp, sp, #60
  46              	.LCFI1:
  47              		.cfi_def_cfa_offset 88
  48 0006 0646     		mov	r6, r0
  49 0008 0D46     		mov	r5, r1
  50 000a 9146     		mov	r9, r2
  51 000c DDF85880 		ldr	r8, [sp, #88]
 102:./Library/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
  52              		.loc 1 102 3 is_stmt 1 view .LVU2
 103:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  53              		.loc 1 103 3 view .LVU3
 104:./Library/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
  54              		.loc 1 104 3 view .LVU4
  55              		.loc 1 104 17 is_stmt 0 view .LVU5
  56 0010 0022     		movs	r2, #0
  57              	.LVL1:
  58              		.loc 1 104 17 view .LVU6
  59 0012 0192     		str	r2, [sp, #4]
 105:./Library/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
  60              		.loc 1 105 3 is_stmt 1 view .LVU7
  61              	.LVL2:
 106:./Library/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
  62              		.loc 1 106 3 view .LVU8
 107:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
  63              		.loc 1 107 3 view .LVU9
 108:./Library/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
  64              		.loc 1 108 3 view .LVU10
ARM GAS  /tmp/ccsH6HZr.s 			page 4


  65              		.loc 1 108 12 is_stmt 0 view .LVU11
  66 0014 1C46     		mov	r4, r3
  67              	.LVL3:
 109:./Library/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
  68              		.loc 1 109 3 is_stmt 1 view .LVU12
  69              		.loc 1 109 12 is_stmt 0 view .LVU13
  70 0016 179F     		ldr	r7, [sp, #92]
  71              	.LVL4:
 110:./Library/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
  72              		.loc 1 110 3 is_stmt 1 view .LVU14
 111:./Library/stm32f4xx_cryp_aes.c **** 
 112:./Library/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 113:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
  73              		.loc 1 113 3 view .LVU15
  74 0018 02A8     		add	r0, sp, #8
  75              	.LVL5:
  76              		.loc 1 113 3 is_stmt 0 view .LVU16
  77 001a FFF7FEFF 		bl	CRYP_KeyStructInit
  78              	.LVL6:
 114:./Library/stm32f4xx_cryp_aes.c **** 
 115:./Library/stm32f4xx_cryp_aes.c ****   switch(Keysize)
  79              		.loc 1 115 3 is_stmt 1 view .LVU17
  80 001e B9F1C00F 		cmp	r9, #192
  81 0022 39D0     		beq	.L2
  82 0024 B9F5807F 		cmp	r9, #256
  83 0028 4CD0     		beq	.L3
  84 002a B9F1800F 		cmp	r9, #128
  85 002e 24D0     		beq	.L18
  86              	.LVL7:
  87              	.L4:
 116:./Library/stm32f4xx_cryp_aes.c ****   {
 117:./Library/stm32f4xx_cryp_aes.c ****     case 128:
 118:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 119:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 120:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 121:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 122:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 123:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 124:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 125:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 126:./Library/stm32f4xx_cryp_aes.c ****     break;
 127:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 128:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 129:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 130:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 131:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 132:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 133:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 134:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 135:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 136:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 137:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 138:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 139:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 140:./Library/stm32f4xx_cryp_aes.c ****     break;
 141:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 142:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
ARM GAS  /tmp/ccsH6HZr.s 			page 5


 143:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 144:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 145:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 146:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 147:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 148:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 149:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 150:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 151:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 152:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 153:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 154:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 155:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 156:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 157:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 158:./Library/stm32f4xx_cryp_aes.c ****     break;
 159:./Library/stm32f4xx_cryp_aes.c ****     default:
 160:./Library/stm32f4xx_cryp_aes.c ****     break;
 161:./Library/stm32f4xx_cryp_aes.c ****   }
 162:./Library/stm32f4xx_cryp_aes.c **** 
 163:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 164:./Library/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
  88              		.loc 1 164 3 view .LVU18
  89              		.loc 1 164 5 is_stmt 0 view .LVU19
  90 0030 002E     		cmp	r6, #0
  91 0032 63D1     		bne	.L5
 165:./Library/stm32f4xx_cryp_aes.c ****   {
 166:./Library/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 167:./Library/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
  92              		.loc 1 167 5 is_stmt 1 view .LVU20
  93 0034 FFF7FEFF 		bl	CRYP_FIFOFlush
  94              	.LVL8:
 168:./Library/stm32f4xx_cryp_aes.c **** 
 169:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 170:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
  95              		.loc 1 170 5 view .LVU21
  96              		.loc 1 170 41 is_stmt 0 view .LVU22
  97 0038 0423     		movs	r3, #4
  98 003a 0A93     		str	r3, [sp, #40]
 171:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
  99              		.loc 1 171 5 is_stmt 1 view .LVU23
 100              		.loc 1 171 42 is_stmt 0 view .LVU24
 101 003c 3823     		movs	r3, #56
 102 003e 0B93     		str	r3, [sp, #44]
 172:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 103              		.loc 1 172 5 is_stmt 1 view .LVU25
 104              		.loc 1 172 42 is_stmt 0 view .LVU26
 105 0040 0023     		movs	r3, #0
 106 0042 0C93     		str	r3, [sp, #48]
 173:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 107              		.loc 1 173 5 is_stmt 1 view .LVU27
 108 0044 0AA8     		add	r0, sp, #40
 109 0046 FFF7FEFF 		bl	CRYP_Init
 110              	.LVL9:
 174:./Library/stm32f4xx_cryp_aes.c **** 
 175:./Library/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 176:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
ARM GAS  /tmp/ccsH6HZr.s 			page 6


 111              		.loc 1 176 5 view .LVU28
 112 004a 02A8     		add	r0, sp, #8
 113 004c FFF7FEFF 		bl	CRYP_KeyInit
 114              	.LVL10:
 177:./Library/stm32f4xx_cryp_aes.c **** 
 178:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 179:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 115              		.loc 1 179 5 view .LVU29
 116 0050 0120     		movs	r0, #1
 117 0052 FFF7FEFF 		bl	CRYP_Cmd
 118              	.LVL11:
 119              	.L7:
 180:./Library/stm32f4xx_cryp_aes.c **** 
 181:./Library/stm32f4xx_cryp_aes.c ****     /* wait until the Busy flag is RESET */
 182:./Library/stm32f4xx_cryp_aes.c ****     do
 120              		.loc 1 182 5 discriminator 2 view .LVU30
 183:./Library/stm32f4xx_cryp_aes.c ****     {
 184:./Library/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 121              		.loc 1 184 7 discriminator 2 view .LVU31
 122              		.loc 1 184 20 is_stmt 0 discriminator 2 view .LVU32
 123 0056 1020     		movs	r0, #16
 124 0058 FFF7FEFF 		bl	CRYP_GetFlagStatus
 125              	.LVL12:
 185:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 126              		.loc 1 185 7 is_stmt 1 discriminator 2 view .LVU33
 127              		.loc 1 185 14 is_stmt 0 discriminator 2 view .LVU34
 128 005c 019B     		ldr	r3, [sp, #4]
 129 005e 0133     		adds	r3, r3, #1
 130 0060 0193     		str	r3, [sp, #4]
 186:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 131              		.loc 1 186 42 is_stmt 1 discriminator 2 view .LVU35
 132              		.loc 1 186 22 is_stmt 0 discriminator 2 view .LVU36
 133 0062 019B     		ldr	r3, [sp, #4]
 134              		.loc 1 186 42 discriminator 2 view .LVU37
 135 0064 B3F5803F 		cmp	r3, #65536
 136 0068 01D0     		beq	.L6
 137              		.loc 1 186 42 discriminator 1 view .LVU38
 138 006a 0028     		cmp	r0, #0
 139 006c F3D1     		bne	.L7
 140              	.L6:
 187:./Library/stm32f4xx_cryp_aes.c **** 
 188:./Library/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 141              		.loc 1 188 5 is_stmt 1 view .LVU39
 142              		.loc 1 188 8 is_stmt 0 view .LVU40
 143 006e 0028     		cmp	r0, #0
 144 0070 4AD1     		bne	.L8
 189:./Library/stm32f4xx_cryp_aes.c ****    {
 190:./Library/stm32f4xx_cryp_aes.c ****        status = ERROR;
 191:./Library/stm32f4xx_cryp_aes.c ****     }
 192:./Library/stm32f4xx_cryp_aes.c ****     else
 193:./Library/stm32f4xx_cryp_aes.c ****     {
 194:./Library/stm32f4xx_cryp_aes.c ****       /* Crypto Init for decryption process */  
 195:./Library/stm32f4xx_cryp_aes.c ****       AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 145              		.loc 1 195 7 is_stmt 1 view .LVU41
 146              		.loc 1 195 43 is_stmt 0 view .LVU42
 147 0072 0423     		movs	r3, #4
 148 0074 0A93     		str	r3, [sp, #40]
ARM GAS  /tmp/ccsH6HZr.s 			page 7


 106:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 149              		.loc 1 106 15 view .LVU43
 150 0076 0126     		movs	r6, #1
 151 0078 46E0     		b	.L8
 152              	.LVL13:
 153              	.L18:
 118:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 154              		.loc 1 118 5 is_stmt 1 view .LVU44
 118:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 155              		.loc 1 118 41 is_stmt 0 view .LVU45
 156 007a 0023     		movs	r3, #0
 157 007c 0D93     		str	r3, [sp, #52]
 119:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 158              		.loc 1 119 5 is_stmt 1 view .LVU46
 119:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 159              		.loc 1 119 47 is_stmt 0 view .LVU47
 160 007e 2B68     		ldr	r3, [r5]
 161              	.LVL14:
 162              	.LBB230:
 163              	.LBI230:
 164              		.file 2 "./CORE/core_cmInstr.h"
   1:./CORE/core_cmInstr.h **** /**************************************************************************//**
   2:./CORE/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:./CORE/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:./CORE/core_cmInstr.h ****  * @version  V4.10
   5:./CORE/core_cmInstr.h ****  * @date     18. March 2015
   6:./CORE/core_cmInstr.h ****  *
   7:./CORE/core_cmInstr.h ****  * @note
   8:./CORE/core_cmInstr.h ****  *
   9:./CORE/core_cmInstr.h ****  ******************************************************************************/
  10:./CORE/core_cmInstr.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:./CORE/core_cmInstr.h **** 
  12:./CORE/core_cmInstr.h ****    All rights reserved.
  13:./CORE/core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
  14:./CORE/core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:./CORE/core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:./CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:./CORE/core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:./CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:./CORE/core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:./CORE/core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:./CORE/core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:./CORE/core_cmInstr.h ****      specific prior written permission.
  23:./CORE/core_cmInstr.h ****    *
  24:./CORE/core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:./CORE/core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:./CORE/core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:./CORE/core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:./CORE/core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:./CORE/core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:./CORE/core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:./CORE/core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:./CORE/core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:./CORE/core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:./CORE/core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:./CORE/core_cmInstr.h ****    ---------------------------------------------------------------------------*/
  36:./CORE/core_cmInstr.h **** 
ARM GAS  /tmp/ccsH6HZr.s 			page 8


  37:./CORE/core_cmInstr.h **** 
  38:./CORE/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:./CORE/core_cmInstr.h **** #define __CORE_CMINSTR_H
  40:./CORE/core_cmInstr.h **** 
  41:./CORE/core_cmInstr.h **** 
  42:./CORE/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:./CORE/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:./CORE/core_cmInstr.h ****   Access to dedicated instructions
  45:./CORE/core_cmInstr.h ****   @{
  46:./CORE/core_cmInstr.h **** */
  47:./CORE/core_cmInstr.h **** 
  48:./CORE/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:./CORE/core_cmInstr.h **** /* ARM armcc specific functions */
  50:./CORE/core_cmInstr.h **** 
  51:./CORE/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:./CORE/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:./CORE/core_cmInstr.h **** #endif
  54:./CORE/core_cmInstr.h **** 
  55:./CORE/core_cmInstr.h **** 
  56:./CORE/core_cmInstr.h **** /** \brief  No Operation
  57:./CORE/core_cmInstr.h **** 
  58:./CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:./CORE/core_cmInstr.h ****  */
  60:./CORE/core_cmInstr.h **** #define __NOP                             __nop
  61:./CORE/core_cmInstr.h **** 
  62:./CORE/core_cmInstr.h **** 
  63:./CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:./CORE/core_cmInstr.h **** 
  65:./CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:./CORE/core_cmInstr.h ****     until one of a number of events occurs.
  67:./CORE/core_cmInstr.h ****  */
  68:./CORE/core_cmInstr.h **** #define __WFI                             __wfi
  69:./CORE/core_cmInstr.h **** 
  70:./CORE/core_cmInstr.h **** 
  71:./CORE/core_cmInstr.h **** /** \brief  Wait For Event
  72:./CORE/core_cmInstr.h **** 
  73:./CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:./CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:./CORE/core_cmInstr.h ****  */
  76:./CORE/core_cmInstr.h **** #define __WFE                             __wfe
  77:./CORE/core_cmInstr.h **** 
  78:./CORE/core_cmInstr.h **** 
  79:./CORE/core_cmInstr.h **** /** \brief  Send Event
  80:./CORE/core_cmInstr.h **** 
  81:./CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  82:./CORE/core_cmInstr.h ****  */
  83:./CORE/core_cmInstr.h **** #define __SEV                             __sev
  84:./CORE/core_cmInstr.h **** 
  85:./CORE/core_cmInstr.h **** 
  86:./CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  87:./CORE/core_cmInstr.h **** 
  88:./CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:./CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:./CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
  91:./CORE/core_cmInstr.h ****  */
  92:./CORE/core_cmInstr.h **** #define __ISB() do {\
  93:./CORE/core_cmInstr.h ****                    __schedule_barrier();\
ARM GAS  /tmp/ccsH6HZr.s 			page 9


  94:./CORE/core_cmInstr.h ****                    __isb(0xF);\
  95:./CORE/core_cmInstr.h ****                    __schedule_barrier();\
  96:./CORE/core_cmInstr.h ****                 } while (0)
  97:./CORE/core_cmInstr.h **** 
  98:./CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  99:./CORE/core_cmInstr.h **** 
 100:./CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 101:./CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 102:./CORE/core_cmInstr.h ****  */
 103:./CORE/core_cmInstr.h **** #define __DSB() do {\
 104:./CORE/core_cmInstr.h ****                    __schedule_barrier();\
 105:./CORE/core_cmInstr.h ****                    __dsb(0xF);\
 106:./CORE/core_cmInstr.h ****                    __schedule_barrier();\
 107:./CORE/core_cmInstr.h ****                 } while (0)
 108:./CORE/core_cmInstr.h **** 
 109:./CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 110:./CORE/core_cmInstr.h **** 
 111:./CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 112:./CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 113:./CORE/core_cmInstr.h ****  */
 114:./CORE/core_cmInstr.h **** #define __DMB() do {\
 115:./CORE/core_cmInstr.h ****                    __schedule_barrier();\
 116:./CORE/core_cmInstr.h ****                    __dmb(0xF);\
 117:./CORE/core_cmInstr.h ****                    __schedule_barrier();\
 118:./CORE/core_cmInstr.h ****                 } while (0)
 119:./CORE/core_cmInstr.h **** 
 120:./CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 121:./CORE/core_cmInstr.h **** 
 122:./CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 123:./CORE/core_cmInstr.h **** 
 124:./CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 125:./CORE/core_cmInstr.h ****     \return               Reversed value
 126:./CORE/core_cmInstr.h ****  */
 127:./CORE/core_cmInstr.h **** #define __REV                             __rev
 128:./CORE/core_cmInstr.h **** 
 129:./CORE/core_cmInstr.h **** 
 130:./CORE/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 131:./CORE/core_cmInstr.h **** 
 132:./CORE/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 133:./CORE/core_cmInstr.h **** 
 134:./CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 135:./CORE/core_cmInstr.h ****     \return               Reversed value
 136:./CORE/core_cmInstr.h ****  */
 137:./CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 138:./CORE/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 139:./CORE/core_cmInstr.h **** {
 140:./CORE/core_cmInstr.h ****   rev16 r0, r0
 141:./CORE/core_cmInstr.h ****   bx lr
 142:./CORE/core_cmInstr.h **** }
 143:./CORE/core_cmInstr.h **** #endif
 144:./CORE/core_cmInstr.h **** 
 145:./CORE/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 146:./CORE/core_cmInstr.h **** 
 147:./CORE/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 148:./CORE/core_cmInstr.h **** 
 149:./CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 150:./CORE/core_cmInstr.h ****     \return               Reversed value
ARM GAS  /tmp/ccsH6HZr.s 			page 10


 151:./CORE/core_cmInstr.h ****  */
 152:./CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 153:./CORE/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 154:./CORE/core_cmInstr.h **** {
 155:./CORE/core_cmInstr.h ****   revsh r0, r0
 156:./CORE/core_cmInstr.h ****   bx lr
 157:./CORE/core_cmInstr.h **** }
 158:./CORE/core_cmInstr.h **** #endif
 159:./CORE/core_cmInstr.h **** 
 160:./CORE/core_cmInstr.h **** 
 161:./CORE/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 162:./CORE/core_cmInstr.h **** 
 163:./CORE/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 164:./CORE/core_cmInstr.h **** 
 165:./CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
 166:./CORE/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 167:./CORE/core_cmInstr.h ****     \return               Rotated value
 168:./CORE/core_cmInstr.h ****  */
 169:./CORE/core_cmInstr.h **** #define __ROR                             __ror
 170:./CORE/core_cmInstr.h **** 
 171:./CORE/core_cmInstr.h **** 
 172:./CORE/core_cmInstr.h **** /** \brief  Breakpoint
 173:./CORE/core_cmInstr.h **** 
 174:./CORE/core_cmInstr.h ****     This function causes the processor to enter Debug state.
 175:./CORE/core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 176:./CORE/core_cmInstr.h **** 
 177:./CORE/core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 178:./CORE/core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 179:./CORE/core_cmInstr.h ****  */
 180:./CORE/core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 181:./CORE/core_cmInstr.h **** 
 182:./CORE/core_cmInstr.h **** 
 183:./CORE/core_cmInstr.h **** /** \brief  Reverse bit order of value
 184:./CORE/core_cmInstr.h **** 
 185:./CORE/core_cmInstr.h ****     This function reverses the bit order of the given value.
 186:./CORE/core_cmInstr.h **** 
 187:./CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 188:./CORE/core_cmInstr.h ****     \return               Reversed value
 189:./CORE/core_cmInstr.h ****  */
 190:./CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 191:./CORE/core_cmInstr.h ****   #define __RBIT                          __rbit
 192:./CORE/core_cmInstr.h **** #else
 193:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 194:./CORE/core_cmInstr.h **** {
 195:./CORE/core_cmInstr.h ****   uint32_t result;
 196:./CORE/core_cmInstr.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; // extra shift needed at end
 197:./CORE/core_cmInstr.h **** 
 198:./CORE/core_cmInstr.h ****   result = value;                      // r will be reversed bits of v; first get LSB of v
 199:./CORE/core_cmInstr.h ****   for (value >>= 1; value; value >>= 1)
 200:./CORE/core_cmInstr.h ****   {
 201:./CORE/core_cmInstr.h ****     result <<= 1;
 202:./CORE/core_cmInstr.h ****     result |= value & 1;
 203:./CORE/core_cmInstr.h ****     s--;
 204:./CORE/core_cmInstr.h ****   }
 205:./CORE/core_cmInstr.h ****   result <<= s;                       // shift when v's highest bits are zero
 206:./CORE/core_cmInstr.h ****   return(result);
 207:./CORE/core_cmInstr.h **** }
ARM GAS  /tmp/ccsH6HZr.s 			page 11


 208:./CORE/core_cmInstr.h **** #endif
 209:./CORE/core_cmInstr.h **** 
 210:./CORE/core_cmInstr.h **** 
 211:./CORE/core_cmInstr.h **** /** \brief  Count leading zeros
 212:./CORE/core_cmInstr.h **** 
 213:./CORE/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 214:./CORE/core_cmInstr.h **** 
 215:./CORE/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 216:./CORE/core_cmInstr.h ****     \return             number of leading zeros in value
 217:./CORE/core_cmInstr.h ****  */
 218:./CORE/core_cmInstr.h **** #define __CLZ                             __clz
 219:./CORE/core_cmInstr.h **** 
 220:./CORE/core_cmInstr.h **** 
 221:./CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 222:./CORE/core_cmInstr.h **** 
 223:./CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 224:./CORE/core_cmInstr.h **** 
 225:./CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 8 bit value.
 226:./CORE/core_cmInstr.h **** 
 227:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 228:./CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 229:./CORE/core_cmInstr.h ****  */
 230:./CORE/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 231:./CORE/core_cmInstr.h **** 
 232:./CORE/core_cmInstr.h **** 
 233:./CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 234:./CORE/core_cmInstr.h **** 
 235:./CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 16 bit values.
 236:./CORE/core_cmInstr.h **** 
 237:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 238:./CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 239:./CORE/core_cmInstr.h ****  */
 240:./CORE/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 241:./CORE/core_cmInstr.h **** 
 242:./CORE/core_cmInstr.h **** 
 243:./CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 244:./CORE/core_cmInstr.h **** 
 245:./CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 32 bit values.
 246:./CORE/core_cmInstr.h **** 
 247:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 248:./CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 249:./CORE/core_cmInstr.h ****  */
 250:./CORE/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 251:./CORE/core_cmInstr.h **** 
 252:./CORE/core_cmInstr.h **** 
 253:./CORE/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 254:./CORE/core_cmInstr.h **** 
 255:./CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 8 bit values.
 256:./CORE/core_cmInstr.h **** 
 257:./CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 258:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 259:./CORE/core_cmInstr.h ****     \return          0  Function succeeded
 260:./CORE/core_cmInstr.h ****     \return          1  Function failed
 261:./CORE/core_cmInstr.h ****  */
 262:./CORE/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 263:./CORE/core_cmInstr.h **** 
 264:./CORE/core_cmInstr.h **** 
ARM GAS  /tmp/ccsH6HZr.s 			page 12


 265:./CORE/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 266:./CORE/core_cmInstr.h **** 
 267:./CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 16 bit values.
 268:./CORE/core_cmInstr.h **** 
 269:./CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 270:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 271:./CORE/core_cmInstr.h ****     \return          0  Function succeeded
 272:./CORE/core_cmInstr.h ****     \return          1  Function failed
 273:./CORE/core_cmInstr.h ****  */
 274:./CORE/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 275:./CORE/core_cmInstr.h **** 
 276:./CORE/core_cmInstr.h **** 
 277:./CORE/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 278:./CORE/core_cmInstr.h **** 
 279:./CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 32 bit values.
 280:./CORE/core_cmInstr.h **** 
 281:./CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 282:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 283:./CORE/core_cmInstr.h ****     \return          0  Function succeeded
 284:./CORE/core_cmInstr.h ****     \return          1  Function failed
 285:./CORE/core_cmInstr.h ****  */
 286:./CORE/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 287:./CORE/core_cmInstr.h **** 
 288:./CORE/core_cmInstr.h **** 
 289:./CORE/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 290:./CORE/core_cmInstr.h **** 
 291:./CORE/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 292:./CORE/core_cmInstr.h **** 
 293:./CORE/core_cmInstr.h ****  */
 294:./CORE/core_cmInstr.h **** #define __CLREX                           __clrex
 295:./CORE/core_cmInstr.h **** 
 296:./CORE/core_cmInstr.h **** 
 297:./CORE/core_cmInstr.h **** /** \brief  Signed Saturate
 298:./CORE/core_cmInstr.h **** 
 299:./CORE/core_cmInstr.h ****     This function saturates a signed value.
 300:./CORE/core_cmInstr.h **** 
 301:./CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 302:./CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 303:./CORE/core_cmInstr.h ****     \return             Saturated value
 304:./CORE/core_cmInstr.h ****  */
 305:./CORE/core_cmInstr.h **** #define __SSAT                            __ssat
 306:./CORE/core_cmInstr.h **** 
 307:./CORE/core_cmInstr.h **** 
 308:./CORE/core_cmInstr.h **** /** \brief  Unsigned Saturate
 309:./CORE/core_cmInstr.h **** 
 310:./CORE/core_cmInstr.h ****     This function saturates an unsigned value.
 311:./CORE/core_cmInstr.h **** 
 312:./CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 313:./CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 314:./CORE/core_cmInstr.h ****     \return             Saturated value
 315:./CORE/core_cmInstr.h ****  */
 316:./CORE/core_cmInstr.h **** #define __USAT                            __usat
 317:./CORE/core_cmInstr.h **** 
 318:./CORE/core_cmInstr.h **** 
 319:./CORE/core_cmInstr.h **** /** \brief  Rotate Right with Extend (32 bit)
 320:./CORE/core_cmInstr.h **** 
 321:./CORE/core_cmInstr.h ****     This function moves each bit of a bitstring right by one bit.
ARM GAS  /tmp/ccsH6HZr.s 			page 13


 322:./CORE/core_cmInstr.h ****     The carry input is shifted in at the left end of the bitstring.
 323:./CORE/core_cmInstr.h **** 
 324:./CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
 325:./CORE/core_cmInstr.h ****     \return               Rotated value
 326:./CORE/core_cmInstr.h ****  */
 327:./CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 328:./CORE/core_cmInstr.h **** __attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
 329:./CORE/core_cmInstr.h **** {
 330:./CORE/core_cmInstr.h ****   rrx r0, r0
 331:./CORE/core_cmInstr.h ****   bx lr
 332:./CORE/core_cmInstr.h **** }
 333:./CORE/core_cmInstr.h **** #endif
 334:./CORE/core_cmInstr.h **** 
 335:./CORE/core_cmInstr.h **** 
 336:./CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (8 bit)
 337:./CORE/core_cmInstr.h **** 
 338:./CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 8 bit value.
 339:./CORE/core_cmInstr.h **** 
 340:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 341:./CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 342:./CORE/core_cmInstr.h ****  */
 343:./CORE/core_cmInstr.h **** #define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
 344:./CORE/core_cmInstr.h **** 
 345:./CORE/core_cmInstr.h **** 
 346:./CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (16 bit)
 347:./CORE/core_cmInstr.h **** 
 348:./CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 16 bit values.
 349:./CORE/core_cmInstr.h **** 
 350:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 351:./CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 352:./CORE/core_cmInstr.h ****  */
 353:./CORE/core_cmInstr.h **** #define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
 354:./CORE/core_cmInstr.h **** 
 355:./CORE/core_cmInstr.h **** 
 356:./CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (32 bit)
 357:./CORE/core_cmInstr.h **** 
 358:./CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 32 bit values.
 359:./CORE/core_cmInstr.h **** 
 360:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 361:./CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 362:./CORE/core_cmInstr.h ****  */
 363:./CORE/core_cmInstr.h **** #define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
 364:./CORE/core_cmInstr.h **** 
 365:./CORE/core_cmInstr.h **** 
 366:./CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (8 bit)
 367:./CORE/core_cmInstr.h **** 
 368:./CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 8 bit values.
 369:./CORE/core_cmInstr.h **** 
 370:./CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 371:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 372:./CORE/core_cmInstr.h ****  */
 373:./CORE/core_cmInstr.h **** #define __STRBT(value, ptr)               __strt(value, ptr)
 374:./CORE/core_cmInstr.h **** 
 375:./CORE/core_cmInstr.h **** 
 376:./CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (16 bit)
 377:./CORE/core_cmInstr.h **** 
 378:./CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 16 bit values.
ARM GAS  /tmp/ccsH6HZr.s 			page 14


 379:./CORE/core_cmInstr.h **** 
 380:./CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 381:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 382:./CORE/core_cmInstr.h ****  */
 383:./CORE/core_cmInstr.h **** #define __STRHT(value, ptr)               __strt(value, ptr)
 384:./CORE/core_cmInstr.h **** 
 385:./CORE/core_cmInstr.h **** 
 386:./CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (32 bit)
 387:./CORE/core_cmInstr.h **** 
 388:./CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 32 bit values.
 389:./CORE/core_cmInstr.h **** 
 390:./CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 391:./CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 392:./CORE/core_cmInstr.h ****  */
 393:./CORE/core_cmInstr.h **** #define __STRT(value, ptr)                __strt(value, ptr)
 394:./CORE/core_cmInstr.h **** 
 395:./CORE/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
 396:./CORE/core_cmInstr.h **** 
 397:./CORE/core_cmInstr.h **** 
 398:./CORE/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 399:./CORE/core_cmInstr.h **** /* GNU gcc specific functions */
 400:./CORE/core_cmInstr.h **** 
 401:./CORE/core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 402:./CORE/core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 403:./CORE/core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 404:./CORE/core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 405:./CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 406:./CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 407:./CORE/core_cmInstr.h **** #else
 408:./CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 409:./CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 410:./CORE/core_cmInstr.h **** #endif
 411:./CORE/core_cmInstr.h **** 
 412:./CORE/core_cmInstr.h **** /** \brief  No Operation
 413:./CORE/core_cmInstr.h **** 
 414:./CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 415:./CORE/core_cmInstr.h ****  */
 416:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 417:./CORE/core_cmInstr.h **** {
 418:./CORE/core_cmInstr.h ****   __ASM volatile ("nop");
 419:./CORE/core_cmInstr.h **** }
 420:./CORE/core_cmInstr.h **** 
 421:./CORE/core_cmInstr.h **** 
 422:./CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
 423:./CORE/core_cmInstr.h **** 
 424:./CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 425:./CORE/core_cmInstr.h ****     until one of a number of events occurs.
 426:./CORE/core_cmInstr.h ****  */
 427:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 428:./CORE/core_cmInstr.h **** {
 429:./CORE/core_cmInstr.h ****   __ASM volatile ("wfi");
 430:./CORE/core_cmInstr.h **** }
 431:./CORE/core_cmInstr.h **** 
 432:./CORE/core_cmInstr.h **** 
 433:./CORE/core_cmInstr.h **** /** \brief  Wait For Event
 434:./CORE/core_cmInstr.h **** 
 435:./CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
ARM GAS  /tmp/ccsH6HZr.s 			page 15


 436:./CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 437:./CORE/core_cmInstr.h ****  */
 438:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 439:./CORE/core_cmInstr.h **** {
 440:./CORE/core_cmInstr.h ****   __ASM volatile ("wfe");
 441:./CORE/core_cmInstr.h **** }
 442:./CORE/core_cmInstr.h **** 
 443:./CORE/core_cmInstr.h **** 
 444:./CORE/core_cmInstr.h **** /** \brief  Send Event
 445:./CORE/core_cmInstr.h **** 
 446:./CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 447:./CORE/core_cmInstr.h ****  */
 448:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 449:./CORE/core_cmInstr.h **** {
 450:./CORE/core_cmInstr.h ****   __ASM volatile ("sev");
 451:./CORE/core_cmInstr.h **** }
 452:./CORE/core_cmInstr.h **** 
 453:./CORE/core_cmInstr.h **** 
 454:./CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 455:./CORE/core_cmInstr.h **** 
 456:./CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 457:./CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 458:./CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
 459:./CORE/core_cmInstr.h ****  */
 460:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 461:./CORE/core_cmInstr.h **** {
 462:./CORE/core_cmInstr.h ****   __ASM volatile ("isb 0xF":::"memory");
 463:./CORE/core_cmInstr.h **** }
 464:./CORE/core_cmInstr.h **** 
 465:./CORE/core_cmInstr.h **** 
 466:./CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 467:./CORE/core_cmInstr.h **** 
 468:./CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 469:./CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 470:./CORE/core_cmInstr.h ****  */
 471:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 472:./CORE/core_cmInstr.h **** {
 473:./CORE/core_cmInstr.h ****   __ASM volatile ("dsb 0xF":::"memory");
 474:./CORE/core_cmInstr.h **** }
 475:./CORE/core_cmInstr.h **** 
 476:./CORE/core_cmInstr.h **** 
 477:./CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 478:./CORE/core_cmInstr.h **** 
 479:./CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 480:./CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 481:./CORE/core_cmInstr.h ****  */
 482:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 483:./CORE/core_cmInstr.h **** {
 484:./CORE/core_cmInstr.h ****   __ASM volatile ("dmb 0xF":::"memory");
 485:./CORE/core_cmInstr.h **** }
 486:./CORE/core_cmInstr.h **** 
 487:./CORE/core_cmInstr.h **** 
 488:./CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 489:./CORE/core_cmInstr.h **** 
 490:./CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 491:./CORE/core_cmInstr.h **** 
 492:./CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
ARM GAS  /tmp/ccsH6HZr.s 			page 16


 493:./CORE/core_cmInstr.h ****     \return               Reversed value
 494:./CORE/core_cmInstr.h ****  */
 495:./CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 165              		.loc 2 495 57 is_stmt 1 view .LVU48
 166              	.LBB231:
 496:./CORE/core_cmInstr.h **** {
 497:./CORE/core_cmInstr.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 498:./CORE/core_cmInstr.h ****   return __builtin_bswap32(value);
 167              		.loc 2 498 3 view .LVU49
 168              		.loc 2 498 10 is_stmt 0 view .LVU50
 169 0080 1BBA     		rev	r3, r3
 170              	.LVL15:
 171              		.loc 2 498 10 view .LVU51
 172              	.LBE231:
 173              	.LBE230:
 119:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 174              		.loc 1 119 45 view .LVU52
 175 0082 0693     		str	r3, [sp, #24]
 120:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 176              		.loc 1 120 5 is_stmt 1 view .LVU53
 177              	.LVL16:
 121:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 178              		.loc 1 121 5 view .LVU54
 121:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 179              		.loc 1 121 47 is_stmt 0 view .LVU55
 180 0084 6B68     		ldr	r3, [r5, #4]
 181              	.LVL17:
 182              	.LBB232:
 183              	.LBI232:
 495:./CORE/core_cmInstr.h **** {
 184              		.loc 2 495 57 is_stmt 1 view .LVU56
 185              	.LBB233:
 186              		.loc 2 498 3 view .LVU57
 187              		.loc 2 498 10 is_stmt 0 view .LVU58
 188 0086 1BBA     		rev	r3, r3
 189              	.LVL18:
 190              		.loc 2 498 10 view .LVU59
 191              	.LBE233:
 192              	.LBE232:
 121:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 193              		.loc 1 121 45 view .LVU60
 194 0088 0793     		str	r3, [sp, #28]
 122:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 195              		.loc 1 122 5 is_stmt 1 view .LVU61
 196              	.LVL19:
 123:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 197              		.loc 1 123 5 view .LVU62
 123:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 198              		.loc 1 123 47 is_stmt 0 view .LVU63
 199 008a AB68     		ldr	r3, [r5, #8]
 200              	.LVL20:
 201              	.LBB234:
 202              	.LBI234:
 495:./CORE/core_cmInstr.h **** {
 203              		.loc 2 495 57 is_stmt 1 view .LVU64
 204              	.LBB235:
 205              		.loc 2 498 3 view .LVU65
ARM GAS  /tmp/ccsH6HZr.s 			page 17


 206              		.loc 2 498 10 is_stmt 0 view .LVU66
 207 008c 1BBA     		rev	r3, r3
 208              	.LVL21:
 209              		.loc 2 498 10 view .LVU67
 210              	.LBE235:
 211              	.LBE234:
 123:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 212              		.loc 1 123 45 view .LVU68
 213 008e 0893     		str	r3, [sp, #32]
 124:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 214              		.loc 1 124 5 is_stmt 1 view .LVU69
 215              	.LVL22:
 125:./Library/stm32f4xx_cryp_aes.c ****     break;
 216              		.loc 1 125 5 view .LVU70
 125:./Library/stm32f4xx_cryp_aes.c ****     break;
 217              		.loc 1 125 47 is_stmt 0 view .LVU71
 218 0090 EB68     		ldr	r3, [r5, #12]
 219              	.LVL23:
 220              	.LBB236:
 221              	.LBI236:
 495:./CORE/core_cmInstr.h **** {
 222              		.loc 2 495 57 is_stmt 1 view .LVU72
 223              	.LBB237:
 224              		.loc 2 498 3 view .LVU73
 225              		.loc 2 498 10 is_stmt 0 view .LVU74
 226 0092 1BBA     		rev	r3, r3
 227              	.LVL24:
 228              		.loc 2 498 10 view .LVU75
 229              	.LBE237:
 230              	.LBE236:
 125:./Library/stm32f4xx_cryp_aes.c ****     break;
 231              		.loc 1 125 45 view .LVU76
 232 0094 0993     		str	r3, [sp, #36]
 126:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 233              		.loc 1 126 5 is_stmt 1 view .LVU77
 234 0096 CBE7     		b	.L4
 235              	.LVL25:
 236              	.L2:
 128:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 237              		.loc 1 128 5 view .LVU78
 128:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 238              		.loc 1 128 42 is_stmt 0 view .LVU79
 239 0098 4FF48073 		mov	r3, #256
 240 009c 0D93     		str	r3, [sp, #52]
 129:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 241              		.loc 1 129 5 is_stmt 1 view .LVU80
 129:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 242              		.loc 1 129 47 is_stmt 0 view .LVU81
 243 009e 2B68     		ldr	r3, [r5]
 244              	.LVL26:
 245              	.LBB238:
 246              	.LBI238:
 495:./CORE/core_cmInstr.h **** {
 247              		.loc 2 495 57 is_stmt 1 view .LVU82
 248              	.LBB239:
 249              		.loc 2 498 3 view .LVU83
 250              		.loc 2 498 10 is_stmt 0 view .LVU84
ARM GAS  /tmp/ccsH6HZr.s 			page 18


 251 00a0 1BBA     		rev	r3, r3
 252              	.LVL27:
 253              		.loc 2 498 10 view .LVU85
 254              	.LBE239:
 255              	.LBE238:
 129:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 256              		.loc 1 129 45 view .LVU86
 257 00a2 0493     		str	r3, [sp, #16]
 130:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 258              		.loc 1 130 5 is_stmt 1 view .LVU87
 259              	.LVL28:
 131:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 260              		.loc 1 131 5 view .LVU88
 131:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 261              		.loc 1 131 47 is_stmt 0 view .LVU89
 262 00a4 6B68     		ldr	r3, [r5, #4]
 263              	.LVL29:
 264              	.LBB240:
 265              	.LBI240:
 495:./CORE/core_cmInstr.h **** {
 266              		.loc 2 495 57 is_stmt 1 view .LVU90
 267              	.LBB241:
 268              		.loc 2 498 3 view .LVU91
 269              		.loc 2 498 10 is_stmt 0 view .LVU92
 270 00a6 1BBA     		rev	r3, r3
 271              	.LVL30:
 272              		.loc 2 498 10 view .LVU93
 273              	.LBE241:
 274              	.LBE240:
 131:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 275              		.loc 1 131 45 view .LVU94
 276 00a8 0593     		str	r3, [sp, #20]
 132:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 277              		.loc 1 132 5 is_stmt 1 view .LVU95
 278              	.LVL31:
 133:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 279              		.loc 1 133 5 view .LVU96
 133:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 280              		.loc 1 133 47 is_stmt 0 view .LVU97
 281 00aa AB68     		ldr	r3, [r5, #8]
 282              	.LVL32:
 283              	.LBB242:
 284              	.LBI242:
 495:./CORE/core_cmInstr.h **** {
 285              		.loc 2 495 57 is_stmt 1 view .LVU98
 286              	.LBB243:
 287              		.loc 2 498 3 view .LVU99
 288              		.loc 2 498 10 is_stmt 0 view .LVU100
 289 00ac 1BBA     		rev	r3, r3
 290              	.LVL33:
 291              		.loc 2 498 10 view .LVU101
 292              	.LBE243:
 293              	.LBE242:
 133:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 294              		.loc 1 133 45 view .LVU102
 295 00ae 0693     		str	r3, [sp, #24]
 134:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
ARM GAS  /tmp/ccsH6HZr.s 			page 19


 296              		.loc 1 134 5 is_stmt 1 view .LVU103
 297              	.LVL34:
 135:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 298              		.loc 1 135 5 view .LVU104
 135:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 299              		.loc 1 135 47 is_stmt 0 view .LVU105
 300 00b0 EB68     		ldr	r3, [r5, #12]
 301              	.LVL35:
 302              	.LBB244:
 303              	.LBI244:
 495:./CORE/core_cmInstr.h **** {
 304              		.loc 2 495 57 is_stmt 1 view .LVU106
 305              	.LBB245:
 306              		.loc 2 498 3 view .LVU107
 307              		.loc 2 498 10 is_stmt 0 view .LVU108
 308 00b2 1BBA     		rev	r3, r3
 309              	.LVL36:
 310              		.loc 2 498 10 view .LVU109
 311              	.LBE245:
 312              	.LBE244:
 135:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 313              		.loc 1 135 45 view .LVU110
 314 00b4 0793     		str	r3, [sp, #28]
 136:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 315              		.loc 1 136 5 is_stmt 1 view .LVU111
 316              	.LVL37:
 137:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 317              		.loc 1 137 5 view .LVU112
 137:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 318              		.loc 1 137 47 is_stmt 0 view .LVU113
 319 00b6 2B69     		ldr	r3, [r5, #16]
 320              	.LVL38:
 321              	.LBB246:
 322              	.LBI246:
 495:./CORE/core_cmInstr.h **** {
 323              		.loc 2 495 57 is_stmt 1 view .LVU114
 324              	.LBB247:
 325              		.loc 2 498 3 view .LVU115
 326              		.loc 2 498 10 is_stmt 0 view .LVU116
 327 00b8 1BBA     		rev	r3, r3
 328              	.LVL39:
 329              		.loc 2 498 10 view .LVU117
 330              	.LBE247:
 331              	.LBE246:
 137:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 332              		.loc 1 137 45 view .LVU118
 333 00ba 0893     		str	r3, [sp, #32]
 138:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 334              		.loc 1 138 5 is_stmt 1 view .LVU119
 335              	.LVL40:
 139:./Library/stm32f4xx_cryp_aes.c ****     break;
 336              		.loc 1 139 5 view .LVU120
 139:./Library/stm32f4xx_cryp_aes.c ****     break;
 337              		.loc 1 139 47 is_stmt 0 view .LVU121
 338 00bc 6B69     		ldr	r3, [r5, #20]
 339              	.LVL41:
 340              	.LBB248:
ARM GAS  /tmp/ccsH6HZr.s 			page 20


 341              	.LBI248:
 495:./CORE/core_cmInstr.h **** {
 342              		.loc 2 495 57 is_stmt 1 view .LVU122
 343              	.LBB249:
 344              		.loc 2 498 3 view .LVU123
 345              		.loc 2 498 10 is_stmt 0 view .LVU124
 346 00be 1BBA     		rev	r3, r3
 347              	.LVL42:
 348              		.loc 2 498 10 view .LVU125
 349              	.LBE249:
 350              	.LBE248:
 139:./Library/stm32f4xx_cryp_aes.c ****     break;
 351              		.loc 1 139 45 view .LVU126
 352 00c0 0993     		str	r3, [sp, #36]
 140:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 353              		.loc 1 140 5 is_stmt 1 view .LVU127
 354 00c2 B5E7     		b	.L4
 355              	.LVL43:
 356              	.L3:
 142:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 357              		.loc 1 142 5 view .LVU128
 142:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 358              		.loc 1 142 42 is_stmt 0 view .LVU129
 359 00c4 4FF40073 		mov	r3, #512
 360 00c8 0D93     		str	r3, [sp, #52]
 143:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 361              		.loc 1 143 5 is_stmt 1 view .LVU130
 143:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 362              		.loc 1 143 47 is_stmt 0 view .LVU131
 363 00ca 2B68     		ldr	r3, [r5]
 364              	.LVL44:
 365              	.LBB250:
 366              	.LBI250:
 495:./CORE/core_cmInstr.h **** {
 367              		.loc 2 495 57 is_stmt 1 view .LVU132
 368              	.LBB251:
 369              		.loc 2 498 3 view .LVU133
 370              		.loc 2 498 10 is_stmt 0 view .LVU134
 371 00cc 1BBA     		rev	r3, r3
 372              	.LVL45:
 373              		.loc 2 498 10 view .LVU135
 374              	.LBE251:
 375              	.LBE250:
 143:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 376              		.loc 1 143 45 view .LVU136
 377 00ce 0293     		str	r3, [sp, #8]
 144:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 378              		.loc 1 144 5 is_stmt 1 view .LVU137
 379              	.LVL46:
 145:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 380              		.loc 1 145 5 view .LVU138
 145:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 381              		.loc 1 145 47 is_stmt 0 view .LVU139
 382 00d0 6B68     		ldr	r3, [r5, #4]
 383              	.LVL47:
 384              	.LBB252:
 385              	.LBI252:
ARM GAS  /tmp/ccsH6HZr.s 			page 21


 495:./CORE/core_cmInstr.h **** {
 386              		.loc 2 495 57 is_stmt 1 view .LVU140
 387              	.LBB253:
 388              		.loc 2 498 3 view .LVU141
 389              		.loc 2 498 10 is_stmt 0 view .LVU142
 390 00d2 1BBA     		rev	r3, r3
 391              	.LVL48:
 392              		.loc 2 498 10 view .LVU143
 393              	.LBE253:
 394              	.LBE252:
 145:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 395              		.loc 1 145 45 view .LVU144
 396 00d4 0393     		str	r3, [sp, #12]
 146:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 397              		.loc 1 146 5 is_stmt 1 view .LVU145
 398              	.LVL49:
 147:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 399              		.loc 1 147 5 view .LVU146
 147:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 400              		.loc 1 147 47 is_stmt 0 view .LVU147
 401 00d6 AB68     		ldr	r3, [r5, #8]
 402              	.LVL50:
 403              	.LBB254:
 404              	.LBI254:
 495:./CORE/core_cmInstr.h **** {
 405              		.loc 2 495 57 is_stmt 1 view .LVU148
 406              	.LBB255:
 407              		.loc 2 498 3 view .LVU149
 408              		.loc 2 498 10 is_stmt 0 view .LVU150
 409 00d8 1BBA     		rev	r3, r3
 410              	.LVL51:
 411              		.loc 2 498 10 view .LVU151
 412              	.LBE255:
 413              	.LBE254:
 147:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 414              		.loc 1 147 45 view .LVU152
 415 00da 0493     		str	r3, [sp, #16]
 148:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 416              		.loc 1 148 5 is_stmt 1 view .LVU153
 417              	.LVL52:
 149:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 418              		.loc 1 149 5 view .LVU154
 149:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 419              		.loc 1 149 47 is_stmt 0 view .LVU155
 420 00dc EB68     		ldr	r3, [r5, #12]
 421              	.LVL53:
 422              	.LBB256:
 423              	.LBI256:
 495:./CORE/core_cmInstr.h **** {
 424              		.loc 2 495 57 is_stmt 1 view .LVU156
 425              	.LBB257:
 426              		.loc 2 498 3 view .LVU157
 427              		.loc 2 498 10 is_stmt 0 view .LVU158
 428 00de 1BBA     		rev	r3, r3
 429              	.LVL54:
 430              		.loc 2 498 10 view .LVU159
 431              	.LBE257:
ARM GAS  /tmp/ccsH6HZr.s 			page 22


 432              	.LBE256:
 149:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 433              		.loc 1 149 45 view .LVU160
 434 00e0 0593     		str	r3, [sp, #20]
 150:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 435              		.loc 1 150 5 is_stmt 1 view .LVU161
 436              	.LVL55:
 151:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 437              		.loc 1 151 5 view .LVU162
 151:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 438              		.loc 1 151 47 is_stmt 0 view .LVU163
 439 00e2 2B69     		ldr	r3, [r5, #16]
 440              	.LVL56:
 441              	.LBB258:
 442              	.LBI258:
 495:./CORE/core_cmInstr.h **** {
 443              		.loc 2 495 57 is_stmt 1 view .LVU164
 444              	.LBB259:
 445              		.loc 2 498 3 view .LVU165
 446              		.loc 2 498 10 is_stmt 0 view .LVU166
 447 00e4 1BBA     		rev	r3, r3
 448              	.LVL57:
 449              		.loc 2 498 10 view .LVU167
 450              	.LBE259:
 451              	.LBE258:
 151:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 452              		.loc 1 151 45 view .LVU168
 453 00e6 0693     		str	r3, [sp, #24]
 152:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 454              		.loc 1 152 5 is_stmt 1 view .LVU169
 455              	.LVL58:
 153:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 456              		.loc 1 153 5 view .LVU170
 153:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 457              		.loc 1 153 47 is_stmt 0 view .LVU171
 458 00e8 6B69     		ldr	r3, [r5, #20]
 459              	.LVL59:
 460              	.LBB260:
 461              	.LBI260:
 495:./CORE/core_cmInstr.h **** {
 462              		.loc 2 495 57 is_stmt 1 view .LVU172
 463              	.LBB261:
 464              		.loc 2 498 3 view .LVU173
 465              		.loc 2 498 10 is_stmt 0 view .LVU174
 466 00ea 1BBA     		rev	r3, r3
 467              	.LVL60:
 468              		.loc 2 498 10 view .LVU175
 469              	.LBE261:
 470              	.LBE260:
 153:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 471              		.loc 1 153 45 view .LVU176
 472 00ec 0793     		str	r3, [sp, #28]
 154:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 473              		.loc 1 154 5 is_stmt 1 view .LVU177
 474              	.LVL61:
 155:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 475              		.loc 1 155 5 view .LVU178
ARM GAS  /tmp/ccsH6HZr.s 			page 23


 155:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 476              		.loc 1 155 47 is_stmt 0 view .LVU179
 477 00ee AB69     		ldr	r3, [r5, #24]
 478              	.LVL62:
 479              	.LBB262:
 480              	.LBI262:
 495:./CORE/core_cmInstr.h **** {
 481              		.loc 2 495 57 is_stmt 1 view .LVU180
 482              	.LBB263:
 483              		.loc 2 498 3 view .LVU181
 484              		.loc 2 498 10 is_stmt 0 view .LVU182
 485 00f0 1BBA     		rev	r3, r3
 486              	.LVL63:
 487              		.loc 2 498 10 view .LVU183
 488              	.LBE263:
 489              	.LBE262:
 155:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 490              		.loc 1 155 45 view .LVU184
 491 00f2 0893     		str	r3, [sp, #32]
 156:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 492              		.loc 1 156 5 is_stmt 1 view .LVU185
 493              	.LVL64:
 157:./Library/stm32f4xx_cryp_aes.c ****     break;
 494              		.loc 1 157 5 view .LVU186
 157:./Library/stm32f4xx_cryp_aes.c ****     break;
 495              		.loc 1 157 47 is_stmt 0 view .LVU187
 496 00f4 EB69     		ldr	r3, [r5, #28]
 497              	.LVL65:
 498              	.LBB264:
 499              	.LBI264:
 495:./CORE/core_cmInstr.h **** {
 500              		.loc 2 495 57 is_stmt 1 view .LVU188
 501              	.LBB265:
 502              		.loc 2 498 3 view .LVU189
 503              		.loc 2 498 10 is_stmt 0 view .LVU190
 504 00f6 1BBA     		rev	r3, r3
 505              	.LVL66:
 506              		.loc 2 498 10 view .LVU191
 507              	.LBE265:
 508              	.LBE264:
 157:./Library/stm32f4xx_cryp_aes.c ****     break;
 509              		.loc 1 157 45 view .LVU192
 510 00f8 0993     		str	r3, [sp, #36]
 158:./Library/stm32f4xx_cryp_aes.c ****     default:
 511              		.loc 1 158 5 is_stmt 1 view .LVU193
 512 00fa 99E7     		b	.L4
 513              	.LVL67:
 514              	.L5:
 196:./Library/stm32f4xx_cryp_aes.c ****     }
 197:./Library/stm32f4xx_cryp_aes.c ****   }
 198:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 199:./Library/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 200:./Library/stm32f4xx_cryp_aes.c ****   {
 201:./Library/stm32f4xx_cryp_aes.c **** 
 202:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 515              		.loc 1 202 5 view .LVU194
 516 00fc 02A8     		add	r0, sp, #8
ARM GAS  /tmp/ccsH6HZr.s 			page 24


 517 00fe FFF7FEFF 		bl	CRYP_KeyInit
 518              	.LVL68:
 203:./Library/stm32f4xx_cryp_aes.c **** 
 204:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 205:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 519              		.loc 1 205 5 view .LVU195
 520              		.loc 1 205 42 is_stmt 0 view .LVU196
 521 0102 0023     		movs	r3, #0
 522 0104 0A93     		str	r3, [sp, #40]
 106:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 523              		.loc 1 106 15 view .LVU197
 524 0106 0126     		movs	r6, #1
 525              	.LVL69:
 526              	.L8:
 206:./Library/stm32f4xx_cryp_aes.c ****   }
 207:./Library/stm32f4xx_cryp_aes.c **** 
 208:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_ECB;
 527              		.loc 1 208 3 is_stmt 1 view .LVU198
 528              		.loc 1 208 40 is_stmt 0 view .LVU199
 529 0108 2023     		movs	r3, #32
 530 010a 0B93     		str	r3, [sp, #44]
 209:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 531              		.loc 1 209 3 is_stmt 1 view .LVU200
 532              		.loc 1 209 40 is_stmt 0 view .LVU201
 533 010c 8023     		movs	r3, #128
 534 010e 0C93     		str	r3, [sp, #48]
 210:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 535              		.loc 1 210 3 is_stmt 1 view .LVU202
 536 0110 0AA8     		add	r0, sp, #40
 537 0112 FFF7FEFF 		bl	CRYP_Init
 538              	.LVL70:
 211:./Library/stm32f4xx_cryp_aes.c **** 
 212:./Library/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 213:./Library/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 539              		.loc 1 213 3 view .LVU203
 540 0116 FFF7FEFF 		bl	CRYP_FIFOFlush
 541              	.LVL71:
 214:./Library/stm32f4xx_cryp_aes.c **** 
 215:./Library/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 216:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 542              		.loc 1 216 3 view .LVU204
 543 011a 0120     		movs	r0, #1
 544 011c FFF7FEFF 		bl	CRYP_Cmd
 545              	.LVL72:
 217:./Library/stm32f4xx_cryp_aes.c **** 
 218:./Library/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 546              		.loc 1 218 3 view .LVU205
 547              		.loc 1 218 6 is_stmt 0 view .LVU206
 548 0120 FFF7FEFF 		bl	CRYP_GetCmdStatus
 549              	.LVL73:
 550              		.loc 1 218 5 view .LVU207
 551 0124 0028     		cmp	r0, #0
 552 0126 35D0     		beq	.L9
 219:./Library/stm32f4xx_cryp_aes.c ****   {
 220:./Library/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 221:./Library/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 222:./Library/stm32f4xx_cryp_aes.c ****     return(ERROR);
ARM GAS  /tmp/ccsH6HZr.s 			page 25


 223:./Library/stm32f4xx_cryp_aes.c ****   }
 224:./Library/stm32f4xx_cryp_aes.c ****   
 225:./Library/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 553              		.loc 1 225 8 view .LVU208
 554 0128 0025     		movs	r5, #0
 555              	.LVL74:
 556              		.loc 1 225 8 view .LVU209
 557 012a 02E0     		b	.L10
 558              	.LVL75:
 559              	.L11:
 226:./Library/stm32f4xx_cryp_aes.c ****   {
 227:./Library/stm32f4xx_cryp_aes.c **** 
 228:./Library/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 229:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 230:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 231:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 232:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 233:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 234:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 235:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 236:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 237:./Library/stm32f4xx_cryp_aes.c **** 
 238:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 239:./Library/stm32f4xx_cryp_aes.c ****     counter = 0;
 240:./Library/stm32f4xx_cryp_aes.c ****     do
 241:./Library/stm32f4xx_cryp_aes.c ****     {
 242:./Library/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 243:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 244:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 245:./Library/stm32f4xx_cryp_aes.c **** 
 246:./Library/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 560              		.loc 1 246 5 is_stmt 1 view .LVU210
 561              		.loc 1 246 8 is_stmt 0 view .LVU211
 562 012c 00B3     		cbz	r0, .L19
 247:./Library/stm32f4xx_cryp_aes.c ****    {
 248:./Library/stm32f4xx_cryp_aes.c ****        status = ERROR;
 563              		.loc 1 248 15 view .LVU212
 564 012e 0026     		movs	r6, #0
 565              	.LVL76:
 566              	.L13:
 225:./Library/stm32f4xx_cryp_aes.c ****   {
 567              		.loc 1 225 49 is_stmt 1 discriminator 2 view .LVU213
 568 0130 1035     		adds	r5, r5, #16
 569              	.LVL77:
 570              	.L10:
 225:./Library/stm32f4xx_cryp_aes.c ****   {
 571              		.loc 1 225 25 discriminator 1 view .LVU214
 572 0132 4545     		cmp	r5, r8
 573 0134 2AD2     		bcs	.L14
 225:./Library/stm32f4xx_cryp_aes.c ****   {
 574              		.loc 1 225 25 is_stmt 0 discriminator 3 view .LVU215
 575 0136 4EB3     		cbz	r6, .L14
 229:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 576              		.loc 1 229 5 is_stmt 1 view .LVU216
 577 0138 2068     		ldr	r0, [r4]
 578 013a FFF7FEFF 		bl	CRYP_DataIn
 579              	.LVL78:
ARM GAS  /tmp/ccsH6HZr.s 			page 26


 230:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 580              		.loc 1 230 5 view .LVU217
 231:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 581              		.loc 1 231 5 view .LVU218
 582 013e 6068     		ldr	r0, [r4, #4]
 583 0140 FFF7FEFF 		bl	CRYP_DataIn
 584              	.LVL79:
 232:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 585              		.loc 1 232 5 view .LVU219
 233:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 586              		.loc 1 233 5 view .LVU220
 587 0144 A068     		ldr	r0, [r4, #8]
 588 0146 FFF7FEFF 		bl	CRYP_DataIn
 589              	.LVL80:
 234:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 590              		.loc 1 234 5 view .LVU221
 235:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 591              		.loc 1 235 5 view .LVU222
 592 014a E068     		ldr	r0, [r4, #12]
 593 014c FFF7FEFF 		bl	CRYP_DataIn
 594              	.LVL81:
 236:./Library/stm32f4xx_cryp_aes.c **** 
 595              		.loc 1 236 5 view .LVU223
 236:./Library/stm32f4xx_cryp_aes.c **** 
 596              		.loc 1 236 14 is_stmt 0 view .LVU224
 597 0150 1034     		adds	r4, r4, #16
 598              	.LVL82:
 239:./Library/stm32f4xx_cryp_aes.c ****     do
 599              		.loc 1 239 5 is_stmt 1 view .LVU225
 239:./Library/stm32f4xx_cryp_aes.c ****     do
 600              		.loc 1 239 13 is_stmt 0 view .LVU226
 601 0152 0023     		movs	r3, #0
 602 0154 0193     		str	r3, [sp, #4]
 603              	.L12:
 240:./Library/stm32f4xx_cryp_aes.c ****     {
 604              		.loc 1 240 5 is_stmt 1 discriminator 2 view .LVU227
 242:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 605              		.loc 1 242 7 discriminator 2 view .LVU228
 242:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 606              		.loc 1 242 20 is_stmt 0 discriminator 2 view .LVU229
 607 0156 1020     		movs	r0, #16
 608 0158 FFF7FEFF 		bl	CRYP_GetFlagStatus
 609              	.LVL83:
 243:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 610              		.loc 1 243 7 is_stmt 1 discriminator 2 view .LVU230
 243:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 611              		.loc 1 243 14 is_stmt 0 discriminator 2 view .LVU231
 612 015c 019A     		ldr	r2, [sp, #4]
 613 015e 0132     		adds	r2, r2, #1
 614 0160 0192     		str	r2, [sp, #4]
 244:./Library/stm32f4xx_cryp_aes.c **** 
 615              		.loc 1 244 42 is_stmt 1 discriminator 2 view .LVU232
 244:./Library/stm32f4xx_cryp_aes.c **** 
 616              		.loc 1 244 22 is_stmt 0 discriminator 2 view .LVU233
 617 0162 019B     		ldr	r3, [sp, #4]
 244:./Library/stm32f4xx_cryp_aes.c **** 
 618              		.loc 1 244 42 discriminator 2 view .LVU234
ARM GAS  /tmp/ccsH6HZr.s 			page 27


 619 0164 B3F5803F 		cmp	r3, #65536
 620 0168 E0D0     		beq	.L11
 244:./Library/stm32f4xx_cryp_aes.c **** 
 621              		.loc 1 244 42 discriminator 1 view .LVU235
 622 016a 0028     		cmp	r0, #0
 623 016c F3D1     		bne	.L12
 624 016e DDE7     		b	.L11
 625              	.L19:
 249:./Library/stm32f4xx_cryp_aes.c ****     }
 250:./Library/stm32f4xx_cryp_aes.c ****     else
 251:./Library/stm32f4xx_cryp_aes.c ****     {
 252:./Library/stm32f4xx_cryp_aes.c **** 
 253:./Library/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 254:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 626              		.loc 1 254 7 is_stmt 1 view .LVU236
 627              		.loc 1 254 34 is_stmt 0 view .LVU237
 628 0170 FFF7FEFF 		bl	CRYP_DataOut
 629              	.LVL84:
 630              		.loc 1 254 32 view .LVU238
 631 0174 3860     		str	r0, [r7]
 255:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 632              		.loc 1 255 7 is_stmt 1 view .LVU239
 633              	.LVL85:
 256:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 634              		.loc 1 256 7 view .LVU240
 635              		.loc 1 256 34 is_stmt 0 view .LVU241
 636 0176 FFF7FEFF 		bl	CRYP_DataOut
 637              	.LVL86:
 638              		.loc 1 256 32 view .LVU242
 639 017a 7860     		str	r0, [r7, #4]
 257:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 640              		.loc 1 257 7 is_stmt 1 view .LVU243
 641              	.LVL87:
 258:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 642              		.loc 1 258 7 view .LVU244
 643              		.loc 1 258 34 is_stmt 0 view .LVU245
 644 017c FFF7FEFF 		bl	CRYP_DataOut
 645              	.LVL88:
 646              		.loc 1 258 32 view .LVU246
 647 0180 B860     		str	r0, [r7, #8]
 259:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 648              		.loc 1 259 7 is_stmt 1 view .LVU247
 649              	.LVL89:
 260:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut(); 
 650              		.loc 1 260 7 view .LVU248
 651              		.loc 1 260 34 is_stmt 0 view .LVU249
 652 0182 FFF7FEFF 		bl	CRYP_DataOut
 653              	.LVL90:
 654              		.loc 1 260 32 view .LVU250
 655 0186 F860     		str	r0, [r7, #12]
 261:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 656              		.loc 1 261 7 is_stmt 1 view .LVU251
 657              		.loc 1 261 17 is_stmt 0 view .LVU252
 658 0188 1037     		adds	r7, r7, #16
 659              	.LVL91:
 660              		.loc 1 261 17 view .LVU253
 661 018a D1E7     		b	.L13
ARM GAS  /tmp/ccsH6HZr.s 			page 28


 662              	.LVL92:
 663              	.L14:
 262:./Library/stm32f4xx_cryp_aes.c ****     }
 263:./Library/stm32f4xx_cryp_aes.c ****   }
 264:./Library/stm32f4xx_cryp_aes.c **** 
 265:./Library/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 266:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 664              		.loc 1 266 3 is_stmt 1 view .LVU254
 665 018c 0020     		movs	r0, #0
 666 018e FFF7FEFF 		bl	CRYP_Cmd
 667              	.LVL93:
 267:./Library/stm32f4xx_cryp_aes.c **** 
 268:./Library/stm32f4xx_cryp_aes.c ****   return status; 
 668              		.loc 1 268 3 view .LVU255
 669              		.loc 1 268 10 is_stmt 0 view .LVU256
 670 0192 3046     		mov	r0, r6
 671              	.LVL94:
 672              	.L9:
 269:./Library/stm32f4xx_cryp_aes.c **** }
 673              		.loc 1 269 1 view .LVU257
 674 0194 0FB0     		add	sp, sp, #60
 675              	.LCFI2:
 676              		.cfi_def_cfa_offset 28
 677              		@ sp needed
 678 0196 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 679              		.loc 1 269 1 view .LVU258
 680              		.cfi_endproc
 681              	.LFE123:
 683              		.section	.text.CRYP_AES_CBC,"ax",%progbits
 684              		.align	1
 685              		.global	CRYP_AES_CBC
 686              		.syntax unified
 687              		.thumb
 688              		.thumb_func
 690              	CRYP_AES_CBC:
 691              	.LVL95:
 692              	.LFB124:
 270:./Library/stm32f4xx_cryp_aes.c **** 
 271:./Library/stm32f4xx_cryp_aes.c **** /**
 272:./Library/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CBC Mode
 273:./Library/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 274:./Library/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
 275:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 276:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 277:./Library/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 278:./Library/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 279:./Library/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 280:./Library/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 281:./Library/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 282:./Library/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 283:./Library/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 284:./Library/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 285:./Library/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 286:./Library/stm32f4xx_cryp_aes.c ****   */
 287:./Library/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,
 288:./Library/stm32f4xx_cryp_aes.c ****                          uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
 289:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Output)
ARM GAS  /tmp/ccsH6HZr.s 			page 29


 290:./Library/stm32f4xx_cryp_aes.c **** {
 693              		.loc 1 290 1 is_stmt 1 view -0
 694              		.cfi_startproc
 695              		@ args = 12, pretend = 0, frame = 72
 696              		@ frame_needed = 0, uses_anonymous_args = 0
 697              		.loc 1 290 1 is_stmt 0 view .LVU260
 698 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 699              	.LCFI3:
 700              		.cfi_def_cfa_offset 32
 701              		.cfi_offset 4, -32
 702              		.cfi_offset 5, -28
 703              		.cfi_offset 6, -24
 704              		.cfi_offset 7, -20
 705              		.cfi_offset 8, -16
 706              		.cfi_offset 9, -12
 707              		.cfi_offset 10, -8
 708              		.cfi_offset 14, -4
 709 0004 92B0     		sub	sp, sp, #72
 710              	.LCFI4:
 711              		.cfi_def_cfa_offset 104
 712 0006 0646     		mov	r6, r0
 713 0008 0D46     		mov	r5, r1
 714 000a 9146     		mov	r9, r2
 715 000c 9A46     		mov	r10, r3
 716 000e DDF86C80 		ldr	r8, [sp, #108]
 291:./Library/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 717              		.loc 1 291 3 is_stmt 1 view .LVU261
 292:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 718              		.loc 1 292 3 view .LVU262
 293:./Library/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 719              		.loc 1 293 3 view .LVU263
 294:./Library/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 720              		.loc 1 294 3 view .LVU264
 721              		.loc 1 294 17 is_stmt 0 view .LVU265
 722 0012 0023     		movs	r3, #0
 723              	.LVL96:
 724              		.loc 1 294 17 view .LVU266
 725 0014 0193     		str	r3, [sp, #4]
 295:./Library/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 726              		.loc 1 295 3 is_stmt 1 view .LVU267
 727              	.LVL97:
 296:./Library/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 728              		.loc 1 296 3 view .LVU268
 297:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 729              		.loc 1 297 3 view .LVU269
 298:./Library/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 730              		.loc 1 298 3 view .LVU270
 731              		.loc 1 298 12 is_stmt 0 view .LVU271
 732 0016 1A9C     		ldr	r4, [sp, #104]
 733              	.LVL98:
 299:./Library/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 734              		.loc 1 299 3 is_stmt 1 view .LVU272
 735              		.loc 1 299 12 is_stmt 0 view .LVU273
 736 0018 1C9F     		ldr	r7, [sp, #112]
 737              	.LVL99:
 300:./Library/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr = (uint32_t)InitVectors;
 738              		.loc 1 300 3 is_stmt 1 view .LVU274
ARM GAS  /tmp/ccsH6HZr.s 			page 30


 301:./Library/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 739              		.loc 1 301 3 view .LVU275
 302:./Library/stm32f4xx_cryp_aes.c **** 
 303:./Library/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 304:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 740              		.loc 1 304 3 view .LVU276
 741 001a 06A8     		add	r0, sp, #24
 742              	.LVL100:
 743              		.loc 1 304 3 is_stmt 0 view .LVU277
 744 001c FFF7FEFF 		bl	CRYP_KeyStructInit
 745              	.LVL101:
 305:./Library/stm32f4xx_cryp_aes.c **** 
 306:./Library/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 746              		.loc 1 306 3 is_stmt 1 view .LVU278
 747 0020 BAF1C00F 		cmp	r10, #192
 748 0024 49D0     		beq	.L21
 749 0026 BAF5807F 		cmp	r10, #256
 750 002a 62D0     		beq	.L22
 751 002c BAF1800F 		cmp	r10, #128
 752 0030 30D0     		beq	.L37
 753              	.LVL102:
 754              	.L23:
 307:./Library/stm32f4xx_cryp_aes.c ****   {
 308:./Library/stm32f4xx_cryp_aes.c ****     case 128:
 309:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 310:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 311:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 312:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 313:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 314:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 315:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 316:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 317:./Library/stm32f4xx_cryp_aes.c ****     break;
 318:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 319:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 320:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 321:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 322:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 323:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 324:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 325:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 326:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 327:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 328:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 329:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 330:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 331:./Library/stm32f4xx_cryp_aes.c ****     break;
 332:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 333:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 334:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 335:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 336:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 337:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 338:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 339:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 340:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 341:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /tmp/ccsH6HZr.s 			page 31


 342:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 343:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 344:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 345:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 346:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 347:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 348:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 349:./Library/stm32f4xx_cryp_aes.c ****     break;
 350:./Library/stm32f4xx_cryp_aes.c ****     default:
 351:./Library/stm32f4xx_cryp_aes.c ****     break;
 352:./Library/stm32f4xx_cryp_aes.c ****   }
 353:./Library/stm32f4xx_cryp_aes.c **** 
 354:./Library/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 355:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 755              		.loc 1 355 3 view .LVU279
 756              		.loc 1 355 43 is_stmt 0 view .LVU280
 757 0032 2B68     		ldr	r3, [r5]
 758              	.LVL103:
 759              	.LBB266:
 760              	.LBI266:
 495:./CORE/core_cmInstr.h **** {
 761              		.loc 2 495 57 is_stmt 1 view .LVU281
 762              	.LBB267:
 763              		.loc 2 498 3 view .LVU282
 764              		.loc 2 498 10 is_stmt 0 view .LVU283
 765 0034 1BBA     		rev	r3, r3
 766              	.LVL104:
 767              		.loc 2 498 10 view .LVU284
 768              	.LBE267:
 769              	.LBE266:
 770              		.loc 1 355 41 view .LVU285
 771 0036 0293     		str	r3, [sp, #8]
 356:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 772              		.loc 1 356 3 is_stmt 1 view .LVU286
 773              	.LVL105:
 357:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 774              		.loc 1 357 3 view .LVU287
 775              		.loc 1 357 43 is_stmt 0 view .LVU288
 776 0038 6B68     		ldr	r3, [r5, #4]
 777              	.LVL106:
 778              	.LBB268:
 779              	.LBI268:
 495:./CORE/core_cmInstr.h **** {
 780              		.loc 2 495 57 is_stmt 1 view .LVU289
 781              	.LBB269:
 782              		.loc 2 498 3 view .LVU290
 783              		.loc 2 498 10 is_stmt 0 view .LVU291
 784 003a 1BBA     		rev	r3, r3
 785              	.LVL107:
 786              		.loc 2 498 10 view .LVU292
 787              	.LBE269:
 788              	.LBE268:
 789              		.loc 1 357 41 view .LVU293
 790 003c 0393     		str	r3, [sp, #12]
 358:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 791              		.loc 1 358 3 is_stmt 1 view .LVU294
 792              	.LVL108:
ARM GAS  /tmp/ccsH6HZr.s 			page 32


 359:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 793              		.loc 1 359 3 view .LVU295
 794              		.loc 1 359 43 is_stmt 0 view .LVU296
 795 003e AB68     		ldr	r3, [r5, #8]
 796              	.LVL109:
 797              	.LBB270:
 798              	.LBI270:
 495:./CORE/core_cmInstr.h **** {
 799              		.loc 2 495 57 is_stmt 1 view .LVU297
 800              	.LBB271:
 801              		.loc 2 498 3 view .LVU298
 802              		.loc 2 498 10 is_stmt 0 view .LVU299
 803 0040 1BBA     		rev	r3, r3
 804              	.LVL110:
 805              		.loc 2 498 10 view .LVU300
 806              	.LBE271:
 807              	.LBE270:
 808              		.loc 1 359 41 view .LVU301
 809 0042 0493     		str	r3, [sp, #16]
 360:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 810              		.loc 1 360 3 is_stmt 1 view .LVU302
 811              	.LVL111:
 361:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 812              		.loc 1 361 3 view .LVU303
 813              		.loc 1 361 43 is_stmt 0 view .LVU304
 814 0044 EB68     		ldr	r3, [r5, #12]
 815              	.LVL112:
 816              	.LBB272:
 817              	.LBI272:
 495:./CORE/core_cmInstr.h **** {
 818              		.loc 2 495 57 is_stmt 1 view .LVU305
 819              	.LBB273:
 820              		.loc 2 498 3 view .LVU306
 821              		.loc 2 498 10 is_stmt 0 view .LVU307
 822 0046 1BBA     		rev	r3, r3
 823              	.LVL113:
 824              		.loc 2 498 10 view .LVU308
 825              	.LBE273:
 826              	.LBE272:
 827              		.loc 1 361 41 view .LVU309
 828 0048 0593     		str	r3, [sp, #20]
 362:./Library/stm32f4xx_cryp_aes.c **** 
 363:./Library/stm32f4xx_cryp_aes.c **** 
 364:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 365:./Library/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 829              		.loc 1 365 3 is_stmt 1 view .LVU310
 830              		.loc 1 365 5 is_stmt 0 view .LVU311
 831 004a 002E     		cmp	r6, #0
 832 004c 75D1     		bne	.L24
 366:./Library/stm32f4xx_cryp_aes.c ****   {
 367:./Library/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 368:./Library/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 833              		.loc 1 368 5 is_stmt 1 view .LVU312
 834 004e FFF7FEFF 		bl	CRYP_FIFOFlush
 835              	.LVL114:
 369:./Library/stm32f4xx_cryp_aes.c **** 
 370:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
ARM GAS  /tmp/ccsH6HZr.s 			page 33


 371:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 836              		.loc 1 371 5 view .LVU313
 837              		.loc 1 371 41 is_stmt 0 view .LVU314
 838 0052 0423     		movs	r3, #4
 839 0054 0E93     		str	r3, [sp, #56]
 372:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 840              		.loc 1 372 5 is_stmt 1 view .LVU315
 841              		.loc 1 372 42 is_stmt 0 view .LVU316
 842 0056 3823     		movs	r3, #56
 843 0058 0F93     		str	r3, [sp, #60]
 373:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 844              		.loc 1 373 5 is_stmt 1 view .LVU317
 845              		.loc 1 373 42 is_stmt 0 view .LVU318
 846 005a 0023     		movs	r3, #0
 847 005c 1093     		str	r3, [sp, #64]
 374:./Library/stm32f4xx_cryp_aes.c **** 
 375:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 848              		.loc 1 375 5 is_stmt 1 view .LVU319
 849 005e 0EA8     		add	r0, sp, #56
 850 0060 FFF7FEFF 		bl	CRYP_Init
 851              	.LVL115:
 376:./Library/stm32f4xx_cryp_aes.c **** 
 377:./Library/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 378:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 852              		.loc 1 378 5 view .LVU320
 853 0064 06A8     		add	r0, sp, #24
 854 0066 FFF7FEFF 		bl	CRYP_KeyInit
 855              	.LVL116:
 379:./Library/stm32f4xx_cryp_aes.c **** 
 380:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 381:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 856              		.loc 1 381 5 view .LVU321
 857 006a 0120     		movs	r0, #1
 858 006c FFF7FEFF 		bl	CRYP_Cmd
 859              	.LVL117:
 860              	.L26:
 382:./Library/stm32f4xx_cryp_aes.c **** 
 383:./Library/stm32f4xx_cryp_aes.c ****     /* wait until the Busy flag is RESET */
 384:./Library/stm32f4xx_cryp_aes.c ****     do
 861              		.loc 1 384 5 discriminator 2 view .LVU322
 385:./Library/stm32f4xx_cryp_aes.c ****     {
 386:./Library/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 862              		.loc 1 386 7 discriminator 2 view .LVU323
 863              		.loc 1 386 20 is_stmt 0 discriminator 2 view .LVU324
 864 0070 1020     		movs	r0, #16
 865 0072 FFF7FEFF 		bl	CRYP_GetFlagStatus
 866              	.LVL118:
 387:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 867              		.loc 1 387 7 is_stmt 1 discriminator 2 view .LVU325
 868              		.loc 1 387 14 is_stmt 0 discriminator 2 view .LVU326
 869 0076 019B     		ldr	r3, [sp, #4]
 870 0078 0133     		adds	r3, r3, #1
 871 007a 0193     		str	r3, [sp, #4]
 388:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 872              		.loc 1 388 42 is_stmt 1 discriminator 2 view .LVU327
 873              		.loc 1 388 22 is_stmt 0 discriminator 2 view .LVU328
 874 007c 019B     		ldr	r3, [sp, #4]
ARM GAS  /tmp/ccsH6HZr.s 			page 34


 875              		.loc 1 388 42 discriminator 2 view .LVU329
 876 007e B3F5803F 		cmp	r3, #65536
 877 0082 01D0     		beq	.L25
 878              		.loc 1 388 42 discriminator 1 view .LVU330
 879 0084 0028     		cmp	r0, #0
 880 0086 F3D1     		bne	.L26
 881              	.L25:
 389:./Library/stm32f4xx_cryp_aes.c **** 
 390:./Library/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 882              		.loc 1 390 5 is_stmt 1 view .LVU331
 883              		.loc 1 390 8 is_stmt 0 view .LVU332
 884 0088 0028     		cmp	r0, #0
 885 008a 5CD1     		bne	.L27
 391:./Library/stm32f4xx_cryp_aes.c ****    {
 392:./Library/stm32f4xx_cryp_aes.c ****        status = ERROR;
 393:./Library/stm32f4xx_cryp_aes.c ****     }
 394:./Library/stm32f4xx_cryp_aes.c ****     else
 395:./Library/stm32f4xx_cryp_aes.c ****     {
 396:./Library/stm32f4xx_cryp_aes.c ****       /* Crypto Init for decryption process */  
 397:./Library/stm32f4xx_cryp_aes.c ****       AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 886              		.loc 1 397 7 is_stmt 1 view .LVU333
 887              		.loc 1 397 43 is_stmt 0 view .LVU334
 888 008c 0423     		movs	r3, #4
 889 008e 0E93     		str	r3, [sp, #56]
 296:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 890              		.loc 1 296 15 view .LVU335
 891 0090 0126     		movs	r6, #1
 892 0092 58E0     		b	.L27
 893              	.LVL119:
 894              	.L37:
 309:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 895              		.loc 1 309 5 is_stmt 1 view .LVU336
 309:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 896              		.loc 1 309 41 is_stmt 0 view .LVU337
 897 0094 0023     		movs	r3, #0
 898 0096 1193     		str	r3, [sp, #68]
 310:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 899              		.loc 1 310 5 is_stmt 1 view .LVU338
 310:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 900              		.loc 1 310 47 is_stmt 0 view .LVU339
 901 0098 D9F80030 		ldr	r3, [r9]
 902              	.LVL120:
 903              	.LBB274:
 904              	.LBI274:
 495:./CORE/core_cmInstr.h **** {
 905              		.loc 2 495 57 is_stmt 1 view .LVU340
 906              	.LBB275:
 907              		.loc 2 498 3 view .LVU341
 908              		.loc 2 498 10 is_stmt 0 view .LVU342
 909 009c 1BBA     		rev	r3, r3
 910              	.LVL121:
 911              		.loc 2 498 10 view .LVU343
 912              	.LBE275:
 913              	.LBE274:
 310:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 914              		.loc 1 310 45 view .LVU344
 915 009e 0A93     		str	r3, [sp, #40]
ARM GAS  /tmp/ccsH6HZr.s 			page 35


 311:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 916              		.loc 1 311 5 is_stmt 1 view .LVU345
 917              	.LVL122:
 312:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 918              		.loc 1 312 5 view .LVU346
 312:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 919              		.loc 1 312 47 is_stmt 0 view .LVU347
 920 00a0 D9F80430 		ldr	r3, [r9, #4]
 921              	.LVL123:
 922              	.LBB276:
 923              	.LBI276:
 495:./CORE/core_cmInstr.h **** {
 924              		.loc 2 495 57 is_stmt 1 view .LVU348
 925              	.LBB277:
 926              		.loc 2 498 3 view .LVU349
 927              		.loc 2 498 10 is_stmt 0 view .LVU350
 928 00a4 1BBA     		rev	r3, r3
 929              	.LVL124:
 930              		.loc 2 498 10 view .LVU351
 931              	.LBE277:
 932              	.LBE276:
 312:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 933              		.loc 1 312 45 view .LVU352
 934 00a6 0B93     		str	r3, [sp, #44]
 313:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 935              		.loc 1 313 5 is_stmt 1 view .LVU353
 936              	.LVL125:
 314:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 937              		.loc 1 314 5 view .LVU354
 314:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 938              		.loc 1 314 47 is_stmt 0 view .LVU355
 939 00a8 D9F80830 		ldr	r3, [r9, #8]
 940              	.LVL126:
 941              	.LBB278:
 942              	.LBI278:
 495:./CORE/core_cmInstr.h **** {
 943              		.loc 2 495 57 is_stmt 1 view .LVU356
 944              	.LBB279:
 945              		.loc 2 498 3 view .LVU357
 946              		.loc 2 498 10 is_stmt 0 view .LVU358
 947 00ac 1BBA     		rev	r3, r3
 948              	.LVL127:
 949              		.loc 2 498 10 view .LVU359
 950              	.LBE279:
 951              	.LBE278:
 314:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 952              		.loc 1 314 45 view .LVU360
 953 00ae 0C93     		str	r3, [sp, #48]
 315:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 954              		.loc 1 315 5 is_stmt 1 view .LVU361
 955              	.LVL128:
 316:./Library/stm32f4xx_cryp_aes.c ****     break;
 956              		.loc 1 316 5 view .LVU362
 316:./Library/stm32f4xx_cryp_aes.c ****     break;
 957              		.loc 1 316 47 is_stmt 0 view .LVU363
 958 00b0 D9F80C30 		ldr	r3, [r9, #12]
 959              	.LVL129:
ARM GAS  /tmp/ccsH6HZr.s 			page 36


 960              	.LBB280:
 961              	.LBI280:
 495:./CORE/core_cmInstr.h **** {
 962              		.loc 2 495 57 is_stmt 1 view .LVU364
 963              	.LBB281:
 964              		.loc 2 498 3 view .LVU365
 965              		.loc 2 498 10 is_stmt 0 view .LVU366
 966 00b4 1BBA     		rev	r3, r3
 967              	.LVL130:
 968              		.loc 2 498 10 view .LVU367
 969              	.LBE281:
 970              	.LBE280:
 316:./Library/stm32f4xx_cryp_aes.c ****     break;
 971              		.loc 1 316 45 view .LVU368
 972 00b6 0D93     		str	r3, [sp, #52]
 317:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 973              		.loc 1 317 5 is_stmt 1 view .LVU369
 974 00b8 BBE7     		b	.L23
 975              	.LVL131:
 976              	.L21:
 319:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 977              		.loc 1 319 5 view .LVU370
 319:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 978              		.loc 1 319 42 is_stmt 0 view .LVU371
 979 00ba 4FF48073 		mov	r3, #256
 980 00be 1193     		str	r3, [sp, #68]
 320:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 981              		.loc 1 320 5 is_stmt 1 view .LVU372
 320:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 982              		.loc 1 320 47 is_stmt 0 view .LVU373
 983 00c0 D9F80030 		ldr	r3, [r9]
 984              	.LVL132:
 985              	.LBB282:
 986              	.LBI282:
 495:./CORE/core_cmInstr.h **** {
 987              		.loc 2 495 57 is_stmt 1 view .LVU374
 988              	.LBB283:
 989              		.loc 2 498 3 view .LVU375
 990              		.loc 2 498 10 is_stmt 0 view .LVU376
 991 00c4 1BBA     		rev	r3, r3
 992              	.LVL133:
 993              		.loc 2 498 10 view .LVU377
 994              	.LBE283:
 995              	.LBE282:
 320:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 996              		.loc 1 320 45 view .LVU378
 997 00c6 0893     		str	r3, [sp, #32]
 321:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 998              		.loc 1 321 5 is_stmt 1 view .LVU379
 999              	.LVL134:
 322:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1000              		.loc 1 322 5 view .LVU380
 322:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1001              		.loc 1 322 47 is_stmt 0 view .LVU381
 1002 00c8 D9F80430 		ldr	r3, [r9, #4]
 1003              	.LVL135:
 1004              	.LBB284:
ARM GAS  /tmp/ccsH6HZr.s 			page 37


 1005              	.LBI284:
 495:./CORE/core_cmInstr.h **** {
 1006              		.loc 2 495 57 is_stmt 1 view .LVU382
 1007              	.LBB285:
 1008              		.loc 2 498 3 view .LVU383
 1009              		.loc 2 498 10 is_stmt 0 view .LVU384
 1010 00cc 1BBA     		rev	r3, r3
 1011              	.LVL136:
 1012              		.loc 2 498 10 view .LVU385
 1013              	.LBE285:
 1014              	.LBE284:
 322:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1015              		.loc 1 322 45 view .LVU386
 1016 00ce 0993     		str	r3, [sp, #36]
 323:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1017              		.loc 1 323 5 is_stmt 1 view .LVU387
 1018              	.LVL137:
 324:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1019              		.loc 1 324 5 view .LVU388
 324:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1020              		.loc 1 324 47 is_stmt 0 view .LVU389
 1021 00d0 D9F80830 		ldr	r3, [r9, #8]
 1022              	.LVL138:
 1023              	.LBB286:
 1024              	.LBI286:
 495:./CORE/core_cmInstr.h **** {
 1025              		.loc 2 495 57 is_stmt 1 view .LVU390
 1026              	.LBB287:
 1027              		.loc 2 498 3 view .LVU391
 1028              		.loc 2 498 10 is_stmt 0 view .LVU392
 1029 00d4 1BBA     		rev	r3, r3
 1030              	.LVL139:
 1031              		.loc 2 498 10 view .LVU393
 1032              	.LBE287:
 1033              	.LBE286:
 324:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1034              		.loc 1 324 45 view .LVU394
 1035 00d6 0A93     		str	r3, [sp, #40]
 325:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1036              		.loc 1 325 5 is_stmt 1 view .LVU395
 1037              	.LVL140:
 326:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1038              		.loc 1 326 5 view .LVU396
 326:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1039              		.loc 1 326 47 is_stmt 0 view .LVU397
 1040 00d8 D9F80C30 		ldr	r3, [r9, #12]
 1041              	.LVL141:
 1042              	.LBB288:
 1043              	.LBI288:
 495:./CORE/core_cmInstr.h **** {
 1044              		.loc 2 495 57 is_stmt 1 view .LVU398
 1045              	.LBB289:
 1046              		.loc 2 498 3 view .LVU399
 1047              		.loc 2 498 10 is_stmt 0 view .LVU400
 1048 00dc 1BBA     		rev	r3, r3
 1049              	.LVL142:
 1050              		.loc 2 498 10 view .LVU401
ARM GAS  /tmp/ccsH6HZr.s 			page 38


 1051              	.LBE289:
 1052              	.LBE288:
 326:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1053              		.loc 1 326 45 view .LVU402
 1054 00de 0B93     		str	r3, [sp, #44]
 327:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1055              		.loc 1 327 5 is_stmt 1 view .LVU403
 1056              	.LVL143:
 328:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1057              		.loc 1 328 5 view .LVU404
 328:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1058              		.loc 1 328 47 is_stmt 0 view .LVU405
 1059 00e0 D9F81030 		ldr	r3, [r9, #16]
 1060              	.LVL144:
 1061              	.LBB290:
 1062              	.LBI290:
 495:./CORE/core_cmInstr.h **** {
 1063              		.loc 2 495 57 is_stmt 1 view .LVU406
 1064              	.LBB291:
 1065              		.loc 2 498 3 view .LVU407
 1066              		.loc 2 498 10 is_stmt 0 view .LVU408
 1067 00e4 1BBA     		rev	r3, r3
 1068              	.LVL145:
 1069              		.loc 2 498 10 view .LVU409
 1070              	.LBE291:
 1071              	.LBE290:
 328:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1072              		.loc 1 328 45 view .LVU410
 1073 00e6 0C93     		str	r3, [sp, #48]
 329:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1074              		.loc 1 329 5 is_stmt 1 view .LVU411
 1075              	.LVL146:
 330:./Library/stm32f4xx_cryp_aes.c ****     break;
 1076              		.loc 1 330 5 view .LVU412
 330:./Library/stm32f4xx_cryp_aes.c ****     break;
 1077              		.loc 1 330 47 is_stmt 0 view .LVU413
 1078 00e8 D9F81430 		ldr	r3, [r9, #20]
 1079              	.LVL147:
 1080              	.LBB292:
 1081              	.LBI292:
 495:./CORE/core_cmInstr.h **** {
 1082              		.loc 2 495 57 is_stmt 1 view .LVU414
 1083              	.LBB293:
 1084              		.loc 2 498 3 view .LVU415
 1085              		.loc 2 498 10 is_stmt 0 view .LVU416
 1086 00ec 1BBA     		rev	r3, r3
 1087              	.LVL148:
 1088              		.loc 2 498 10 view .LVU417
 1089              	.LBE293:
 1090              	.LBE292:
 330:./Library/stm32f4xx_cryp_aes.c ****     break;
 1091              		.loc 1 330 45 view .LVU418
 1092 00ee 0D93     		str	r3, [sp, #52]
 331:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 1093              		.loc 1 331 5 is_stmt 1 view .LVU419
 1094 00f0 9FE7     		b	.L23
 1095              	.LVL149:
ARM GAS  /tmp/ccsH6HZr.s 			page 39


 1096              	.L22:
 333:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1097              		.loc 1 333 5 view .LVU420
 333:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1098              		.loc 1 333 42 is_stmt 0 view .LVU421
 1099 00f2 4FF40073 		mov	r3, #512
 1100 00f6 1193     		str	r3, [sp, #68]
 334:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1101              		.loc 1 334 5 is_stmt 1 view .LVU422
 334:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1102              		.loc 1 334 47 is_stmt 0 view .LVU423
 1103 00f8 D9F80030 		ldr	r3, [r9]
 1104              	.LVL150:
 1105              	.LBB294:
 1106              	.LBI294:
 495:./CORE/core_cmInstr.h **** {
 1107              		.loc 2 495 57 is_stmt 1 view .LVU424
 1108              	.LBB295:
 1109              		.loc 2 498 3 view .LVU425
 1110              		.loc 2 498 10 is_stmt 0 view .LVU426
 1111 00fc 1BBA     		rev	r3, r3
 1112              	.LVL151:
 1113              		.loc 2 498 10 view .LVU427
 1114              	.LBE295:
 1115              	.LBE294:
 334:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1116              		.loc 1 334 45 view .LVU428
 1117 00fe 0693     		str	r3, [sp, #24]
 335:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 1118              		.loc 1 335 5 is_stmt 1 view .LVU429
 1119              	.LVL152:
 336:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1120              		.loc 1 336 5 view .LVU430
 336:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1121              		.loc 1 336 47 is_stmt 0 view .LVU431
 1122 0100 D9F80430 		ldr	r3, [r9, #4]
 1123              	.LVL153:
 1124              	.LBB296:
 1125              	.LBI296:
 495:./CORE/core_cmInstr.h **** {
 1126              		.loc 2 495 57 is_stmt 1 view .LVU432
 1127              	.LBB297:
 1128              		.loc 2 498 3 view .LVU433
 1129              		.loc 2 498 10 is_stmt 0 view .LVU434
 1130 0104 1BBA     		rev	r3, r3
 1131              	.LVL154:
 1132              		.loc 2 498 10 view .LVU435
 1133              	.LBE297:
 1134              	.LBE296:
 336:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1135              		.loc 1 336 45 view .LVU436
 1136 0106 0793     		str	r3, [sp, #28]
 337:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1137              		.loc 1 337 5 is_stmt 1 view .LVU437
 1138              	.LVL155:
 338:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1139              		.loc 1 338 5 view .LVU438
ARM GAS  /tmp/ccsH6HZr.s 			page 40


 338:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1140              		.loc 1 338 47 is_stmt 0 view .LVU439
 1141 0108 D9F80830 		ldr	r3, [r9, #8]
 1142              	.LVL156:
 1143              	.LBB298:
 1144              	.LBI298:
 495:./CORE/core_cmInstr.h **** {
 1145              		.loc 2 495 57 is_stmt 1 view .LVU440
 1146              	.LBB299:
 1147              		.loc 2 498 3 view .LVU441
 1148              		.loc 2 498 10 is_stmt 0 view .LVU442
 1149 010c 1BBA     		rev	r3, r3
 1150              	.LVL157:
 1151              		.loc 2 498 10 view .LVU443
 1152              	.LBE299:
 1153              	.LBE298:
 338:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1154              		.loc 1 338 45 view .LVU444
 1155 010e 0893     		str	r3, [sp, #32]
 339:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1156              		.loc 1 339 5 is_stmt 1 view .LVU445
 1157              	.LVL158:
 340:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1158              		.loc 1 340 5 view .LVU446
 340:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1159              		.loc 1 340 47 is_stmt 0 view .LVU447
 1160 0110 D9F80C30 		ldr	r3, [r9, #12]
 1161              	.LVL159:
 1162              	.LBB300:
 1163              	.LBI300:
 495:./CORE/core_cmInstr.h **** {
 1164              		.loc 2 495 57 is_stmt 1 view .LVU448
 1165              	.LBB301:
 1166              		.loc 2 498 3 view .LVU449
 1167              		.loc 2 498 10 is_stmt 0 view .LVU450
 1168 0114 1BBA     		rev	r3, r3
 1169              	.LVL160:
 1170              		.loc 2 498 10 view .LVU451
 1171              	.LBE301:
 1172              	.LBE300:
 340:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1173              		.loc 1 340 45 view .LVU452
 1174 0116 0993     		str	r3, [sp, #36]
 341:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1175              		.loc 1 341 5 is_stmt 1 view .LVU453
 1176              	.LVL161:
 342:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1177              		.loc 1 342 5 view .LVU454
 342:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1178              		.loc 1 342 47 is_stmt 0 view .LVU455
 1179 0118 D9F81030 		ldr	r3, [r9, #16]
 1180              	.LVL162:
 1181              	.LBB302:
 1182              	.LBI302:
 495:./CORE/core_cmInstr.h **** {
 1183              		.loc 2 495 57 is_stmt 1 view .LVU456
 1184              	.LBB303:
ARM GAS  /tmp/ccsH6HZr.s 			page 41


 1185              		.loc 2 498 3 view .LVU457
 1186              		.loc 2 498 10 is_stmt 0 view .LVU458
 1187 011c 1BBA     		rev	r3, r3
 1188              	.LVL163:
 1189              		.loc 2 498 10 view .LVU459
 1190              	.LBE303:
 1191              	.LBE302:
 342:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1192              		.loc 1 342 45 view .LVU460
 1193 011e 0A93     		str	r3, [sp, #40]
 343:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1194              		.loc 1 343 5 is_stmt 1 view .LVU461
 1195              	.LVL164:
 344:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1196              		.loc 1 344 5 view .LVU462
 344:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1197              		.loc 1 344 47 is_stmt 0 view .LVU463
 1198 0120 D9F81430 		ldr	r3, [r9, #20]
 1199              	.LVL165:
 1200              	.LBB304:
 1201              	.LBI304:
 495:./CORE/core_cmInstr.h **** {
 1202              		.loc 2 495 57 is_stmt 1 view .LVU464
 1203              	.LBB305:
 1204              		.loc 2 498 3 view .LVU465
 1205              		.loc 2 498 10 is_stmt 0 view .LVU466
 1206 0124 1BBA     		rev	r3, r3
 1207              	.LVL166:
 1208              		.loc 2 498 10 view .LVU467
 1209              	.LBE305:
 1210              	.LBE304:
 344:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1211              		.loc 1 344 45 view .LVU468
 1212 0126 0B93     		str	r3, [sp, #44]
 345:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1213              		.loc 1 345 5 is_stmt 1 view .LVU469
 1214              	.LVL167:
 346:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1215              		.loc 1 346 5 view .LVU470
 346:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1216              		.loc 1 346 47 is_stmt 0 view .LVU471
 1217 0128 D9F81830 		ldr	r3, [r9, #24]
 1218              	.LVL168:
 1219              	.LBB306:
 1220              	.LBI306:
 495:./CORE/core_cmInstr.h **** {
 1221              		.loc 2 495 57 is_stmt 1 view .LVU472
 1222              	.LBB307:
 1223              		.loc 2 498 3 view .LVU473
 1224              		.loc 2 498 10 is_stmt 0 view .LVU474
 1225 012c 1BBA     		rev	r3, r3
 1226              	.LVL169:
 1227              		.loc 2 498 10 view .LVU475
 1228              	.LBE307:
 1229              	.LBE306:
 346:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1230              		.loc 1 346 45 view .LVU476
ARM GAS  /tmp/ccsH6HZr.s 			page 42


 1231 012e 0C93     		str	r3, [sp, #48]
 347:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1232              		.loc 1 347 5 is_stmt 1 view .LVU477
 1233              	.LVL170:
 348:./Library/stm32f4xx_cryp_aes.c ****     break;
 1234              		.loc 1 348 5 view .LVU478
 348:./Library/stm32f4xx_cryp_aes.c ****     break;
 1235              		.loc 1 348 47 is_stmt 0 view .LVU479
 1236 0130 D9F81C30 		ldr	r3, [r9, #28]
 1237              	.LVL171:
 1238              	.LBB308:
 1239              	.LBI308:
 495:./CORE/core_cmInstr.h **** {
 1240              		.loc 2 495 57 is_stmt 1 view .LVU480
 1241              	.LBB309:
 1242              		.loc 2 498 3 view .LVU481
 1243              		.loc 2 498 10 is_stmt 0 view .LVU482
 1244 0134 1BBA     		rev	r3, r3
 1245              	.LVL172:
 1246              		.loc 2 498 10 view .LVU483
 1247              	.LBE309:
 1248              	.LBE308:
 348:./Library/stm32f4xx_cryp_aes.c ****     break;
 1249              		.loc 1 348 45 view .LVU484
 1250 0136 0D93     		str	r3, [sp, #52]
 349:./Library/stm32f4xx_cryp_aes.c ****     default:
 1251              		.loc 1 349 5 is_stmt 1 view .LVU485
 1252 0138 7BE7     		b	.L23
 1253              	.LVL173:
 1254              	.L24:
 398:./Library/stm32f4xx_cryp_aes.c ****     }
 399:./Library/stm32f4xx_cryp_aes.c ****   }
 400:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 401:./Library/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 402:./Library/stm32f4xx_cryp_aes.c ****   {
 403:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1255              		.loc 1 403 5 view .LVU486
 1256 013a 06A8     		add	r0, sp, #24
 1257 013c FFF7FEFF 		bl	CRYP_KeyInit
 1258              	.LVL174:
 404:./Library/stm32f4xx_cryp_aes.c **** 
 405:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 406:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 1259              		.loc 1 406 5 view .LVU487
 1260              		.loc 1 406 42 is_stmt 0 view .LVU488
 1261 0140 0023     		movs	r3, #0
 1262 0142 0E93     		str	r3, [sp, #56]
 296:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1263              		.loc 1 296 15 view .LVU489
 1264 0144 0126     		movs	r6, #1
 1265              	.LVL175:
 1266              	.L27:
 407:./Library/stm32f4xx_cryp_aes.c ****   }
 408:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CBC;
 1267              		.loc 1 408 3 is_stmt 1 view .LVU490
 1268              		.loc 1 408 40 is_stmt 0 view .LVU491
 1269 0146 2823     		movs	r3, #40
ARM GAS  /tmp/ccsH6HZr.s 			page 43


 1270 0148 0F93     		str	r3, [sp, #60]
 409:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1271              		.loc 1 409 3 is_stmt 1 view .LVU492
 1272              		.loc 1 409 40 is_stmt 0 view .LVU493
 1273 014a 8023     		movs	r3, #128
 1274 014c 1093     		str	r3, [sp, #64]
 410:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 1275              		.loc 1 410 3 is_stmt 1 view .LVU494
 1276 014e 0EA8     		add	r0, sp, #56
 1277 0150 FFF7FEFF 		bl	CRYP_Init
 1278              	.LVL176:
 411:./Library/stm32f4xx_cryp_aes.c **** 
 412:./Library/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 413:./Library/stm32f4xx_cryp_aes.c ****   CRYP_IVInit(&AES_CRYP_IVInitStructure);
 1279              		.loc 1 413 3 view .LVU495
 1280 0154 02A8     		add	r0, sp, #8
 1281 0156 FFF7FEFF 		bl	CRYP_IVInit
 1282              	.LVL177:
 414:./Library/stm32f4xx_cryp_aes.c **** 
 415:./Library/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 416:./Library/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 1283              		.loc 1 416 3 view .LVU496
 1284 015a FFF7FEFF 		bl	CRYP_FIFOFlush
 1285              	.LVL178:
 417:./Library/stm32f4xx_cryp_aes.c **** 
 418:./Library/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 419:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 1286              		.loc 1 419 3 view .LVU497
 1287 015e 0120     		movs	r0, #1
 1288 0160 FFF7FEFF 		bl	CRYP_Cmd
 1289              	.LVL179:
 420:./Library/stm32f4xx_cryp_aes.c **** 
 421:./Library/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 1290              		.loc 1 421 3 view .LVU498
 1291              		.loc 1 421 6 is_stmt 0 view .LVU499
 1292 0164 FFF7FEFF 		bl	CRYP_GetCmdStatus
 1293              	.LVL180:
 1294              		.loc 1 421 5 view .LVU500
 1295 0168 0028     		cmp	r0, #0
 1296 016a 35D0     		beq	.L28
 422:./Library/stm32f4xx_cryp_aes.c ****   {
 423:./Library/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 424:./Library/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 425:./Library/stm32f4xx_cryp_aes.c ****     return(ERROR);
 426:./Library/stm32f4xx_cryp_aes.c ****   }
 427:./Library/stm32f4xx_cryp_aes.c ****   
 428:./Library/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 1297              		.loc 1 428 8 view .LVU501
 1298 016c 0025     		movs	r5, #0
 1299              	.LVL181:
 1300              		.loc 1 428 8 view .LVU502
 1301 016e 02E0     		b	.L29
 1302              	.LVL182:
 1303              	.L30:
 429:./Library/stm32f4xx_cryp_aes.c ****   {
 430:./Library/stm32f4xx_cryp_aes.c **** 
 431:./Library/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
ARM GAS  /tmp/ccsH6HZr.s 			page 44


 432:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 433:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 434:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 435:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 436:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 437:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 438:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 439:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 440:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 441:./Library/stm32f4xx_cryp_aes.c ****     counter = 0;
 442:./Library/stm32f4xx_cryp_aes.c ****     do
 443:./Library/stm32f4xx_cryp_aes.c ****     {
 444:./Library/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 445:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 446:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 447:./Library/stm32f4xx_cryp_aes.c **** 
 448:./Library/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 1304              		.loc 1 448 5 is_stmt 1 view .LVU503
 1305              		.loc 1 448 8 is_stmt 0 view .LVU504
 1306 0170 00B3     		cbz	r0, .L38
 449:./Library/stm32f4xx_cryp_aes.c ****    {
 450:./Library/stm32f4xx_cryp_aes.c ****        status = ERROR;
 1307              		.loc 1 450 15 view .LVU505
 1308 0172 0026     		movs	r6, #0
 1309              	.LVL183:
 1310              	.L32:
 428:./Library/stm32f4xx_cryp_aes.c ****   {
 1311              		.loc 1 428 49 is_stmt 1 discriminator 2 view .LVU506
 1312 0174 1035     		adds	r5, r5, #16
 1313              	.LVL184:
 1314              	.L29:
 428:./Library/stm32f4xx_cryp_aes.c ****   {
 1315              		.loc 1 428 25 discriminator 1 view .LVU507
 1316 0176 4545     		cmp	r5, r8
 1317 0178 2AD2     		bcs	.L33
 428:./Library/stm32f4xx_cryp_aes.c ****   {
 1318              		.loc 1 428 25 is_stmt 0 discriminator 3 view .LVU508
 1319 017a 4EB3     		cbz	r6, .L33
 432:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1320              		.loc 1 432 5 is_stmt 1 view .LVU509
 1321 017c 2068     		ldr	r0, [r4]
 1322 017e FFF7FEFF 		bl	CRYP_DataIn
 1323              	.LVL185:
 433:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1324              		.loc 1 433 5 view .LVU510
 434:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1325              		.loc 1 434 5 view .LVU511
 1326 0182 6068     		ldr	r0, [r4, #4]
 1327 0184 FFF7FEFF 		bl	CRYP_DataIn
 1328              	.LVL186:
 435:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1329              		.loc 1 435 5 view .LVU512
 436:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1330              		.loc 1 436 5 view .LVU513
 1331 0188 A068     		ldr	r0, [r4, #8]
 1332 018a FFF7FEFF 		bl	CRYP_DataIn
 1333              	.LVL187:
ARM GAS  /tmp/ccsH6HZr.s 			page 45


 437:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1334              		.loc 1 437 5 view .LVU514
 438:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1335              		.loc 1 438 5 view .LVU515
 1336 018e E068     		ldr	r0, [r4, #12]
 1337 0190 FFF7FEFF 		bl	CRYP_DataIn
 1338              	.LVL188:
 439:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 1339              		.loc 1 439 5 view .LVU516
 439:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 1340              		.loc 1 439 14 is_stmt 0 view .LVU517
 1341 0194 1034     		adds	r4, r4, #16
 1342              	.LVL189:
 441:./Library/stm32f4xx_cryp_aes.c ****     do
 1343              		.loc 1 441 5 is_stmt 1 view .LVU518
 441:./Library/stm32f4xx_cryp_aes.c ****     do
 1344              		.loc 1 441 13 is_stmt 0 view .LVU519
 1345 0196 0023     		movs	r3, #0
 1346 0198 0193     		str	r3, [sp, #4]
 1347              	.L31:
 442:./Library/stm32f4xx_cryp_aes.c ****     {
 1348              		.loc 1 442 5 is_stmt 1 discriminator 2 view .LVU520
 444:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 1349              		.loc 1 444 7 discriminator 2 view .LVU521
 444:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 1350              		.loc 1 444 20 is_stmt 0 discriminator 2 view .LVU522
 1351 019a 1020     		movs	r0, #16
 1352 019c FFF7FEFF 		bl	CRYP_GetFlagStatus
 1353              	.LVL190:
 445:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1354              		.loc 1 445 7 is_stmt 1 discriminator 2 view .LVU523
 445:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1355              		.loc 1 445 14 is_stmt 0 discriminator 2 view .LVU524
 1356 01a0 019B     		ldr	r3, [sp, #4]
 1357 01a2 0133     		adds	r3, r3, #1
 1358 01a4 0193     		str	r3, [sp, #4]
 446:./Library/stm32f4xx_cryp_aes.c **** 
 1359              		.loc 1 446 42 is_stmt 1 discriminator 2 view .LVU525
 446:./Library/stm32f4xx_cryp_aes.c **** 
 1360              		.loc 1 446 22 is_stmt 0 discriminator 2 view .LVU526
 1361 01a6 019B     		ldr	r3, [sp, #4]
 446:./Library/stm32f4xx_cryp_aes.c **** 
 1362              		.loc 1 446 42 discriminator 2 view .LVU527
 1363 01a8 B3F5803F 		cmp	r3, #65536
 1364 01ac E0D0     		beq	.L30
 446:./Library/stm32f4xx_cryp_aes.c **** 
 1365              		.loc 1 446 42 discriminator 1 view .LVU528
 1366 01ae 0028     		cmp	r0, #0
 1367 01b0 F3D1     		bne	.L31
 1368 01b2 DDE7     		b	.L30
 1369              	.L38:
 451:./Library/stm32f4xx_cryp_aes.c ****     }
 452:./Library/stm32f4xx_cryp_aes.c ****     else
 453:./Library/stm32f4xx_cryp_aes.c ****     {
 454:./Library/stm32f4xx_cryp_aes.c **** 
 455:./Library/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 456:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
ARM GAS  /tmp/ccsH6HZr.s 			page 46


 1370              		.loc 1 456 7 is_stmt 1 view .LVU529
 1371              		.loc 1 456 34 is_stmt 0 view .LVU530
 1372 01b4 FFF7FEFF 		bl	CRYP_DataOut
 1373              	.LVL191:
 1374              		.loc 1 456 32 view .LVU531
 1375 01b8 3860     		str	r0, [r7]
 457:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1376              		.loc 1 457 7 is_stmt 1 view .LVU532
 1377              	.LVL192:
 458:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1378              		.loc 1 458 7 view .LVU533
 1379              		.loc 1 458 34 is_stmt 0 view .LVU534
 1380 01ba FFF7FEFF 		bl	CRYP_DataOut
 1381              	.LVL193:
 1382              		.loc 1 458 32 view .LVU535
 1383 01be 7860     		str	r0, [r7, #4]
 459:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1384              		.loc 1 459 7 is_stmt 1 view .LVU536
 1385              	.LVL194:
 460:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1386              		.loc 1 460 7 view .LVU537
 1387              		.loc 1 460 34 is_stmt 0 view .LVU538
 1388 01c0 FFF7FEFF 		bl	CRYP_DataOut
 1389              	.LVL195:
 1390              		.loc 1 460 32 view .LVU539
 1391 01c4 B860     		str	r0, [r7, #8]
 461:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1392              		.loc 1 461 7 is_stmt 1 view .LVU540
 1393              	.LVL196:
 462:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1394              		.loc 1 462 7 view .LVU541
 1395              		.loc 1 462 34 is_stmt 0 view .LVU542
 1396 01c6 FFF7FEFF 		bl	CRYP_DataOut
 1397              	.LVL197:
 1398              		.loc 1 462 32 view .LVU543
 1399 01ca F860     		str	r0, [r7, #12]
 463:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1400              		.loc 1 463 7 is_stmt 1 view .LVU544
 1401              		.loc 1 463 17 is_stmt 0 view .LVU545
 1402 01cc 1037     		adds	r7, r7, #16
 1403              	.LVL198:
 1404              		.loc 1 463 17 view .LVU546
 1405 01ce D1E7     		b	.L32
 1406              	.LVL199:
 1407              	.L33:
 464:./Library/stm32f4xx_cryp_aes.c ****     }
 465:./Library/stm32f4xx_cryp_aes.c ****   }
 466:./Library/stm32f4xx_cryp_aes.c **** 
 467:./Library/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 468:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 1408              		.loc 1 468 3 is_stmt 1 view .LVU547
 1409 01d0 0020     		movs	r0, #0
 1410 01d2 FFF7FEFF 		bl	CRYP_Cmd
 1411              	.LVL200:
 469:./Library/stm32f4xx_cryp_aes.c **** 
 470:./Library/stm32f4xx_cryp_aes.c ****   return status;
 1412              		.loc 1 470 3 view .LVU548
ARM GAS  /tmp/ccsH6HZr.s 			page 47


 1413              		.loc 1 470 10 is_stmt 0 view .LVU549
 1414 01d6 3046     		mov	r0, r6
 1415              	.LVL201:
 1416              	.L28:
 471:./Library/stm32f4xx_cryp_aes.c **** }
 1417              		.loc 1 471 1 view .LVU550
 1418 01d8 12B0     		add	sp, sp, #72
 1419              	.LCFI5:
 1420              		.cfi_def_cfa_offset 32
 1421              		@ sp needed
 1422 01da BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1423              		.loc 1 471 1 view .LVU551
 1424              		.cfi_endproc
 1425              	.LFE124:
 1427              		.section	.text.CRYP_AES_CTR,"ax",%progbits
 1428              		.align	1
 1429              		.global	CRYP_AES_CTR
 1430              		.syntax unified
 1431              		.thumb
 1432              		.thumb_func
 1434              	CRYP_AES_CTR:
 1435              	.LVL202:
 1436              	.LFB125:
 472:./Library/stm32f4xx_cryp_aes.c **** 
 473:./Library/stm32f4xx_cryp_aes.c **** /**
 474:./Library/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CTR Mode
 475:./Library/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 476:./Library/stm32f4xx_cryp_aes.c ****   *           This parameter can be one of the following values:
 477:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 478:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 479:./Library/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 480:./Library/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 481:./Library/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 482:./Library/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 483:./Library/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 484:./Library/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 485:./Library/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 486:./Library/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 487:./Library/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 488:./Library/stm32f4xx_cryp_aes.c ****   */
 489:./Library/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, 
 490:./Library/stm32f4xx_cryp_aes.c ****                          uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
 491:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Output)
 492:./Library/stm32f4xx_cryp_aes.c **** {
 1437              		.loc 1 492 1 is_stmt 1 view -0
 1438              		.cfi_startproc
 1439              		@ args = 12, pretend = 0, frame = 72
 1440              		@ frame_needed = 0, uses_anonymous_args = 0
 1441              		.loc 1 492 1 is_stmt 0 view .LVU553
 1442 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 1443              	.LCFI6:
 1444              		.cfi_def_cfa_offset 32
 1445              		.cfi_offset 4, -32
 1446              		.cfi_offset 5, -28
 1447              		.cfi_offset 6, -24
 1448              		.cfi_offset 7, -20
 1449              		.cfi_offset 8, -16
ARM GAS  /tmp/ccsH6HZr.s 			page 48


 1450              		.cfi_offset 9, -12
 1451              		.cfi_offset 10, -8
 1452              		.cfi_offset 14, -4
 1453 0004 92B0     		sub	sp, sp, #72
 1454              	.LCFI7:
 1455              		.cfi_def_cfa_offset 104
 1456 0006 8246     		mov	r10, r0
 1457 0008 0D46     		mov	r5, r1
 1458 000a 1646     		mov	r6, r2
 1459 000c 9946     		mov	r9, r3
 1460 000e DDF86C80 		ldr	r8, [sp, #108]
 493:./Library/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 1461              		.loc 1 493 3 is_stmt 1 view .LVU554
 494:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 1462              		.loc 1 494 3 view .LVU555
 495:./Library/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 1463              		.loc 1 495 3 view .LVU556
 496:./Library/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 1464              		.loc 1 496 3 view .LVU557
 1465              		.loc 1 496 17 is_stmt 0 view .LVU558
 1466 0012 0023     		movs	r3, #0
 1467              	.LVL203:
 1468              		.loc 1 496 17 view .LVU559
 1469 0014 0193     		str	r3, [sp, #4]
 497:./Library/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 1470              		.loc 1 497 3 is_stmt 1 view .LVU560
 1471              	.LVL204:
 498:./Library/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 1472              		.loc 1 498 3 view .LVU561
 499:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1473              		.loc 1 499 3 view .LVU562
 500:./Library/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 1474              		.loc 1 500 3 view .LVU563
 1475              		.loc 1 500 12 is_stmt 0 view .LVU564
 1476 0016 1A9C     		ldr	r4, [sp, #104]
 1477              	.LVL205:
 501:./Library/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 1478              		.loc 1 501 3 is_stmt 1 view .LVU565
 1479              		.loc 1 501 12 is_stmt 0 view .LVU566
 1480 0018 1C9F     		ldr	r7, [sp, #112]
 1481              	.LVL206:
 502:./Library/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 1482              		.loc 1 502 3 is_stmt 1 view .LVU567
 503:./Library/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 1483              		.loc 1 503 3 view .LVU568
 504:./Library/stm32f4xx_cryp_aes.c **** 
 505:./Library/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 506:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 1484              		.loc 1 506 3 view .LVU569
 1485 001a 06A8     		add	r0, sp, #24
 1486              	.LVL207:
 1487              		.loc 1 506 3 is_stmt 0 view .LVU570
 1488 001c FFF7FEFF 		bl	CRYP_KeyStructInit
 1489              	.LVL208:
 507:./Library/stm32f4xx_cryp_aes.c **** 
 508:./Library/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 1490              		.loc 1 508 3 is_stmt 1 view .LVU571
ARM GAS  /tmp/ccsH6HZr.s 			page 49


 1491 0020 B9F1C00F 		cmp	r9, #192
 1492 0024 3FD0     		beq	.L40
 1493 0026 B9F5807F 		cmp	r9, #256
 1494 002a 52D0     		beq	.L41
 1495 002c B9F1800F 		cmp	r9, #128
 1496 0030 2AD0     		beq	.L54
 1497              	.LVL209:
 1498              	.L42:
 509:./Library/stm32f4xx_cryp_aes.c ****   {
 510:./Library/stm32f4xx_cryp_aes.c ****     case 128:
 511:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 512:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 513:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 514:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 515:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 516:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 517:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 518:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 519:./Library/stm32f4xx_cryp_aes.c ****     break;
 520:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 521:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 522:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 523:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 524:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 525:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 526:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 527:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 528:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 529:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 530:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 531:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 532:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 533:./Library/stm32f4xx_cryp_aes.c ****     break;
 534:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 535:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 536:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 537:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 538:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 539:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 540:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 541:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 542:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 543:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 544:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 545:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 546:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 547:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 548:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 549:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 550:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 551:./Library/stm32f4xx_cryp_aes.c ****     break;
 552:./Library/stm32f4xx_cryp_aes.c ****     default:
 553:./Library/stm32f4xx_cryp_aes.c ****     break;
 554:./Library/stm32f4xx_cryp_aes.c ****   }
 555:./Library/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 556:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 1499              		.loc 1 556 3 view .LVU572
ARM GAS  /tmp/ccsH6HZr.s 			page 50


 1500              		.loc 1 556 43 is_stmt 0 view .LVU573
 1501 0032 2B68     		ldr	r3, [r5]
 1502              	.LVL210:
 1503              	.LBB310:
 1504              	.LBI310:
 495:./CORE/core_cmInstr.h **** {
 1505              		.loc 2 495 57 is_stmt 1 view .LVU574
 1506              	.LBB311:
 1507              		.loc 2 498 3 view .LVU575
 1508              		.loc 2 498 10 is_stmt 0 view .LVU576
 1509 0034 1BBA     		rev	r3, r3
 1510              	.LVL211:
 1511              		.loc 2 498 10 view .LVU577
 1512              	.LBE311:
 1513              	.LBE310:
 1514              		.loc 1 556 41 view .LVU578
 1515 0036 0293     		str	r3, [sp, #8]
 557:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1516              		.loc 1 557 3 is_stmt 1 view .LVU579
 1517              	.LVL212:
 558:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 1518              		.loc 1 558 3 view .LVU580
 1519              		.loc 1 558 43 is_stmt 0 view .LVU581
 1520 0038 6B68     		ldr	r3, [r5, #4]
 1521              	.LVL213:
 1522              	.LBB312:
 1523              	.LBI312:
 495:./CORE/core_cmInstr.h **** {
 1524              		.loc 2 495 57 is_stmt 1 view .LVU582
 1525              	.LBB313:
 1526              		.loc 2 498 3 view .LVU583
 1527              		.loc 2 498 10 is_stmt 0 view .LVU584
 1528 003a 1BBA     		rev	r3, r3
 1529              	.LVL214:
 1530              		.loc 2 498 10 view .LVU585
 1531              	.LBE313:
 1532              	.LBE312:
 1533              		.loc 1 558 41 view .LVU586
 1534 003c 0393     		str	r3, [sp, #12]
 559:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1535              		.loc 1 559 3 is_stmt 1 view .LVU587
 1536              	.LVL215:
 560:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 1537              		.loc 1 560 3 view .LVU588
 1538              		.loc 1 560 43 is_stmt 0 view .LVU589
 1539 003e AB68     		ldr	r3, [r5, #8]
 1540              	.LVL216:
 1541              	.LBB314:
 1542              	.LBI314:
 495:./CORE/core_cmInstr.h **** {
 1543              		.loc 2 495 57 is_stmt 1 view .LVU590
 1544              	.LBB315:
 1545              		.loc 2 498 3 view .LVU591
 1546              		.loc 2 498 10 is_stmt 0 view .LVU592
 1547 0040 1BBA     		rev	r3, r3
 1548              	.LVL217:
 1549              		.loc 2 498 10 view .LVU593
ARM GAS  /tmp/ccsH6HZr.s 			page 51


 1550              	.LBE315:
 1551              	.LBE314:
 1552              		.loc 1 560 41 view .LVU594
 1553 0042 0493     		str	r3, [sp, #16]
 561:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1554              		.loc 1 561 3 is_stmt 1 view .LVU595
 1555              	.LVL218:
 562:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 1556              		.loc 1 562 3 view .LVU596
 1557              		.loc 1 562 43 is_stmt 0 view .LVU597
 1558 0044 EB68     		ldr	r3, [r5, #12]
 1559              	.LVL219:
 1560              	.LBB316:
 1561              	.LBI316:
 495:./CORE/core_cmInstr.h **** {
 1562              		.loc 2 495 57 is_stmt 1 view .LVU598
 1563              	.LBB317:
 1564              		.loc 2 498 3 view .LVU599
 1565              		.loc 2 498 10 is_stmt 0 view .LVU600
 1566 0046 1BBA     		rev	r3, r3
 1567              	.LVL220:
 1568              		.loc 2 498 10 view .LVU601
 1569              	.LBE317:
 1570              	.LBE316:
 1571              		.loc 1 562 41 view .LVU602
 1572 0048 0593     		str	r3, [sp, #20]
 563:./Library/stm32f4xx_cryp_aes.c **** 
 564:./Library/stm32f4xx_cryp_aes.c ****   /* Key Initialisation */
 565:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1573              		.loc 1 565 3 is_stmt 1 view .LVU603
 1574 004a 06A8     		add	r0, sp, #24
 1575 004c FFF7FEFF 		bl	CRYP_KeyInit
 1576              	.LVL221:
 566:./Library/stm32f4xx_cryp_aes.c **** 
 567:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 568:./Library/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 1577              		.loc 1 568 3 view .LVU604
 1578              		.loc 1 568 5 is_stmt 0 view .LVU605
 1579 0050 BAF1000F 		cmp	r10, #0
 1580 0054 59D1     		bne	.L43
 569:./Library/stm32f4xx_cryp_aes.c ****   {
 570:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for decryption process */
 571:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 1581              		.loc 1 571 5 is_stmt 1 view .LVU606
 1582              		.loc 1 571 41 is_stmt 0 view .LVU607
 1583 0056 0423     		movs	r3, #4
 1584 0058 0E93     		str	r3, [sp, #56]
 1585              	.L44:
 572:./Library/stm32f4xx_cryp_aes.c ****   }
 573:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 574:./Library/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 575:./Library/stm32f4xx_cryp_aes.c ****   {
 576:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 577:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 578:./Library/stm32f4xx_cryp_aes.c ****   }
 579:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CTR;
 1586              		.loc 1 579 3 is_stmt 1 view .LVU608
ARM GAS  /tmp/ccsH6HZr.s 			page 52


 1587              		.loc 1 579 40 is_stmt 0 view .LVU609
 1588 005a 3023     		movs	r3, #48
 1589 005c 0F93     		str	r3, [sp, #60]
 580:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1590              		.loc 1 580 3 is_stmt 1 view .LVU610
 1591              		.loc 1 580 40 is_stmt 0 view .LVU611
 1592 005e 8023     		movs	r3, #128
 1593 0060 1093     		str	r3, [sp, #64]
 581:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 1594              		.loc 1 581 3 is_stmt 1 view .LVU612
 1595 0062 0EA8     		add	r0, sp, #56
 1596 0064 FFF7FEFF 		bl	CRYP_Init
 1597              	.LVL222:
 582:./Library/stm32f4xx_cryp_aes.c **** 
 583:./Library/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 584:./Library/stm32f4xx_cryp_aes.c ****   CRYP_IVInit(&AES_CRYP_IVInitStructure);
 1598              		.loc 1 584 3 view .LVU613
 1599 0068 02A8     		add	r0, sp, #8
 1600 006a FFF7FEFF 		bl	CRYP_IVInit
 1601              	.LVL223:
 585:./Library/stm32f4xx_cryp_aes.c **** 
 586:./Library/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 587:./Library/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 1602              		.loc 1 587 3 view .LVU614
 1603 006e FFF7FEFF 		bl	CRYP_FIFOFlush
 1604              	.LVL224:
 588:./Library/stm32f4xx_cryp_aes.c **** 
 589:./Library/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 590:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 1605              		.loc 1 590 3 view .LVU615
 1606 0072 0120     		movs	r0, #1
 1607 0074 FFF7FEFF 		bl	CRYP_Cmd
 1608              	.LVL225:
 591:./Library/stm32f4xx_cryp_aes.c **** 
 592:./Library/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 1609              		.loc 1 592 3 view .LVU616
 1610              		.loc 1 592 6 is_stmt 0 view .LVU617
 1611 0078 FFF7FEFF 		bl	CRYP_GetCmdStatus
 1612              	.LVL226:
 1613              		.loc 1 592 5 view .LVU618
 1614 007c 0646     		mov	r6, r0
 1615              	.LVL227:
 1616              		.loc 1 592 5 view .LVU619
 1617 007e 0028     		cmp	r0, #0
 1618 0080 79D0     		beq	.L45
 593:./Library/stm32f4xx_cryp_aes.c ****   {
 594:./Library/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 595:./Library/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 596:./Library/stm32f4xx_cryp_aes.c ****     return(ERROR);
 597:./Library/stm32f4xx_cryp_aes.c ****   }
 598:./Library/stm32f4xx_cryp_aes.c ****   
 599:./Library/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 1619              		.loc 1 599 8 view .LVU620
 1620 0082 0025     		movs	r5, #0
 1621              	.LVL228:
 498:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1622              		.loc 1 498 15 view .LVU621
ARM GAS  /tmp/ccsH6HZr.s 			page 53


 1623 0084 0126     		movs	r6, #1
 1624 0086 46E0     		b	.L46
 1625              	.LVL229:
 1626              	.L54:
 511:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1627              		.loc 1 511 5 is_stmt 1 view .LVU622
 511:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1628              		.loc 1 511 41 is_stmt 0 view .LVU623
 1629 0088 0023     		movs	r3, #0
 1630 008a 1193     		str	r3, [sp, #68]
 512:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1631              		.loc 1 512 5 is_stmt 1 view .LVU624
 512:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1632              		.loc 1 512 47 is_stmt 0 view .LVU625
 1633 008c 3368     		ldr	r3, [r6]
 1634              	.LVL230:
 1635              	.LBB318:
 1636              	.LBI318:
 495:./CORE/core_cmInstr.h **** {
 1637              		.loc 2 495 57 is_stmt 1 view .LVU626
 1638              	.LBB319:
 1639              		.loc 2 498 3 view .LVU627
 1640              		.loc 2 498 10 is_stmt 0 view .LVU628
 1641 008e 1BBA     		rev	r3, r3
 1642              	.LVL231:
 1643              		.loc 2 498 10 view .LVU629
 1644              	.LBE319:
 1645              	.LBE318:
 512:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1646              		.loc 1 512 45 view .LVU630
 1647 0090 0A93     		str	r3, [sp, #40]
 513:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1648              		.loc 1 513 5 is_stmt 1 view .LVU631
 1649              	.LVL232:
 514:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1650              		.loc 1 514 5 view .LVU632
 514:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1651              		.loc 1 514 47 is_stmt 0 view .LVU633
 1652 0092 7368     		ldr	r3, [r6, #4]
 1653              	.LVL233:
 1654              	.LBB320:
 1655              	.LBI320:
 495:./CORE/core_cmInstr.h **** {
 1656              		.loc 2 495 57 is_stmt 1 view .LVU634
 1657              	.LBB321:
 1658              		.loc 2 498 3 view .LVU635
 1659              		.loc 2 498 10 is_stmt 0 view .LVU636
 1660 0094 1BBA     		rev	r3, r3
 1661              	.LVL234:
 1662              		.loc 2 498 10 view .LVU637
 1663              	.LBE321:
 1664              	.LBE320:
 514:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1665              		.loc 1 514 45 view .LVU638
 1666 0096 0B93     		str	r3, [sp, #44]
 515:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1667              		.loc 1 515 5 is_stmt 1 view .LVU639
ARM GAS  /tmp/ccsH6HZr.s 			page 54


 1668              	.LVL235:
 516:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1669              		.loc 1 516 5 view .LVU640
 516:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1670              		.loc 1 516 47 is_stmt 0 view .LVU641
 1671 0098 B368     		ldr	r3, [r6, #8]
 1672              	.LVL236:
 1673              	.LBB322:
 1674              	.LBI322:
 495:./CORE/core_cmInstr.h **** {
 1675              		.loc 2 495 57 is_stmt 1 view .LVU642
 1676              	.LBB323:
 1677              		.loc 2 498 3 view .LVU643
 1678              		.loc 2 498 10 is_stmt 0 view .LVU644
 1679 009a 1BBA     		rev	r3, r3
 1680              	.LVL237:
 1681              		.loc 2 498 10 view .LVU645
 1682              	.LBE323:
 1683              	.LBE322:
 516:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1684              		.loc 1 516 45 view .LVU646
 1685 009c 0C93     		str	r3, [sp, #48]
 517:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1686              		.loc 1 517 5 is_stmt 1 view .LVU647
 1687              	.LVL238:
 518:./Library/stm32f4xx_cryp_aes.c ****     break;
 1688              		.loc 1 518 5 view .LVU648
 518:./Library/stm32f4xx_cryp_aes.c ****     break;
 1689              		.loc 1 518 47 is_stmt 0 view .LVU649
 1690 009e F368     		ldr	r3, [r6, #12]
 1691              	.LVL239:
 1692              	.LBB324:
 1693              	.LBI324:
 495:./CORE/core_cmInstr.h **** {
 1694              		.loc 2 495 57 is_stmt 1 view .LVU650
 1695              	.LBB325:
 1696              		.loc 2 498 3 view .LVU651
 1697              		.loc 2 498 10 is_stmt 0 view .LVU652
 1698 00a0 1BBA     		rev	r3, r3
 1699              	.LVL240:
 1700              		.loc 2 498 10 view .LVU653
 1701              	.LBE325:
 1702              	.LBE324:
 518:./Library/stm32f4xx_cryp_aes.c ****     break;
 1703              		.loc 1 518 45 view .LVU654
 1704 00a2 0D93     		str	r3, [sp, #52]
 519:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 1705              		.loc 1 519 5 is_stmt 1 view .LVU655
 1706 00a4 C5E7     		b	.L42
 1707              	.LVL241:
 1708              	.L40:
 521:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1709              		.loc 1 521 5 view .LVU656
 521:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1710              		.loc 1 521 42 is_stmt 0 view .LVU657
 1711 00a6 4FF48073 		mov	r3, #256
 1712 00aa 1193     		str	r3, [sp, #68]
ARM GAS  /tmp/ccsH6HZr.s 			page 55


 522:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1713              		.loc 1 522 5 is_stmt 1 view .LVU658
 522:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1714              		.loc 1 522 47 is_stmt 0 view .LVU659
 1715 00ac 3368     		ldr	r3, [r6]
 1716              	.LVL242:
 1717              	.LBB326:
 1718              	.LBI326:
 495:./CORE/core_cmInstr.h **** {
 1719              		.loc 2 495 57 is_stmt 1 view .LVU660
 1720              	.LBB327:
 1721              		.loc 2 498 3 view .LVU661
 1722              		.loc 2 498 10 is_stmt 0 view .LVU662
 1723 00ae 1BBA     		rev	r3, r3
 1724              	.LVL243:
 1725              		.loc 2 498 10 view .LVU663
 1726              	.LBE327:
 1727              	.LBE326:
 522:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1728              		.loc 1 522 45 view .LVU664
 1729 00b0 0893     		str	r3, [sp, #32]
 523:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1730              		.loc 1 523 5 is_stmt 1 view .LVU665
 1731              	.LVL244:
 524:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1732              		.loc 1 524 5 view .LVU666
 524:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1733              		.loc 1 524 47 is_stmt 0 view .LVU667
 1734 00b2 7368     		ldr	r3, [r6, #4]
 1735              	.LVL245:
 1736              	.LBB328:
 1737              	.LBI328:
 495:./CORE/core_cmInstr.h **** {
 1738              		.loc 2 495 57 is_stmt 1 view .LVU668
 1739              	.LBB329:
 1740              		.loc 2 498 3 view .LVU669
 1741              		.loc 2 498 10 is_stmt 0 view .LVU670
 1742 00b4 1BBA     		rev	r3, r3
 1743              	.LVL246:
 1744              		.loc 2 498 10 view .LVU671
 1745              	.LBE329:
 1746              	.LBE328:
 524:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1747              		.loc 1 524 45 view .LVU672
 1748 00b6 0993     		str	r3, [sp, #36]
 525:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1749              		.loc 1 525 5 is_stmt 1 view .LVU673
 1750              	.LVL247:
 526:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1751              		.loc 1 526 5 view .LVU674
 526:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1752              		.loc 1 526 47 is_stmt 0 view .LVU675
 1753 00b8 B368     		ldr	r3, [r6, #8]
 1754              	.LVL248:
 1755              	.LBB330:
 1756              	.LBI330:
 495:./CORE/core_cmInstr.h **** {
ARM GAS  /tmp/ccsH6HZr.s 			page 56


 1757              		.loc 2 495 57 is_stmt 1 view .LVU676
 1758              	.LBB331:
 1759              		.loc 2 498 3 view .LVU677
 1760              		.loc 2 498 10 is_stmt 0 view .LVU678
 1761 00ba 1BBA     		rev	r3, r3
 1762              	.LVL249:
 1763              		.loc 2 498 10 view .LVU679
 1764              	.LBE331:
 1765              	.LBE330:
 526:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1766              		.loc 1 526 45 view .LVU680
 1767 00bc 0A93     		str	r3, [sp, #40]
 527:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1768              		.loc 1 527 5 is_stmt 1 view .LVU681
 1769              	.LVL250:
 528:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1770              		.loc 1 528 5 view .LVU682
 528:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1771              		.loc 1 528 47 is_stmt 0 view .LVU683
 1772 00be F368     		ldr	r3, [r6, #12]
 1773              	.LVL251:
 1774              	.LBB332:
 1775              	.LBI332:
 495:./CORE/core_cmInstr.h **** {
 1776              		.loc 2 495 57 is_stmt 1 view .LVU684
 1777              	.LBB333:
 1778              		.loc 2 498 3 view .LVU685
 1779              		.loc 2 498 10 is_stmt 0 view .LVU686
 1780 00c0 1BBA     		rev	r3, r3
 1781              	.LVL252:
 1782              		.loc 2 498 10 view .LVU687
 1783              	.LBE333:
 1784              	.LBE332:
 528:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1785              		.loc 1 528 45 view .LVU688
 1786 00c2 0B93     		str	r3, [sp, #44]
 529:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1787              		.loc 1 529 5 is_stmt 1 view .LVU689
 1788              	.LVL253:
 530:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1789              		.loc 1 530 5 view .LVU690
 530:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1790              		.loc 1 530 47 is_stmt 0 view .LVU691
 1791 00c4 3369     		ldr	r3, [r6, #16]
 1792              	.LVL254:
 1793              	.LBB334:
 1794              	.LBI334:
 495:./CORE/core_cmInstr.h **** {
 1795              		.loc 2 495 57 is_stmt 1 view .LVU692
 1796              	.LBB335:
 1797              		.loc 2 498 3 view .LVU693
 1798              		.loc 2 498 10 is_stmt 0 view .LVU694
 1799 00c6 1BBA     		rev	r3, r3
 1800              	.LVL255:
 1801              		.loc 2 498 10 view .LVU695
 1802              	.LBE335:
 1803              	.LBE334:
ARM GAS  /tmp/ccsH6HZr.s 			page 57


 530:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1804              		.loc 1 530 45 view .LVU696
 1805 00c8 0C93     		str	r3, [sp, #48]
 531:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1806              		.loc 1 531 5 is_stmt 1 view .LVU697
 1807              	.LVL256:
 532:./Library/stm32f4xx_cryp_aes.c ****     break;
 1808              		.loc 1 532 5 view .LVU698
 532:./Library/stm32f4xx_cryp_aes.c ****     break;
 1809              		.loc 1 532 47 is_stmt 0 view .LVU699
 1810 00ca 7369     		ldr	r3, [r6, #20]
 1811              	.LVL257:
 1812              	.LBB336:
 1813              	.LBI336:
 495:./CORE/core_cmInstr.h **** {
 1814              		.loc 2 495 57 is_stmt 1 view .LVU700
 1815              	.LBB337:
 1816              		.loc 2 498 3 view .LVU701
 1817              		.loc 2 498 10 is_stmt 0 view .LVU702
 1818 00cc 1BBA     		rev	r3, r3
 1819              	.LVL258:
 1820              		.loc 2 498 10 view .LVU703
 1821              	.LBE337:
 1822              	.LBE336:
 532:./Library/stm32f4xx_cryp_aes.c ****     break;
 1823              		.loc 1 532 45 view .LVU704
 1824 00ce 0D93     		str	r3, [sp, #52]
 533:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 1825              		.loc 1 533 5 is_stmt 1 view .LVU705
 1826 00d0 AFE7     		b	.L42
 1827              	.LVL259:
 1828              	.L41:
 535:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1829              		.loc 1 535 5 view .LVU706
 535:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1830              		.loc 1 535 42 is_stmt 0 view .LVU707
 1831 00d2 4FF40073 		mov	r3, #512
 1832 00d6 1193     		str	r3, [sp, #68]
 536:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1833              		.loc 1 536 5 is_stmt 1 view .LVU708
 536:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1834              		.loc 1 536 47 is_stmt 0 view .LVU709
 1835 00d8 3368     		ldr	r3, [r6]
 1836              	.LVL260:
 1837              	.LBB338:
 1838              	.LBI338:
 495:./CORE/core_cmInstr.h **** {
 1839              		.loc 2 495 57 is_stmt 1 view .LVU710
 1840              	.LBB339:
 1841              		.loc 2 498 3 view .LVU711
 1842              		.loc 2 498 10 is_stmt 0 view .LVU712
 1843 00da 1BBA     		rev	r3, r3
 1844              	.LVL261:
 1845              		.loc 2 498 10 view .LVU713
 1846              	.LBE339:
 1847              	.LBE338:
 536:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /tmp/ccsH6HZr.s 			page 58


 1848              		.loc 1 536 45 view .LVU714
 1849 00dc 0693     		str	r3, [sp, #24]
 537:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 1850              		.loc 1 537 5 is_stmt 1 view .LVU715
 1851              	.LVL262:
 538:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1852              		.loc 1 538 5 view .LVU716
 538:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1853              		.loc 1 538 47 is_stmt 0 view .LVU717
 1854 00de 7368     		ldr	r3, [r6, #4]
 1855              	.LVL263:
 1856              	.LBB340:
 1857              	.LBI340:
 495:./CORE/core_cmInstr.h **** {
 1858              		.loc 2 495 57 is_stmt 1 view .LVU718
 1859              	.LBB341:
 1860              		.loc 2 498 3 view .LVU719
 1861              		.loc 2 498 10 is_stmt 0 view .LVU720
 1862 00e0 1BBA     		rev	r3, r3
 1863              	.LVL264:
 1864              		.loc 2 498 10 view .LVU721
 1865              	.LBE341:
 1866              	.LBE340:
 538:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1867              		.loc 1 538 45 view .LVU722
 1868 00e2 0793     		str	r3, [sp, #28]
 539:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1869              		.loc 1 539 5 is_stmt 1 view .LVU723
 1870              	.LVL265:
 540:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1871              		.loc 1 540 5 view .LVU724
 540:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1872              		.loc 1 540 47 is_stmt 0 view .LVU725
 1873 00e4 B368     		ldr	r3, [r6, #8]
 1874              	.LVL266:
 1875              	.LBB342:
 1876              	.LBI342:
 495:./CORE/core_cmInstr.h **** {
 1877              		.loc 2 495 57 is_stmt 1 view .LVU726
 1878              	.LBB343:
 1879              		.loc 2 498 3 view .LVU727
 1880              		.loc 2 498 10 is_stmt 0 view .LVU728
 1881 00e6 1BBA     		rev	r3, r3
 1882              	.LVL267:
 1883              		.loc 2 498 10 view .LVU729
 1884              	.LBE343:
 1885              	.LBE342:
 540:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1886              		.loc 1 540 45 view .LVU730
 1887 00e8 0893     		str	r3, [sp, #32]
 541:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1888              		.loc 1 541 5 is_stmt 1 view .LVU731
 1889              	.LVL268:
 542:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1890              		.loc 1 542 5 view .LVU732
 542:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1891              		.loc 1 542 47 is_stmt 0 view .LVU733
ARM GAS  /tmp/ccsH6HZr.s 			page 59


 1892 00ea F368     		ldr	r3, [r6, #12]
 1893              	.LVL269:
 1894              	.LBB344:
 1895              	.LBI344:
 495:./CORE/core_cmInstr.h **** {
 1896              		.loc 2 495 57 is_stmt 1 view .LVU734
 1897              	.LBB345:
 1898              		.loc 2 498 3 view .LVU735
 1899              		.loc 2 498 10 is_stmt 0 view .LVU736
 1900 00ec 1BBA     		rev	r3, r3
 1901              	.LVL270:
 1902              		.loc 2 498 10 view .LVU737
 1903              	.LBE345:
 1904              	.LBE344:
 542:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1905              		.loc 1 542 45 view .LVU738
 1906 00ee 0993     		str	r3, [sp, #36]
 543:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1907              		.loc 1 543 5 is_stmt 1 view .LVU739
 1908              	.LVL271:
 544:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1909              		.loc 1 544 5 view .LVU740
 544:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1910              		.loc 1 544 47 is_stmt 0 view .LVU741
 1911 00f0 3369     		ldr	r3, [r6, #16]
 1912              	.LVL272:
 1913              	.LBB346:
 1914              	.LBI346:
 495:./CORE/core_cmInstr.h **** {
 1915              		.loc 2 495 57 is_stmt 1 view .LVU742
 1916              	.LBB347:
 1917              		.loc 2 498 3 view .LVU743
 1918              		.loc 2 498 10 is_stmt 0 view .LVU744
 1919 00f2 1BBA     		rev	r3, r3
 1920              	.LVL273:
 1921              		.loc 2 498 10 view .LVU745
 1922              	.LBE347:
 1923              	.LBE346:
 544:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1924              		.loc 1 544 45 view .LVU746
 1925 00f4 0A93     		str	r3, [sp, #40]
 545:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1926              		.loc 1 545 5 is_stmt 1 view .LVU747
 1927              	.LVL274:
 546:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1928              		.loc 1 546 5 view .LVU748
 546:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1929              		.loc 1 546 47 is_stmt 0 view .LVU749
 1930 00f6 7369     		ldr	r3, [r6, #20]
 1931              	.LVL275:
 1932              	.LBB348:
 1933              	.LBI348:
 495:./CORE/core_cmInstr.h **** {
 1934              		.loc 2 495 57 is_stmt 1 view .LVU750
 1935              	.LBB349:
 1936              		.loc 2 498 3 view .LVU751
 1937              		.loc 2 498 10 is_stmt 0 view .LVU752
ARM GAS  /tmp/ccsH6HZr.s 			page 60


 1938 00f8 1BBA     		rev	r3, r3
 1939              	.LVL276:
 1940              		.loc 2 498 10 view .LVU753
 1941              	.LBE349:
 1942              	.LBE348:
 546:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1943              		.loc 1 546 45 view .LVU754
 1944 00fa 0B93     		str	r3, [sp, #44]
 547:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1945              		.loc 1 547 5 is_stmt 1 view .LVU755
 1946              	.LVL277:
 548:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1947              		.loc 1 548 5 view .LVU756
 548:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1948              		.loc 1 548 47 is_stmt 0 view .LVU757
 1949 00fc B369     		ldr	r3, [r6, #24]
 1950              	.LVL278:
 1951              	.LBB350:
 1952              	.LBI350:
 495:./CORE/core_cmInstr.h **** {
 1953              		.loc 2 495 57 is_stmt 1 view .LVU758
 1954              	.LBB351:
 1955              		.loc 2 498 3 view .LVU759
 1956              		.loc 2 498 10 is_stmt 0 view .LVU760
 1957 00fe 1BBA     		rev	r3, r3
 1958              	.LVL279:
 1959              		.loc 2 498 10 view .LVU761
 1960              	.LBE351:
 1961              	.LBE350:
 548:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1962              		.loc 1 548 45 view .LVU762
 1963 0100 0C93     		str	r3, [sp, #48]
 549:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1964              		.loc 1 549 5 is_stmt 1 view .LVU763
 1965              	.LVL280:
 550:./Library/stm32f4xx_cryp_aes.c ****     break;
 1966              		.loc 1 550 5 view .LVU764
 550:./Library/stm32f4xx_cryp_aes.c ****     break;
 1967              		.loc 1 550 47 is_stmt 0 view .LVU765
 1968 0102 F369     		ldr	r3, [r6, #28]
 1969              	.LVL281:
 1970              	.LBB352:
 1971              	.LBI352:
 495:./CORE/core_cmInstr.h **** {
 1972              		.loc 2 495 57 is_stmt 1 view .LVU766
 1973              	.LBB353:
 1974              		.loc 2 498 3 view .LVU767
 1975              		.loc 2 498 10 is_stmt 0 view .LVU768
 1976 0104 1BBA     		rev	r3, r3
 1977              	.LVL282:
 1978              		.loc 2 498 10 view .LVU769
 1979              	.LBE353:
 1980              	.LBE352:
 550:./Library/stm32f4xx_cryp_aes.c ****     break;
 1981              		.loc 1 550 45 view .LVU770
 1982 0106 0D93     		str	r3, [sp, #52]
 551:./Library/stm32f4xx_cryp_aes.c ****     default:
ARM GAS  /tmp/ccsH6HZr.s 			page 61


 1983              		.loc 1 551 5 is_stmt 1 view .LVU771
 1984 0108 93E7     		b	.L42
 1985              	.LVL283:
 1986              	.L43:
 577:./Library/stm32f4xx_cryp_aes.c ****   }
 1987              		.loc 1 577 5 view .LVU772
 577:./Library/stm32f4xx_cryp_aes.c ****   }
 1988              		.loc 1 577 41 is_stmt 0 view .LVU773
 1989 010a 0023     		movs	r3, #0
 1990 010c 0E93     		str	r3, [sp, #56]
 1991 010e A4E7     		b	.L44
 1992              	.LVL284:
 1993              	.L47:
 600:./Library/stm32f4xx_cryp_aes.c ****   {
 601:./Library/stm32f4xx_cryp_aes.c **** 
 602:./Library/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 603:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 604:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 605:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 606:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 607:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 608:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 609:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 610:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 611:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 612:./Library/stm32f4xx_cryp_aes.c ****     counter = 0;
 613:./Library/stm32f4xx_cryp_aes.c ****     do
 614:./Library/stm32f4xx_cryp_aes.c ****     {
 615:./Library/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 616:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 617:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 618:./Library/stm32f4xx_cryp_aes.c **** 
 619:./Library/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 1994              		.loc 1 619 5 is_stmt 1 view .LVU774
 1995              		.loc 1 619 8 is_stmt 0 view .LVU775
 1996 0110 00B3     		cbz	r0, .L55
 620:./Library/stm32f4xx_cryp_aes.c ****    {
 621:./Library/stm32f4xx_cryp_aes.c ****        status = ERROR;
 1997              		.loc 1 621 15 view .LVU776
 1998 0112 0026     		movs	r6, #0
 1999              	.LVL285:
 2000              	.L49:
 599:./Library/stm32f4xx_cryp_aes.c ****   {
 2001              		.loc 1 599 49 is_stmt 1 discriminator 2 view .LVU777
 2002 0114 1035     		adds	r5, r5, #16
 2003              	.LVL286:
 2004              	.L46:
 599:./Library/stm32f4xx_cryp_aes.c ****   {
 2005              		.loc 1 599 25 discriminator 1 view .LVU778
 2006 0116 4545     		cmp	r5, r8
 2007 0118 2AD2     		bcs	.L50
 599:./Library/stm32f4xx_cryp_aes.c ****   {
 2008              		.loc 1 599 25 is_stmt 0 discriminator 3 view .LVU779
 2009 011a 4EB3     		cbz	r6, .L50
 603:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2010              		.loc 1 603 5 is_stmt 1 view .LVU780
 2011 011c 2068     		ldr	r0, [r4]
ARM GAS  /tmp/ccsH6HZr.s 			page 62


 2012 011e FFF7FEFF 		bl	CRYP_DataIn
 2013              	.LVL287:
 604:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2014              		.loc 1 604 5 view .LVU781
 605:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2015              		.loc 1 605 5 view .LVU782
 2016 0122 6068     		ldr	r0, [r4, #4]
 2017 0124 FFF7FEFF 		bl	CRYP_DataIn
 2018              	.LVL288:
 606:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2019              		.loc 1 606 5 view .LVU783
 607:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2020              		.loc 1 607 5 view .LVU784
 2021 0128 A068     		ldr	r0, [r4, #8]
 2022 012a FFF7FEFF 		bl	CRYP_DataIn
 2023              	.LVL289:
 608:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2024              		.loc 1 608 5 view .LVU785
 609:./Library/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2025              		.loc 1 609 5 view .LVU786
 2026 012e E068     		ldr	r0, [r4, #12]
 2027 0130 FFF7FEFF 		bl	CRYP_DataIn
 2028              	.LVL290:
 610:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 2029              		.loc 1 610 5 view .LVU787
 610:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 2030              		.loc 1 610 14 is_stmt 0 view .LVU788
 2031 0134 1034     		adds	r4, r4, #16
 2032              	.LVL291:
 612:./Library/stm32f4xx_cryp_aes.c ****     do
 2033              		.loc 1 612 5 is_stmt 1 view .LVU789
 612:./Library/stm32f4xx_cryp_aes.c ****     do
 2034              		.loc 1 612 13 is_stmt 0 view .LVU790
 2035 0136 0023     		movs	r3, #0
 2036 0138 0193     		str	r3, [sp, #4]
 2037              	.L48:
 613:./Library/stm32f4xx_cryp_aes.c ****     {
 2038              		.loc 1 613 5 is_stmt 1 discriminator 2 view .LVU791
 615:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 2039              		.loc 1 615 7 discriminator 2 view .LVU792
 615:./Library/stm32f4xx_cryp_aes.c ****       counter++;
 2040              		.loc 1 615 20 is_stmt 0 discriminator 2 view .LVU793
 2041 013a 1020     		movs	r0, #16
 2042 013c FFF7FEFF 		bl	CRYP_GetFlagStatus
 2043              	.LVL292:
 616:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2044              		.loc 1 616 7 is_stmt 1 discriminator 2 view .LVU794
 616:./Library/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2045              		.loc 1 616 14 is_stmt 0 discriminator 2 view .LVU795
 2046 0140 019B     		ldr	r3, [sp, #4]
 2047 0142 0133     		adds	r3, r3, #1
 2048 0144 0193     		str	r3, [sp, #4]
 617:./Library/stm32f4xx_cryp_aes.c **** 
 2049              		.loc 1 617 42 is_stmt 1 discriminator 2 view .LVU796
 617:./Library/stm32f4xx_cryp_aes.c **** 
 2050              		.loc 1 617 22 is_stmt 0 discriminator 2 view .LVU797
 2051 0146 019B     		ldr	r3, [sp, #4]
ARM GAS  /tmp/ccsH6HZr.s 			page 63


 617:./Library/stm32f4xx_cryp_aes.c **** 
 2052              		.loc 1 617 42 discriminator 2 view .LVU798
 2053 0148 B3F5803F 		cmp	r3, #65536
 2054 014c E0D0     		beq	.L47
 617:./Library/stm32f4xx_cryp_aes.c **** 
 2055              		.loc 1 617 42 discriminator 1 view .LVU799
 2056 014e 0028     		cmp	r0, #0
 2057 0150 F3D1     		bne	.L48
 2058 0152 DDE7     		b	.L47
 2059              	.L55:
 622:./Library/stm32f4xx_cryp_aes.c ****     }
 623:./Library/stm32f4xx_cryp_aes.c ****     else
 624:./Library/stm32f4xx_cryp_aes.c ****     {
 625:./Library/stm32f4xx_cryp_aes.c **** 
 626:./Library/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 627:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2060              		.loc 1 627 7 is_stmt 1 view .LVU800
 2061              		.loc 1 627 34 is_stmt 0 view .LVU801
 2062 0154 FFF7FEFF 		bl	CRYP_DataOut
 2063              	.LVL293:
 2064              		.loc 1 627 32 view .LVU802
 2065 0158 3860     		str	r0, [r7]
 628:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2066              		.loc 1 628 7 is_stmt 1 view .LVU803
 2067              	.LVL294:
 629:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2068              		.loc 1 629 7 view .LVU804
 2069              		.loc 1 629 34 is_stmt 0 view .LVU805
 2070 015a FFF7FEFF 		bl	CRYP_DataOut
 2071              	.LVL295:
 2072              		.loc 1 629 32 view .LVU806
 2073 015e 7860     		str	r0, [r7, #4]
 630:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2074              		.loc 1 630 7 is_stmt 1 view .LVU807
 2075              	.LVL296:
 631:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2076              		.loc 1 631 7 view .LVU808
 2077              		.loc 1 631 34 is_stmt 0 view .LVU809
 2078 0160 FFF7FEFF 		bl	CRYP_DataOut
 2079              	.LVL297:
 2080              		.loc 1 631 32 view .LVU810
 2081 0164 B860     		str	r0, [r7, #8]
 632:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2082              		.loc 1 632 7 is_stmt 1 view .LVU811
 2083              	.LVL298:
 633:./Library/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2084              		.loc 1 633 7 view .LVU812
 2085              		.loc 1 633 34 is_stmt 0 view .LVU813
 2086 0166 FFF7FEFF 		bl	CRYP_DataOut
 2087              	.LVL299:
 2088              		.loc 1 633 32 view .LVU814
 2089 016a F860     		str	r0, [r7, #12]
 634:./Library/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2090              		.loc 1 634 7 is_stmt 1 view .LVU815
 2091              		.loc 1 634 17 is_stmt 0 view .LVU816
 2092 016c 1037     		adds	r7, r7, #16
 2093              	.LVL300:
ARM GAS  /tmp/ccsH6HZr.s 			page 64


 2094              		.loc 1 634 17 view .LVU817
 2095 016e D1E7     		b	.L49
 2096              	.LVL301:
 2097              	.L50:
 635:./Library/stm32f4xx_cryp_aes.c ****     }
 636:./Library/stm32f4xx_cryp_aes.c ****   }
 637:./Library/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 638:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 2098              		.loc 1 638 3 is_stmt 1 view .LVU818
 2099 0170 0020     		movs	r0, #0
 2100 0172 FFF7FEFF 		bl	CRYP_Cmd
 2101              	.LVL302:
 639:./Library/stm32f4xx_cryp_aes.c **** 
 640:./Library/stm32f4xx_cryp_aes.c ****   return status;
 2102              		.loc 1 640 3 view .LVU819
 2103              	.L45:
 641:./Library/stm32f4xx_cryp_aes.c **** }
 2104              		.loc 1 641 1 is_stmt 0 view .LVU820
 2105 0176 3046     		mov	r0, r6
 2106 0178 12B0     		add	sp, sp, #72
 2107              	.LCFI8:
 2108              		.cfi_def_cfa_offset 32
 2109              		@ sp needed
 2110 017a BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 2111              		.loc 1 641 1 view .LVU821
 2112              		.cfi_endproc
 2113              	.LFE125:
 2115              		.section	.text.CRYP_AES_GCM,"ax",%progbits
 2116              		.align	1
 2117              		.global	CRYP_AES_GCM
 2118              		.syntax unified
 2119              		.thumb
 2120              		.thumb_func
 2122              	CRYP_AES_GCM:
 2123              	.LVL303:
 2124              	.LFB126:
 642:./Library/stm32f4xx_cryp_aes.c **** 
 643:./Library/stm32f4xx_cryp_aes.c **** /**
 644:./Library/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in GCM Mode. The GCM and CCM modes
 645:./Library/stm32f4xx_cryp_aes.c ****   *         are available only on STM32F437x Devices.
 646:./Library/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 647:./Library/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
 648:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 649:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 650:./Library/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 651:./Library/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 652:./Library/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 653:./Library/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 654:./Library/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer in bytes, must be a multiple of 16.
 655:./Library/stm32f4xx_cryp_aes.c ****   * @param  Header: pointer to the header buffer.
 656:./Library/stm32f4xx_cryp_aes.c ****   * @param  Hlength: length of the header buffer in bytes, must be a multiple of 16.  
 657:./Library/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 658:./Library/stm32f4xx_cryp_aes.c ****   * @param  AuthTAG: pointer to the authentication TAG buffer.
 659:./Library/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 660:./Library/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 661:./Library/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 662:./Library/stm32f4xx_cryp_aes.c ****   */
ARM GAS  /tmp/ccsH6HZr.s 			page 65


 663:./Library/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_GCM(uint8_t Mode, uint8_t InitVectors[16],
 664:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Key, uint16_t Keysize,
 665:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Input, uint32_t ILength,
 666:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Header, uint32_t HLength,
 667:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Output, uint8_t *AuthTAG)
 668:./Library/stm32f4xx_cryp_aes.c **** {
 2125              		.loc 1 668 1 is_stmt 1 view -0
 2126              		.cfi_startproc
 2127              		@ args = 24, pretend = 0, frame = 88
 2128              		@ frame_needed = 0, uses_anonymous_args = 0
 2129              		.loc 1 668 1 is_stmt 0 view .LVU823
 2130 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2131              	.LCFI9:
 2132              		.cfi_def_cfa_offset 36
 2133              		.cfi_offset 4, -36
 2134              		.cfi_offset 5, -32
 2135              		.cfi_offset 6, -28
 2136              		.cfi_offset 7, -24
 2137              		.cfi_offset 8, -20
 2138              		.cfi_offset 9, -16
 2139              		.cfi_offset 10, -12
 2140              		.cfi_offset 11, -8
 2141              		.cfi_offset 14, -4
 2142 0004 97B0     		sub	sp, sp, #92
 2143              	.LCFI10:
 2144              		.cfi_def_cfa_offset 128
 2145 0006 0190     		str	r0, [sp, #4]
 2146 0008 0F46     		mov	r7, r1
 2147 000a 1646     		mov	r6, r2
 2148 000c 9846     		mov	r8, r3
 2149 000e DDF88490 		ldr	r9, [sp, #132]
 2150 0012 DDF88CA0 		ldr	r10, [sp, #140]
 669:./Library/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 2151              		.loc 1 669 3 is_stmt 1 view .LVU824
 670:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 2152              		.loc 1 670 3 view .LVU825
 671:./Library/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 2153              		.loc 1 671 3 view .LVU826
 672:./Library/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 2154              		.loc 1 672 3 view .LVU827
 2155              		.loc 1 672 17 is_stmt 0 view .LVU828
 2156 0016 0023     		movs	r3, #0
 2157              	.LVL304:
 2158              		.loc 1 672 17 view .LVU829
 2159 0018 0593     		str	r3, [sp, #20]
 673:./Library/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 2160              		.loc 1 673 3 is_stmt 1 view .LVU830
 2161              	.LVL305:
 674:./Library/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 2162              		.loc 1 674 3 view .LVU831
 675:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 2163              		.loc 1 675 3 view .LVU832
 676:./Library/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 2164              		.loc 1 676 3 view .LVU833
 2165              		.loc 1 676 12 is_stmt 0 view .LVU834
 2166 001a 209C     		ldr	r4, [sp, #128]
 2167              	.LVL306:
ARM GAS  /tmp/ccsH6HZr.s 			page 66


 677:./Library/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 2168              		.loc 1 677 3 is_stmt 1 view .LVU835
 2169              		.loc 1 677 12 is_stmt 0 view .LVU836
 2170 001c DDF890B0 		ldr	fp, [sp, #144]
 2171              	.LVL307:
 678:./Library/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 2172              		.loc 1 678 3 is_stmt 1 view .LVU837
 679:./Library/stm32f4xx_cryp_aes.c ****   uint32_t headeraddr = (uint32_t)Header;
 2173              		.loc 1 679 3 view .LVU838
 2174              		.loc 1 679 12 is_stmt 0 view .LVU839
 2175 0020 229D     		ldr	r5, [sp, #136]
 2176              	.LVL308:
 680:./Library/stm32f4xx_cryp_aes.c ****   uint32_t tagaddr = (uint32_t)AuthTAG;
 2177              		.loc 1 680 3 is_stmt 1 view .LVU840
 681:./Library/stm32f4xx_cryp_aes.c ****   uint64_t headerlength = HLength * 8;/* header length in bits */
 2178              		.loc 1 681 3 view .LVU841
 2179              		.loc 1 681 35 is_stmt 0 view .LVU842
 2180 0022 4FEACA03 		lsl	r3, r10, #3
 2181 0026 0293     		str	r3, [sp, #8]
 2182              	.LVL309:
 682:./Library/stm32f4xx_cryp_aes.c ****   uint64_t inputlength = ILength * 8;/* input length in bits */
 2183              		.loc 1 682 3 is_stmt 1 view .LVU843
 2184              		.loc 1 682 34 is_stmt 0 view .LVU844
 2185 0028 4FEAC903 		lsl	r3, r9, #3
 2186              	.LVL310:
 2187              		.loc 1 682 34 view .LVU845
 2188 002c 0393     		str	r3, [sp, #12]
 2189              	.LVL311:
 683:./Library/stm32f4xx_cryp_aes.c ****   uint32_t loopcounter = 0;
 2190              		.loc 1 683 3 is_stmt 1 view .LVU846
 684:./Library/stm32f4xx_cryp_aes.c **** 
 685:./Library/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 686:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 2191              		.loc 1 686 3 view .LVU847
 2192 002e 0AA8     		add	r0, sp, #40
 2193              	.LVL312:
 2194              		.loc 1 686 3 is_stmt 0 view .LVU848
 2195 0030 FFF7FEFF 		bl	CRYP_KeyStructInit
 2196              	.LVL313:
 687:./Library/stm32f4xx_cryp_aes.c **** 
 688:./Library/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 2197              		.loc 1 688 3 is_stmt 1 view .LVU849
 2198 0034 B8F1C00F 		cmp	r8, #192
 2199 0038 57D0     		beq	.L57
 2200 003a B8F5807F 		cmp	r8, #256
 2201 003e 6AD0     		beq	.L58
 2202 0040 B8F1800F 		cmp	r8, #128
 2203 0044 42D0     		beq	.L99
 2204              	.LVL314:
 2205              	.L59:
 689:./Library/stm32f4xx_cryp_aes.c ****   {
 690:./Library/stm32f4xx_cryp_aes.c ****     case 128:
 691:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 692:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 693:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 694:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 695:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /tmp/ccsH6HZr.s 			page 67


 696:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 697:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 698:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 699:./Library/stm32f4xx_cryp_aes.c ****     break;
 700:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 701:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 702:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 703:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 704:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 705:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 706:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 707:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 708:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 709:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 710:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 711:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 712:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 713:./Library/stm32f4xx_cryp_aes.c ****     break;
 714:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 715:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 716:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 717:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 718:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 719:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 720:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 721:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 722:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 723:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 724:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 725:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 726:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 727:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 728:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 729:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 730:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 731:./Library/stm32f4xx_cryp_aes.c ****     break;
 732:./Library/stm32f4xx_cryp_aes.c ****     default:
 733:./Library/stm32f4xx_cryp_aes.c ****     break;
 734:./Library/stm32f4xx_cryp_aes.c ****   }
 735:./Library/stm32f4xx_cryp_aes.c ****   
 736:./Library/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 737:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 2206              		.loc 1 737 3 view .LVU850
 2207              		.loc 1 737 43 is_stmt 0 view .LVU851
 2208 0046 3B68     		ldr	r3, [r7]
 2209              	.LVL315:
 2210              	.LBB354:
 2211              	.LBI354:
 495:./CORE/core_cmInstr.h **** {
 2212              		.loc 2 495 57 is_stmt 1 view .LVU852
 2213              	.LBB355:
 2214              		.loc 2 498 3 view .LVU853
 2215              		.loc 2 498 10 is_stmt 0 view .LVU854
 2216 0048 1BBA     		rev	r3, r3
 2217              	.LVL316:
 2218              		.loc 2 498 10 view .LVU855
 2219              	.LBE355:
ARM GAS  /tmp/ccsH6HZr.s 			page 68


 2220              	.LBE354:
 2221              		.loc 1 737 41 view .LVU856
 2222 004a 0693     		str	r3, [sp, #24]
 738:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2223              		.loc 1 738 3 is_stmt 1 view .LVU857
 2224              	.LVL317:
 739:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 2225              		.loc 1 739 3 view .LVU858
 2226              		.loc 1 739 43 is_stmt 0 view .LVU859
 2227 004c 7B68     		ldr	r3, [r7, #4]
 2228              	.LVL318:
 2229              	.LBB356:
 2230              	.LBI356:
 495:./CORE/core_cmInstr.h **** {
 2231              		.loc 2 495 57 is_stmt 1 view .LVU860
 2232              	.LBB357:
 2233              		.loc 2 498 3 view .LVU861
 2234              		.loc 2 498 10 is_stmt 0 view .LVU862
 2235 004e 1BBA     		rev	r3, r3
 2236              	.LVL319:
 2237              		.loc 2 498 10 view .LVU863
 2238              	.LBE357:
 2239              	.LBE356:
 2240              		.loc 1 739 41 view .LVU864
 2241 0050 0793     		str	r3, [sp, #28]
 740:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2242              		.loc 1 740 3 is_stmt 1 view .LVU865
 2243              	.LVL320:
 741:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 2244              		.loc 1 741 3 view .LVU866
 2245              		.loc 1 741 43 is_stmt 0 view .LVU867
 2246 0052 BB68     		ldr	r3, [r7, #8]
 2247              	.LVL321:
 2248              	.LBB358:
 2249              	.LBI358:
 495:./CORE/core_cmInstr.h **** {
 2250              		.loc 2 495 57 is_stmt 1 view .LVU868
 2251              	.LBB359:
 2252              		.loc 2 498 3 view .LVU869
 2253              		.loc 2 498 10 is_stmt 0 view .LVU870
 2254 0054 1BBA     		rev	r3, r3
 2255              	.LVL322:
 2256              		.loc 2 498 10 view .LVU871
 2257              	.LBE359:
 2258              	.LBE358:
 2259              		.loc 1 741 41 view .LVU872
 2260 0056 0893     		str	r3, [sp, #32]
 742:./Library/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2261              		.loc 1 742 3 is_stmt 1 view .LVU873
 2262              	.LVL323:
 743:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 2263              		.loc 1 743 3 view .LVU874
 2264              		.loc 1 743 43 is_stmt 0 view .LVU875
 2265 0058 FB68     		ldr	r3, [r7, #12]
 2266              	.LVL324:
 2267              	.LBB360:
 2268              	.LBI360:
ARM GAS  /tmp/ccsH6HZr.s 			page 69


 495:./CORE/core_cmInstr.h **** {
 2269              		.loc 2 495 57 is_stmt 1 view .LVU876
 2270              	.LBB361:
 2271              		.loc 2 498 3 view .LVU877
 2272              		.loc 2 498 10 is_stmt 0 view .LVU878
 2273 005a 1BBA     		rev	r3, r3
 2274              	.LVL325:
 2275              		.loc 2 498 10 view .LVU879
 2276              	.LBE361:
 2277              	.LBE360:
 2278              		.loc 1 743 41 view .LVU880
 2279 005c 0993     		str	r3, [sp, #36]
 744:./Library/stm32f4xx_cryp_aes.c ****   
 745:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 746:./Library/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_ENCRYPT) /* AES encryption */
 2280              		.loc 1 746 3 is_stmt 1 view .LVU881
 2281              		.loc 1 746 5 is_stmt 0 view .LVU882
 2282 005e 019B     		ldr	r3, [sp, #4]
 2283 0060 012B     		cmp	r3, #1
 2284 0062 74D0     		beq	.L100
 747:./Library/stm32f4xx_cryp_aes.c ****   {
 748:./Library/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 749:./Library/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 750:./Library/stm32f4xx_cryp_aes.c ****     
 751:./Library/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 752:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 753:./Library/stm32f4xx_cryp_aes.c ****     
 754:./Library/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
 755:./Library/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 756:./Library/stm32f4xx_cryp_aes.c ****     
 757:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 758:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 759:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 760:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 761:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 762:./Library/stm32f4xx_cryp_aes.c ****     
 763:./Library/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
 764:./Library/stm32f4xx_cryp_aes.c ****     /* Select init phase */
 765:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 766:./Library/stm32f4xx_cryp_aes.c ****     
 767:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 768:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 769:./Library/stm32f4xx_cryp_aes.c ****     
 770:./Library/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
 771:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 772:./Library/stm32f4xx_cryp_aes.c ****     {
 773:./Library/stm32f4xx_cryp_aes.c ****     }
 774:./Library/stm32f4xx_cryp_aes.c ****     
 775:./Library/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
 776:./Library/stm32f4xx_cryp_aes.c ****     if(HLength != 0)
 777:./Library/stm32f4xx_cryp_aes.c ****     {
 778:./Library/stm32f4xx_cryp_aes.c ****       /* Select header phase */
 779:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
 780:./Library/stm32f4xx_cryp_aes.c ****       
 781:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 782:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 783:./Library/stm32f4xx_cryp_aes.c ****       
ARM GAS  /tmp/ccsH6HZr.s 			page 70


 784:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 785:./Library/stm32f4xx_cryp_aes.c ****       {
 786:./Library/stm32f4xx_cryp_aes.c ****          /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 787:./Library/stm32f4xx_cryp_aes.c ****             the CRYP peripheral (please check the device sales type. */
 788:./Library/stm32f4xx_cryp_aes.c ****          return(ERROR);
 789:./Library/stm32f4xx_cryp_aes.c ****       }
 790:./Library/stm32f4xx_cryp_aes.c ****       
 791:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < HLength); loopcounter+=16)
 792:./Library/stm32f4xx_cryp_aes.c ****       {
 793:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 794:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 795:./Library/stm32f4xx_cryp_aes.c ****         {
 796:./Library/stm32f4xx_cryp_aes.c ****         }
 797:./Library/stm32f4xx_cryp_aes.c ****         
 798:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 799:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 800:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 801:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 802:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 803:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 804:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 805:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 806:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 807:./Library/stm32f4xx_cryp_aes.c ****       }
 808:./Library/stm32f4xx_cryp_aes.c ****       
 809:./Library/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
 810:./Library/stm32f4xx_cryp_aes.c ****       counter = 0;
 811:./Library/stm32f4xx_cryp_aes.c ****       do
 812:./Library/stm32f4xx_cryp_aes.c ****       {
 813:./Library/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 814:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 815:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 816:./Library/stm32f4xx_cryp_aes.c **** 
 817:./Library/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
 818:./Library/stm32f4xx_cryp_aes.c ****       {
 819:./Library/stm32f4xx_cryp_aes.c ****         status = ERROR;
 820:./Library/stm32f4xx_cryp_aes.c ****       }
 821:./Library/stm32f4xx_cryp_aes.c ****     }
 822:./Library/stm32f4xx_cryp_aes.c ****     
 823:./Library/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
 824:./Library/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 825:./Library/stm32f4xx_cryp_aes.c ****     {
 826:./Library/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
 827:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 828:./Library/stm32f4xx_cryp_aes.c ****       
 829:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 830:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 831:./Library/stm32f4xx_cryp_aes.c ****       
 832:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 833:./Library/stm32f4xx_cryp_aes.c ****       {
 834:./Library/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 835:./Library/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
 836:./Library/stm32f4xx_cryp_aes.c ****         return(ERROR);
 837:./Library/stm32f4xx_cryp_aes.c ****       }
 838:./Library/stm32f4xx_cryp_aes.c ****       
 839:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 840:./Library/stm32f4xx_cryp_aes.c ****       {
ARM GAS  /tmp/ccsH6HZr.s 			page 71


 841:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 842:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 843:./Library/stm32f4xx_cryp_aes.c ****         {
 844:./Library/stm32f4xx_cryp_aes.c ****         }
 845:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 846:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 847:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 848:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 849:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 850:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 851:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 852:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 853:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 854:./Library/stm32f4xx_cryp_aes.c ****         
 855:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
 856:./Library/stm32f4xx_cryp_aes.c ****         counter = 0;
 857:./Library/stm32f4xx_cryp_aes.c ****         do
 858:./Library/stm32f4xx_cryp_aes.c ****         {
 859:./Library/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 860:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 861:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 862:./Library/stm32f4xx_cryp_aes.c **** 
 863:./Library/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 864:./Library/stm32f4xx_cryp_aes.c ****         {
 865:./Library/stm32f4xx_cryp_aes.c ****           status = ERROR;
 866:./Library/stm32f4xx_cryp_aes.c ****         }
 867:./Library/stm32f4xx_cryp_aes.c ****         else
 868:./Library/stm32f4xx_cryp_aes.c ****         {
 869:./Library/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
 870:./Library/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 871:./Library/stm32f4xx_cryp_aes.c ****           {
 872:./Library/stm32f4xx_cryp_aes.c ****           }
 873:./Library/stm32f4xx_cryp_aes.c ****           
 874:./Library/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
 875:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 876:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 877:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 878:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 879:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 880:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 881:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 882:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 883:./Library/stm32f4xx_cryp_aes.c ****         }
 884:./Library/stm32f4xx_cryp_aes.c ****       }
 885:./Library/stm32f4xx_cryp_aes.c ****     }
 886:./Library/stm32f4xx_cryp_aes.c ****     
 887:./Library/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
 888:./Library/stm32f4xx_cryp_aes.c ****     /* Select final phase */
 889:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 890:./Library/stm32f4xx_cryp_aes.c ****     
 891:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 892:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 893:./Library/stm32f4xx_cryp_aes.c ****     
 894:./Library/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 895:./Library/stm32f4xx_cryp_aes.c ****     {
 896:./Library/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 897:./Library/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
ARM GAS  /tmp/ccsH6HZr.s 			page 72


 898:./Library/stm32f4xx_cryp_aes.c ****       return(ERROR);
 899:./Library/stm32f4xx_cryp_aes.c ****     }
 900:./Library/stm32f4xx_cryp_aes.c ****     
 901:./Library/stm32f4xx_cryp_aes.c ****     /* Write number of bits concatenated with header in the IN FIFO */
 902:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength>>32));
 903:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 904:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 905:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 906:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 907:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 908:./Library/stm32f4xx_cryp_aes.c ****     {
 909:./Library/stm32f4xx_cryp_aes.c ****     }
 910:./Library/stm32f4xx_cryp_aes.c ****     
 911:./Library/stm32f4xx_cryp_aes.c ****     tagaddr = (uint32_t)AuthTAG;
 912:./Library/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
 913:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 914:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 915:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 916:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 917:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 918:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 919:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 920:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 921:./Library/stm32f4xx_cryp_aes.c ****   }
 922:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 923:./Library/stm32f4xx_cryp_aes.c ****   else /* AES decryption */
 924:./Library/stm32f4xx_cryp_aes.c ****   {
 925:./Library/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 926:./Library/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 2285              		.loc 1 926 5 is_stmt 1 view .LVU883
 2286 0064 FFF7FEFF 		bl	CRYP_FIFOFlush
 2287              	.LVL326:
 927:./Library/stm32f4xx_cryp_aes.c ****     
 928:./Library/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 929:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 2288              		.loc 1 929 5 view .LVU884
 2289 0068 0AA8     		add	r0, sp, #40
 2290 006a FFF7FEFF 		bl	CRYP_KeyInit
 2291              	.LVL327:
 930:./Library/stm32f4xx_cryp_aes.c ****     
 931:./Library/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
 932:./Library/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 2292              		.loc 1 932 5 view .LVU885
 2293 006e 06A8     		add	r0, sp, #24
 2294 0070 FFF7FEFF 		bl	CRYP_IVInit
 2295              	.LVL328:
 933:./Library/stm32f4xx_cryp_aes.c ****     
 934:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 935:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 2296              		.loc 1 935 5 view .LVU886
 2297              		.loc 1 935 41 is_stmt 0 view .LVU887
 2298 0074 0423     		movs	r3, #4
 2299 0076 1293     		str	r3, [sp, #72]
 936:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2300              		.loc 1 936 5 is_stmt 1 view .LVU888
 2301              		.loc 1 936 42 is_stmt 0 view .LVU889
 2302 0078 4FF40023 		mov	r3, #524288
ARM GAS  /tmp/ccsH6HZr.s 			page 73


 2303 007c 1393     		str	r3, [sp, #76]
 937:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2304              		.loc 1 937 5 is_stmt 1 view .LVU890
 2305              		.loc 1 937 42 is_stmt 0 view .LVU891
 2306 007e 8023     		movs	r3, #128
 2307 0080 1493     		str	r3, [sp, #80]
 938:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 2308              		.loc 1 938 5 is_stmt 1 view .LVU892
 2309 0082 12A8     		add	r0, sp, #72
 2310 0084 FFF7FEFF 		bl	CRYP_Init
 2311              	.LVL329:
 939:./Library/stm32f4xx_cryp_aes.c ****     
 940:./Library/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
 941:./Library/stm32f4xx_cryp_aes.c ****     /* Select init phase */
 942:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 2312              		.loc 1 942 5 view .LVU893
 2313 0088 0020     		movs	r0, #0
 2314 008a FFF7FEFF 		bl	CRYP_PhaseConfig
 2315              	.LVL330:
 943:./Library/stm32f4xx_cryp_aes.c ****     
 944:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 945:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 2316              		.loc 1 945 5 view .LVU894
 2317 008e 0120     		movs	r0, #1
 2318 0090 FFF7FEFF 		bl	CRYP_Cmd
 2319              	.LVL331:
 946:./Library/stm32f4xx_cryp_aes.c ****     
 947:./Library/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
 948:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 2320              		.loc 1 948 5 view .LVU895
 2321              	.L77:
 949:./Library/stm32f4xx_cryp_aes.c ****     {
 950:./Library/stm32f4xx_cryp_aes.c ****     }
 2322              		.loc 1 950 5 discriminator 1 view .LVU896
 948:./Library/stm32f4xx_cryp_aes.c ****     {
 2323              		.loc 1 948 31 discriminator 1 view .LVU897
 948:./Library/stm32f4xx_cryp_aes.c ****     {
 2324              		.loc 1 948 11 is_stmt 0 discriminator 1 view .LVU898
 2325 0094 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2326              	.LVL332:
 948:./Library/stm32f4xx_cryp_aes.c ****     {
 2327              		.loc 1 948 31 discriminator 1 view .LVU899
 2328 0098 0128     		cmp	r0, #1
 2329 009a FBD0     		beq	.L77
 951:./Library/stm32f4xx_cryp_aes.c ****     
 952:./Library/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
 953:./Library/stm32f4xx_cryp_aes.c ****     if(HLength != 0)
 2330              		.loc 1 953 5 is_stmt 1 view .LVU900
 2331              		.loc 1 953 7 is_stmt 0 view .LVU901
 2332 009c BAF1000F 		cmp	r10, #0
 2333 00a0 40F03481 		bne	.L101
 674:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 2334              		.loc 1 674 15 view .LVU902
 2335 00a4 0125     		movs	r5, #1
 2336              	.LVL333:
 2337              	.L78:
 954:./Library/stm32f4xx_cryp_aes.c ****     {
ARM GAS  /tmp/ccsH6HZr.s 			page 74


 955:./Library/stm32f4xx_cryp_aes.c ****       /* Select header phase */
 956:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
 957:./Library/stm32f4xx_cryp_aes.c ****       
 958:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 959:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 960:./Library/stm32f4xx_cryp_aes.c ****       
 961:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 962:./Library/stm32f4xx_cryp_aes.c ****       {
 963:./Library/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 964:./Library/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
 965:./Library/stm32f4xx_cryp_aes.c ****         return(ERROR);
 966:./Library/stm32f4xx_cryp_aes.c ****       }
 967:./Library/stm32f4xx_cryp_aes.c ****       
 968:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < HLength); loopcounter+=16)
 969:./Library/stm32f4xx_cryp_aes.c ****       {
 970:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 971:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 972:./Library/stm32f4xx_cryp_aes.c ****         {
 973:./Library/stm32f4xx_cryp_aes.c ****         }
 974:./Library/stm32f4xx_cryp_aes.c ****         
 975:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 976:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 977:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 978:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 979:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 980:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 981:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 982:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 983:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 984:./Library/stm32f4xx_cryp_aes.c ****       }
 985:./Library/stm32f4xx_cryp_aes.c ****       
 986:./Library/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
 987:./Library/stm32f4xx_cryp_aes.c ****       counter = 0;
 988:./Library/stm32f4xx_cryp_aes.c ****       do
 989:./Library/stm32f4xx_cryp_aes.c ****       {
 990:./Library/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 991:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 992:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 993:./Library/stm32f4xx_cryp_aes.c **** 
 994:./Library/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
 995:./Library/stm32f4xx_cryp_aes.c ****       {
 996:./Library/stm32f4xx_cryp_aes.c ****         status = ERROR;
 997:./Library/stm32f4xx_cryp_aes.c ****       }
 998:./Library/stm32f4xx_cryp_aes.c ****     }
 999:./Library/stm32f4xx_cryp_aes.c ****     
1000:./Library/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1001:./Library/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 2338              		.loc 1 1001 5 is_stmt 1 view .LVU903
 2339              		.loc 1 1001 7 is_stmt 0 view .LVU904
 2340 00a6 B9F1000F 		cmp	r9, #0
 2341 00aa 00F0A681 		beq	.L83
1002:./Library/stm32f4xx_cryp_aes.c ****     {
1003:./Library/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1004:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 2342              		.loc 1 1004 7 is_stmt 1 view .LVU905
 2343 00ae 4FF40030 		mov	r0, #131072
 2344 00b2 FFF7FEFF 		bl	CRYP_PhaseConfig
ARM GAS  /tmp/ccsH6HZr.s 			page 75


 2345              	.LVL334:
1005:./Library/stm32f4xx_cryp_aes.c **** 
1006:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1007:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 2346              		.loc 1 1007 7 view .LVU906
 2347 00b6 0120     		movs	r0, #1
 2348 00b8 FFF7FEFF 		bl	CRYP_Cmd
 2349              	.LVL335:
1008:./Library/stm32f4xx_cryp_aes.c ****       
1009:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 2350              		.loc 1 1009 7 view .LVU907
 2351              		.loc 1 1009 10 is_stmt 0 view .LVU908
 2352 00bc FFF7FEFF 		bl	CRYP_GetCmdStatus
 2353              	.LVL336:
 2354              		.loc 1 1009 9 view .LVU909
 2355 00c0 0646     		mov	r6, r0
 2356 00c2 0028     		cmp	r0, #0
 2357 00c4 00F0CB81 		beq	.L63
1010:./Library/stm32f4xx_cryp_aes.c ****       {
1011:./Library/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1012:./Library/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1013:./Library/stm32f4xx_cryp_aes.c ****         return(ERROR);
1014:./Library/stm32f4xx_cryp_aes.c ****       }
1015:./Library/stm32f4xx_cryp_aes.c ****       
1016:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 2358              		.loc 1 1016 23 view .LVU910
 2359 00c8 0026     		movs	r6, #0
 2360 00ca 59E1     		b	.L84
 2361              	.LVL337:
 2362              	.L99:
 691:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2363              		.loc 1 691 5 is_stmt 1 view .LVU911
 691:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2364              		.loc 1 691 41 is_stmt 0 view .LVU912
 2365 00cc 0023     		movs	r3, #0
 2366 00ce 1593     		str	r3, [sp, #84]
 692:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2367              		.loc 1 692 5 is_stmt 1 view .LVU913
 692:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2368              		.loc 1 692 47 is_stmt 0 view .LVU914
 2369 00d0 3368     		ldr	r3, [r6]
 2370              	.LVL338:
 2371              	.LBB362:
 2372              	.LBI362:
 495:./CORE/core_cmInstr.h **** {
 2373              		.loc 2 495 57 is_stmt 1 view .LVU915
 2374              	.LBB363:
 2375              		.loc 2 498 3 view .LVU916
 2376              		.loc 2 498 10 is_stmt 0 view .LVU917
 2377 00d2 1BBA     		rev	r3, r3
 2378              	.LVL339:
 2379              		.loc 2 498 10 view .LVU918
 2380              	.LBE363:
 2381              	.LBE362:
 692:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2382              		.loc 1 692 45 view .LVU919
 2383 00d4 0E93     		str	r3, [sp, #56]
ARM GAS  /tmp/ccsH6HZr.s 			page 76


 693:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2384              		.loc 1 693 5 is_stmt 1 view .LVU920
 2385              	.LVL340:
 694:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2386              		.loc 1 694 5 view .LVU921
 694:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2387              		.loc 1 694 47 is_stmt 0 view .LVU922
 2388 00d6 7368     		ldr	r3, [r6, #4]
 2389              	.LVL341:
 2390              	.LBB364:
 2391              	.LBI364:
 495:./CORE/core_cmInstr.h **** {
 2392              		.loc 2 495 57 is_stmt 1 view .LVU923
 2393              	.LBB365:
 2394              		.loc 2 498 3 view .LVU924
 2395              		.loc 2 498 10 is_stmt 0 view .LVU925
 2396 00d8 1BBA     		rev	r3, r3
 2397              	.LVL342:
 2398              		.loc 2 498 10 view .LVU926
 2399              	.LBE365:
 2400              	.LBE364:
 694:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2401              		.loc 1 694 45 view .LVU927
 2402 00da 0F93     		str	r3, [sp, #60]
 695:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2403              		.loc 1 695 5 is_stmt 1 view .LVU928
 2404              	.LVL343:
 696:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2405              		.loc 1 696 5 view .LVU929
 696:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2406              		.loc 1 696 47 is_stmt 0 view .LVU930
 2407 00dc B368     		ldr	r3, [r6, #8]
 2408              	.LVL344:
 2409              	.LBB366:
 2410              	.LBI366:
 495:./CORE/core_cmInstr.h **** {
 2411              		.loc 2 495 57 is_stmt 1 view .LVU931
 2412              	.LBB367:
 2413              		.loc 2 498 3 view .LVU932
 2414              		.loc 2 498 10 is_stmt 0 view .LVU933
 2415 00de 1BBA     		rev	r3, r3
 2416              	.LVL345:
 2417              		.loc 2 498 10 view .LVU934
 2418              	.LBE367:
 2419              	.LBE366:
 696:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2420              		.loc 1 696 45 view .LVU935
 2421 00e0 1093     		str	r3, [sp, #64]
 697:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2422              		.loc 1 697 5 is_stmt 1 view .LVU936
 2423              	.LVL346:
 698:./Library/stm32f4xx_cryp_aes.c ****     break;
 2424              		.loc 1 698 5 view .LVU937
 698:./Library/stm32f4xx_cryp_aes.c ****     break;
 2425              		.loc 1 698 47 is_stmt 0 view .LVU938
 2426 00e2 F368     		ldr	r3, [r6, #12]
 2427              	.LVL347:
ARM GAS  /tmp/ccsH6HZr.s 			page 77


 2428              	.LBB368:
 2429              	.LBI368:
 495:./CORE/core_cmInstr.h **** {
 2430              		.loc 2 495 57 is_stmt 1 view .LVU939
 2431              	.LBB369:
 2432              		.loc 2 498 3 view .LVU940
 2433              		.loc 2 498 10 is_stmt 0 view .LVU941
 2434 00e4 1BBA     		rev	r3, r3
 2435              	.LVL348:
 2436              		.loc 2 498 10 view .LVU942
 2437              	.LBE369:
 2438              	.LBE368:
 698:./Library/stm32f4xx_cryp_aes.c ****     break;
 2439              		.loc 1 698 45 view .LVU943
 2440 00e6 1193     		str	r3, [sp, #68]
 699:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 2441              		.loc 1 699 5 is_stmt 1 view .LVU944
 2442 00e8 ADE7     		b	.L59
 2443              	.LVL349:
 2444              	.L57:
 701:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2445              		.loc 1 701 5 view .LVU945
 701:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2446              		.loc 1 701 42 is_stmt 0 view .LVU946
 2447 00ea 4FF48073 		mov	r3, #256
 2448 00ee 1593     		str	r3, [sp, #84]
 702:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2449              		.loc 1 702 5 is_stmt 1 view .LVU947
 702:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2450              		.loc 1 702 47 is_stmt 0 view .LVU948
 2451 00f0 3368     		ldr	r3, [r6]
 2452              	.LVL350:
 2453              	.LBB370:
 2454              	.LBI370:
 495:./CORE/core_cmInstr.h **** {
 2455              		.loc 2 495 57 is_stmt 1 view .LVU949
 2456              	.LBB371:
 2457              		.loc 2 498 3 view .LVU950
 2458              		.loc 2 498 10 is_stmt 0 view .LVU951
 2459 00f2 1BBA     		rev	r3, r3
 2460              	.LVL351:
 2461              		.loc 2 498 10 view .LVU952
 2462              	.LBE371:
 2463              	.LBE370:
 702:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2464              		.loc 1 702 45 view .LVU953
 2465 00f4 0C93     		str	r3, [sp, #48]
 703:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 2466              		.loc 1 703 5 is_stmt 1 view .LVU954
 2467              	.LVL352:
 704:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2468              		.loc 1 704 5 view .LVU955
 704:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2469              		.loc 1 704 47 is_stmt 0 view .LVU956
 2470 00f6 7368     		ldr	r3, [r6, #4]
 2471              	.LVL353:
 2472              	.LBB372:
ARM GAS  /tmp/ccsH6HZr.s 			page 78


 2473              	.LBI372:
 495:./CORE/core_cmInstr.h **** {
 2474              		.loc 2 495 57 is_stmt 1 view .LVU957
 2475              	.LBB373:
 2476              		.loc 2 498 3 view .LVU958
 2477              		.loc 2 498 10 is_stmt 0 view .LVU959
 2478 00f8 1BBA     		rev	r3, r3
 2479              	.LVL354:
 2480              		.loc 2 498 10 view .LVU960
 2481              	.LBE373:
 2482              	.LBE372:
 704:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2483              		.loc 1 704 45 view .LVU961
 2484 00fa 0D93     		str	r3, [sp, #52]
 705:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2485              		.loc 1 705 5 is_stmt 1 view .LVU962
 2486              	.LVL355:
 706:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2487              		.loc 1 706 5 view .LVU963
 706:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2488              		.loc 1 706 47 is_stmt 0 view .LVU964
 2489 00fc B368     		ldr	r3, [r6, #8]
 2490              	.LVL356:
 2491              	.LBB374:
 2492              	.LBI374:
 495:./CORE/core_cmInstr.h **** {
 2493              		.loc 2 495 57 is_stmt 1 view .LVU965
 2494              	.LBB375:
 2495              		.loc 2 498 3 view .LVU966
 2496              		.loc 2 498 10 is_stmt 0 view .LVU967
 2497 00fe 1BBA     		rev	r3, r3
 2498              	.LVL357:
 2499              		.loc 2 498 10 view .LVU968
 2500              	.LBE375:
 2501              	.LBE374:
 706:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2502              		.loc 1 706 45 view .LVU969
 2503 0100 0E93     		str	r3, [sp, #56]
 707:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2504              		.loc 1 707 5 is_stmt 1 view .LVU970
 2505              	.LVL358:
 708:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2506              		.loc 1 708 5 view .LVU971
 708:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2507              		.loc 1 708 47 is_stmt 0 view .LVU972
 2508 0102 F368     		ldr	r3, [r6, #12]
 2509              	.LVL359:
 2510              	.LBB376:
 2511              	.LBI376:
 495:./CORE/core_cmInstr.h **** {
 2512              		.loc 2 495 57 is_stmt 1 view .LVU973
 2513              	.LBB377:
 2514              		.loc 2 498 3 view .LVU974
 2515              		.loc 2 498 10 is_stmt 0 view .LVU975
 2516 0104 1BBA     		rev	r3, r3
 2517              	.LVL360:
 2518              		.loc 2 498 10 view .LVU976
ARM GAS  /tmp/ccsH6HZr.s 			page 79


 2519              	.LBE377:
 2520              	.LBE376:
 708:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2521              		.loc 1 708 45 view .LVU977
 2522 0106 0F93     		str	r3, [sp, #60]
 709:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2523              		.loc 1 709 5 is_stmt 1 view .LVU978
 2524              	.LVL361:
 710:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2525              		.loc 1 710 5 view .LVU979
 710:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2526              		.loc 1 710 47 is_stmt 0 view .LVU980
 2527 0108 3369     		ldr	r3, [r6, #16]
 2528              	.LVL362:
 2529              	.LBB378:
 2530              	.LBI378:
 495:./CORE/core_cmInstr.h **** {
 2531              		.loc 2 495 57 is_stmt 1 view .LVU981
 2532              	.LBB379:
 2533              		.loc 2 498 3 view .LVU982
 2534              		.loc 2 498 10 is_stmt 0 view .LVU983
 2535 010a 1BBA     		rev	r3, r3
 2536              	.LVL363:
 2537              		.loc 2 498 10 view .LVU984
 2538              	.LBE379:
 2539              	.LBE378:
 710:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2540              		.loc 1 710 45 view .LVU985
 2541 010c 1093     		str	r3, [sp, #64]
 711:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2542              		.loc 1 711 5 is_stmt 1 view .LVU986
 2543              	.LVL364:
 712:./Library/stm32f4xx_cryp_aes.c ****     break;
 2544              		.loc 1 712 5 view .LVU987
 712:./Library/stm32f4xx_cryp_aes.c ****     break;
 2545              		.loc 1 712 47 is_stmt 0 view .LVU988
 2546 010e 7369     		ldr	r3, [r6, #20]
 2547              	.LVL365:
 2548              	.LBB380:
 2549              	.LBI380:
 495:./CORE/core_cmInstr.h **** {
 2550              		.loc 2 495 57 is_stmt 1 view .LVU989
 2551              	.LBB381:
 2552              		.loc 2 498 3 view .LVU990
 2553              		.loc 2 498 10 is_stmt 0 view .LVU991
 2554 0110 1BBA     		rev	r3, r3
 2555              	.LVL366:
 2556              		.loc 2 498 10 view .LVU992
 2557              	.LBE381:
 2558              	.LBE380:
 712:./Library/stm32f4xx_cryp_aes.c ****     break;
 2559              		.loc 1 712 45 view .LVU993
 2560 0112 1193     		str	r3, [sp, #68]
 713:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 2561              		.loc 1 713 5 is_stmt 1 view .LVU994
 2562 0114 97E7     		b	.L59
 2563              	.LVL367:
ARM GAS  /tmp/ccsH6HZr.s 			page 80


 2564              	.L58:
 715:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 2565              		.loc 1 715 5 view .LVU995
 715:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 2566              		.loc 1 715 42 is_stmt 0 view .LVU996
 2567 0116 4FF40073 		mov	r3, #512
 2568 011a 1593     		str	r3, [sp, #84]
 716:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2569              		.loc 1 716 5 is_stmt 1 view .LVU997
 716:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2570              		.loc 1 716 47 is_stmt 0 view .LVU998
 2571 011c 3368     		ldr	r3, [r6]
 2572              	.LVL368:
 2573              	.LBB382:
 2574              	.LBI382:
 495:./CORE/core_cmInstr.h **** {
 2575              		.loc 2 495 57 is_stmt 1 view .LVU999
 2576              	.LBB383:
 2577              		.loc 2 498 3 view .LVU1000
 2578              		.loc 2 498 10 is_stmt 0 view .LVU1001
 2579 011e 1BBA     		rev	r3, r3
 2580              	.LVL369:
 2581              		.loc 2 498 10 view .LVU1002
 2582              	.LBE383:
 2583              	.LBE382:
 716:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2584              		.loc 1 716 45 view .LVU1003
 2585 0120 0A93     		str	r3, [sp, #40]
 717:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 2586              		.loc 1 717 5 is_stmt 1 view .LVU1004
 2587              	.LVL370:
 718:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2588              		.loc 1 718 5 view .LVU1005
 718:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2589              		.loc 1 718 47 is_stmt 0 view .LVU1006
 2590 0122 7368     		ldr	r3, [r6, #4]
 2591              	.LVL371:
 2592              	.LBB384:
 2593              	.LBI384:
 495:./CORE/core_cmInstr.h **** {
 2594              		.loc 2 495 57 is_stmt 1 view .LVU1007
 2595              	.LBB385:
 2596              		.loc 2 498 3 view .LVU1008
 2597              		.loc 2 498 10 is_stmt 0 view .LVU1009
 2598 0124 1BBA     		rev	r3, r3
 2599              	.LVL372:
 2600              		.loc 2 498 10 view .LVU1010
 2601              	.LBE385:
 2602              	.LBE384:
 718:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2603              		.loc 1 718 45 view .LVU1011
 2604 0126 0B93     		str	r3, [sp, #44]
 719:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2605              		.loc 1 719 5 is_stmt 1 view .LVU1012
 2606              	.LVL373:
 720:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2607              		.loc 1 720 5 view .LVU1013
ARM GAS  /tmp/ccsH6HZr.s 			page 81


 720:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2608              		.loc 1 720 47 is_stmt 0 view .LVU1014
 2609 0128 B368     		ldr	r3, [r6, #8]
 2610              	.LVL374:
 2611              	.LBB386:
 2612              	.LBI386:
 495:./CORE/core_cmInstr.h **** {
 2613              		.loc 2 495 57 is_stmt 1 view .LVU1015
 2614              	.LBB387:
 2615              		.loc 2 498 3 view .LVU1016
 2616              		.loc 2 498 10 is_stmt 0 view .LVU1017
 2617 012a 1BBA     		rev	r3, r3
 2618              	.LVL375:
 2619              		.loc 2 498 10 view .LVU1018
 2620              	.LBE387:
 2621              	.LBE386:
 720:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2622              		.loc 1 720 45 view .LVU1019
 2623 012c 0C93     		str	r3, [sp, #48]
 721:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 2624              		.loc 1 721 5 is_stmt 1 view .LVU1020
 2625              	.LVL376:
 722:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2626              		.loc 1 722 5 view .LVU1021
 722:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2627              		.loc 1 722 47 is_stmt 0 view .LVU1022
 2628 012e F368     		ldr	r3, [r6, #12]
 2629              	.LVL377:
 2630              	.LBB388:
 2631              	.LBI388:
 495:./CORE/core_cmInstr.h **** {
 2632              		.loc 2 495 57 is_stmt 1 view .LVU1023
 2633              	.LBB389:
 2634              		.loc 2 498 3 view .LVU1024
 2635              		.loc 2 498 10 is_stmt 0 view .LVU1025
 2636 0130 1BBA     		rev	r3, r3
 2637              	.LVL378:
 2638              		.loc 2 498 10 view .LVU1026
 2639              	.LBE389:
 2640              	.LBE388:
 722:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2641              		.loc 1 722 45 view .LVU1027
 2642 0132 0D93     		str	r3, [sp, #52]
 723:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2643              		.loc 1 723 5 is_stmt 1 view .LVU1028
 2644              	.LVL379:
 724:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2645              		.loc 1 724 5 view .LVU1029
 724:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2646              		.loc 1 724 47 is_stmt 0 view .LVU1030
 2647 0134 3369     		ldr	r3, [r6, #16]
 2648              	.LVL380:
 2649              	.LBB390:
 2650              	.LBI390:
 495:./CORE/core_cmInstr.h **** {
 2651              		.loc 2 495 57 is_stmt 1 view .LVU1031
 2652              	.LBB391:
ARM GAS  /tmp/ccsH6HZr.s 			page 82


 2653              		.loc 2 498 3 view .LVU1032
 2654              		.loc 2 498 10 is_stmt 0 view .LVU1033
 2655 0136 1BBA     		rev	r3, r3
 2656              	.LVL381:
 2657              		.loc 2 498 10 view .LVU1034
 2658              	.LBE391:
 2659              	.LBE390:
 724:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2660              		.loc 1 724 45 view .LVU1035
 2661 0138 0E93     		str	r3, [sp, #56]
 725:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2662              		.loc 1 725 5 is_stmt 1 view .LVU1036
 2663              	.LVL382:
 726:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2664              		.loc 1 726 5 view .LVU1037
 726:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2665              		.loc 1 726 47 is_stmt 0 view .LVU1038
 2666 013a 7369     		ldr	r3, [r6, #20]
 2667              	.LVL383:
 2668              	.LBB392:
 2669              	.LBI392:
 495:./CORE/core_cmInstr.h **** {
 2670              		.loc 2 495 57 is_stmt 1 view .LVU1039
 2671              	.LBB393:
 2672              		.loc 2 498 3 view .LVU1040
 2673              		.loc 2 498 10 is_stmt 0 view .LVU1041
 2674 013c 1BBA     		rev	r3, r3
 2675              	.LVL384:
 2676              		.loc 2 498 10 view .LVU1042
 2677              	.LBE393:
 2678              	.LBE392:
 726:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2679              		.loc 1 726 45 view .LVU1043
 2680 013e 0F93     		str	r3, [sp, #60]
 727:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2681              		.loc 1 727 5 is_stmt 1 view .LVU1044
 2682              	.LVL385:
 728:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2683              		.loc 1 728 5 view .LVU1045
 728:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2684              		.loc 1 728 47 is_stmt 0 view .LVU1046
 2685 0140 B369     		ldr	r3, [r6, #24]
 2686              	.LVL386:
 2687              	.LBB394:
 2688              	.LBI394:
 495:./CORE/core_cmInstr.h **** {
 2689              		.loc 2 495 57 is_stmt 1 view .LVU1047
 2690              	.LBB395:
 2691              		.loc 2 498 3 view .LVU1048
 2692              		.loc 2 498 10 is_stmt 0 view .LVU1049
 2693 0142 1BBA     		rev	r3, r3
 2694              	.LVL387:
 2695              		.loc 2 498 10 view .LVU1050
 2696              	.LBE395:
 2697              	.LBE394:
 728:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2698              		.loc 1 728 45 view .LVU1051
ARM GAS  /tmp/ccsH6HZr.s 			page 83


 2699 0144 1093     		str	r3, [sp, #64]
 729:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2700              		.loc 1 729 5 is_stmt 1 view .LVU1052
 2701              	.LVL388:
 730:./Library/stm32f4xx_cryp_aes.c ****     break;
 2702              		.loc 1 730 5 view .LVU1053
 730:./Library/stm32f4xx_cryp_aes.c ****     break;
 2703              		.loc 1 730 47 is_stmt 0 view .LVU1054
 2704 0146 F369     		ldr	r3, [r6, #28]
 2705              	.LVL389:
 2706              	.LBB396:
 2707              	.LBI396:
 495:./CORE/core_cmInstr.h **** {
 2708              		.loc 2 495 57 is_stmt 1 view .LVU1055
 2709              	.LBB397:
 2710              		.loc 2 498 3 view .LVU1056
 2711              		.loc 2 498 10 is_stmt 0 view .LVU1057
 2712 0148 1BBA     		rev	r3, r3
 2713              	.LVL390:
 2714              		.loc 2 498 10 view .LVU1058
 2715              	.LBE397:
 2716              	.LBE396:
 730:./Library/stm32f4xx_cryp_aes.c ****     break;
 2717              		.loc 1 730 45 view .LVU1059
 2718 014a 1193     		str	r3, [sp, #68]
 731:./Library/stm32f4xx_cryp_aes.c ****     default:
 2719              		.loc 1 731 5 is_stmt 1 view .LVU1060
 2720 014c 7BE7     		b	.L59
 2721              	.LVL391:
 2722              	.L100:
 749:./Library/stm32f4xx_cryp_aes.c ****     
 2723              		.loc 1 749 5 view .LVU1061
 2724 014e FFF7FEFF 		bl	CRYP_FIFOFlush
 2725              	.LVL392:
 752:./Library/stm32f4xx_cryp_aes.c ****     
 2726              		.loc 1 752 5 view .LVU1062
 2727 0152 0AA8     		add	r0, sp, #40
 2728 0154 FFF7FEFF 		bl	CRYP_KeyInit
 2729              	.LVL393:
 755:./Library/stm32f4xx_cryp_aes.c ****     
 2730              		.loc 1 755 5 view .LVU1063
 2731 0158 06A8     		add	r0, sp, #24
 2732 015a FFF7FEFF 		bl	CRYP_IVInit
 2733              	.LVL394:
 758:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2734              		.loc 1 758 5 view .LVU1064
 758:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2735              		.loc 1 758 41 is_stmt 0 view .LVU1065
 2736 015e 0026     		movs	r6, #0
 2737              	.LVL395:
 758:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2738              		.loc 1 758 41 view .LVU1066
 2739 0160 1296     		str	r6, [sp, #72]
 759:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2740              		.loc 1 759 5 is_stmt 1 view .LVU1067
 759:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2741              		.loc 1 759 42 is_stmt 0 view .LVU1068
ARM GAS  /tmp/ccsH6HZr.s 			page 84


 2742 0162 4FF40023 		mov	r3, #524288
 2743 0166 1393     		str	r3, [sp, #76]
 760:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 2744              		.loc 1 760 5 is_stmt 1 view .LVU1069
 760:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 2745              		.loc 1 760 42 is_stmt 0 view .LVU1070
 2746 0168 8023     		movs	r3, #128
 2747 016a 1493     		str	r3, [sp, #80]
 761:./Library/stm32f4xx_cryp_aes.c ****     
 2748              		.loc 1 761 5 is_stmt 1 view .LVU1071
 2749 016c 12A8     		add	r0, sp, #72
 2750 016e FFF7FEFF 		bl	CRYP_Init
 2751              	.LVL396:
 765:./Library/stm32f4xx_cryp_aes.c ****     
 2752              		.loc 1 765 5 view .LVU1072
 2753 0172 3046     		mov	r0, r6
 2754 0174 FFF7FEFF 		bl	CRYP_PhaseConfig
 2755              	.LVL397:
 768:./Library/stm32f4xx_cryp_aes.c ****     
 2756              		.loc 1 768 5 view .LVU1073
 2757 0178 0120     		movs	r0, #1
 2758 017a FFF7FEFF 		bl	CRYP_Cmd
 2759              	.LVL398:
 771:./Library/stm32f4xx_cryp_aes.c ****     {
 2760              		.loc 1 771 5 view .LVU1074
 2761              	.L61:
 773:./Library/stm32f4xx_cryp_aes.c ****     
 2762              		.loc 1 773 5 discriminator 1 view .LVU1075
 771:./Library/stm32f4xx_cryp_aes.c ****     {
 2763              		.loc 1 771 31 discriminator 1 view .LVU1076
 771:./Library/stm32f4xx_cryp_aes.c ****     {
 2764              		.loc 1 771 11 is_stmt 0 discriminator 1 view .LVU1077
 2765 017e FFF7FEFF 		bl	CRYP_GetCmdStatus
 2766              	.LVL399:
 771:./Library/stm32f4xx_cryp_aes.c ****     {
 2767              		.loc 1 771 31 discriminator 1 view .LVU1078
 2768 0182 0128     		cmp	r0, #1
 2769 0184 FBD0     		beq	.L61
 776:./Library/stm32f4xx_cryp_aes.c ****     {
 2770              		.loc 1 776 5 is_stmt 1 view .LVU1079
 776:./Library/stm32f4xx_cryp_aes.c ****     {
 2771              		.loc 1 776 7 is_stmt 0 view .LVU1080
 2772 0186 BAF1000F 		cmp	r10, #0
 2773 018a 13D1     		bne	.L102
 2774              	.LVL400:
 2775              	.L62:
 824:./Library/stm32f4xx_cryp_aes.c ****     {
 2776              		.loc 1 824 5 is_stmt 1 view .LVU1081
 824:./Library/stm32f4xx_cryp_aes.c ****     {
 2777              		.loc 1 824 7 is_stmt 0 view .LVU1082
 2778 018c B9F1000F 		cmp	r9, #0
 2779 0190 00F08A80 		beq	.L68
 827:./Library/stm32f4xx_cryp_aes.c ****       
 2780              		.loc 1 827 7 is_stmt 1 view .LVU1083
 2781 0194 4FF40030 		mov	r0, #131072
 2782 0198 FFF7FEFF 		bl	CRYP_PhaseConfig
 2783              	.LVL401:
ARM GAS  /tmp/ccsH6HZr.s 			page 85


 830:./Library/stm32f4xx_cryp_aes.c ****       
 2784              		.loc 1 830 7 view .LVU1084
 2785 019c 0120     		movs	r0, #1
 2786 019e FFF7FEFF 		bl	CRYP_Cmd
 2787              	.LVL402:
 832:./Library/stm32f4xx_cryp_aes.c ****       {
 2788              		.loc 1 832 7 view .LVU1085
 832:./Library/stm32f4xx_cryp_aes.c ****       {
 2789              		.loc 1 832 10 is_stmt 0 view .LVU1086
 2790 01a2 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2791              	.LVL403:
 832:./Library/stm32f4xx_cryp_aes.c ****       {
 2792              		.loc 1 832 9 view .LVU1087
 2793 01a6 0646     		mov	r6, r0
 2794 01a8 0028     		cmp	r0, #0
 2795 01aa 00F05881 		beq	.L63
 839:./Library/stm32f4xx_cryp_aes.c ****       {
 2796              		.loc 1 839 23 view .LVU1088
 2797 01ae 0025     		movs	r5, #0
 2798 01b0 019E     		ldr	r6, [sp, #4]
 2799 01b2 39E0     		b	.L69
 2800              	.LVL404:
 2801              	.L102:
 779:./Library/stm32f4xx_cryp_aes.c ****       
 2802              		.loc 1 779 7 is_stmt 1 view .LVU1089
 2803 01b4 4FF48030 		mov	r0, #65536
 2804 01b8 FFF7FEFF 		bl	CRYP_PhaseConfig
 2805              	.LVL405:
 782:./Library/stm32f4xx_cryp_aes.c ****       
 2806              		.loc 1 782 7 view .LVU1090
 2807 01bc 0120     		movs	r0, #1
 2808 01be FFF7FEFF 		bl	CRYP_Cmd
 2809              	.LVL406:
 784:./Library/stm32f4xx_cryp_aes.c ****       {
 2810              		.loc 1 784 7 view .LVU1091
 784:./Library/stm32f4xx_cryp_aes.c ****       {
 2811              		.loc 1 784 10 is_stmt 0 view .LVU1092
 2812 01c2 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2813              	.LVL407:
 784:./Library/stm32f4xx_cryp_aes.c ****       {
 2814              		.loc 1 784 9 view .LVU1093
 2815 01c6 0646     		mov	r6, r0
 2816 01c8 0028     		cmp	r0, #0
 2817 01ca 00F04881 		beq	.L63
 791:./Library/stm32f4xx_cryp_aes.c ****       {
 2818              		.loc 1 791 23 view .LVU1094
 2819 01ce 0026     		movs	r6, #0
 2820 01d0 12E0     		b	.L64
 2821              	.LVL408:
 2822              	.L65:
 796:./Library/stm32f4xx_cryp_aes.c ****         
 2823              		.loc 1 796 9 is_stmt 1 discriminator 1 view .LVU1095
 794:./Library/stm32f4xx_cryp_aes.c ****         {
 2824              		.loc 1 794 50 discriminator 1 view .LVU1096
 794:./Library/stm32f4xx_cryp_aes.c ****         {
 2825              		.loc 1 794 15 is_stmt 0 discriminator 1 view .LVU1097
 2826 01d2 0120     		movs	r0, #1
ARM GAS  /tmp/ccsH6HZr.s 			page 86


 2827 01d4 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2828              	.LVL409:
 794:./Library/stm32f4xx_cryp_aes.c ****         {
 2829              		.loc 1 794 50 discriminator 1 view .LVU1098
 2830 01d8 0028     		cmp	r0, #0
 2831 01da FAD0     		beq	.L65
 799:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2832              		.loc 1 799 9 is_stmt 1 discriminator 2 view .LVU1099
 2833 01dc 2868     		ldr	r0, [r5]
 2834 01de FFF7FEFF 		bl	CRYP_DataIn
 2835              	.LVL410:
 800:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 2836              		.loc 1 800 9 discriminator 2 view .LVU1100
 801:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2837              		.loc 1 801 9 discriminator 2 view .LVU1101
 2838 01e2 6868     		ldr	r0, [r5, #4]
 2839 01e4 FFF7FEFF 		bl	CRYP_DataIn
 2840              	.LVL411:
 802:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 2841              		.loc 1 802 9 discriminator 2 view .LVU1102
 803:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2842              		.loc 1 803 9 discriminator 2 view .LVU1103
 2843 01e8 A868     		ldr	r0, [r5, #8]
 2844 01ea FFF7FEFF 		bl	CRYP_DataIn
 2845              	.LVL412:
 804:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 2846              		.loc 1 804 9 discriminator 2 view .LVU1104
 805:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2847              		.loc 1 805 9 discriminator 2 view .LVU1105
 2848 01ee E868     		ldr	r0, [r5, #12]
 2849 01f0 FFF7FEFF 		bl	CRYP_DataIn
 2850              	.LVL413:
 806:./Library/stm32f4xx_cryp_aes.c ****       }
 2851              		.loc 1 806 9 discriminator 2 view .LVU1106
 806:./Library/stm32f4xx_cryp_aes.c ****       }
 2852              		.loc 1 806 19 is_stmt 0 discriminator 2 view .LVU1107
 2853 01f4 1035     		adds	r5, r5, #16
 2854              	.LVL414:
 791:./Library/stm32f4xx_cryp_aes.c ****       {
 2855              		.loc 1 791 64 is_stmt 1 discriminator 2 view .LVU1108
 2856 01f6 1036     		adds	r6, r6, #16
 2857              	.LVL415:
 2858              	.L64:
 791:./Library/stm32f4xx_cryp_aes.c ****       {
 2859              		.loc 1 791 41 discriminator 1 view .LVU1109
 2860 01f8 5645     		cmp	r6, r10
 2861 01fa EAD3     		bcc	.L65
 810:./Library/stm32f4xx_cryp_aes.c ****       do
 2862              		.loc 1 810 7 view .LVU1110
 810:./Library/stm32f4xx_cryp_aes.c ****       do
 2863              		.loc 1 810 15 is_stmt 0 view .LVU1111
 2864 01fc 0023     		movs	r3, #0
 2865 01fe 0593     		str	r3, [sp, #20]
 2866              	.LVL416:
 2867              	.L67:
 811:./Library/stm32f4xx_cryp_aes.c ****       {
 2868              		.loc 1 811 7 is_stmt 1 discriminator 2 view .LVU1112
ARM GAS  /tmp/ccsH6HZr.s 			page 87


 813:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 2869              		.loc 1 813 9 discriminator 2 view .LVU1113
 813:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 2870              		.loc 1 813 22 is_stmt 0 discriminator 2 view .LVU1114
 2871 0200 1020     		movs	r0, #16
 2872 0202 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2873              	.LVL417:
 814:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2874              		.loc 1 814 9 is_stmt 1 discriminator 2 view .LVU1115
 814:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2875              		.loc 1 814 16 is_stmt 0 discriminator 2 view .LVU1116
 2876 0206 059B     		ldr	r3, [sp, #20]
 2877 0208 0133     		adds	r3, r3, #1
 2878 020a 0593     		str	r3, [sp, #20]
 815:./Library/stm32f4xx_cryp_aes.c **** 
 2879              		.loc 1 815 44 is_stmt 1 discriminator 2 view .LVU1117
 815:./Library/stm32f4xx_cryp_aes.c **** 
 2880              		.loc 1 815 24 is_stmt 0 discriminator 2 view .LVU1118
 2881 020c 059B     		ldr	r3, [sp, #20]
 815:./Library/stm32f4xx_cryp_aes.c **** 
 2882              		.loc 1 815 44 discriminator 2 view .LVU1119
 2883 020e B3F5803F 		cmp	r3, #65536
 2884 0212 01D0     		beq	.L66
 815:./Library/stm32f4xx_cryp_aes.c **** 
 2885              		.loc 1 815 44 discriminator 1 view .LVU1120
 2886 0214 0028     		cmp	r0, #0
 2887 0216 F3D1     		bne	.L67
 2888              	.L66:
 817:./Library/stm32f4xx_cryp_aes.c ****       {
 2889              		.loc 1 817 7 is_stmt 1 view .LVU1121
 817:./Library/stm32f4xx_cryp_aes.c ****       {
 2890              		.loc 1 817 10 is_stmt 0 view .LVU1122
 2891 0218 0028     		cmp	r0, #0
 2892 021a B7D0     		beq	.L62
 819:./Library/stm32f4xx_cryp_aes.c ****       }
 2893              		.loc 1 819 16 view .LVU1123
 2894 021c 0023     		movs	r3, #0
 2895 021e 0193     		str	r3, [sp, #4]
 2896 0220 B4E7     		b	.L62
 2897              	.LVL418:
 2898              	.L71:
 863:./Library/stm32f4xx_cryp_aes.c ****         {
 2899              		.loc 1 863 9 is_stmt 1 view .LVU1124
 863:./Library/stm32f4xx_cryp_aes.c ****         {
 2900              		.loc 1 863 12 is_stmt 0 view .LVU1125
 2901 0222 30B3     		cbz	r0, .L74
 865:./Library/stm32f4xx_cryp_aes.c ****         }
 2902              		.loc 1 865 18 view .LVU1126
 2903 0224 0026     		movs	r6, #0
 2904              	.LVL419:
 2905              	.L73:
 839:./Library/stm32f4xx_cryp_aes.c ****       {
 2906              		.loc 1 839 87 is_stmt 1 discriminator 2 view .LVU1127
 2907 0226 1035     		adds	r5, r5, #16
 2908              	.LVL420:
 2909              	.L69:
 839:./Library/stm32f4xx_cryp_aes.c ****       {
ARM GAS  /tmp/ccsH6HZr.s 			page 88


 2910              		.loc 1 839 53 discriminator 1 view .LVU1128
 2911 0228 4D45     		cmp	r5, r9
 2912 022a 3CD2     		bcs	.L96
 839:./Library/stm32f4xx_cryp_aes.c ****       {
 2913              		.loc 1 839 53 is_stmt 0 discriminator 3 view .LVU1129
 2914 022c 002E     		cmp	r6, #0
 2915 022e 38D0     		beq	.L103
 2916              	.L70:
 844:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 2917              		.loc 1 844 9 is_stmt 1 discriminator 1 view .LVU1130
 842:./Library/stm32f4xx_cryp_aes.c ****         {
 2918              		.loc 1 842 50 discriminator 1 view .LVU1131
 842:./Library/stm32f4xx_cryp_aes.c ****         {
 2919              		.loc 1 842 15 is_stmt 0 discriminator 1 view .LVU1132
 2920 0230 0120     		movs	r0, #1
 2921 0232 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2922              	.LVL421:
 842:./Library/stm32f4xx_cryp_aes.c ****         {
 2923              		.loc 1 842 50 discriminator 1 view .LVU1133
 2924 0236 0028     		cmp	r0, #0
 2925 0238 FAD0     		beq	.L70
 846:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2926              		.loc 1 846 9 is_stmt 1 view .LVU1134
 2927 023a 2068     		ldr	r0, [r4]
 2928 023c FFF7FEFF 		bl	CRYP_DataIn
 2929              	.LVL422:
 847:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2930              		.loc 1 847 9 view .LVU1135
 848:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2931              		.loc 1 848 9 view .LVU1136
 2932 0240 6068     		ldr	r0, [r4, #4]
 2933 0242 FFF7FEFF 		bl	CRYP_DataIn
 2934              	.LVL423:
 849:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2935              		.loc 1 849 9 view .LVU1137
 850:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2936              		.loc 1 850 9 view .LVU1138
 2937 0246 A068     		ldr	r0, [r4, #8]
 2938 0248 FFF7FEFF 		bl	CRYP_DataIn
 2939              	.LVL424:
 851:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2940              		.loc 1 851 9 view .LVU1139
 852:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2941              		.loc 1 852 9 view .LVU1140
 2942 024c E068     		ldr	r0, [r4, #12]
 2943 024e FFF7FEFF 		bl	CRYP_DataIn
 2944              	.LVL425:
 853:./Library/stm32f4xx_cryp_aes.c ****         
 2945              		.loc 1 853 9 view .LVU1141
 853:./Library/stm32f4xx_cryp_aes.c ****         
 2946              		.loc 1 853 18 is_stmt 0 view .LVU1142
 2947 0252 1034     		adds	r4, r4, #16
 2948              	.LVL426:
 856:./Library/stm32f4xx_cryp_aes.c ****         do
 2949              		.loc 1 856 9 is_stmt 1 view .LVU1143
 856:./Library/stm32f4xx_cryp_aes.c ****         do
 2950              		.loc 1 856 17 is_stmt 0 view .LVU1144
ARM GAS  /tmp/ccsH6HZr.s 			page 89


 2951 0254 0023     		movs	r3, #0
 2952 0256 0593     		str	r3, [sp, #20]
 2953              	.L72:
 857:./Library/stm32f4xx_cryp_aes.c ****         {
 2954              		.loc 1 857 9 is_stmt 1 discriminator 2 view .LVU1145
 859:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 2955              		.loc 1 859 11 discriminator 2 view .LVU1146
 859:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 2956              		.loc 1 859 24 is_stmt 0 discriminator 2 view .LVU1147
 2957 0258 1020     		movs	r0, #16
 2958 025a FFF7FEFF 		bl	CRYP_GetFlagStatus
 2959              	.LVL427:
 860:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2960              		.loc 1 860 11 is_stmt 1 discriminator 2 view .LVU1148
 860:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2961              		.loc 1 860 18 is_stmt 0 discriminator 2 view .LVU1149
 2962 025e 059B     		ldr	r3, [sp, #20]
 2963 0260 0133     		adds	r3, r3, #1
 2964 0262 0593     		str	r3, [sp, #20]
 861:./Library/stm32f4xx_cryp_aes.c **** 
 2965              		.loc 1 861 46 is_stmt 1 discriminator 2 view .LVU1150
 861:./Library/stm32f4xx_cryp_aes.c **** 
 2966              		.loc 1 861 26 is_stmt 0 discriminator 2 view .LVU1151
 2967 0264 059B     		ldr	r3, [sp, #20]
 861:./Library/stm32f4xx_cryp_aes.c **** 
 2968              		.loc 1 861 46 discriminator 2 view .LVU1152
 2969 0266 B3F5803F 		cmp	r3, #65536
 2970 026a DAD0     		beq	.L71
 861:./Library/stm32f4xx_cryp_aes.c **** 
 2971              		.loc 1 861 46 discriminator 1 view .LVU1153
 2972 026c 0028     		cmp	r0, #0
 2973 026e F3D1     		bne	.L72
 2974 0270 D7E7     		b	.L71
 2975              	.LVL428:
 2976              	.L74:
 872:./Library/stm32f4xx_cryp_aes.c ****           
 2977              		.loc 1 872 11 is_stmt 1 discriminator 1 view .LVU1154
 870:./Library/stm32f4xx_cryp_aes.c ****           {
 2978              		.loc 1 870 52 discriminator 1 view .LVU1155
 870:./Library/stm32f4xx_cryp_aes.c ****           {
 2979              		.loc 1 870 17 is_stmt 0 discriminator 1 view .LVU1156
 2980 0272 0420     		movs	r0, #4
 2981 0274 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2982              	.LVL429:
 870:./Library/stm32f4xx_cryp_aes.c ****           {
 2983              		.loc 1 870 52 discriminator 1 view .LVU1157
 2984 0278 0028     		cmp	r0, #0
 2985 027a FAD0     		beq	.L74
 875:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2986              		.loc 1 875 11 is_stmt 1 view .LVU1158
 875:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2987              		.loc 1 875 38 is_stmt 0 view .LVU1159
 2988 027c FFF7FEFF 		bl	CRYP_DataOut
 2989              	.LVL430:
 875:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2990              		.loc 1 875 36 view .LVU1160
 2991 0280 CBF80000 		str	r0, [fp]
ARM GAS  /tmp/ccsH6HZr.s 			page 90


 876:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2992              		.loc 1 876 11 is_stmt 1 view .LVU1161
 2993              	.LVL431:
 877:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2994              		.loc 1 877 11 view .LVU1162
 877:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2995              		.loc 1 877 38 is_stmt 0 view .LVU1163
 2996 0284 FFF7FEFF 		bl	CRYP_DataOut
 2997              	.LVL432:
 877:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2998              		.loc 1 877 36 view .LVU1164
 2999 0288 CBF80400 		str	r0, [fp, #4]
 878:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3000              		.loc 1 878 11 is_stmt 1 view .LVU1165
 3001              	.LVL433:
 879:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3002              		.loc 1 879 11 view .LVU1166
 879:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3003              		.loc 1 879 38 is_stmt 0 view .LVU1167
 3004 028c FFF7FEFF 		bl	CRYP_DataOut
 3005              	.LVL434:
 879:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3006              		.loc 1 879 36 view .LVU1168
 3007 0290 CBF80800 		str	r0, [fp, #8]
 880:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3008              		.loc 1 880 11 is_stmt 1 view .LVU1169
 3009              	.LVL435:
 881:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3010              		.loc 1 881 11 view .LVU1170
 881:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3011              		.loc 1 881 38 is_stmt 0 view .LVU1171
 3012 0294 FFF7FEFF 		bl	CRYP_DataOut
 3013              	.LVL436:
 881:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3014              		.loc 1 881 36 view .LVU1172
 3015 0298 CBF80C00 		str	r0, [fp, #12]
 882:./Library/stm32f4xx_cryp_aes.c ****         }
 3016              		.loc 1 882 11 is_stmt 1 view .LVU1173
 882:./Library/stm32f4xx_cryp_aes.c ****         }
 3017              		.loc 1 882 21 is_stmt 0 view .LVU1174
 3018 029c 0BF1100B 		add	fp, fp, #16
 3019              	.LVL437:
 882:./Library/stm32f4xx_cryp_aes.c ****         }
 3020              		.loc 1 882 21 view .LVU1175
 3021 02a0 C1E7     		b	.L73
 3022              	.LVL438:
 3023              	.L103:
 882:./Library/stm32f4xx_cryp_aes.c ****         }
 3024              		.loc 1 882 21 view .LVU1176
 3025 02a2 0196     		str	r6, [sp, #4]
 3026 02a4 00E0     		b	.L68
 3027              	.L96:
 3028 02a6 0196     		str	r6, [sp, #4]
 3029              	.LVL439:
 3030              	.L68:
 889:./Library/stm32f4xx_cryp_aes.c ****     
 3031              		.loc 1 889 5 is_stmt 1 view .LVU1177
ARM GAS  /tmp/ccsH6HZr.s 			page 91


 3032 02a8 4FF44030 		mov	r0, #196608
 3033 02ac FFF7FEFF 		bl	CRYP_PhaseConfig
 3034              	.LVL440:
 892:./Library/stm32f4xx_cryp_aes.c ****     
 3035              		.loc 1 892 5 view .LVU1178
 3036 02b0 0120     		movs	r0, #1
 3037 02b2 FFF7FEFF 		bl	CRYP_Cmd
 3038              	.LVL441:
 894:./Library/stm32f4xx_cryp_aes.c ****     {
 3039              		.loc 1 894 5 view .LVU1179
 894:./Library/stm32f4xx_cryp_aes.c ****     {
 3040              		.loc 1 894 8 is_stmt 0 view .LVU1180
 3041 02b6 FFF7FEFF 		bl	CRYP_GetCmdStatus
 3042              	.LVL442:
 894:./Library/stm32f4xx_cryp_aes.c ****     {
 3043              		.loc 1 894 7 view .LVU1181
 3044 02ba 0646     		mov	r6, r0
 3045 02bc 0028     		cmp	r0, #0
 3046 02be 00F0CE80 		beq	.L63
 902:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3047              		.loc 1 902 5 is_stmt 1 view .LVU1182
 3048              	.LVL443:
 3049              	.LBB398:
 3050              	.LBI398:
 495:./CORE/core_cmInstr.h **** {
 3051              		.loc 2 495 57 view .LVU1183
 3052              	.LBB399:
 3053              		.loc 2 498 3 view .LVU1184
 3054              		.loc 2 498 3 is_stmt 0 view .LVU1185
 3055              	.LBE399:
 3056              	.LBE398:
 902:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3057              		.loc 1 902 5 view .LVU1186
 3058 02c2 0020     		movs	r0, #0
 3059 02c4 FFF7FEFF 		bl	CRYP_DataIn
 3060              	.LVL444:
 903:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 3061              		.loc 1 903 5 is_stmt 1 view .LVU1187
 3062              	.LBB400:
 3063              	.LBI400:
 495:./CORE/core_cmInstr.h **** {
 3064              		.loc 2 495 57 view .LVU1188
 3065              	.LBB401:
 3066              		.loc 2 498 3 view .LVU1189
 3067              		.loc 2 498 3 is_stmt 0 view .LVU1190
 3068              	.LBE401:
 3069              	.LBE400:
 903:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 3070              		.loc 1 903 5 view .LVU1191
 3071 02c8 029B     		ldr	r3, [sp, #8]
 3072 02ca 18BA     		rev	r0, r3
 3073 02cc FFF7FEFF 		bl	CRYP_DataIn
 3074              	.LVL445:
 904:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3075              		.loc 1 904 5 is_stmt 1 view .LVU1192
 3076              	.LBB402:
 3077              	.LBI402:
ARM GAS  /tmp/ccsH6HZr.s 			page 92


 495:./CORE/core_cmInstr.h **** {
 3078              		.loc 2 495 57 view .LVU1193
 3079              	.LBB403:
 3080              		.loc 2 498 3 view .LVU1194
 3081              		.loc 2 498 3 is_stmt 0 view .LVU1195
 3082              	.LBE403:
 3083              	.LBE402:
 904:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3084              		.loc 1 904 5 view .LVU1196
 3085 02d0 0020     		movs	r0, #0
 3086 02d2 FFF7FEFF 		bl	CRYP_DataIn
 3087              	.LVL446:
 905:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 3088              		.loc 1 905 5 is_stmt 1 view .LVU1197
 3089              	.LBB404:
 3090              	.LBI404:
 495:./CORE/core_cmInstr.h **** {
 3091              		.loc 2 495 57 view .LVU1198
 3092              	.LBB405:
 3093              		.loc 2 498 3 view .LVU1199
 3094              		.loc 2 498 3 is_stmt 0 view .LVU1200
 3095              	.LBE405:
 3096              	.LBE404:
 905:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 3097              		.loc 1 905 5 view .LVU1201
 3098 02d6 039B     		ldr	r3, [sp, #12]
 3099 02d8 18BA     		rev	r0, r3
 3100 02da FFF7FEFF 		bl	CRYP_DataIn
 3101              	.LVL447:
 907:./Library/stm32f4xx_cryp_aes.c ****     {
 3102              		.loc 1 907 5 is_stmt 1 view .LVU1202
 3103              	.L75:
 909:./Library/stm32f4xx_cryp_aes.c ****     
 3104              		.loc 1 909 5 discriminator 1 view .LVU1203
 907:./Library/stm32f4xx_cryp_aes.c ****     {
 3105              		.loc 1 907 46 discriminator 1 view .LVU1204
 907:./Library/stm32f4xx_cryp_aes.c ****     {
 3106              		.loc 1 907 11 is_stmt 0 discriminator 1 view .LVU1205
 3107 02de 0420     		movs	r0, #4
 3108 02e0 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3109              	.LVL448:
 907:./Library/stm32f4xx_cryp_aes.c ****     {
 3110              		.loc 1 907 46 discriminator 1 view .LVU1206
 3111 02e4 0028     		cmp	r0, #0
 3112 02e6 FAD0     		beq	.L75
 911:./Library/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
 3113              		.loc 1 911 5 is_stmt 1 view .LVU1207
 913:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3114              		.loc 1 913 5 view .LVU1208
 913:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3115              		.loc 1 913 29 is_stmt 0 view .LVU1209
 3116 02e8 FFF7FEFF 		bl	CRYP_DataOut
 3117              	.LVL449:
 913:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3118              		.loc 1 913 27 view .LVU1210
 3119 02ec 259B     		ldr	r3, [sp, #148]
 3120 02ee 1860     		str	r0, [r3]
ARM GAS  /tmp/ccsH6HZr.s 			page 93


 914:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3121              		.loc 1 914 5 is_stmt 1 view .LVU1211
 3122              	.LVL450:
 915:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3123              		.loc 1 915 5 view .LVU1212
 915:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3124              		.loc 1 915 29 is_stmt 0 view .LVU1213
 3125 02f0 FFF7FEFF 		bl	CRYP_DataOut
 3126              	.LVL451:
 915:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3127              		.loc 1 915 27 view .LVU1214
 3128 02f4 259B     		ldr	r3, [sp, #148]
 3129 02f6 5860     		str	r0, [r3, #4]
 916:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3130              		.loc 1 916 5 is_stmt 1 view .LVU1215
 3131              	.LVL452:
 917:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3132              		.loc 1 917 5 view .LVU1216
 917:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3133              		.loc 1 917 29 is_stmt 0 view .LVU1217
 3134 02f8 FFF7FEFF 		bl	CRYP_DataOut
 3135              	.LVL453:
 917:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3136              		.loc 1 917 27 view .LVU1218
 3137 02fc 259B     		ldr	r3, [sp, #148]
 3138 02fe 9860     		str	r0, [r3, #8]
 918:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3139              		.loc 1 918 5 is_stmt 1 view .LVU1219
 3140              	.LVL454:
 919:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3141              		.loc 1 919 5 view .LVU1220
 919:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3142              		.loc 1 919 29 is_stmt 0 view .LVU1221
 3143 0300 FFF7FEFF 		bl	CRYP_DataOut
 3144              	.LVL455:
 919:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3145              		.loc 1 919 27 view .LVU1222
 3146 0304 259B     		ldr	r3, [sp, #148]
 3147 0306 D860     		str	r0, [r3, #12]
 920:./Library/stm32f4xx_cryp_aes.c ****   }
 3148              		.loc 1 920 5 is_stmt 1 view .LVU1223
 3149              	.LVL456:
 920:./Library/stm32f4xx_cryp_aes.c ****   }
 3150              		.loc 1 920 5 is_stmt 0 view .LVU1224
 3151 0308 019E     		ldr	r6, [sp, #4]
 3152 030a A5E0     		b	.L76
 3153              	.LVL457:
 3154              	.L101:
 956:./Library/stm32f4xx_cryp_aes.c ****       
 3155              		.loc 1 956 7 is_stmt 1 view .LVU1225
 3156 030c 4FF48030 		mov	r0, #65536
 3157 0310 FFF7FEFF 		bl	CRYP_PhaseConfig
 3158              	.LVL458:
 959:./Library/stm32f4xx_cryp_aes.c ****       
 3159              		.loc 1 959 7 view .LVU1226
 3160 0314 0120     		movs	r0, #1
 3161 0316 FFF7FEFF 		bl	CRYP_Cmd
ARM GAS  /tmp/ccsH6HZr.s 			page 94


 3162              	.LVL459:
 961:./Library/stm32f4xx_cryp_aes.c ****       {
 3163              		.loc 1 961 7 view .LVU1227
 961:./Library/stm32f4xx_cryp_aes.c ****       {
 3164              		.loc 1 961 10 is_stmt 0 view .LVU1228
 3165 031a FFF7FEFF 		bl	CRYP_GetCmdStatus
 3166              	.LVL460:
 961:./Library/stm32f4xx_cryp_aes.c ****       {
 3167              		.loc 1 961 9 view .LVU1229
 3168 031e 0646     		mov	r6, r0
 3169              	.LVL461:
 961:./Library/stm32f4xx_cryp_aes.c ****       {
 3170              		.loc 1 961 9 view .LVU1230
 3171 0320 0028     		cmp	r0, #0
 3172 0322 00F09C80 		beq	.L63
 968:./Library/stm32f4xx_cryp_aes.c ****       {
 3173              		.loc 1 968 23 view .LVU1231
 3174 0326 0026     		movs	r6, #0
 3175 0328 12E0     		b	.L79
 3176              	.LVL462:
 3177              	.L80:
 973:./Library/stm32f4xx_cryp_aes.c ****         
 3178              		.loc 1 973 9 is_stmt 1 discriminator 1 view .LVU1232
 971:./Library/stm32f4xx_cryp_aes.c ****         {
 3179              		.loc 1 971 50 discriminator 1 view .LVU1233
 971:./Library/stm32f4xx_cryp_aes.c ****         {
 3180              		.loc 1 971 15 is_stmt 0 discriminator 1 view .LVU1234
 3181 032a 0120     		movs	r0, #1
 3182 032c FFF7FEFF 		bl	CRYP_GetFlagStatus
 3183              	.LVL463:
 971:./Library/stm32f4xx_cryp_aes.c ****         {
 3184              		.loc 1 971 50 discriminator 1 view .LVU1235
 3185 0330 0028     		cmp	r0, #0
 3186 0332 FAD0     		beq	.L80
 976:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3187              		.loc 1 976 9 is_stmt 1 discriminator 2 view .LVU1236
 3188 0334 2868     		ldr	r0, [r5]
 3189 0336 FFF7FEFF 		bl	CRYP_DataIn
 3190              	.LVL464:
 977:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3191              		.loc 1 977 9 discriminator 2 view .LVU1237
 978:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3192              		.loc 1 978 9 discriminator 2 view .LVU1238
 3193 033a 6868     		ldr	r0, [r5, #4]
 3194 033c FFF7FEFF 		bl	CRYP_DataIn
 3195              	.LVL465:
 979:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3196              		.loc 1 979 9 discriminator 2 view .LVU1239
 980:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3197              		.loc 1 980 9 discriminator 2 view .LVU1240
 3198 0340 A868     		ldr	r0, [r5, #8]
 3199 0342 FFF7FEFF 		bl	CRYP_DataIn
 3200              	.LVL466:
 981:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3201              		.loc 1 981 9 discriminator 2 view .LVU1241
 982:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3202              		.loc 1 982 9 discriminator 2 view .LVU1242
ARM GAS  /tmp/ccsH6HZr.s 			page 95


 3203 0346 E868     		ldr	r0, [r5, #12]
 3204 0348 FFF7FEFF 		bl	CRYP_DataIn
 3205              	.LVL467:
 983:./Library/stm32f4xx_cryp_aes.c ****       }
 3206              		.loc 1 983 9 discriminator 2 view .LVU1243
 983:./Library/stm32f4xx_cryp_aes.c ****       }
 3207              		.loc 1 983 19 is_stmt 0 discriminator 2 view .LVU1244
 3208 034c 1035     		adds	r5, r5, #16
 3209              	.LVL468:
 968:./Library/stm32f4xx_cryp_aes.c ****       {
 3210              		.loc 1 968 64 is_stmt 1 discriminator 2 view .LVU1245
 3211 034e 1036     		adds	r6, r6, #16
 3212              	.LVL469:
 3213              	.L79:
 968:./Library/stm32f4xx_cryp_aes.c ****       {
 3214              		.loc 1 968 41 discriminator 1 view .LVU1246
 3215 0350 5645     		cmp	r6, r10
 3216 0352 EAD3     		bcc	.L80
 987:./Library/stm32f4xx_cryp_aes.c ****       do
 3217              		.loc 1 987 7 view .LVU1247
 987:./Library/stm32f4xx_cryp_aes.c ****       do
 3218              		.loc 1 987 15 is_stmt 0 view .LVU1248
 3219 0354 0023     		movs	r3, #0
 3220 0356 0593     		str	r3, [sp, #20]
 3221              	.LVL470:
 3222              	.L82:
 988:./Library/stm32f4xx_cryp_aes.c ****       {
 3223              		.loc 1 988 7 is_stmt 1 discriminator 2 view .LVU1249
 990:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 3224              		.loc 1 990 9 discriminator 2 view .LVU1250
 990:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 3225              		.loc 1 990 22 is_stmt 0 discriminator 2 view .LVU1251
 3226 0358 1020     		movs	r0, #16
 3227 035a FFF7FEFF 		bl	CRYP_GetFlagStatus
 3228              	.LVL471:
 991:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3229              		.loc 1 991 9 is_stmt 1 discriminator 2 view .LVU1252
 991:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3230              		.loc 1 991 16 is_stmt 0 discriminator 2 view .LVU1253
 3231 035e 059B     		ldr	r3, [sp, #20]
 3232 0360 0133     		adds	r3, r3, #1
 3233 0362 0593     		str	r3, [sp, #20]
 992:./Library/stm32f4xx_cryp_aes.c **** 
 3234              		.loc 1 992 44 is_stmt 1 discriminator 2 view .LVU1254
 992:./Library/stm32f4xx_cryp_aes.c **** 
 3235              		.loc 1 992 24 is_stmt 0 discriminator 2 view .LVU1255
 3236 0364 059B     		ldr	r3, [sp, #20]
 992:./Library/stm32f4xx_cryp_aes.c **** 
 3237              		.loc 1 992 44 discriminator 2 view .LVU1256
 3238 0366 B3F5803F 		cmp	r3, #65536
 3239 036a 01D0     		beq	.L81
 992:./Library/stm32f4xx_cryp_aes.c **** 
 3240              		.loc 1 992 44 discriminator 1 view .LVU1257
 3241 036c 0028     		cmp	r0, #0
 3242 036e F3D1     		bne	.L82
 3243              	.L81:
 994:./Library/stm32f4xx_cryp_aes.c ****       {
ARM GAS  /tmp/ccsH6HZr.s 			page 96


 3244              		.loc 1 994 7 is_stmt 1 view .LVU1258
 994:./Library/stm32f4xx_cryp_aes.c ****       {
 3245              		.loc 1 994 10 is_stmt 0 view .LVU1259
 3246 0370 08B9     		cbnz	r0, .L94
 674:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 3247              		.loc 1 674 15 view .LVU1260
 3248 0372 0125     		movs	r5, #1
 3249              	.LVL472:
 674:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 3250              		.loc 1 674 15 view .LVU1261
 3251 0374 97E6     		b	.L78
 3252              	.LVL473:
 3253              	.L94:
 996:./Library/stm32f4xx_cryp_aes.c ****       }
 3254              		.loc 1 996 16 view .LVU1262
 3255 0376 0025     		movs	r5, #0
 3256              	.LVL474:
 996:./Library/stm32f4xx_cryp_aes.c ****       }
 3257              		.loc 1 996 16 view .LVU1263
 3258 0378 95E6     		b	.L78
 3259              	.LVL475:
 3260              	.L86:
1017:./Library/stm32f4xx_cryp_aes.c ****       {
1018:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1019:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1020:./Library/stm32f4xx_cryp_aes.c ****         {
1021:./Library/stm32f4xx_cryp_aes.c ****         }
1022:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1023:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1024:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1025:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1026:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1027:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1028:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1029:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1030:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1031:./Library/stm32f4xx_cryp_aes.c ****         
1032:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1033:./Library/stm32f4xx_cryp_aes.c ****         counter = 0;
1034:./Library/stm32f4xx_cryp_aes.c ****         do
1035:./Library/stm32f4xx_cryp_aes.c ****         {
1036:./Library/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1037:./Library/stm32f4xx_cryp_aes.c ****           counter++;
1038:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1039:./Library/stm32f4xx_cryp_aes.c **** 
1040:./Library/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 3261              		.loc 1 1040 9 is_stmt 1 view .LVU1264
 3262              		.loc 1 1040 12 is_stmt 0 view .LVU1265
 3263 037a 30B3     		cbz	r0, .L89
1041:./Library/stm32f4xx_cryp_aes.c ****         {
1042:./Library/stm32f4xx_cryp_aes.c ****           status = ERROR;
 3264              		.loc 1 1042 18 view .LVU1266
 3265 037c 0025     		movs	r5, #0
 3266              	.LVL476:
 3267              	.L88:
1016:./Library/stm32f4xx_cryp_aes.c ****       {
 3268              		.loc 1 1016 87 is_stmt 1 discriminator 2 view .LVU1267
ARM GAS  /tmp/ccsH6HZr.s 			page 97


 3269 037e 1036     		adds	r6, r6, #16
 3270              	.LVL477:
 3271              	.L84:
1016:./Library/stm32f4xx_cryp_aes.c ****       {
 3272              		.loc 1 1016 53 discriminator 1 view .LVU1268
 3273 0380 4E45     		cmp	r6, r9
 3274 0382 3AD2     		bcs	.L83
1016:./Library/stm32f4xx_cryp_aes.c ****       {
 3275              		.loc 1 1016 53 is_stmt 0 discriminator 3 view .LVU1269
 3276 0384 002D     		cmp	r5, #0
 3277 0386 38D0     		beq	.L83
 3278              	.L85:
1021:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 3279              		.loc 1 1021 9 is_stmt 1 discriminator 1 view .LVU1270
1019:./Library/stm32f4xx_cryp_aes.c ****         {
 3280              		.loc 1 1019 50 discriminator 1 view .LVU1271
1019:./Library/stm32f4xx_cryp_aes.c ****         {
 3281              		.loc 1 1019 15 is_stmt 0 discriminator 1 view .LVU1272
 3282 0388 0120     		movs	r0, #1
 3283 038a FFF7FEFF 		bl	CRYP_GetFlagStatus
 3284              	.LVL478:
1019:./Library/stm32f4xx_cryp_aes.c ****         {
 3285              		.loc 1 1019 50 discriminator 1 view .LVU1273
 3286 038e 0028     		cmp	r0, #0
 3287 0390 FAD0     		beq	.L85
1023:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3288              		.loc 1 1023 9 is_stmt 1 view .LVU1274
 3289 0392 2068     		ldr	r0, [r4]
 3290 0394 FFF7FEFF 		bl	CRYP_DataIn
 3291              	.LVL479:
1024:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3292              		.loc 1 1024 9 view .LVU1275
1025:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3293              		.loc 1 1025 9 view .LVU1276
 3294 0398 6068     		ldr	r0, [r4, #4]
 3295 039a FFF7FEFF 		bl	CRYP_DataIn
 3296              	.LVL480:
1026:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3297              		.loc 1 1026 9 view .LVU1277
1027:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3298              		.loc 1 1027 9 view .LVU1278
 3299 039e A068     		ldr	r0, [r4, #8]
 3300 03a0 FFF7FEFF 		bl	CRYP_DataIn
 3301              	.LVL481:
1028:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3302              		.loc 1 1028 9 view .LVU1279
1029:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3303              		.loc 1 1029 9 view .LVU1280
 3304 03a4 E068     		ldr	r0, [r4, #12]
 3305 03a6 FFF7FEFF 		bl	CRYP_DataIn
 3306              	.LVL482:
1030:./Library/stm32f4xx_cryp_aes.c ****         
 3307              		.loc 1 1030 9 view .LVU1281
1030:./Library/stm32f4xx_cryp_aes.c ****         
 3308              		.loc 1 1030 18 is_stmt 0 view .LVU1282
 3309 03aa 1034     		adds	r4, r4, #16
 3310              	.LVL483:
ARM GAS  /tmp/ccsH6HZr.s 			page 98


1033:./Library/stm32f4xx_cryp_aes.c ****         do
 3311              		.loc 1 1033 9 is_stmt 1 view .LVU1283
1033:./Library/stm32f4xx_cryp_aes.c ****         do
 3312              		.loc 1 1033 17 is_stmt 0 view .LVU1284
 3313 03ac 0023     		movs	r3, #0
 3314 03ae 0593     		str	r3, [sp, #20]
 3315              	.L87:
1034:./Library/stm32f4xx_cryp_aes.c ****         {
 3316              		.loc 1 1034 9 is_stmt 1 discriminator 2 view .LVU1285
1036:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 3317              		.loc 1 1036 11 discriminator 2 view .LVU1286
1036:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 3318              		.loc 1 1036 24 is_stmt 0 discriminator 2 view .LVU1287
 3319 03b0 1020     		movs	r0, #16
 3320 03b2 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3321              	.LVL484:
1037:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3322              		.loc 1 1037 11 is_stmt 1 discriminator 2 view .LVU1288
1037:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3323              		.loc 1 1037 18 is_stmt 0 discriminator 2 view .LVU1289
 3324 03b6 059B     		ldr	r3, [sp, #20]
 3325 03b8 0133     		adds	r3, r3, #1
 3326 03ba 0593     		str	r3, [sp, #20]
1038:./Library/stm32f4xx_cryp_aes.c **** 
 3327              		.loc 1 1038 46 is_stmt 1 discriminator 2 view .LVU1290
1038:./Library/stm32f4xx_cryp_aes.c **** 
 3328              		.loc 1 1038 26 is_stmt 0 discriminator 2 view .LVU1291
 3329 03bc 059B     		ldr	r3, [sp, #20]
1038:./Library/stm32f4xx_cryp_aes.c **** 
 3330              		.loc 1 1038 46 discriminator 2 view .LVU1292
 3331 03be B3F5803F 		cmp	r3, #65536
 3332 03c2 DAD0     		beq	.L86
1038:./Library/stm32f4xx_cryp_aes.c **** 
 3333              		.loc 1 1038 46 discriminator 1 view .LVU1293
 3334 03c4 0028     		cmp	r0, #0
 3335 03c6 F3D1     		bne	.L87
 3336 03c8 D7E7     		b	.L86
 3337              	.LVL485:
 3338              	.L89:
1043:./Library/stm32f4xx_cryp_aes.c ****         }
1044:./Library/stm32f4xx_cryp_aes.c ****         else
1045:./Library/stm32f4xx_cryp_aes.c ****         {
1046:./Library/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1047:./Library/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1048:./Library/stm32f4xx_cryp_aes.c ****           {
1049:./Library/stm32f4xx_cryp_aes.c ****           }
 3339              		.loc 1 1049 11 is_stmt 1 discriminator 1 view .LVU1294
1047:./Library/stm32f4xx_cryp_aes.c ****           {
 3340              		.loc 1 1047 52 discriminator 1 view .LVU1295
1047:./Library/stm32f4xx_cryp_aes.c ****           {
 3341              		.loc 1 1047 17 is_stmt 0 discriminator 1 view .LVU1296
 3342 03ca 0420     		movs	r0, #4
 3343 03cc FFF7FEFF 		bl	CRYP_GetFlagStatus
 3344              	.LVL486:
1047:./Library/stm32f4xx_cryp_aes.c ****           {
 3345              		.loc 1 1047 52 discriminator 1 view .LVU1297
 3346 03d0 0028     		cmp	r0, #0
ARM GAS  /tmp/ccsH6HZr.s 			page 99


 3347 03d2 FAD0     		beq	.L89
1050:./Library/stm32f4xx_cryp_aes.c ****           
1051:./Library/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1052:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3348              		.loc 1 1052 11 is_stmt 1 view .LVU1298
 3349              		.loc 1 1052 38 is_stmt 0 view .LVU1299
 3350 03d4 FFF7FEFF 		bl	CRYP_DataOut
 3351              	.LVL487:
 3352              		.loc 1 1052 36 view .LVU1300
 3353 03d8 CBF80000 		str	r0, [fp]
1053:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3354              		.loc 1 1053 11 is_stmt 1 view .LVU1301
 3355              	.LVL488:
1054:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3356              		.loc 1 1054 11 view .LVU1302
 3357              		.loc 1 1054 38 is_stmt 0 view .LVU1303
 3358 03dc FFF7FEFF 		bl	CRYP_DataOut
 3359              	.LVL489:
 3360              		.loc 1 1054 36 view .LVU1304
 3361 03e0 CBF80400 		str	r0, [fp, #4]
1055:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3362              		.loc 1 1055 11 is_stmt 1 view .LVU1305
 3363              	.LVL490:
1056:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3364              		.loc 1 1056 11 view .LVU1306
 3365              		.loc 1 1056 38 is_stmt 0 view .LVU1307
 3366 03e4 FFF7FEFF 		bl	CRYP_DataOut
 3367              	.LVL491:
 3368              		.loc 1 1056 36 view .LVU1308
 3369 03e8 CBF80800 		str	r0, [fp, #8]
1057:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3370              		.loc 1 1057 11 is_stmt 1 view .LVU1309
 3371              	.LVL492:
1058:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3372              		.loc 1 1058 11 view .LVU1310
 3373              		.loc 1 1058 38 is_stmt 0 view .LVU1311
 3374 03ec FFF7FEFF 		bl	CRYP_DataOut
 3375              	.LVL493:
 3376              		.loc 1 1058 36 view .LVU1312
 3377 03f0 CBF80C00 		str	r0, [fp, #12]
1059:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3378              		.loc 1 1059 11 is_stmt 1 view .LVU1313
 3379              		.loc 1 1059 21 is_stmt 0 view .LVU1314
 3380 03f4 0BF1100B 		add	fp, fp, #16
 3381              	.LVL494:
 3382              		.loc 1 1059 21 view .LVU1315
 3383 03f8 C1E7     		b	.L88
 3384              	.LVL495:
 3385              	.L83:
1060:./Library/stm32f4xx_cryp_aes.c ****         }
1061:./Library/stm32f4xx_cryp_aes.c ****       }
1062:./Library/stm32f4xx_cryp_aes.c ****     }
1063:./Library/stm32f4xx_cryp_aes.c ****     
1064:./Library/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1065:./Library/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1066:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 3386              		.loc 1 1066 5 is_stmt 1 view .LVU1316
ARM GAS  /tmp/ccsH6HZr.s 			page 100


 3387 03fa 4FF44030 		mov	r0, #196608
 3388 03fe FFF7FEFF 		bl	CRYP_PhaseConfig
 3389              	.LVL496:
1067:./Library/stm32f4xx_cryp_aes.c **** 
1068:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1069:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 3390              		.loc 1 1069 5 view .LVU1317
 3391 0402 0120     		movs	r0, #1
 3392 0404 FFF7FEFF 		bl	CRYP_Cmd
 3393              	.LVL497:
1070:./Library/stm32f4xx_cryp_aes.c ****     
1071:./Library/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 3394              		.loc 1 1071 5 view .LVU1318
 3395              		.loc 1 1071 8 is_stmt 0 view .LVU1319
 3396 0408 FFF7FEFF 		bl	CRYP_GetCmdStatus
 3397              	.LVL498:
 3398              		.loc 1 1071 7 view .LVU1320
 3399 040c 0646     		mov	r6, r0
 3400 040e 30B3     		cbz	r0, .L63
1072:./Library/stm32f4xx_cryp_aes.c ****     {
1073:./Library/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1074:./Library/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1075:./Library/stm32f4xx_cryp_aes.c ****       return(ERROR);
1076:./Library/stm32f4xx_cryp_aes.c ****     }
1077:./Library/stm32f4xx_cryp_aes.c ****     
1078:./Library/stm32f4xx_cryp_aes.c ****     /* Write number of bits concatenated with header in the IN FIFO */
1079:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength>>32));
 3401              		.loc 1 1079 5 is_stmt 1 view .LVU1321
 3402              	.LVL499:
 3403              	.LBB406:
 3404              	.LBI406:
 495:./CORE/core_cmInstr.h **** {
 3405              		.loc 2 495 57 view .LVU1322
 3406              	.LBB407:
 3407              		.loc 2 498 3 view .LVU1323
 3408              		.loc 2 498 3 is_stmt 0 view .LVU1324
 3409              	.LBE407:
 3410              	.LBE406:
 3411              		.loc 1 1079 5 view .LVU1325
 3412 0410 0020     		movs	r0, #0
 3413 0412 FFF7FEFF 		bl	CRYP_DataIn
 3414              	.LVL500:
1080:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3415              		.loc 1 1080 5 is_stmt 1 view .LVU1326
 3416              	.LBB408:
 3417              	.LBI408:
 495:./CORE/core_cmInstr.h **** {
 3418              		.loc 2 495 57 view .LVU1327
 3419              	.LBB409:
 3420              		.loc 2 498 3 view .LVU1328
 3421              		.loc 2 498 3 is_stmt 0 view .LVU1329
 3422              	.LBE409:
 3423              	.LBE408:
 3424              		.loc 1 1080 5 view .LVU1330
 3425 0416 029B     		ldr	r3, [sp, #8]
 3426 0418 18BA     		rev	r0, r3
 3427 041a FFF7FEFF 		bl	CRYP_DataIn
ARM GAS  /tmp/ccsH6HZr.s 			page 101


 3428              	.LVL501:
1081:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 3429              		.loc 1 1081 5 is_stmt 1 view .LVU1331
 3430              	.LBB410:
 3431              	.LBI410:
 495:./CORE/core_cmInstr.h **** {
 3432              		.loc 2 495 57 view .LVU1332
 3433              	.LBB411:
 3434              		.loc 2 498 3 view .LVU1333
 3435              		.loc 2 498 3 is_stmt 0 view .LVU1334
 3436              	.LBE411:
 3437              	.LBE410:
 3438              		.loc 1 1081 5 view .LVU1335
 3439 041e 0020     		movs	r0, #0
 3440 0420 FFF7FEFF 		bl	CRYP_DataIn
 3441              	.LVL502:
1082:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3442              		.loc 1 1082 5 is_stmt 1 view .LVU1336
 3443              	.LBB412:
 3444              	.LBI412:
 495:./CORE/core_cmInstr.h **** {
 3445              		.loc 2 495 57 view .LVU1337
 3446              	.LBB413:
 3447              		.loc 2 498 3 view .LVU1338
 3448              		.loc 2 498 3 is_stmt 0 view .LVU1339
 3449              	.LBE413:
 3450              	.LBE412:
 3451              		.loc 1 1082 5 view .LVU1340
 3452 0424 039B     		ldr	r3, [sp, #12]
 3453 0426 18BA     		rev	r0, r3
 3454 0428 FFF7FEFF 		bl	CRYP_DataIn
 3455              	.LVL503:
1083:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1084:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 3456              		.loc 1 1084 5 is_stmt 1 view .LVU1341
 3457              	.L90:
1085:./Library/stm32f4xx_cryp_aes.c ****     {
1086:./Library/stm32f4xx_cryp_aes.c ****     }
 3458              		.loc 1 1086 5 discriminator 1 view .LVU1342
1084:./Library/stm32f4xx_cryp_aes.c ****     {
 3459              		.loc 1 1084 46 discriminator 1 view .LVU1343
1084:./Library/stm32f4xx_cryp_aes.c ****     {
 3460              		.loc 1 1084 11 is_stmt 0 discriminator 1 view .LVU1344
 3461 042c 0420     		movs	r0, #4
 3462 042e FFF7FEFF 		bl	CRYP_GetFlagStatus
 3463              	.LVL504:
1084:./Library/stm32f4xx_cryp_aes.c ****     {
 3464              		.loc 1 1084 46 discriminator 1 view .LVU1345
 3465 0432 0028     		cmp	r0, #0
 3466 0434 FAD0     		beq	.L90
1087:./Library/stm32f4xx_cryp_aes.c ****     
1088:./Library/stm32f4xx_cryp_aes.c ****     tagaddr = (uint32_t)AuthTAG;
 3467              		.loc 1 1088 5 is_stmt 1 view .LVU1346
1089:./Library/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
1090:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3468              		.loc 1 1090 5 view .LVU1347
 3469              		.loc 1 1090 29 is_stmt 0 view .LVU1348
ARM GAS  /tmp/ccsH6HZr.s 			page 102


 3470 0436 FFF7FEFF 		bl	CRYP_DataOut
 3471              	.LVL505:
 3472              		.loc 1 1090 27 view .LVU1349
 3473 043a 259B     		ldr	r3, [sp, #148]
 3474 043c 1860     		str	r0, [r3]
1091:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3475              		.loc 1 1091 5 is_stmt 1 view .LVU1350
 3476              	.LVL506:
1092:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3477              		.loc 1 1092 5 view .LVU1351
 3478              		.loc 1 1092 29 is_stmt 0 view .LVU1352
 3479 043e FFF7FEFF 		bl	CRYP_DataOut
 3480              	.LVL507:
 3481              		.loc 1 1092 27 view .LVU1353
 3482 0442 259B     		ldr	r3, [sp, #148]
 3483 0444 5860     		str	r0, [r3, #4]
1093:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3484              		.loc 1 1093 5 is_stmt 1 view .LVU1354
 3485              	.LVL508:
1094:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3486              		.loc 1 1094 5 view .LVU1355
 3487              		.loc 1 1094 29 is_stmt 0 view .LVU1356
 3488 0446 FFF7FEFF 		bl	CRYP_DataOut
 3489              	.LVL509:
 3490              		.loc 1 1094 27 view .LVU1357
 3491 044a 259B     		ldr	r3, [sp, #148]
 3492 044c 9860     		str	r0, [r3, #8]
1095:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3493              		.loc 1 1095 5 is_stmt 1 view .LVU1358
 3494              	.LVL510:
1096:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3495              		.loc 1 1096 5 view .LVU1359
 3496              		.loc 1 1096 29 is_stmt 0 view .LVU1360
 3497 044e FFF7FEFF 		bl	CRYP_DataOut
 3498              	.LVL511:
 3499              		.loc 1 1096 27 view .LVU1361
 3500 0452 259B     		ldr	r3, [sp, #148]
 3501 0454 D860     		str	r0, [r3, #12]
1097:./Library/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3502              		.loc 1 1097 5 is_stmt 1 view .LVU1362
 3503              	.LVL512:
1096:./Library/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3504              		.loc 1 1096 27 is_stmt 0 view .LVU1363
 3505 0456 2E46     		mov	r6, r5
 3506              	.LVL513:
 3507              	.L76:
1098:./Library/stm32f4xx_cryp_aes.c ****   }
1099:./Library/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
1100:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 3508              		.loc 1 1100 3 is_stmt 1 view .LVU1364
 3509 0458 0020     		movs	r0, #0
 3510 045a FFF7FEFF 		bl	CRYP_Cmd
 3511              	.LVL514:
1101:./Library/stm32f4xx_cryp_aes.c **** 
1102:./Library/stm32f4xx_cryp_aes.c ****   return status;
 3512              		.loc 1 1102 3 view .LVU1365
 3513              	.L63:
ARM GAS  /tmp/ccsH6HZr.s 			page 103


1103:./Library/stm32f4xx_cryp_aes.c **** }
 3514              		.loc 1 1103 1 is_stmt 0 view .LVU1366
 3515 045e 3046     		mov	r0, r6
 3516 0460 17B0     		add	sp, sp, #92
 3517              	.LCFI11:
 3518              		.cfi_def_cfa_offset 36
 3519              		@ sp needed
 3520 0462 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 3521              		.loc 1 1103 1 view .LVU1367
 3522              		.cfi_endproc
 3523              	.LFE126:
 3525              		.section	.text.CRYP_AES_CCM,"ax",%progbits
 3526              		.align	1
 3527              		.global	CRYP_AES_CCM
 3528              		.syntax unified
 3529              		.thumb
 3530              		.thumb_func
 3532              	CRYP_AES_CCM:
 3533              	.LVL515:
 3534              	.LFB127:
1104:./Library/stm32f4xx_cryp_aes.c **** 
1105:./Library/stm32f4xx_cryp_aes.c **** /**
1106:./Library/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CCM Mode. The GCM and CCM modes
1107:./Library/stm32f4xx_cryp_aes.c ****   *         are available only on STM32F437x Devices.
1108:./Library/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
1109:./Library/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
1110:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
1111:./Library/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
1112:./Library/stm32f4xx_cryp_aes.c ****   * @param  Nonce: the nonce used for AES algorithm. It shall be unique for each processing.
1113:./Library/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
1114:./Library/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
1115:./Library/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
1116:./Library/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer in bytes, must be a multiple of 16.
1117:./Library/stm32f4xx_cryp_aes.c ****   * @param  Header: pointer to the header buffer.
1118:./Library/stm32f4xx_cryp_aes.c ****   * @param  Hlength: length of the header buffer in bytes.
1119:./Library/stm32f4xx_cryp_aes.c ****   * @param  HBuffer: pointer to temporary buffer used to append the header
1120:./Library/stm32f4xx_cryp_aes.c ****   *         HBuffer size must be equal to Hlength + 21
1121:./Library/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
1122:./Library/stm32f4xx_cryp_aes.c ****   * @param  AuthTAG: pointer to the authentication TAG buffer.
1123:./Library/stm32f4xx_cryp_aes.c ****   * @param  TAGSize: the size of the TAG (called also MAC).
1124:./Library/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
1125:./Library/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
1126:./Library/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
1127:./Library/stm32f4xx_cryp_aes.c ****   */
1128:./Library/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CCM(uint8_t Mode, 
1129:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t* Nonce, uint32_t NonceSize,
1130:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Key, uint16_t Keysize,
1131:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Input, uint32_t ILength,
1132:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Header, uint32_t HLength, uint8_t *HBuffer,
1133:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *Output,
1134:./Library/stm32f4xx_cryp_aes.c ****                          uint8_t *AuthTAG, uint32_t TAGSize)
1135:./Library/stm32f4xx_cryp_aes.c **** {
 3535              		.loc 1 1135 1 is_stmt 1 view -0
 3536              		.cfi_startproc
 3537              		@ args = 36, pretend = 0, frame = 128
 3538              		@ frame_needed = 0, uses_anonymous_args = 0
 3539              		.loc 1 1135 1 is_stmt 0 view .LVU1369
ARM GAS  /tmp/ccsH6HZr.s 			page 104


 3540 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 3541              	.LCFI12:
 3542              		.cfi_def_cfa_offset 36
 3543              		.cfi_offset 4, -36
 3544              		.cfi_offset 5, -32
 3545              		.cfi_offset 6, -28
 3546              		.cfi_offset 7, -24
 3547              		.cfi_offset 8, -20
 3548              		.cfi_offset 9, -16
 3549              		.cfi_offset 10, -12
 3550              		.cfi_offset 11, -8
 3551              		.cfi_offset 14, -4
 3552 0004 A1B0     		sub	sp, sp, #132
 3553              	.LCFI13:
 3554              		.cfi_def_cfa_offset 168
 3555 0006 0190     		str	r0, [sp, #4]
 3556 0008 1F46     		mov	r7, r3
 3557 000a BDF8A8B0 		ldrh	fp, [sp, #168]
 3558 000e DDF8B080 		ldr	r8, [sp, #176]
 3559 0012 DDF8B4E0 		ldr	lr, [sp, #180]
 3560 0016 2E9D     		ldr	r5, [sp, #184]
 3561 0018 DDF8BCC0 		ldr	ip, [sp, #188]
 3562 001c DDF8C890 		ldr	r9, [sp, #200]
1136:./Library/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 3563              		.loc 1 1136 3 is_stmt 1 view .LVU1370
1137:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 3564              		.loc 1 1137 3 view .LVU1371
1138:./Library/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 3565              		.loc 1 1138 3 view .LVU1372
1139:./Library/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 3566              		.loc 1 1139 3 view .LVU1373
 3567              		.loc 1 1139 17 is_stmt 0 view .LVU1374
 3568 0020 0023     		movs	r3, #0
 3569              	.LVL516:
 3570              		.loc 1 1139 17 view .LVU1375
 3571 0022 0F93     		str	r3, [sp, #60]
1140:./Library/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 3572              		.loc 1 1140 3 is_stmt 1 view .LVU1376
 3573              	.LVL517:
1141:./Library/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 3574              		.loc 1 1141 3 view .LVU1377
1142:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 3575              		.loc 1 1142 3 view .LVU1378
1143:./Library/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 3576              		.loc 1 1143 3 view .LVU1379
 3577              		.loc 1 1143 12 is_stmt 0 view .LVU1380
 3578 0024 2B9C     		ldr	r4, [sp, #172]
 3579              	.LVL518:
1144:./Library/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 3580              		.loc 1 1144 3 is_stmt 1 view .LVU1381
 3581              		.loc 1 1144 12 is_stmt 0 view .LVU1382
 3582 0026 DDF8C0A0 		ldr	r10, [sp, #192]
 3583              	.LVL519:
1145:./Library/stm32f4xx_cryp_aes.c ****   uint32_t headeraddr = (uint32_t)Header;
 3584              		.loc 1 1145 3 is_stmt 1 view .LVU1383
 3585              		.loc 1 1145 12 is_stmt 0 view .LVU1384
 3586 002a 7646     		mov	r6, lr
ARM GAS  /tmp/ccsH6HZr.s 			page 105


 3587              	.LVL520:
1146:./Library/stm32f4xx_cryp_aes.c ****   uint32_t tagaddr = (uint32_t)AuthTAG;
 3588              		.loc 1 1146 3 is_stmt 1 view .LVU1385
1147:./Library/stm32f4xx_cryp_aes.c ****   uint32_t headersize = HLength;
 3589              		.loc 1 1147 3 view .LVU1386
1148:./Library/stm32f4xx_cryp_aes.c ****   uint32_t loopcounter = 0;
 3590              		.loc 1 1148 3 view .LVU1387
1149:./Library/stm32f4xx_cryp_aes.c ****   uint32_t bufferidx = 0;
 3591              		.loc 1 1149 3 view .LVU1388
1150:./Library/stm32f4xx_cryp_aes.c ****   uint8_t blockb0[16] = {0};/* Block B0 */
 3592              		.loc 1 1150 3 view .LVU1389
 3593              		.loc 1 1150 11 is_stmt 0 view .LVU1390
 3594 002c 0B93     		str	r3, [sp, #44]
 3595 002e 0C93     		str	r3, [sp, #48]
 3596 0030 0D93     		str	r3, [sp, #52]
 3597 0032 0E93     		str	r3, [sp, #56]
1151:./Library/stm32f4xx_cryp_aes.c ****   uint8_t ctr[16] = {0}; /* Counter */
 3598              		.loc 1 1151 3 is_stmt 1 view .LVU1391
 3599              		.loc 1 1151 11 is_stmt 0 view .LVU1392
 3600 0034 0793     		str	r3, [sp, #28]
 3601 0036 0893     		str	r3, [sp, #32]
 3602 0038 0993     		str	r3, [sp, #36]
 3603 003a 0A93     		str	r3, [sp, #40]
1152:./Library/stm32f4xx_cryp_aes.c ****   uint32_t temptag[4] = {0}; /* temporary TAG (MAC) */
 3604              		.loc 1 1152 3 is_stmt 1 view .LVU1393
 3605              		.loc 1 1152 12 is_stmt 0 view .LVU1394
 3606 003c 0393     		str	r3, [sp, #12]
 3607 003e 0493     		str	r3, [sp, #16]
 3608 0040 0593     		str	r3, [sp, #20]
 3609 0042 0693     		str	r3, [sp, #24]
1153:./Library/stm32f4xx_cryp_aes.c ****   uint32_t ctraddr = (uint32_t)ctr;
 3610              		.loc 1 1153 3 is_stmt 1 view .LVU1395
 3611              	.LVL521:
1154:./Library/stm32f4xx_cryp_aes.c ****   uint32_t b0addr = (uint32_t)blockb0;
 3612              		.loc 1 1154 3 view .LVU1396
1155:./Library/stm32f4xx_cryp_aes.c ****   
1156:./Library/stm32f4xx_cryp_aes.c ****   /************************ Formatting the header block ***********************/
1157:./Library/stm32f4xx_cryp_aes.c ****   if(headersize != 0)
 3613              		.loc 1 1157 3 view .LVU1397
 3614              		.loc 1 1157 5 is_stmt 0 view .LVU1398
 3615 0044 75B3     		cbz	r5, .L105
1158:./Library/stm32f4xx_cryp_aes.c ****   {
1159:./Library/stm32f4xx_cryp_aes.c ****     /* Check that the associated data (or header) length is lower than 2^16 - 2^8 = 65536 - 256 = 6
1160:./Library/stm32f4xx_cryp_aes.c ****     if(headersize < 65280)
 3616              		.loc 1 1160 5 is_stmt 1 view .LVU1399
 3617              		.loc 1 1160 7 is_stmt 0 view .LVU1400
 3618 0046 B5F57F4F 		cmp	r5, #65280
 3619 004a 09D2     		bcs	.L106
1161:./Library/stm32f4xx_cryp_aes.c ****     {
1162:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize >> 8) & 0xFF);
 3620              		.loc 1 1162 7 is_stmt 1 view .LVU1401
 3621              	.LVL522:
 3622              		.loc 1 1162 30 is_stmt 0 view .LVU1402
 3623 004c C5F30723 		ubfx	r3, r5, #8, #8
 3624              		.loc 1 1162 28 view .LVU1403
 3625 0050 8CF80030 		strb	r3, [ip]
1163:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize) & 0xFF);
ARM GAS  /tmp/ccsH6HZr.s 			page 106


 3626              		.loc 1 1163 7 is_stmt 1 view .LVU1404
 3627              	.LVL523:
 3628              		.loc 1 1163 28 is_stmt 0 view .LVU1405
 3629 0054 8CF80150 		strb	r5, [ip, #1]
1164:./Library/stm32f4xx_cryp_aes.c ****       headersize += 2;
 3630              		.loc 1 1164 7 is_stmt 1 view .LVU1406
 3631              		.loc 1 1164 18 is_stmt 0 view .LVU1407
 3632 0058 0235     		adds	r5, r5, #2
 3633              	.LVL524:
1163:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize) & 0xFF);
 3634              		.loc 1 1163 24 view .LVU1408
 3635 005a 0220     		movs	r0, #2
 3636              	.LVL525:
 3637              	.L107:
1165:./Library/stm32f4xx_cryp_aes.c ****     }
1166:./Library/stm32f4xx_cryp_aes.c ****     else
1167:./Library/stm32f4xx_cryp_aes.c ****     {
1168:./Library/stm32f4xx_cryp_aes.c ****       /* header is encoded as 0xff || 0xfe || [headersize]32, i.e., six octets */
1169:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFF;
1170:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
1171:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
1172:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x00ff0000;
1173:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x0000ff00;
1174:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x000000ff;
1175:./Library/stm32f4xx_cryp_aes.c ****       headersize += 6;
1176:./Library/stm32f4xx_cryp_aes.c ****     }
1177:./Library/stm32f4xx_cryp_aes.c ****     /* Copy the header buffer in internal buffer "HBuffer" */
1178:./Library/stm32f4xx_cryp_aes.c ****     for(loopcounter = 0; loopcounter < headersize; loopcounter++)
 3638              		.loc 1 1178 5 is_stmt 1 view .LVU1409
 3639              		.loc 1 1178 21 is_stmt 0 view .LVU1410
 3640 005c 0023     		movs	r3, #0
 3641              		.loc 1 1178 5 view .LVU1411
 3642 005e 17E0     		b	.L108
 3643              	.LVL526:
 3644              	.L106:
1169:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
 3645              		.loc 1 1169 7 is_stmt 1 view .LVU1412
1169:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
 3646              		.loc 1 1169 28 is_stmt 0 view .LVU1413
 3647 0060 FF23     		movs	r3, #255
 3648 0062 8CF80030 		strb	r3, [ip]
1170:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
 3649              		.loc 1 1170 7 is_stmt 1 view .LVU1414
 3650              	.LVL527:
1170:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
 3651              		.loc 1 1170 28 is_stmt 0 view .LVU1415
 3652 0066 FE23     		movs	r3, #254
 3653 0068 8CF80130 		strb	r3, [ip, #1]
1171:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x00ff0000;
 3654              		.loc 1 1171 7 is_stmt 1 view .LVU1416
 3655              	.LVL528:
1171:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x00ff0000;
 3656              		.loc 1 1171 28 is_stmt 0 view .LVU1417
 3657 006c 0023     		movs	r3, #0
 3658 006e 8CF80230 		strb	r3, [ip, #2]
1172:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x0000ff00;
 3659              		.loc 1 1172 7 is_stmt 1 view .LVU1418
ARM GAS  /tmp/ccsH6HZr.s 			page 107


 3660              	.LVL529:
1172:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x0000ff00;
 3661              		.loc 1 1172 28 is_stmt 0 view .LVU1419
 3662 0072 8CF80330 		strb	r3, [ip, #3]
1173:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x000000ff;
 3663              		.loc 1 1173 7 is_stmt 1 view .LVU1420
 3664              	.LVL530:
1173:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x000000ff;
 3665              		.loc 1 1173 28 is_stmt 0 view .LVU1421
 3666 0076 8CF80430 		strb	r3, [ip, #4]
1174:./Library/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3667              		.loc 1 1174 7 is_stmt 1 view .LVU1422
 3668              	.LVL531:
1174:./Library/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3669              		.loc 1 1174 28 is_stmt 0 view .LVU1423
 3670 007a 8CF80550 		strb	r5, [ip, #5]
1175:./Library/stm32f4xx_cryp_aes.c ****     }
 3671              		.loc 1 1175 7 is_stmt 1 view .LVU1424
1175:./Library/stm32f4xx_cryp_aes.c ****     }
 3672              		.loc 1 1175 18 is_stmt 0 view .LVU1425
 3673 007e 0635     		adds	r5, r5, #6
 3674              	.LVL532:
1174:./Library/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3675              		.loc 1 1174 24 view .LVU1426
 3676 0080 0620     		movs	r0, #6
 3677              	.LVL533:
1174:./Library/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3678              		.loc 1 1174 24 view .LVU1427
 3679 0082 EBE7     		b	.L107
 3680              	.LVL534:
 3681              	.L109:
1179:./Library/stm32f4xx_cryp_aes.c ****     {
1180:./Library/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = Header[loopcounter];
 3682              		.loc 1 1180 7 is_stmt 1 discriminator 3 view .LVU1428
 3683              		.loc 1 1180 36 is_stmt 0 discriminator 3 view .LVU1429
 3684 0084 1EF80360 		ldrb	r6, [lr, r3]	@ zero_extendqisi2
 3685              		.loc 1 1180 28 discriminator 3 view .LVU1430
 3686 0088 0CF80060 		strb	r6, [ip, r0]
1178:./Library/stm32f4xx_cryp_aes.c ****     {
 3687              		.loc 1 1178 63 is_stmt 1 discriminator 3 view .LVU1431
 3688 008c 0133     		adds	r3, r3, #1
 3689              	.LVL535:
 3690              		.loc 1 1180 24 is_stmt 0 discriminator 3 view .LVU1432
 3691 008e 0130     		adds	r0, r0, #1
 3692              	.LVL536:
 3693              	.L108:
1178:./Library/stm32f4xx_cryp_aes.c ****     {
 3694              		.loc 1 1178 38 is_stmt 1 discriminator 1 view .LVU1433
 3695 0090 9D42     		cmp	r5, r3
 3696 0092 F7D8     		bhi	.L109
1181:./Library/stm32f4xx_cryp_aes.c ****     }
1182:./Library/stm32f4xx_cryp_aes.c ****     /* Check if the header size is modulo 16 */
1183:./Library/stm32f4xx_cryp_aes.c ****     if ((headersize % 16) != 0)
 3697              		.loc 1 1183 5 view .LVU1434
 3698              		.loc 1 1183 8 is_stmt 0 view .LVU1435
 3699 0094 15F00F0F 		tst	r5, #15
 3700 0098 26D1     		bne	.L155
ARM GAS  /tmp/ccsH6HZr.s 			page 108


 3701              	.LVL537:
 3702              	.L111:
1184:./Library/stm32f4xx_cryp_aes.c ****     {
1185:./Library/stm32f4xx_cryp_aes.c ****       /* Padd the header buffer with 0s till the HBuffer length is modulo 16 */
1186:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = headersize; loopcounter <= ((headersize/16) + 1) * 16; loopcounter++)
1187:./Library/stm32f4xx_cryp_aes.c ****       {
1188:./Library/stm32f4xx_cryp_aes.c ****         HBuffer[loopcounter] = 0;
1189:./Library/stm32f4xx_cryp_aes.c ****       }
1190:./Library/stm32f4xx_cryp_aes.c ****       /* Set the header size to modulo 16 */
1191:./Library/stm32f4xx_cryp_aes.c ****       headersize = ((headersize/16) + 1) * 16;
1192:./Library/stm32f4xx_cryp_aes.c ****     }
1193:./Library/stm32f4xx_cryp_aes.c ****     /* set the pointer headeraddr to HBuffer */
1194:./Library/stm32f4xx_cryp_aes.c ****     headeraddr = (uint32_t)HBuffer;
 3703              		.loc 1 1194 5 is_stmt 1 view .LVU1436
 3704              		.loc 1 1194 16 is_stmt 0 view .LVU1437
 3705 009a 6646     		mov	r6, ip
 3706              	.LVL538:
1195:./Library/stm32f4xx_cryp_aes.c ****   }
1196:./Library/stm32f4xx_cryp_aes.c ****   /************************* Formatting the block B0 **************************/
1197:./Library/stm32f4xx_cryp_aes.c ****   if(headersize != 0)
 3707              		.loc 1 1197 3 is_stmt 1 view .LVU1438
 3708              		.loc 1 1197 5 is_stmt 0 view .LVU1439
 3709 009c 15B1     		cbz	r5, .L105
1198:./Library/stm32f4xx_cryp_aes.c ****   {
1199:./Library/stm32f4xx_cryp_aes.c ****     blockb0[0] = 0x40;
 3710              		.loc 1 1199 5 is_stmt 1 view .LVU1440
 3711              		.loc 1 1199 16 is_stmt 0 view .LVU1441
 3712 009e 4023     		movs	r3, #64
 3713 00a0 8DF82C30 		strb	r3, [sp, #44]
 3714              	.LVL539:
 3715              	.L105:
1200:./Library/stm32f4xx_cryp_aes.c ****   }
1201:./Library/stm32f4xx_cryp_aes.c ****   /* Flags byte */
1202:./Library/stm32f4xx_cryp_aes.c ****   blockb0[0] |= 0u | (((( (uint8_t) TAGSize - 2) / 2) & 0x07 ) << 3 ) | ( ( (uint8_t) (15 - NonceSi
 3716              		.loc 1 1202 3 is_stmt 1 view .LVU1442
 3717              		.loc 1 1202 10 is_stmt 0 view .LVU1443
 3718 00a4 9DF82C00 		ldrb	r0, [sp, #44]	@ zero_extendqisi2
 3719              		.loc 1 1202 27 view .LVU1444
 3720 00a8 5FFA89F3 		uxtb	r3, r9
 3721              		.loc 1 1202 45 view .LVU1445
 3722 00ac 023B     		subs	r3, r3, #2
 3723              		.loc 1 1202 50 view .LVU1446
 3724 00ae 03EBD373 		add	r3, r3, r3, lsr #31
 3725 00b2 5B10     		asrs	r3, r3, #1
 3726              		.loc 1 1202 64 view .LVU1447
 3727 00b4 DB00     		lsls	r3, r3, #3
 3728              		.loc 1 1202 20 view .LVU1448
 3729 00b6 03F03803 		and	r3, r3, #56
 3730              		.loc 1 1202 104 view .LVU1449
 3731 00ba C2F10E0C 		rsb	ip, r2, #14
 3732              		.loc 1 1202 109 view .LVU1450
 3733 00be 0CF0070C 		and	ip, ip, #7
 3734              		.loc 1 1202 71 view .LVU1451
 3735 00c2 43EA0C03 		orr	r3, r3, ip
 3736              		.loc 1 1202 14 view .LVU1452
 3737 00c6 1843     		orrs	r0, r0, r3
 3738 00c8 8DF82C00 		strb	r0, [sp, #44]
ARM GAS  /tmp/ccsH6HZr.s 			page 109


1203:./Library/stm32f4xx_cryp_aes.c ****   
1204:./Library/stm32f4xx_cryp_aes.c ****   for (loopcounter = 0; loopcounter < NonceSize; loopcounter++)
 3739              		.loc 1 1204 3 is_stmt 1 view .LVU1453
 3740              	.LVL540:
 3741              		.loc 1 1204 20 is_stmt 0 view .LVU1454
 3742 00cc 0023     		movs	r3, #0
 3743              		.loc 1 1204 3 view .LVU1455
 3744 00ce 16E0     		b	.L113
 3745              	.LVL541:
 3746              	.L112:
1188:./Library/stm32f4xx_cryp_aes.c ****       }
 3747              		.loc 1 1188 9 is_stmt 1 discriminator 3 view .LVU1456
1188:./Library/stm32f4xx_cryp_aes.c ****       }
 3748              		.loc 1 1188 30 is_stmt 0 discriminator 3 view .LVU1457
 3749 00d0 0023     		movs	r3, #0
 3750 00d2 0CF80030 		strb	r3, [ip, r0]
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3751              		.loc 1 1186 91 is_stmt 1 discriminator 3 view .LVU1458
 3752 00d6 0130     		adds	r0, r0, #1
 3753              	.LVL542:
 3754              	.L110:
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3755              		.loc 1 1186 49 discriminator 1 view .LVU1459
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3756              		.loc 1 1186 64 is_stmt 0 discriminator 1 view .LVU1460
 3757 00d8 2B09     		lsrs	r3, r5, #4
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3758              		.loc 1 1186 69 discriminator 1 view .LVU1461
 3759 00da 0133     		adds	r3, r3, #1
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3760              		.loc 1 1186 74 discriminator 1 view .LVU1462
 3761 00dc 1E01     		lsls	r6, r3, #4
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3762              		.loc 1 1186 49 discriminator 1 view .LVU1463
 3763 00de B0EB031F 		cmp	r0, r3, lsl #4
 3764 00e2 F5D9     		bls	.L112
1191:./Library/stm32f4xx_cryp_aes.c ****     }
 3765              		.loc 1 1191 18 view .LVU1464
 3766 00e4 3546     		mov	r5, r6
 3767              	.LVL543:
1191:./Library/stm32f4xx_cryp_aes.c ****     }
 3768              		.loc 1 1191 18 view .LVU1465
 3769 00e6 D8E7     		b	.L111
 3770              	.LVL544:
 3771              	.L155:
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3772              		.loc 1 1186 23 view .LVU1466
 3773 00e8 2846     		mov	r0, r5
 3774              	.LVL545:
1186:./Library/stm32f4xx_cryp_aes.c ****       {
 3775              		.loc 1 1186 23 view .LVU1467
 3776 00ea F5E7     		b	.L110
 3777              	.LVL546:
 3778              	.L114:
1205:./Library/stm32f4xx_cryp_aes.c ****   {
1206:./Library/stm32f4xx_cryp_aes.c ****     blockb0[loopcounter+1] = Nonce[loopcounter];
 3779              		.loc 1 1206 5 is_stmt 1 discriminator 3 view .LVU1468
ARM GAS  /tmp/ccsH6HZr.s 			page 110


 3780              		.loc 1 1206 35 is_stmt 0 discriminator 3 view .LVU1469
 3781 00ec C818     		adds	r0, r1, r3
 3782              		.loc 1 1206 24 discriminator 3 view .LVU1470
 3783 00ee 0133     		adds	r3, r3, #1
 3784              	.LVL547:
 3785              		.loc 1 1206 35 discriminator 3 view .LVU1471
 3786 00f0 90F800C0 		ldrb	ip, [r0]	@ zero_extendqisi2
 3787              		.loc 1 1206 28 discriminator 3 view .LVU1472
 3788 00f4 03F18000 		add	r0, r3, #128
 3789 00f8 6844     		add	r0, sp, r0
 3790 00fa 00F854CC 		strb	ip, [r0, #-84]
1204:./Library/stm32f4xx_cryp_aes.c ****   {
 3791              		.loc 1 1204 61 is_stmt 1 discriminator 3 view .LVU1473
 3792              	.LVL548:
 3793              	.L113:
1204:./Library/stm32f4xx_cryp_aes.c ****   {
 3794              		.loc 1 1204 37 discriminator 1 view .LVU1474
 3795 00fe 9342     		cmp	r3, r2
 3796 0100 F4D3     		bcc	.L114
 3797 0102 06E0     		b	.L115
 3798              	.LVL549:
 3799              	.L116:
1207:./Library/stm32f4xx_cryp_aes.c ****   }
1208:./Library/stm32f4xx_cryp_aes.c ****   for ( ; loopcounter < 13; loopcounter++)
1209:./Library/stm32f4xx_cryp_aes.c ****   {
1210:./Library/stm32f4xx_cryp_aes.c ****     blockb0[loopcounter+1] = 0;
 3800              		.loc 1 1210 5 discriminator 2 view .LVU1475
 3801              		.loc 1 1210 24 is_stmt 0 discriminator 2 view .LVU1476
 3802 0104 0133     		adds	r3, r3, #1
 3803              	.LVL550:
 3804              		.loc 1 1210 28 discriminator 2 view .LVU1477
 3805 0106 03F18001 		add	r1, r3, #128
 3806 010a 6944     		add	r1, sp, r1
 3807 010c 0020     		movs	r0, #0
 3808 010e 01F8540C 		strb	r0, [r1, #-84]
1208:./Library/stm32f4xx_cryp_aes.c ****   {
 3809              		.loc 1 1208 40 is_stmt 1 discriminator 2 view .LVU1478
 3810              	.LVL551:
 3811              	.L115:
1208:./Library/stm32f4xx_cryp_aes.c ****   {
 3812              		.loc 1 1208 23 discriminator 1 view .LVU1479
 3813 0112 0C2B     		cmp	r3, #12
 3814 0114 F6D9     		bls	.L116
1211:./Library/stm32f4xx_cryp_aes.c ****   }
1212:./Library/stm32f4xx_cryp_aes.c ****   
1213:./Library/stm32f4xx_cryp_aes.c ****   blockb0[14] = ((ILength >> 8) & 0xFF);
 3815              		.loc 1 1213 3 view .LVU1480
 3816              		.loc 1 1213 27 is_stmt 0 view .LVU1481
 3817 0116 4FEA1823 		lsr	r3, r8, #8
 3818              	.LVL552:
 3819              		.loc 1 1213 15 view .LVU1482
 3820 011a 8DF83A30 		strb	r3, [sp, #58]
1214:./Library/stm32f4xx_cryp_aes.c ****   blockb0[15] = (ILength & 0xFF);
 3821              		.loc 1 1214 3 is_stmt 1 view .LVU1483
 3822              		.loc 1 1214 15 is_stmt 0 view .LVU1484
 3823 011e 8DF83B80 		strb	r8, [sp, #59]
1215:./Library/stm32f4xx_cryp_aes.c ****   
ARM GAS  /tmp/ccsH6HZr.s 			page 111


1216:./Library/stm32f4xx_cryp_aes.c ****   /************************* Formatting the initial counter *******************/
1217:./Library/stm32f4xx_cryp_aes.c ****   /* Byte 0:
1218:./Library/stm32f4xx_cryp_aes.c ****      Bits 7 and 6 are reserved and shall be set to 0
1219:./Library/stm32f4xx_cryp_aes.c ****      Bits 3, 4, and 5 shall also be set to 0, to ensure that all the counter blocks
1220:./Library/stm32f4xx_cryp_aes.c ****      are distinct from B0
1221:./Library/stm32f4xx_cryp_aes.c ****      Bits 0, 1, and 2 contain the same encoding of q as in B0
1222:./Library/stm32f4xx_cryp_aes.c ****   */
1223:./Library/stm32f4xx_cryp_aes.c ****   ctr[0] = blockb0[0] & 0x07;
 3824              		.loc 1 1223 3 is_stmt 1 view .LVU1485
 3825              		.loc 1 1223 19 is_stmt 0 view .LVU1486
 3826 0122 9DF82C30 		ldrb	r3, [sp, #44]	@ zero_extendqisi2
 3827              		.loc 1 1223 23 view .LVU1487
 3828 0126 03F00703 		and	r3, r3, #7
 3829              		.loc 1 1223 10 view .LVU1488
 3830 012a 8DF81C30 		strb	r3, [sp, #28]
1224:./Library/stm32f4xx_cryp_aes.c ****   /* byte 1 to NonceSize is the IV (Nonce) */
1225:./Library/stm32f4xx_cryp_aes.c ****   for(loopcounter = 1; loopcounter < NonceSize + 1; loopcounter++)
 3831              		.loc 1 1225 3 is_stmt 1 view .LVU1489
 3832              	.LVL553:
 3833              		.loc 1 1225 19 is_stmt 0 view .LVU1490
 3834 012e 0123     		movs	r3, #1
 3835              		.loc 1 1225 3 view .LVU1491
 3836 0130 07E0     		b	.L117
 3837              	.LVL554:
 3838              	.L118:
1226:./Library/stm32f4xx_cryp_aes.c ****   {
1227:./Library/stm32f4xx_cryp_aes.c ****     ctr[loopcounter] = blockb0[loopcounter];
 3839              		.loc 1 1227 5 is_stmt 1 discriminator 3 view .LVU1492
 3840              		.loc 1 1227 31 is_stmt 0 discriminator 3 view .LVU1493
 3841 0132 03F18001 		add	r1, r3, #128
 3842 0136 6944     		add	r1, sp, r1
 3843 0138 11F8540C 		ldrb	r0, [r1, #-84]	@ zero_extendqisi2
 3844              		.loc 1 1227 22 discriminator 3 view .LVU1494
 3845 013c 01F8640C 		strb	r0, [r1, #-100]
1225:./Library/stm32f4xx_cryp_aes.c ****   {
 3846              		.loc 1 1225 64 is_stmt 1 discriminator 3 view .LVU1495
 3847 0140 0133     		adds	r3, r3, #1
 3848              	.LVL555:
 3849              	.L117:
1225:./Library/stm32f4xx_cryp_aes.c ****   {
 3850              		.loc 1 1225 36 discriminator 1 view .LVU1496
1225:./Library/stm32f4xx_cryp_aes.c ****   {
 3851              		.loc 1 1225 48 is_stmt 0 discriminator 1 view .LVU1497
 3852 0142 511C     		adds	r1, r2, #1
1225:./Library/stm32f4xx_cryp_aes.c ****   {
 3853              		.loc 1 1225 36 discriminator 1 view .LVU1498
 3854 0144 9942     		cmp	r1, r3
 3855 0146 F4D8     		bhi	.L118
1228:./Library/stm32f4xx_cryp_aes.c ****   }
1229:./Library/stm32f4xx_cryp_aes.c ****   /* Set the LSB to 1 */
1230:./Library/stm32f4xx_cryp_aes.c ****   ctr[15] |= 0x01;
 3856              		.loc 1 1230 3 is_stmt 1 view .LVU1499
 3857              		.loc 1 1230 6 is_stmt 0 view .LVU1500
 3858 0148 9DF82B30 		ldrb	r3, [sp, #43]	@ zero_extendqisi2
 3859              	.LVL556:
 3860              		.loc 1 1230 11 view .LVU1501
 3861 014c 43F00103 		orr	r3, r3, #1
ARM GAS  /tmp/ccsH6HZr.s 			page 112


 3862 0150 8DF82B30 		strb	r3, [sp, #43]
1231:./Library/stm32f4xx_cryp_aes.c ****   
1232:./Library/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
1233:./Library/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 3863              		.loc 1 1233 3 is_stmt 1 view .LVU1502
 3864 0154 14A8     		add	r0, sp, #80
 3865 0156 FFF7FEFF 		bl	CRYP_KeyStructInit
 3866              	.LVL557:
1234:./Library/stm32f4xx_cryp_aes.c ****   
1235:./Library/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 3867              		.loc 1 1235 3 view .LVU1503
 3868 015a BBF1C00F 		cmp	fp, #192
 3869 015e 62D0     		beq	.L119
 3870 0160 BBF5807F 		cmp	fp, #256
 3871 0164 75D0     		beq	.L120
 3872 0166 BBF1800F 		cmp	fp, #128
 3873 016a 4DD0     		beq	.L164
 3874              	.LVL558:
 3875              	.L121:
1236:./Library/stm32f4xx_cryp_aes.c ****   {
1237:./Library/stm32f4xx_cryp_aes.c ****     case 128:
1238:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
1239:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1240:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1241:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1242:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1243:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1244:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1245:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1246:./Library/stm32f4xx_cryp_aes.c ****     break;
1247:./Library/stm32f4xx_cryp_aes.c ****     case 192:
1248:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
1249:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
1250:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1251:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
1252:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1253:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1254:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1255:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1256:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1257:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1258:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1259:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1260:./Library/stm32f4xx_cryp_aes.c ****     break;
1261:./Library/stm32f4xx_cryp_aes.c ****     case 256:
1262:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
1263:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
1264:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1265:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
1266:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1267:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
1268:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1269:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
1270:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1271:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1272:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1273:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
ARM GAS  /tmp/ccsH6HZr.s 			page 113


1274:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1275:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1276:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1277:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1278:./Library/stm32f4xx_cryp_aes.c ****     break;
1279:./Library/stm32f4xx_cryp_aes.c ****     default:
1280:./Library/stm32f4xx_cryp_aes.c ****     break;
1281:./Library/stm32f4xx_cryp_aes.c ****   }
1282:./Library/stm32f4xx_cryp_aes.c ****   
1283:./Library/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
1284:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = (__REV(*(uint32_t*)(ctraddr)));
 3876              		.loc 1 1284 3 view .LVU1504
 3877              		.loc 1 1284 44 is_stmt 0 view .LVU1505
 3878 016c 079B     		ldr	r3, [sp, #28]
 3879              	.LVL559:
 3880              	.LBB414:
 3881              	.LBI414:
 495:./CORE/core_cmInstr.h **** {
 3882              		.loc 2 495 57 is_stmt 1 view .LVU1506
 3883              	.LBB415:
 3884              		.loc 2 498 3 view .LVU1507
 3885              		.loc 2 498 10 is_stmt 0 view .LVU1508
 3886 016e 1BBA     		rev	r3, r3
 3887              	.LVL560:
 3888              		.loc 2 498 10 view .LVU1509
 3889              	.LBE415:
 3890              	.LBE414:
 3891              		.loc 1 1284 41 view .LVU1510
 3892 0170 1093     		str	r3, [sp, #64]
1285:./Library/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
 3893              		.loc 1 1285 3 is_stmt 1 view .LVU1511
 3894              	.LVL561:
1286:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= (__REV(*(uint32_t*)(ctraddr)));
 3895              		.loc 1 1286 3 view .LVU1512
 3896              		.loc 1 1286 44 is_stmt 0 view .LVU1513
 3897 0172 089B     		ldr	r3, [sp, #32]
 3898              	.LVL562:
 3899              	.LBB416:
 3900              	.LBI416:
 495:./CORE/core_cmInstr.h **** {
 3901              		.loc 2 495 57 is_stmt 1 view .LVU1514
 3902              	.LBB417:
 3903              		.loc 2 498 3 view .LVU1515
 3904              		.loc 2 498 10 is_stmt 0 view .LVU1516
 3905 0174 1BBA     		rev	r3, r3
 3906              	.LVL563:
 3907              		.loc 2 498 10 view .LVU1517
 3908              	.LBE417:
 3909              	.LBE416:
 3910              		.loc 1 1286 41 view .LVU1518
 3911 0176 1193     		str	r3, [sp, #68]
1287:./Library/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
 3912              		.loc 1 1287 3 is_stmt 1 view .LVU1519
 3913              	.LVL564:
1288:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = (__REV(*(uint32_t*)(ctraddr)));
 3914              		.loc 1 1288 3 view .LVU1520
 3915              		.loc 1 1288 44 is_stmt 0 view .LVU1521
ARM GAS  /tmp/ccsH6HZr.s 			page 114


 3916 0178 099B     		ldr	r3, [sp, #36]
 3917              	.LVL565:
 3918              	.LBB418:
 3919              	.LBI418:
 495:./CORE/core_cmInstr.h **** {
 3920              		.loc 2 495 57 is_stmt 1 view .LVU1522
 3921              	.LBB419:
 3922              		.loc 2 498 3 view .LVU1523
 3923              		.loc 2 498 10 is_stmt 0 view .LVU1524
 3924 017a 1BBA     		rev	r3, r3
 3925              	.LVL566:
 3926              		.loc 2 498 10 view .LVU1525
 3927              	.LBE419:
 3928              	.LBE418:
 3929              		.loc 1 1288 41 view .LVU1526
 3930 017c 1293     		str	r3, [sp, #72]
1289:./Library/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
 3931              		.loc 1 1289 3 is_stmt 1 view .LVU1527
 3932              	.LVL567:
1290:./Library/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= (__REV(*(uint32_t*)(ctraddr)));
 3933              		.loc 1 1290 3 view .LVU1528
 3934              		.loc 1 1290 44 is_stmt 0 view .LVU1529
 3935 017e 0A9B     		ldr	r3, [sp, #40]
 3936              	.LVL568:
 3937              	.LBB420:
 3938              	.LBI420:
 495:./CORE/core_cmInstr.h **** {
 3939              		.loc 2 495 57 is_stmt 1 view .LVU1530
 3940              	.LBB421:
 3941              		.loc 2 498 3 view .LVU1531
 3942              		.loc 2 498 10 is_stmt 0 view .LVU1532
 3943 0180 1BBA     		rev	r3, r3
 3944              	.LVL569:
 3945              		.loc 2 498 10 view .LVU1533
 3946              	.LBE421:
 3947              	.LBE420:
 3948              		.loc 1 1290 41 view .LVU1534
 3949 0182 1393     		str	r3, [sp, #76]
1291:./Library/stm32f4xx_cryp_aes.c ****   
1292:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
1293:./Library/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_ENCRYPT) /* AES encryption */
 3950              		.loc 1 1293 3 is_stmt 1 view .LVU1535
 3951              		.loc 1 1293 5 is_stmt 0 view .LVU1536
 3952 0184 019B     		ldr	r3, [sp, #4]
 3953 0186 012B     		cmp	r3, #1
 3954 0188 7FD0     		beq	.L165
1294:./Library/stm32f4xx_cryp_aes.c ****   {
1295:./Library/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
1296:./Library/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
1297:./Library/stm32f4xx_cryp_aes.c ****     
1298:./Library/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
1299:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
1300:./Library/stm32f4xx_cryp_aes.c ****     
1301:./Library/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
1302:./Library/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
1303:./Library/stm32f4xx_cryp_aes.c ****     
1304:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
ARM GAS  /tmp/ccsH6HZr.s 			page 115


1305:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
1306:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
1307:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
1308:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
1309:./Library/stm32f4xx_cryp_aes.c ****     
1310:./Library/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
1311:./Library/stm32f4xx_cryp_aes.c ****     /* Select init phase */
1312:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
1313:./Library/stm32f4xx_cryp_aes.c ****     
1314:./Library/stm32f4xx_cryp_aes.c ****     b0addr = (uint32_t)blockb0;
1315:./Library/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
1316:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1317:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1318:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1319:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1320:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1321:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1322:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1323:./Library/stm32f4xx_cryp_aes.c ****     
1324:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1325:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
1326:./Library/stm32f4xx_cryp_aes.c ****     
1327:./Library/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
1328:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
1329:./Library/stm32f4xx_cryp_aes.c ****     {
1330:./Library/stm32f4xx_cryp_aes.c ****     }
1331:./Library/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
1332:./Library/stm32f4xx_cryp_aes.c ****     if(headersize != 0)
1333:./Library/stm32f4xx_cryp_aes.c ****     {
1334:./Library/stm32f4xx_cryp_aes.c ****       /* Select header phase */
1335:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
1336:./Library/stm32f4xx_cryp_aes.c ****       
1337:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1338:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
1339:./Library/stm32f4xx_cryp_aes.c ****       
1340:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
1341:./Library/stm32f4xx_cryp_aes.c ****       {
1342:./Library/stm32f4xx_cryp_aes.c ****          /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1343:./Library/stm32f4xx_cryp_aes.c ****             the CRYP peripheral (please check the device sales type. */
1344:./Library/stm32f4xx_cryp_aes.c ****          return(ERROR);
1345:./Library/stm32f4xx_cryp_aes.c ****       }
1346:./Library/stm32f4xx_cryp_aes.c ****       
1347:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < headersize); loopcounter+=16)
1348:./Library/stm32f4xx_cryp_aes.c ****       {
1349:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1350:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1351:./Library/stm32f4xx_cryp_aes.c ****         {
1352:./Library/stm32f4xx_cryp_aes.c ****         }
1353:./Library/stm32f4xx_cryp_aes.c ****         
1354:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1355:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1356:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1357:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1358:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1359:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1360:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1361:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
ARM GAS  /tmp/ccsH6HZr.s 			page 116


1362:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1363:./Library/stm32f4xx_cryp_aes.c ****       }
1364:./Library/stm32f4xx_cryp_aes.c ****       
1365:./Library/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
1366:./Library/stm32f4xx_cryp_aes.c ****       counter = 0;
1367:./Library/stm32f4xx_cryp_aes.c ****       do
1368:./Library/stm32f4xx_cryp_aes.c ****       {
1369:./Library/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1370:./Library/stm32f4xx_cryp_aes.c ****         counter++;
1371:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1372:./Library/stm32f4xx_cryp_aes.c **** 
1373:./Library/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
1374:./Library/stm32f4xx_cryp_aes.c ****       {
1375:./Library/stm32f4xx_cryp_aes.c ****         status = ERROR;
1376:./Library/stm32f4xx_cryp_aes.c ****       }
1377:./Library/stm32f4xx_cryp_aes.c ****     }
1378:./Library/stm32f4xx_cryp_aes.c ****     
1379:./Library/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1380:./Library/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
1381:./Library/stm32f4xx_cryp_aes.c ****     {
1382:./Library/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1383:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
1384:./Library/stm32f4xx_cryp_aes.c ****       
1385:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1386:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
1387:./Library/stm32f4xx_cryp_aes.c ****       
1388:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
1389:./Library/stm32f4xx_cryp_aes.c ****       {
1390:./Library/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1391:./Library/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1392:./Library/stm32f4xx_cryp_aes.c ****         return(ERROR);
1393:./Library/stm32f4xx_cryp_aes.c ****       }
1394:./Library/stm32f4xx_cryp_aes.c ****       
1395:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
1396:./Library/stm32f4xx_cryp_aes.c ****       {
1397:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1398:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1399:./Library/stm32f4xx_cryp_aes.c ****         {
1400:./Library/stm32f4xx_cryp_aes.c ****         }
1401:./Library/stm32f4xx_cryp_aes.c ****         
1402:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1403:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1404:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1405:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1406:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1407:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1408:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1409:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1410:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1411:./Library/stm32f4xx_cryp_aes.c ****         
1412:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1413:./Library/stm32f4xx_cryp_aes.c ****         counter = 0;
1414:./Library/stm32f4xx_cryp_aes.c ****         do
1415:./Library/stm32f4xx_cryp_aes.c ****         {
1416:./Library/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1417:./Library/stm32f4xx_cryp_aes.c ****           counter++;
1418:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
ARM GAS  /tmp/ccsH6HZr.s 			page 117


1419:./Library/stm32f4xx_cryp_aes.c **** 
1420:./Library/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
1421:./Library/stm32f4xx_cryp_aes.c ****         {
1422:./Library/stm32f4xx_cryp_aes.c ****           status = ERROR;
1423:./Library/stm32f4xx_cryp_aes.c ****         }
1424:./Library/stm32f4xx_cryp_aes.c ****         else
1425:./Library/stm32f4xx_cryp_aes.c ****         {
1426:./Library/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1427:./Library/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1428:./Library/stm32f4xx_cryp_aes.c ****           {
1429:./Library/stm32f4xx_cryp_aes.c ****           }
1430:./Library/stm32f4xx_cryp_aes.c ****           
1431:./Library/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1432:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1433:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1434:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1435:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1436:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1437:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1438:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1439:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1440:./Library/stm32f4xx_cryp_aes.c ****         }
1441:./Library/stm32f4xx_cryp_aes.c ****       }
1442:./Library/stm32f4xx_cryp_aes.c ****     }
1443:./Library/stm32f4xx_cryp_aes.c ****     
1444:./Library/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1445:./Library/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1446:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
1447:./Library/stm32f4xx_cryp_aes.c ****     
1448:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1449:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
1450:./Library/stm32f4xx_cryp_aes.c ****     
1451:./Library/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
1452:./Library/stm32f4xx_cryp_aes.c ****     {
1453:./Library/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1454:./Library/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1455:./Library/stm32f4xx_cryp_aes.c ****       return(ERROR);
1456:./Library/stm32f4xx_cryp_aes.c ****     }
1457:./Library/stm32f4xx_cryp_aes.c ****     
1458:./Library/stm32f4xx_cryp_aes.c ****     ctraddr = (uint32_t)ctr;
1459:./Library/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
1460:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1461:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1462:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1463:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1464:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1465:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1466:./Library/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
1467:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr) & 0xfeffffff);
1468:./Library/stm32f4xx_cryp_aes.c ****     
1469:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1470:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1471:./Library/stm32f4xx_cryp_aes.c ****     {
1472:./Library/stm32f4xx_cryp_aes.c ****     }
1473:./Library/stm32f4xx_cryp_aes.c ****     
1474:./Library/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
1475:./Library/stm32f4xx_cryp_aes.c ****     temptag[0] = CRYP_DataOut();
ARM GAS  /tmp/ccsH6HZr.s 			page 118


1476:./Library/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
1477:./Library/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
1478:./Library/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
1479:./Library/stm32f4xx_cryp_aes.c ****   }
1480:./Library/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
1481:./Library/stm32f4xx_cryp_aes.c ****   else /* AES decryption */
1482:./Library/stm32f4xx_cryp_aes.c ****   {
1483:./Library/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
1484:./Library/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 3955              		.loc 1 1484 5 is_stmt 1 view .LVU1537
 3956 018a FFF7FEFF 		bl	CRYP_FIFOFlush
 3957              	.LVL570:
1485:./Library/stm32f4xx_cryp_aes.c ****     
1486:./Library/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
1487:./Library/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 3958              		.loc 1 1487 5 view .LVU1538
 3959 018e 14A8     		add	r0, sp, #80
 3960 0190 FFF7FEFF 		bl	CRYP_KeyInit
 3961              	.LVL571:
1488:./Library/stm32f4xx_cryp_aes.c ****     
1489:./Library/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
1490:./Library/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 3962              		.loc 1 1490 5 view .LVU1539
 3963 0194 10A8     		add	r0, sp, #64
 3964 0196 FFF7FEFF 		bl	CRYP_IVInit
 3965              	.LVL572:
1491:./Library/stm32f4xx_cryp_aes.c ****     
1492:./Library/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
1493:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 3966              		.loc 1 1493 5 view .LVU1540
 3967              		.loc 1 1493 41 is_stmt 0 view .LVU1541
 3968 019a 0423     		movs	r3, #4
 3969 019c 1C93     		str	r3, [sp, #112]
1494:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 3970              		.loc 1 1494 5 is_stmt 1 view .LVU1542
 3971              		.loc 1 1494 42 is_stmt 0 view .LVU1543
 3972 019e 4FF00813 		mov	r3, #524296
 3973 01a2 1D93     		str	r3, [sp, #116]
1495:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 3974              		.loc 1 1495 5 is_stmt 1 view .LVU1544
 3975              		.loc 1 1495 42 is_stmt 0 view .LVU1545
 3976 01a4 8023     		movs	r3, #128
 3977 01a6 1E93     		str	r3, [sp, #120]
1496:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 3978              		.loc 1 1496 5 is_stmt 1 view .LVU1546
 3979 01a8 1CA8     		add	r0, sp, #112
 3980 01aa FFF7FEFF 		bl	CRYP_Init
 3981              	.LVL573:
1497:./Library/stm32f4xx_cryp_aes.c ****     
1498:./Library/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
1499:./Library/stm32f4xx_cryp_aes.c ****     /* Select init phase */
1500:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 3982              		.loc 1 1500 5 view .LVU1547
 3983 01ae 0020     		movs	r0, #0
 3984 01b0 FFF7FEFF 		bl	CRYP_PhaseConfig
 3985              	.LVL574:
1501:./Library/stm32f4xx_cryp_aes.c ****     
ARM GAS  /tmp/ccsH6HZr.s 			page 119


1502:./Library/stm32f4xx_cryp_aes.c ****     b0addr = (uint32_t)blockb0;
 3986              		.loc 1 1502 5 view .LVU1548
1503:./Library/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
1504:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 3987              		.loc 1 1504 5 view .LVU1549
 3988 01b4 0B98     		ldr	r0, [sp, #44]
 3989 01b6 FFF7FEFF 		bl	CRYP_DataIn
 3990              	.LVL575:
1505:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 3991              		.loc 1 1505 5 view .LVU1550
1506:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 3992              		.loc 1 1506 5 view .LVU1551
 3993 01ba 0C98     		ldr	r0, [sp, #48]
 3994 01bc FFF7FEFF 		bl	CRYP_DataIn
 3995              	.LVL576:
1507:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 3996              		.loc 1 1507 5 view .LVU1552
1508:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 3997              		.loc 1 1508 5 view .LVU1553
 3998 01c0 0D98     		ldr	r0, [sp, #52]
 3999 01c2 FFF7FEFF 		bl	CRYP_DataIn
 4000              	.LVL577:
1509:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4001              		.loc 1 1509 5 view .LVU1554
1510:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4002              		.loc 1 1510 5 view .LVU1555
 4003 01c6 0E98     		ldr	r0, [sp, #56]
 4004 01c8 FFF7FEFF 		bl	CRYP_DataIn
 4005              	.LVL578:
1511:./Library/stm32f4xx_cryp_aes.c ****     
1512:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1513:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 4006              		.loc 1 1513 5 view .LVU1556
 4007 01cc 0120     		movs	r0, #1
 4008 01ce FFF7FEFF 		bl	CRYP_Cmd
 4009              	.LVL579:
1514:./Library/stm32f4xx_cryp_aes.c ****     
1515:./Library/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
1516:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 4010              		.loc 1 1516 5 view .LVU1557
 4011              	.L139:
1517:./Library/stm32f4xx_cryp_aes.c ****     {
1518:./Library/stm32f4xx_cryp_aes.c ****     }
 4012              		.loc 1 1518 5 discriminator 1 view .LVU1558
1516:./Library/stm32f4xx_cryp_aes.c ****     {
 4013              		.loc 1 1516 31 discriminator 1 view .LVU1559
1516:./Library/stm32f4xx_cryp_aes.c ****     {
 4014              		.loc 1 1516 11 is_stmt 0 discriminator 1 view .LVU1560
 4015 01d2 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4016              	.LVL580:
1516:./Library/stm32f4xx_cryp_aes.c ****     {
 4017              		.loc 1 1516 31 discriminator 1 view .LVU1561
 4018 01d6 0128     		cmp	r0, #1
 4019 01d8 FBD0     		beq	.L139
1519:./Library/stm32f4xx_cryp_aes.c ****     
1520:./Library/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
1521:./Library/stm32f4xx_cryp_aes.c ****     if(headersize != 0)
ARM GAS  /tmp/ccsH6HZr.s 			page 120


 4020              		.loc 1 1521 5 is_stmt 1 view .LVU1562
 4021              		.loc 1 1521 7 is_stmt 0 view .LVU1563
 4022 01da 002D     		cmp	r5, #0
 4023 01dc 40F03A81 		bne	.L166
1141:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 4024              		.loc 1 1141 15 view .LVU1564
 4025 01e0 0125     		movs	r5, #1
 4026              	.LVL581:
 4027              	.L140:
1522:./Library/stm32f4xx_cryp_aes.c ****     {
1523:./Library/stm32f4xx_cryp_aes.c ****       /* Select header phase */
1524:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
1525:./Library/stm32f4xx_cryp_aes.c ****       
1526:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1527:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
1528:./Library/stm32f4xx_cryp_aes.c ****       
1529:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
1530:./Library/stm32f4xx_cryp_aes.c ****       {
1531:./Library/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1532:./Library/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1533:./Library/stm32f4xx_cryp_aes.c ****         return(ERROR);
1534:./Library/stm32f4xx_cryp_aes.c ****       }
1535:./Library/stm32f4xx_cryp_aes.c ****       
1536:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < headersize); loopcounter+=16)
1537:./Library/stm32f4xx_cryp_aes.c ****       {
1538:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1539:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1540:./Library/stm32f4xx_cryp_aes.c ****         {
1541:./Library/stm32f4xx_cryp_aes.c ****         }
1542:./Library/stm32f4xx_cryp_aes.c ****         
1543:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1544:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1545:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1546:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1547:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1548:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1549:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1550:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1551:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1552:./Library/stm32f4xx_cryp_aes.c ****       }
1553:./Library/stm32f4xx_cryp_aes.c ****       
1554:./Library/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
1555:./Library/stm32f4xx_cryp_aes.c ****       counter = 0;
1556:./Library/stm32f4xx_cryp_aes.c ****       do
1557:./Library/stm32f4xx_cryp_aes.c ****       {
1558:./Library/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1559:./Library/stm32f4xx_cryp_aes.c ****         counter++;
1560:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1561:./Library/stm32f4xx_cryp_aes.c **** 
1562:./Library/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
1563:./Library/stm32f4xx_cryp_aes.c ****       {
1564:./Library/stm32f4xx_cryp_aes.c ****         status = ERROR;
1565:./Library/stm32f4xx_cryp_aes.c ****       }
1566:./Library/stm32f4xx_cryp_aes.c ****     }
1567:./Library/stm32f4xx_cryp_aes.c ****     
1568:./Library/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1569:./Library/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
ARM GAS  /tmp/ccsH6HZr.s 			page 121


 4028              		.loc 1 1569 5 is_stmt 1 view .LVU1565
 4029              		.loc 1 1569 7 is_stmt 0 view .LVU1566
 4030 01e2 B8F1000F 		cmp	r8, #0
 4031 01e6 00F0AC81 		beq	.L145
1570:./Library/stm32f4xx_cryp_aes.c ****     {
1571:./Library/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1572:./Library/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 4032              		.loc 1 1572 7 is_stmt 1 view .LVU1567
 4033 01ea 4FF40030 		mov	r0, #131072
 4034 01ee FFF7FEFF 		bl	CRYP_PhaseConfig
 4035              	.LVL582:
1573:./Library/stm32f4xx_cryp_aes.c **** 
1574:./Library/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1575:./Library/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 4036              		.loc 1 1575 7 view .LVU1568
 4037 01f2 0120     		movs	r0, #1
 4038 01f4 FFF7FEFF 		bl	CRYP_Cmd
 4039              	.LVL583:
1576:./Library/stm32f4xx_cryp_aes.c ****       
1577:./Library/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 4040              		.loc 1 1577 7 view .LVU1569
 4041              		.loc 1 1577 10 is_stmt 0 view .LVU1570
 4042 01f8 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4043              	.LVL584:
 4044              		.loc 1 1577 9 view .LVU1571
 4045 01fc 0746     		mov	r7, r0
 4046 01fe 0028     		cmp	r0, #0
 4047 0200 00F0D681 		beq	.L125
1578:./Library/stm32f4xx_cryp_aes.c ****       {
1579:./Library/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1580:./Library/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1581:./Library/stm32f4xx_cryp_aes.c ****         return(ERROR);
1582:./Library/stm32f4xx_cryp_aes.c ****       }
1583:./Library/stm32f4xx_cryp_aes.c ****       
1584:./Library/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 4048              		.loc 1 1584 23 view .LVU1572
 4049 0204 0026     		movs	r6, #0
 4050 0206 5FE1     		b	.L146
 4051              	.LVL585:
 4052              	.L164:
1238:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4053              		.loc 1 1238 5 is_stmt 1 view .LVU1573
1238:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4054              		.loc 1 1238 41 is_stmt 0 view .LVU1574
 4055 0208 0023     		movs	r3, #0
 4056 020a 1F93     		str	r3, [sp, #124]
1239:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4057              		.loc 1 1239 5 is_stmt 1 view .LVU1575
1239:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4058              		.loc 1 1239 47 is_stmt 0 view .LVU1576
 4059 020c 3B68     		ldr	r3, [r7]
 4060              	.LVL586:
 4061              	.LBB422:
 4062              	.LBI422:
 495:./CORE/core_cmInstr.h **** {
 4063              		.loc 2 495 57 is_stmt 1 view .LVU1577
 4064              	.LBB423:
ARM GAS  /tmp/ccsH6HZr.s 			page 122


 4065              		.loc 2 498 3 view .LVU1578
 4066              		.loc 2 498 10 is_stmt 0 view .LVU1579
 4067 020e 1BBA     		rev	r3, r3
 4068              	.LVL587:
 4069              		.loc 2 498 10 view .LVU1580
 4070              	.LBE423:
 4071              	.LBE422:
1239:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4072              		.loc 1 1239 45 view .LVU1581
 4073 0210 1893     		str	r3, [sp, #96]
1240:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 4074              		.loc 1 1240 5 is_stmt 1 view .LVU1582
 4075              	.LVL588:
1241:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4076              		.loc 1 1241 5 view .LVU1583
1241:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4077              		.loc 1 1241 47 is_stmt 0 view .LVU1584
 4078 0212 7B68     		ldr	r3, [r7, #4]
 4079              	.LVL589:
 4080              	.LBB424:
 4081              	.LBI424:
 495:./CORE/core_cmInstr.h **** {
 4082              		.loc 2 495 57 is_stmt 1 view .LVU1585
 4083              	.LBB425:
 4084              		.loc 2 498 3 view .LVU1586
 4085              		.loc 2 498 10 is_stmt 0 view .LVU1587
 4086 0214 1BBA     		rev	r3, r3
 4087              	.LVL590:
 4088              		.loc 2 498 10 view .LVU1588
 4089              	.LBE425:
 4090              	.LBE424:
1241:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4091              		.loc 1 1241 45 view .LVU1589
 4092 0216 1993     		str	r3, [sp, #100]
1242:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 4093              		.loc 1 1242 5 is_stmt 1 view .LVU1590
 4094              	.LVL591:
1243:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4095              		.loc 1 1243 5 view .LVU1591
1243:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4096              		.loc 1 1243 47 is_stmt 0 view .LVU1592
 4097 0218 BB68     		ldr	r3, [r7, #8]
 4098              	.LVL592:
 4099              	.LBB426:
 4100              	.LBI426:
 495:./CORE/core_cmInstr.h **** {
 4101              		.loc 2 495 57 is_stmt 1 view .LVU1593
 4102              	.LBB427:
 4103              		.loc 2 498 3 view .LVU1594
 4104              		.loc 2 498 10 is_stmt 0 view .LVU1595
 4105 021a 1BBA     		rev	r3, r3
 4106              	.LVL593:
 4107              		.loc 2 498 10 view .LVU1596
 4108              	.LBE427:
 4109              	.LBE426:
1243:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4110              		.loc 1 1243 45 view .LVU1597
ARM GAS  /tmp/ccsH6HZr.s 			page 123


 4111 021c 1A93     		str	r3, [sp, #104]
1244:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 4112              		.loc 1 1244 5 is_stmt 1 view .LVU1598
 4113              	.LVL594:
1245:./Library/stm32f4xx_cryp_aes.c ****     break;
 4114              		.loc 1 1245 5 view .LVU1599
1245:./Library/stm32f4xx_cryp_aes.c ****     break;
 4115              		.loc 1 1245 47 is_stmt 0 view .LVU1600
 4116 021e FB68     		ldr	r3, [r7, #12]
 4117              	.LVL595:
 4118              	.LBB428:
 4119              	.LBI428:
 495:./CORE/core_cmInstr.h **** {
 4120              		.loc 2 495 57 is_stmt 1 view .LVU1601
 4121              	.LBB429:
 4122              		.loc 2 498 3 view .LVU1602
 4123              		.loc 2 498 10 is_stmt 0 view .LVU1603
 4124 0220 1BBA     		rev	r3, r3
 4125              	.LVL596:
 4126              		.loc 2 498 10 view .LVU1604
 4127              	.LBE429:
 4128              	.LBE428:
1245:./Library/stm32f4xx_cryp_aes.c ****     break;
 4129              		.loc 1 1245 45 view .LVU1605
 4130 0222 1B93     		str	r3, [sp, #108]
1246:./Library/stm32f4xx_cryp_aes.c ****     case 192:
 4131              		.loc 1 1246 5 is_stmt 1 view .LVU1606
 4132 0224 A2E7     		b	.L121
 4133              	.LVL597:
 4134              	.L119:
1248:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 4135              		.loc 1 1248 5 view .LVU1607
1248:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 4136              		.loc 1 1248 42 is_stmt 0 view .LVU1608
 4137 0226 4FF48073 		mov	r3, #256
 4138 022a 1F93     		str	r3, [sp, #124]
1249:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4139              		.loc 1 1249 5 is_stmt 1 view .LVU1609
1249:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4140              		.loc 1 1249 47 is_stmt 0 view .LVU1610
 4141 022c 3B68     		ldr	r3, [r7]
 4142              	.LVL598:
 4143              	.LBB430:
 4144              	.LBI430:
 495:./CORE/core_cmInstr.h **** {
 4145              		.loc 2 495 57 is_stmt 1 view .LVU1611
 4146              	.LBB431:
 4147              		.loc 2 498 3 view .LVU1612
 4148              		.loc 2 498 10 is_stmt 0 view .LVU1613
 4149 022e 1BBA     		rev	r3, r3
 4150              	.LVL599:
 4151              		.loc 2 498 10 view .LVU1614
 4152              	.LBE431:
 4153              	.LBE430:
1249:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4154              		.loc 1 1249 45 view .LVU1615
 4155 0230 1693     		str	r3, [sp, #88]
ARM GAS  /tmp/ccsH6HZr.s 			page 124


1250:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 4156              		.loc 1 1250 5 is_stmt 1 view .LVU1616
 4157              	.LVL600:
1251:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4158              		.loc 1 1251 5 view .LVU1617
1251:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4159              		.loc 1 1251 47 is_stmt 0 view .LVU1618
 4160 0232 7B68     		ldr	r3, [r7, #4]
 4161              	.LVL601:
 4162              	.LBB432:
 4163              	.LBI432:
 495:./CORE/core_cmInstr.h **** {
 4164              		.loc 2 495 57 is_stmt 1 view .LVU1619
 4165              	.LBB433:
 4166              		.loc 2 498 3 view .LVU1620
 4167              		.loc 2 498 10 is_stmt 0 view .LVU1621
 4168 0234 1BBA     		rev	r3, r3
 4169              	.LVL602:
 4170              		.loc 2 498 10 view .LVU1622
 4171              	.LBE433:
 4172              	.LBE432:
1251:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4173              		.loc 1 1251 45 view .LVU1623
 4174 0236 1793     		str	r3, [sp, #92]
1252:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4175              		.loc 1 1252 5 is_stmt 1 view .LVU1624
 4176              	.LVL603:
1253:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4177              		.loc 1 1253 5 view .LVU1625
1253:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4178              		.loc 1 1253 47 is_stmt 0 view .LVU1626
 4179 0238 BB68     		ldr	r3, [r7, #8]
 4180              	.LVL604:
 4181              	.LBB434:
 4182              	.LBI434:
 495:./CORE/core_cmInstr.h **** {
 4183              		.loc 2 495 57 is_stmt 1 view .LVU1627
 4184              	.LBB435:
 4185              		.loc 2 498 3 view .LVU1628
 4186              		.loc 2 498 10 is_stmt 0 view .LVU1629
 4187 023a 1BBA     		rev	r3, r3
 4188              	.LVL605:
 4189              		.loc 2 498 10 view .LVU1630
 4190              	.LBE435:
 4191              	.LBE434:
1253:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4192              		.loc 1 1253 45 view .LVU1631
 4193 023c 1893     		str	r3, [sp, #96]
1254:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 4194              		.loc 1 1254 5 is_stmt 1 view .LVU1632
 4195              	.LVL606:
1255:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4196              		.loc 1 1255 5 view .LVU1633
1255:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4197              		.loc 1 1255 47 is_stmt 0 view .LVU1634
 4198 023e FB68     		ldr	r3, [r7, #12]
 4199              	.LVL607:
ARM GAS  /tmp/ccsH6HZr.s 			page 125


 4200              	.LBB436:
 4201              	.LBI436:
 495:./CORE/core_cmInstr.h **** {
 4202              		.loc 2 495 57 is_stmt 1 view .LVU1635
 4203              	.LBB437:
 4204              		.loc 2 498 3 view .LVU1636
 4205              		.loc 2 498 10 is_stmt 0 view .LVU1637
 4206 0240 1BBA     		rev	r3, r3
 4207              	.LVL608:
 4208              		.loc 2 498 10 view .LVU1638
 4209              	.LBE437:
 4210              	.LBE436:
1255:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4211              		.loc 1 1255 45 view .LVU1639
 4212 0242 1993     		str	r3, [sp, #100]
1256:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 4213              		.loc 1 1256 5 is_stmt 1 view .LVU1640
 4214              	.LVL609:
1257:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4215              		.loc 1 1257 5 view .LVU1641
1257:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4216              		.loc 1 1257 47 is_stmt 0 view .LVU1642
 4217 0244 3B69     		ldr	r3, [r7, #16]
 4218              	.LVL610:
 4219              	.LBB438:
 4220              	.LBI438:
 495:./CORE/core_cmInstr.h **** {
 4221              		.loc 2 495 57 is_stmt 1 view .LVU1643
 4222              	.LBB439:
 4223              		.loc 2 498 3 view .LVU1644
 4224              		.loc 2 498 10 is_stmt 0 view .LVU1645
 4225 0246 1BBA     		rev	r3, r3
 4226              	.LVL611:
 4227              		.loc 2 498 10 view .LVU1646
 4228              	.LBE439:
 4229              	.LBE438:
1257:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4230              		.loc 1 1257 45 view .LVU1647
 4231 0248 1A93     		str	r3, [sp, #104]
1258:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 4232              		.loc 1 1258 5 is_stmt 1 view .LVU1648
 4233              	.LVL612:
1259:./Library/stm32f4xx_cryp_aes.c ****     break;
 4234              		.loc 1 1259 5 view .LVU1649
1259:./Library/stm32f4xx_cryp_aes.c ****     break;
 4235              		.loc 1 1259 47 is_stmt 0 view .LVU1650
 4236 024a 7B69     		ldr	r3, [r7, #20]
 4237              	.LVL613:
 4238              	.LBB440:
 4239              	.LBI440:
 495:./CORE/core_cmInstr.h **** {
 4240              		.loc 2 495 57 is_stmt 1 view .LVU1651
 4241              	.LBB441:
 4242              		.loc 2 498 3 view .LVU1652
 4243              		.loc 2 498 10 is_stmt 0 view .LVU1653
 4244 024c 1BBA     		rev	r3, r3
 4245              	.LVL614:
ARM GAS  /tmp/ccsH6HZr.s 			page 126


 4246              		.loc 2 498 10 view .LVU1654
 4247              	.LBE441:
 4248              	.LBE440:
1259:./Library/stm32f4xx_cryp_aes.c ****     break;
 4249              		.loc 1 1259 45 view .LVU1655
 4250 024e 1B93     		str	r3, [sp, #108]
1260:./Library/stm32f4xx_cryp_aes.c ****     case 256:
 4251              		.loc 1 1260 5 is_stmt 1 view .LVU1656
 4252 0250 8CE7     		b	.L121
 4253              	.LVL615:
 4254              	.L120:
1262:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 4255              		.loc 1 1262 5 view .LVU1657
1262:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 4256              		.loc 1 1262 42 is_stmt 0 view .LVU1658
 4257 0252 4FF40073 		mov	r3, #512
 4258 0256 1F93     		str	r3, [sp, #124]
1263:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4259              		.loc 1 1263 5 is_stmt 1 view .LVU1659
1263:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4260              		.loc 1 1263 47 is_stmt 0 view .LVU1660
 4261 0258 3B68     		ldr	r3, [r7]
 4262              	.LVL616:
 4263              	.LBB442:
 4264              	.LBI442:
 495:./CORE/core_cmInstr.h **** {
 4265              		.loc 2 495 57 is_stmt 1 view .LVU1661
 4266              	.LBB443:
 4267              		.loc 2 498 3 view .LVU1662
 4268              		.loc 2 498 10 is_stmt 0 view .LVU1663
 4269 025a 1BBA     		rev	r3, r3
 4270              	.LVL617:
 4271              		.loc 2 498 10 view .LVU1664
 4272              	.LBE443:
 4273              	.LBE442:
1263:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4274              		.loc 1 1263 45 view .LVU1665
 4275 025c 1493     		str	r3, [sp, #80]
1264:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 4276              		.loc 1 1264 5 is_stmt 1 view .LVU1666
 4277              	.LVL618:
1265:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4278              		.loc 1 1265 5 view .LVU1667
1265:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4279              		.loc 1 1265 47 is_stmt 0 view .LVU1668
 4280 025e 7B68     		ldr	r3, [r7, #4]
 4281              	.LVL619:
 4282              	.LBB444:
 4283              	.LBI444:
 495:./CORE/core_cmInstr.h **** {
 4284              		.loc 2 495 57 is_stmt 1 view .LVU1669
 4285              	.LBB445:
 4286              		.loc 2 498 3 view .LVU1670
 4287              		.loc 2 498 10 is_stmt 0 view .LVU1671
 4288 0260 1BBA     		rev	r3, r3
 4289              	.LVL620:
 4290              		.loc 2 498 10 view .LVU1672
ARM GAS  /tmp/ccsH6HZr.s 			page 127


 4291              	.LBE445:
 4292              	.LBE444:
1265:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4293              		.loc 1 1265 45 view .LVU1673
 4294 0262 1593     		str	r3, [sp, #84]
1266:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 4295              		.loc 1 1266 5 is_stmt 1 view .LVU1674
 4296              	.LVL621:
1267:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4297              		.loc 1 1267 5 view .LVU1675
1267:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4298              		.loc 1 1267 47 is_stmt 0 view .LVU1676
 4299 0264 BB68     		ldr	r3, [r7, #8]
 4300              	.LVL622:
 4301              	.LBB446:
 4302              	.LBI446:
 495:./CORE/core_cmInstr.h **** {
 4303              		.loc 2 495 57 is_stmt 1 view .LVU1677
 4304              	.LBB447:
 4305              		.loc 2 498 3 view .LVU1678
 4306              		.loc 2 498 10 is_stmt 0 view .LVU1679
 4307 0266 1BBA     		rev	r3, r3
 4308              	.LVL623:
 4309              		.loc 2 498 10 view .LVU1680
 4310              	.LBE447:
 4311              	.LBE446:
1267:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4312              		.loc 1 1267 45 view .LVU1681
 4313 0268 1693     		str	r3, [sp, #88]
1268:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 4314              		.loc 1 1268 5 is_stmt 1 view .LVU1682
 4315              	.LVL624:
1269:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4316              		.loc 1 1269 5 view .LVU1683
1269:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4317              		.loc 1 1269 47 is_stmt 0 view .LVU1684
 4318 026a FB68     		ldr	r3, [r7, #12]
 4319              	.LVL625:
 4320              	.LBB448:
 4321              	.LBI448:
 495:./CORE/core_cmInstr.h **** {
 4322              		.loc 2 495 57 is_stmt 1 view .LVU1685
 4323              	.LBB449:
 4324              		.loc 2 498 3 view .LVU1686
 4325              		.loc 2 498 10 is_stmt 0 view .LVU1687
 4326 026c 1BBA     		rev	r3, r3
 4327              	.LVL626:
 4328              		.loc 2 498 10 view .LVU1688
 4329              	.LBE449:
 4330              	.LBE448:
1269:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4331              		.loc 1 1269 45 view .LVU1689
 4332 026e 1793     		str	r3, [sp, #92]
1270:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4333              		.loc 1 1270 5 is_stmt 1 view .LVU1690
 4334              	.LVL627:
1271:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /tmp/ccsH6HZr.s 			page 128


 4335              		.loc 1 1271 5 view .LVU1691
1271:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4336              		.loc 1 1271 47 is_stmt 0 view .LVU1692
 4337 0270 3B69     		ldr	r3, [r7, #16]
 4338              	.LVL628:
 4339              	.LBB450:
 4340              	.LBI450:
 495:./CORE/core_cmInstr.h **** {
 4341              		.loc 2 495 57 is_stmt 1 view .LVU1693
 4342              	.LBB451:
 4343              		.loc 2 498 3 view .LVU1694
 4344              		.loc 2 498 10 is_stmt 0 view .LVU1695
 4345 0272 1BBA     		rev	r3, r3
 4346              	.LVL629:
 4347              		.loc 2 498 10 view .LVU1696
 4348              	.LBE451:
 4349              	.LBE450:
1271:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4350              		.loc 1 1271 45 view .LVU1697
 4351 0274 1893     		str	r3, [sp, #96]
1272:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 4352              		.loc 1 1272 5 is_stmt 1 view .LVU1698
 4353              	.LVL630:
1273:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4354              		.loc 1 1273 5 view .LVU1699
1273:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4355              		.loc 1 1273 47 is_stmt 0 view .LVU1700
 4356 0276 7B69     		ldr	r3, [r7, #20]
 4357              	.LVL631:
 4358              	.LBB452:
 4359              	.LBI452:
 495:./CORE/core_cmInstr.h **** {
 4360              		.loc 2 495 57 is_stmt 1 view .LVU1701
 4361              	.LBB453:
 4362              		.loc 2 498 3 view .LVU1702
 4363              		.loc 2 498 10 is_stmt 0 view .LVU1703
 4364 0278 1BBA     		rev	r3, r3
 4365              	.LVL632:
 4366              		.loc 2 498 10 view .LVU1704
 4367              	.LBE453:
 4368              	.LBE452:
1273:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4369              		.loc 1 1273 45 view .LVU1705
 4370 027a 1993     		str	r3, [sp, #100]
1274:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 4371              		.loc 1 1274 5 is_stmt 1 view .LVU1706
 4372              	.LVL633:
1275:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4373              		.loc 1 1275 5 view .LVU1707
1275:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4374              		.loc 1 1275 47 is_stmt 0 view .LVU1708
 4375 027c BB69     		ldr	r3, [r7, #24]
 4376              	.LVL634:
 4377              	.LBB454:
 4378              	.LBI454:
 495:./CORE/core_cmInstr.h **** {
 4379              		.loc 2 495 57 is_stmt 1 view .LVU1709
ARM GAS  /tmp/ccsH6HZr.s 			page 129


 4380              	.LBB455:
 4381              		.loc 2 498 3 view .LVU1710
 4382              		.loc 2 498 10 is_stmt 0 view .LVU1711
 4383 027e 1BBA     		rev	r3, r3
 4384              	.LVL635:
 4385              		.loc 2 498 10 view .LVU1712
 4386              	.LBE455:
 4387              	.LBE454:
1275:./Library/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4388              		.loc 1 1275 45 view .LVU1713
 4389 0280 1A93     		str	r3, [sp, #104]
1276:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 4390              		.loc 1 1276 5 is_stmt 1 view .LVU1714
 4391              	.LVL636:
1277:./Library/stm32f4xx_cryp_aes.c ****     break;
 4392              		.loc 1 1277 5 view .LVU1715
1277:./Library/stm32f4xx_cryp_aes.c ****     break;
 4393              		.loc 1 1277 47 is_stmt 0 view .LVU1716
 4394 0282 FB69     		ldr	r3, [r7, #28]
 4395              	.LVL637:
 4396              	.LBB456:
 4397              	.LBI456:
 495:./CORE/core_cmInstr.h **** {
 4398              		.loc 2 495 57 is_stmt 1 view .LVU1717
 4399              	.LBB457:
 4400              		.loc 2 498 3 view .LVU1718
 4401              		.loc 2 498 10 is_stmt 0 view .LVU1719
 4402 0284 1BBA     		rev	r3, r3
 4403              	.LVL638:
 4404              		.loc 2 498 10 view .LVU1720
 4405              	.LBE457:
 4406              	.LBE456:
1277:./Library/stm32f4xx_cryp_aes.c ****     break;
 4407              		.loc 1 1277 45 view .LVU1721
 4408 0286 1B93     		str	r3, [sp, #108]
1278:./Library/stm32f4xx_cryp_aes.c ****     default:
 4409              		.loc 1 1278 5 is_stmt 1 view .LVU1722
 4410 0288 70E7     		b	.L121
 4411              	.LVL639:
 4412              	.L165:
1296:./Library/stm32f4xx_cryp_aes.c ****     
 4413              		.loc 1 1296 5 view .LVU1723
 4414 028a FFF7FEFF 		bl	CRYP_FIFOFlush
 4415              	.LVL640:
1299:./Library/stm32f4xx_cryp_aes.c ****     
 4416              		.loc 1 1299 5 view .LVU1724
 4417 028e 14A8     		add	r0, sp, #80
 4418 0290 FFF7FEFF 		bl	CRYP_KeyInit
 4419              	.LVL641:
1302:./Library/stm32f4xx_cryp_aes.c ****     
 4420              		.loc 1 1302 5 view .LVU1725
 4421 0294 10A8     		add	r0, sp, #64
 4422 0296 FFF7FEFF 		bl	CRYP_IVInit
 4423              	.LVL642:
1305:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4424              		.loc 1 1305 5 view .LVU1726
1305:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
ARM GAS  /tmp/ccsH6HZr.s 			page 130


 4425              		.loc 1 1305 41 is_stmt 0 view .LVU1727
 4426 029a 0027     		movs	r7, #0
 4427              	.LVL643:
1305:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4428              		.loc 1 1305 41 view .LVU1728
 4429 029c 1C97     		str	r7, [sp, #112]
1306:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 4430              		.loc 1 1306 5 is_stmt 1 view .LVU1729
1306:./Library/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 4431              		.loc 1 1306 42 is_stmt 0 view .LVU1730
 4432 029e 4FF00813 		mov	r3, #524296
 4433 02a2 1D93     		str	r3, [sp, #116]
1307:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 4434              		.loc 1 1307 5 is_stmt 1 view .LVU1731
1307:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 4435              		.loc 1 1307 42 is_stmt 0 view .LVU1732
 4436 02a4 8023     		movs	r3, #128
 4437 02a6 1E93     		str	r3, [sp, #120]
1308:./Library/stm32f4xx_cryp_aes.c ****     
 4438              		.loc 1 1308 5 is_stmt 1 view .LVU1733
 4439 02a8 1CA8     		add	r0, sp, #112
 4440 02aa FFF7FEFF 		bl	CRYP_Init
 4441              	.LVL644:
1312:./Library/stm32f4xx_cryp_aes.c ****     
 4442              		.loc 1 1312 5 view .LVU1734
 4443 02ae 3846     		mov	r0, r7
 4444 02b0 FFF7FEFF 		bl	CRYP_PhaseConfig
 4445              	.LVL645:
1314:./Library/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
 4446              		.loc 1 1314 5 view .LVU1735
1316:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4447              		.loc 1 1316 5 view .LVU1736
 4448 02b4 0B98     		ldr	r0, [sp, #44]
 4449 02b6 FFF7FEFF 		bl	CRYP_DataIn
 4450              	.LVL646:
1317:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4451              		.loc 1 1317 5 view .LVU1737
1318:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4452              		.loc 1 1318 5 view .LVU1738
 4453 02ba 0C98     		ldr	r0, [sp, #48]
 4454 02bc FFF7FEFF 		bl	CRYP_DataIn
 4455              	.LVL647:
1319:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4456              		.loc 1 1319 5 view .LVU1739
1320:./Library/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4457              		.loc 1 1320 5 view .LVU1740
 4458 02c0 0D98     		ldr	r0, [sp, #52]
 4459 02c2 FFF7FEFF 		bl	CRYP_DataIn
 4460              	.LVL648:
1321:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4461              		.loc 1 1321 5 view .LVU1741
1322:./Library/stm32f4xx_cryp_aes.c ****     
 4462              		.loc 1 1322 5 view .LVU1742
 4463 02c6 0E98     		ldr	r0, [sp, #56]
 4464 02c8 FFF7FEFF 		bl	CRYP_DataIn
 4465              	.LVL649:
1325:./Library/stm32f4xx_cryp_aes.c ****     
ARM GAS  /tmp/ccsH6HZr.s 			page 131


 4466              		.loc 1 1325 5 view .LVU1743
 4467 02cc 0120     		movs	r0, #1
 4468 02ce FFF7FEFF 		bl	CRYP_Cmd
 4469              	.LVL650:
1328:./Library/stm32f4xx_cryp_aes.c ****     {
 4470              		.loc 1 1328 5 view .LVU1744
 4471              	.L123:
1330:./Library/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
 4472              		.loc 1 1330 5 discriminator 1 view .LVU1745
1328:./Library/stm32f4xx_cryp_aes.c ****     {
 4473              		.loc 1 1328 31 discriminator 1 view .LVU1746
1328:./Library/stm32f4xx_cryp_aes.c ****     {
 4474              		.loc 1 1328 11 is_stmt 0 discriminator 1 view .LVU1747
 4475 02d2 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4476              	.LVL651:
1328:./Library/stm32f4xx_cryp_aes.c ****     {
 4477              		.loc 1 1328 31 discriminator 1 view .LVU1748
 4478 02d6 0128     		cmp	r0, #1
 4479 02d8 FBD0     		beq	.L123
1332:./Library/stm32f4xx_cryp_aes.c ****     {
 4480              		.loc 1 1332 5 is_stmt 1 view .LVU1749
1332:./Library/stm32f4xx_cryp_aes.c ****     {
 4481              		.loc 1 1332 7 is_stmt 0 view .LVU1750
 4482 02da 9DB9     		cbnz	r5, .L167
 4483              	.LVL652:
 4484              	.L124:
1380:./Library/stm32f4xx_cryp_aes.c ****     {
 4485              		.loc 1 1380 5 is_stmt 1 view .LVU1751
1380:./Library/stm32f4xx_cryp_aes.c ****     {
 4486              		.loc 1 1380 7 is_stmt 0 view .LVU1752
 4487 02dc B8F1000F 		cmp	r8, #0
 4488 02e0 00F08A80 		beq	.L130
1383:./Library/stm32f4xx_cryp_aes.c ****       
 4489              		.loc 1 1383 7 is_stmt 1 view .LVU1753
 4490 02e4 4FF40030 		mov	r0, #131072
 4491 02e8 FFF7FEFF 		bl	CRYP_PhaseConfig
 4492              	.LVL653:
1386:./Library/stm32f4xx_cryp_aes.c ****       
 4493              		.loc 1 1386 7 view .LVU1754
 4494 02ec 0120     		movs	r0, #1
 4495 02ee FFF7FEFF 		bl	CRYP_Cmd
 4496              	.LVL654:
1388:./Library/stm32f4xx_cryp_aes.c ****       {
 4497              		.loc 1 1388 7 view .LVU1755
1388:./Library/stm32f4xx_cryp_aes.c ****       {
 4498              		.loc 1 1388 10 is_stmt 0 view .LVU1756
 4499 02f2 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4500              	.LVL655:
1388:./Library/stm32f4xx_cryp_aes.c ****       {
 4501              		.loc 1 1388 9 view .LVU1757
 4502 02f6 0746     		mov	r7, r0
 4503 02f8 0028     		cmp	r0, #0
 4504 02fa 00F05981 		beq	.L125
1395:./Library/stm32f4xx_cryp_aes.c ****       {
 4505              		.loc 1 1395 23 view .LVU1758
 4506 02fe 0025     		movs	r5, #0
 4507 0300 019E     		ldr	r6, [sp, #4]
ARM GAS  /tmp/ccsH6HZr.s 			page 132


 4508 0302 39E0     		b	.L131
 4509              	.LVL656:
 4510              	.L167:
1335:./Library/stm32f4xx_cryp_aes.c ****       
 4511              		.loc 1 1335 7 is_stmt 1 view .LVU1759
 4512 0304 4FF48030 		mov	r0, #65536
 4513 0308 FFF7FEFF 		bl	CRYP_PhaseConfig
 4514              	.LVL657:
1338:./Library/stm32f4xx_cryp_aes.c ****       
 4515              		.loc 1 1338 7 view .LVU1760
 4516 030c 0120     		movs	r0, #1
 4517 030e FFF7FEFF 		bl	CRYP_Cmd
 4518              	.LVL658:
1340:./Library/stm32f4xx_cryp_aes.c ****       {
 4519              		.loc 1 1340 7 view .LVU1761
1340:./Library/stm32f4xx_cryp_aes.c ****       {
 4520              		.loc 1 1340 10 is_stmt 0 view .LVU1762
 4521 0312 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4522              	.LVL659:
1340:./Library/stm32f4xx_cryp_aes.c ****       {
 4523              		.loc 1 1340 9 view .LVU1763
 4524 0316 0746     		mov	r7, r0
 4525 0318 0028     		cmp	r0, #0
 4526 031a 00F04981 		beq	.L125
1347:./Library/stm32f4xx_cryp_aes.c ****       {
 4527              		.loc 1 1347 23 view .LVU1764
 4528 031e 0027     		movs	r7, #0
 4529 0320 12E0     		b	.L126
 4530              	.LVL660:
 4531              	.L127:
1352:./Library/stm32f4xx_cryp_aes.c ****         
 4532              		.loc 1 1352 9 is_stmt 1 discriminator 1 view .LVU1765
1350:./Library/stm32f4xx_cryp_aes.c ****         {
 4533              		.loc 1 1350 50 discriminator 1 view .LVU1766
1350:./Library/stm32f4xx_cryp_aes.c ****         {
 4534              		.loc 1 1350 15 is_stmt 0 discriminator 1 view .LVU1767
 4535 0322 0120     		movs	r0, #1
 4536 0324 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4537              	.LVL661:
1350:./Library/stm32f4xx_cryp_aes.c ****         {
 4538              		.loc 1 1350 50 discriminator 1 view .LVU1768
 4539 0328 0028     		cmp	r0, #0
 4540 032a FAD0     		beq	.L127
1355:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4541              		.loc 1 1355 9 is_stmt 1 discriminator 2 view .LVU1769
 4542 032c 3068     		ldr	r0, [r6]
 4543 032e FFF7FEFF 		bl	CRYP_DataIn
 4544              	.LVL662:
1356:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4545              		.loc 1 1356 9 discriminator 2 view .LVU1770
1357:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4546              		.loc 1 1357 9 discriminator 2 view .LVU1771
 4547 0332 7068     		ldr	r0, [r6, #4]
 4548 0334 FFF7FEFF 		bl	CRYP_DataIn
 4549              	.LVL663:
1358:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4550              		.loc 1 1358 9 discriminator 2 view .LVU1772
ARM GAS  /tmp/ccsH6HZr.s 			page 133


1359:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4551              		.loc 1 1359 9 discriminator 2 view .LVU1773
 4552 0338 B068     		ldr	r0, [r6, #8]
 4553 033a FFF7FEFF 		bl	CRYP_DataIn
 4554              	.LVL664:
1360:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4555              		.loc 1 1360 9 discriminator 2 view .LVU1774
1361:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4556              		.loc 1 1361 9 discriminator 2 view .LVU1775
 4557 033e F068     		ldr	r0, [r6, #12]
 4558 0340 FFF7FEFF 		bl	CRYP_DataIn
 4559              	.LVL665:
1362:./Library/stm32f4xx_cryp_aes.c ****       }
 4560              		.loc 1 1362 9 discriminator 2 view .LVU1776
1362:./Library/stm32f4xx_cryp_aes.c ****       }
 4561              		.loc 1 1362 19 is_stmt 0 discriminator 2 view .LVU1777
 4562 0344 1036     		adds	r6, r6, #16
 4563              	.LVL666:
1347:./Library/stm32f4xx_cryp_aes.c ****       {
 4564              		.loc 1 1347 67 is_stmt 1 discriminator 2 view .LVU1778
 4565 0346 1037     		adds	r7, r7, #16
 4566              	.LVL667:
 4567              	.L126:
1347:./Library/stm32f4xx_cryp_aes.c ****       {
 4568              		.loc 1 1347 41 discriminator 1 view .LVU1779
 4569 0348 BD42     		cmp	r5, r7
 4570 034a EAD8     		bhi	.L127
1366:./Library/stm32f4xx_cryp_aes.c ****       do
 4571              		.loc 1 1366 7 view .LVU1780
1366:./Library/stm32f4xx_cryp_aes.c ****       do
 4572              		.loc 1 1366 15 is_stmt 0 view .LVU1781
 4573 034c 0023     		movs	r3, #0
 4574 034e 0F93     		str	r3, [sp, #60]
 4575              	.LVL668:
 4576              	.L129:
1367:./Library/stm32f4xx_cryp_aes.c ****       {
 4577              		.loc 1 1367 7 is_stmt 1 discriminator 2 view .LVU1782
1369:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 4578              		.loc 1 1369 9 discriminator 2 view .LVU1783
1369:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 4579              		.loc 1 1369 22 is_stmt 0 discriminator 2 view .LVU1784
 4580 0350 1020     		movs	r0, #16
 4581 0352 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4582              	.LVL669:
1370:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4583              		.loc 1 1370 9 is_stmt 1 discriminator 2 view .LVU1785
1370:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4584              		.loc 1 1370 16 is_stmt 0 discriminator 2 view .LVU1786
 4585 0356 0F9B     		ldr	r3, [sp, #60]
 4586 0358 0133     		adds	r3, r3, #1
 4587 035a 0F93     		str	r3, [sp, #60]
1371:./Library/stm32f4xx_cryp_aes.c **** 
 4588              		.loc 1 1371 44 is_stmt 1 discriminator 2 view .LVU1787
1371:./Library/stm32f4xx_cryp_aes.c **** 
 4589              		.loc 1 1371 24 is_stmt 0 discriminator 2 view .LVU1788
 4590 035c 0F9B     		ldr	r3, [sp, #60]
1371:./Library/stm32f4xx_cryp_aes.c **** 
ARM GAS  /tmp/ccsH6HZr.s 			page 134


 4591              		.loc 1 1371 44 discriminator 2 view .LVU1789
 4592 035e B3F5803F 		cmp	r3, #65536
 4593 0362 01D0     		beq	.L128
1371:./Library/stm32f4xx_cryp_aes.c **** 
 4594              		.loc 1 1371 44 discriminator 1 view .LVU1790
 4595 0364 0028     		cmp	r0, #0
 4596 0366 F3D1     		bne	.L129
 4597              	.L128:
1373:./Library/stm32f4xx_cryp_aes.c ****       {
 4598              		.loc 1 1373 7 is_stmt 1 view .LVU1791
1373:./Library/stm32f4xx_cryp_aes.c ****       {
 4599              		.loc 1 1373 10 is_stmt 0 view .LVU1792
 4600 0368 0028     		cmp	r0, #0
 4601 036a B7D0     		beq	.L124
1375:./Library/stm32f4xx_cryp_aes.c ****       }
 4602              		.loc 1 1375 16 view .LVU1793
 4603 036c 0023     		movs	r3, #0
 4604 036e 0193     		str	r3, [sp, #4]
 4605 0370 B4E7     		b	.L124
 4606              	.LVL670:
 4607              	.L133:
1420:./Library/stm32f4xx_cryp_aes.c ****         {
 4608              		.loc 1 1420 9 is_stmt 1 view .LVU1794
1420:./Library/stm32f4xx_cryp_aes.c ****         {
 4609              		.loc 1 1420 12 is_stmt 0 view .LVU1795
 4610 0372 30B3     		cbz	r0, .L136
1422:./Library/stm32f4xx_cryp_aes.c ****         }
 4611              		.loc 1 1422 18 view .LVU1796
 4612 0374 0026     		movs	r6, #0
 4613              	.LVL671:
 4614              	.L135:
1395:./Library/stm32f4xx_cryp_aes.c ****       {
 4615              		.loc 1 1395 87 is_stmt 1 discriminator 2 view .LVU1797
 4616 0376 1035     		adds	r5, r5, #16
 4617              	.LVL672:
 4618              	.L131:
1395:./Library/stm32f4xx_cryp_aes.c ****       {
 4619              		.loc 1 1395 53 discriminator 1 view .LVU1798
 4620 0378 4545     		cmp	r5, r8
 4621 037a 3CD2     		bcs	.L161
1395:./Library/stm32f4xx_cryp_aes.c ****       {
 4622              		.loc 1 1395 53 is_stmt 0 discriminator 3 view .LVU1799
 4623 037c 002E     		cmp	r6, #0
 4624 037e 38D0     		beq	.L168
 4625              	.L132:
1400:./Library/stm32f4xx_cryp_aes.c ****         
 4626              		.loc 1 1400 9 is_stmt 1 discriminator 1 view .LVU1800
1398:./Library/stm32f4xx_cryp_aes.c ****         {
 4627              		.loc 1 1398 50 discriminator 1 view .LVU1801
1398:./Library/stm32f4xx_cryp_aes.c ****         {
 4628              		.loc 1 1398 15 is_stmt 0 discriminator 1 view .LVU1802
 4629 0380 0120     		movs	r0, #1
 4630 0382 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4631              	.LVL673:
1398:./Library/stm32f4xx_cryp_aes.c ****         {
 4632              		.loc 1 1398 50 discriminator 1 view .LVU1803
 4633 0386 0028     		cmp	r0, #0
ARM GAS  /tmp/ccsH6HZr.s 			page 135


 4634 0388 FAD0     		beq	.L132
1403:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4635              		.loc 1 1403 9 is_stmt 1 view .LVU1804
 4636 038a 2068     		ldr	r0, [r4]
 4637 038c FFF7FEFF 		bl	CRYP_DataIn
 4638              	.LVL674:
1404:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4639              		.loc 1 1404 9 view .LVU1805
1405:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4640              		.loc 1 1405 9 view .LVU1806
 4641 0390 6068     		ldr	r0, [r4, #4]
 4642 0392 FFF7FEFF 		bl	CRYP_DataIn
 4643              	.LVL675:
1406:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4644              		.loc 1 1406 9 view .LVU1807
1407:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4645              		.loc 1 1407 9 view .LVU1808
 4646 0396 A068     		ldr	r0, [r4, #8]
 4647 0398 FFF7FEFF 		bl	CRYP_DataIn
 4648              	.LVL676:
1408:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4649              		.loc 1 1408 9 view .LVU1809
1409:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4650              		.loc 1 1409 9 view .LVU1810
 4651 039c E068     		ldr	r0, [r4, #12]
 4652 039e FFF7FEFF 		bl	CRYP_DataIn
 4653              	.LVL677:
1410:./Library/stm32f4xx_cryp_aes.c ****         
 4654              		.loc 1 1410 9 view .LVU1811
1410:./Library/stm32f4xx_cryp_aes.c ****         
 4655              		.loc 1 1410 18 is_stmt 0 view .LVU1812
 4656 03a2 1034     		adds	r4, r4, #16
 4657              	.LVL678:
1413:./Library/stm32f4xx_cryp_aes.c ****         do
 4658              		.loc 1 1413 9 is_stmt 1 view .LVU1813
1413:./Library/stm32f4xx_cryp_aes.c ****         do
 4659              		.loc 1 1413 17 is_stmt 0 view .LVU1814
 4660 03a4 0023     		movs	r3, #0
 4661 03a6 0F93     		str	r3, [sp, #60]
 4662              	.L134:
1414:./Library/stm32f4xx_cryp_aes.c ****         {
 4663              		.loc 1 1414 9 is_stmt 1 discriminator 2 view .LVU1815
1416:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 4664              		.loc 1 1416 11 discriminator 2 view .LVU1816
1416:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 4665              		.loc 1 1416 24 is_stmt 0 discriminator 2 view .LVU1817
 4666 03a8 1020     		movs	r0, #16
 4667 03aa FFF7FEFF 		bl	CRYP_GetFlagStatus
 4668              	.LVL679:
1417:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4669              		.loc 1 1417 11 is_stmt 1 discriminator 2 view .LVU1818
1417:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4670              		.loc 1 1417 18 is_stmt 0 discriminator 2 view .LVU1819
 4671 03ae 0F9B     		ldr	r3, [sp, #60]
 4672 03b0 0133     		adds	r3, r3, #1
 4673 03b2 0F93     		str	r3, [sp, #60]
1418:./Library/stm32f4xx_cryp_aes.c **** 
ARM GAS  /tmp/ccsH6HZr.s 			page 136


 4674              		.loc 1 1418 46 is_stmt 1 discriminator 2 view .LVU1820
1418:./Library/stm32f4xx_cryp_aes.c **** 
 4675              		.loc 1 1418 26 is_stmt 0 discriminator 2 view .LVU1821
 4676 03b4 0F9B     		ldr	r3, [sp, #60]
1418:./Library/stm32f4xx_cryp_aes.c **** 
 4677              		.loc 1 1418 46 discriminator 2 view .LVU1822
 4678 03b6 B3F5803F 		cmp	r3, #65536
 4679 03ba DAD0     		beq	.L133
1418:./Library/stm32f4xx_cryp_aes.c **** 
 4680              		.loc 1 1418 46 discriminator 1 view .LVU1823
 4681 03bc 0028     		cmp	r0, #0
 4682 03be F3D1     		bne	.L134
 4683 03c0 D7E7     		b	.L133
 4684              	.LVL680:
 4685              	.L136:
1429:./Library/stm32f4xx_cryp_aes.c ****           
 4686              		.loc 1 1429 11 is_stmt 1 discriminator 1 view .LVU1824
1427:./Library/stm32f4xx_cryp_aes.c ****           {
 4687              		.loc 1 1427 52 discriminator 1 view .LVU1825
1427:./Library/stm32f4xx_cryp_aes.c ****           {
 4688              		.loc 1 1427 17 is_stmt 0 discriminator 1 view .LVU1826
 4689 03c2 0420     		movs	r0, #4
 4690 03c4 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4691              	.LVL681:
1427:./Library/stm32f4xx_cryp_aes.c ****           {
 4692              		.loc 1 1427 52 discriminator 1 view .LVU1827
 4693 03c8 0028     		cmp	r0, #0
 4694 03ca FAD0     		beq	.L136
1432:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4695              		.loc 1 1432 11 is_stmt 1 view .LVU1828
1432:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4696              		.loc 1 1432 38 is_stmt 0 view .LVU1829
 4697 03cc FFF7FEFF 		bl	CRYP_DataOut
 4698              	.LVL682:
1432:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4699              		.loc 1 1432 36 view .LVU1830
 4700 03d0 CAF80000 		str	r0, [r10]
1433:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4701              		.loc 1 1433 11 is_stmt 1 view .LVU1831
 4702              	.LVL683:
1434:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4703              		.loc 1 1434 11 view .LVU1832
1434:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4704              		.loc 1 1434 38 is_stmt 0 view .LVU1833
 4705 03d4 FFF7FEFF 		bl	CRYP_DataOut
 4706              	.LVL684:
1434:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4707              		.loc 1 1434 36 view .LVU1834
 4708 03d8 CAF80400 		str	r0, [r10, #4]
1435:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4709              		.loc 1 1435 11 is_stmt 1 view .LVU1835
 4710              	.LVL685:
1436:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4711              		.loc 1 1436 11 view .LVU1836
1436:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4712              		.loc 1 1436 38 is_stmt 0 view .LVU1837
 4713 03dc FFF7FEFF 		bl	CRYP_DataOut
ARM GAS  /tmp/ccsH6HZr.s 			page 137


 4714              	.LVL686:
1436:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4715              		.loc 1 1436 36 view .LVU1838
 4716 03e0 CAF80800 		str	r0, [r10, #8]
1437:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4717              		.loc 1 1437 11 is_stmt 1 view .LVU1839
 4718              	.LVL687:
1438:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4719              		.loc 1 1438 11 view .LVU1840
1438:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4720              		.loc 1 1438 38 is_stmt 0 view .LVU1841
 4721 03e4 FFF7FEFF 		bl	CRYP_DataOut
 4722              	.LVL688:
1438:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4723              		.loc 1 1438 36 view .LVU1842
 4724 03e8 CAF80C00 		str	r0, [r10, #12]
1439:./Library/stm32f4xx_cryp_aes.c ****         }
 4725              		.loc 1 1439 11 is_stmt 1 view .LVU1843
1439:./Library/stm32f4xx_cryp_aes.c ****         }
 4726              		.loc 1 1439 21 is_stmt 0 view .LVU1844
 4727 03ec 0AF1100A 		add	r10, r10, #16
 4728              	.LVL689:
1439:./Library/stm32f4xx_cryp_aes.c ****         }
 4729              		.loc 1 1439 21 view .LVU1845
 4730 03f0 C1E7     		b	.L135
 4731              	.LVL690:
 4732              	.L168:
1439:./Library/stm32f4xx_cryp_aes.c ****         }
 4733              		.loc 1 1439 21 view .LVU1846
 4734 03f2 0196     		str	r6, [sp, #4]
 4735 03f4 00E0     		b	.L130
 4736              	.L161:
 4737 03f6 0196     		str	r6, [sp, #4]
 4738              	.LVL691:
 4739              	.L130:
1446:./Library/stm32f4xx_cryp_aes.c ****     
 4740              		.loc 1 1446 5 is_stmt 1 view .LVU1847
 4741 03f8 4FF44030 		mov	r0, #196608
 4742 03fc FFF7FEFF 		bl	CRYP_PhaseConfig
 4743              	.LVL692:
1449:./Library/stm32f4xx_cryp_aes.c ****     
 4744              		.loc 1 1449 5 view .LVU1848
 4745 0400 0120     		movs	r0, #1
 4746 0402 FFF7FEFF 		bl	CRYP_Cmd
 4747              	.LVL693:
1451:./Library/stm32f4xx_cryp_aes.c ****     {
 4748              		.loc 1 1451 5 view .LVU1849
1451:./Library/stm32f4xx_cryp_aes.c ****     {
 4749              		.loc 1 1451 8 is_stmt 0 view .LVU1850
 4750 0406 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4751              	.LVL694:
1451:./Library/stm32f4xx_cryp_aes.c ****     {
 4752              		.loc 1 1451 7 view .LVU1851
 4753 040a 0746     		mov	r7, r0
 4754 040c 0028     		cmp	r0, #0
 4755 040e 00F0CF80 		beq	.L125
1458:./Library/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
ARM GAS  /tmp/ccsH6HZr.s 			page 138


 4756              		.loc 1 1458 5 is_stmt 1 view .LVU1852
 4757              	.LVL695:
1460:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 4758              		.loc 1 1460 5 view .LVU1853
 4759 0412 0798     		ldr	r0, [sp, #28]
 4760 0414 FFF7FEFF 		bl	CRYP_DataIn
 4761              	.LVL696:
1461:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 4762              		.loc 1 1461 5 view .LVU1854
1462:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 4763              		.loc 1 1462 5 view .LVU1855
 4764 0418 0898     		ldr	r0, [sp, #32]
 4765 041a FFF7FEFF 		bl	CRYP_DataIn
 4766              	.LVL697:
1463:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 4767              		.loc 1 1463 5 view .LVU1856
1464:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 4768              		.loc 1 1464 5 view .LVU1857
 4769 041e 0998     		ldr	r0, [sp, #36]
 4770 0420 FFF7FEFF 		bl	CRYP_DataIn
 4771              	.LVL698:
1465:./Library/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
 4772              		.loc 1 1465 5 view .LVU1858
1467:./Library/stm32f4xx_cryp_aes.c ****     
 4773              		.loc 1 1467 5 view .LVU1859
1467:./Library/stm32f4xx_cryp_aes.c ****     
 4774              		.loc 1 1467 17 is_stmt 0 view .LVU1860
 4775 0424 0A98     		ldr	r0, [sp, #40]
1467:./Library/stm32f4xx_cryp_aes.c ****     
 4776              		.loc 1 1467 5 view .LVU1861
 4777 0426 20F08070 		bic	r0, r0, #16777216
 4778 042a FFF7FEFF 		bl	CRYP_DataIn
 4779              	.LVL699:
1470:./Library/stm32f4xx_cryp_aes.c ****     {
 4780              		.loc 1 1470 5 is_stmt 1 view .LVU1862
 4781              	.L137:
1472:./Library/stm32f4xx_cryp_aes.c ****     
 4782              		.loc 1 1472 5 discriminator 1 view .LVU1863
1470:./Library/stm32f4xx_cryp_aes.c ****     {
 4783              		.loc 1 1470 46 discriminator 1 view .LVU1864
1470:./Library/stm32f4xx_cryp_aes.c ****     {
 4784              		.loc 1 1470 11 is_stmt 0 discriminator 1 view .LVU1865
 4785 042e 0420     		movs	r0, #4
 4786 0430 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4787              	.LVL700:
1470:./Library/stm32f4xx_cryp_aes.c ****     {
 4788              		.loc 1 1470 46 discriminator 1 view .LVU1866
 4789 0434 0028     		cmp	r0, #0
 4790 0436 FAD0     		beq	.L137
1475:./Library/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 4791              		.loc 1 1475 5 is_stmt 1 view .LVU1867
1475:./Library/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 4792              		.loc 1 1475 18 is_stmt 0 view .LVU1868
 4793 0438 FFF7FEFF 		bl	CRYP_DataOut
 4794              	.LVL701:
1475:./Library/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 4795              		.loc 1 1475 16 view .LVU1869
ARM GAS  /tmp/ccsH6HZr.s 			page 139


 4796 043c 0390     		str	r0, [sp, #12]
1476:./Library/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 4797              		.loc 1 1476 5 is_stmt 1 view .LVU1870
1476:./Library/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 4798              		.loc 1 1476 18 is_stmt 0 view .LVU1871
 4799 043e FFF7FEFF 		bl	CRYP_DataOut
 4800              	.LVL702:
1476:./Library/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 4801              		.loc 1 1476 16 view .LVU1872
 4802 0442 0490     		str	r0, [sp, #16]
1477:./Library/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 4803              		.loc 1 1477 5 is_stmt 1 view .LVU1873
1477:./Library/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 4804              		.loc 1 1477 18 is_stmt 0 view .LVU1874
 4805 0444 FFF7FEFF 		bl	CRYP_DataOut
 4806              	.LVL703:
1477:./Library/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 4807              		.loc 1 1477 16 view .LVU1875
 4808 0448 0590     		str	r0, [sp, #20]
1478:./Library/stm32f4xx_cryp_aes.c ****   }
 4809              		.loc 1 1478 5 is_stmt 1 view .LVU1876
1478:./Library/stm32f4xx_cryp_aes.c ****   }
 4810              		.loc 1 1478 18 is_stmt 0 view .LVU1877
 4811 044a FFF7FEFF 		bl	CRYP_DataOut
 4812              	.LVL704:
1478:./Library/stm32f4xx_cryp_aes.c ****   }
 4813              		.loc 1 1478 16 view .LVU1878
 4814 044e 0690     		str	r0, [sp, #24]
 4815 0450 019F     		ldr	r7, [sp, #4]
 4816 0452 A1E0     		b	.L138
 4817              	.LVL705:
 4818              	.L166:
1524:./Library/stm32f4xx_cryp_aes.c ****       
 4819              		.loc 1 1524 7 is_stmt 1 view .LVU1879
 4820 0454 4FF48030 		mov	r0, #65536
 4821 0458 FFF7FEFF 		bl	CRYP_PhaseConfig
 4822              	.LVL706:
1527:./Library/stm32f4xx_cryp_aes.c ****       
 4823              		.loc 1 1527 7 view .LVU1880
 4824 045c 0120     		movs	r0, #1
 4825 045e FFF7FEFF 		bl	CRYP_Cmd
 4826              	.LVL707:
1529:./Library/stm32f4xx_cryp_aes.c ****       {
 4827              		.loc 1 1529 7 view .LVU1881
1529:./Library/stm32f4xx_cryp_aes.c ****       {
 4828              		.loc 1 1529 10 is_stmt 0 view .LVU1882
 4829 0462 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4830              	.LVL708:
1529:./Library/stm32f4xx_cryp_aes.c ****       {
 4831              		.loc 1 1529 9 view .LVU1883
 4832 0466 0746     		mov	r7, r0
 4833              	.LVL709:
1529:./Library/stm32f4xx_cryp_aes.c ****       {
 4834              		.loc 1 1529 9 view .LVU1884
 4835 0468 0028     		cmp	r0, #0
 4836 046a 00F0A180 		beq	.L125
1536:./Library/stm32f4xx_cryp_aes.c ****       {
ARM GAS  /tmp/ccsH6HZr.s 			page 140


 4837              		.loc 1 1536 23 view .LVU1885
 4838 046e 0027     		movs	r7, #0
 4839 0470 12E0     		b	.L141
 4840              	.LVL710:
 4841              	.L142:
1541:./Library/stm32f4xx_cryp_aes.c ****         
 4842              		.loc 1 1541 9 is_stmt 1 discriminator 1 view .LVU1886
1539:./Library/stm32f4xx_cryp_aes.c ****         {
 4843              		.loc 1 1539 50 discriminator 1 view .LVU1887
1539:./Library/stm32f4xx_cryp_aes.c ****         {
 4844              		.loc 1 1539 15 is_stmt 0 discriminator 1 view .LVU1888
 4845 0472 0120     		movs	r0, #1
 4846 0474 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4847              	.LVL711:
1539:./Library/stm32f4xx_cryp_aes.c ****         {
 4848              		.loc 1 1539 50 discriminator 1 view .LVU1889
 4849 0478 0028     		cmp	r0, #0
 4850 047a FAD0     		beq	.L142
1544:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4851              		.loc 1 1544 9 is_stmt 1 discriminator 2 view .LVU1890
 4852 047c 3068     		ldr	r0, [r6]
 4853 047e FFF7FEFF 		bl	CRYP_DataIn
 4854              	.LVL712:
1545:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4855              		.loc 1 1545 9 discriminator 2 view .LVU1891
1546:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4856              		.loc 1 1546 9 discriminator 2 view .LVU1892
 4857 0482 7068     		ldr	r0, [r6, #4]
 4858 0484 FFF7FEFF 		bl	CRYP_DataIn
 4859              	.LVL713:
1547:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4860              		.loc 1 1547 9 discriminator 2 view .LVU1893
1548:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4861              		.loc 1 1548 9 discriminator 2 view .LVU1894
 4862 0488 B068     		ldr	r0, [r6, #8]
 4863 048a FFF7FEFF 		bl	CRYP_DataIn
 4864              	.LVL714:
1549:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4865              		.loc 1 1549 9 discriminator 2 view .LVU1895
1550:./Library/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4866              		.loc 1 1550 9 discriminator 2 view .LVU1896
 4867 048e F068     		ldr	r0, [r6, #12]
 4868 0490 FFF7FEFF 		bl	CRYP_DataIn
 4869              	.LVL715:
1551:./Library/stm32f4xx_cryp_aes.c ****       }
 4870              		.loc 1 1551 9 discriminator 2 view .LVU1897
1551:./Library/stm32f4xx_cryp_aes.c ****       }
 4871              		.loc 1 1551 19 is_stmt 0 discriminator 2 view .LVU1898
 4872 0494 1036     		adds	r6, r6, #16
 4873              	.LVL716:
1536:./Library/stm32f4xx_cryp_aes.c ****       {
 4874              		.loc 1 1536 67 is_stmt 1 discriminator 2 view .LVU1899
 4875 0496 1037     		adds	r7, r7, #16
 4876              	.LVL717:
 4877              	.L141:
1536:./Library/stm32f4xx_cryp_aes.c ****       {
 4878              		.loc 1 1536 41 discriminator 1 view .LVU1900
ARM GAS  /tmp/ccsH6HZr.s 			page 141


 4879 0498 BD42     		cmp	r5, r7
 4880 049a EAD8     		bhi	.L142
1555:./Library/stm32f4xx_cryp_aes.c ****       do
 4881              		.loc 1 1555 7 view .LVU1901
1555:./Library/stm32f4xx_cryp_aes.c ****       do
 4882              		.loc 1 1555 15 is_stmt 0 view .LVU1902
 4883 049c 0023     		movs	r3, #0
 4884 049e 0F93     		str	r3, [sp, #60]
 4885              	.LVL718:
 4886              	.L144:
1556:./Library/stm32f4xx_cryp_aes.c ****       {
 4887              		.loc 1 1556 7 is_stmt 1 discriminator 2 view .LVU1903
1558:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 4888              		.loc 1 1558 9 discriminator 2 view .LVU1904
1558:./Library/stm32f4xx_cryp_aes.c ****         counter++;
 4889              		.loc 1 1558 22 is_stmt 0 discriminator 2 view .LVU1905
 4890 04a0 1020     		movs	r0, #16
 4891 04a2 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4892              	.LVL719:
1559:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4893              		.loc 1 1559 9 is_stmt 1 discriminator 2 view .LVU1906
1559:./Library/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4894              		.loc 1 1559 16 is_stmt 0 discriminator 2 view .LVU1907
 4895 04a6 0F9B     		ldr	r3, [sp, #60]
 4896 04a8 0133     		adds	r3, r3, #1
 4897 04aa 0F93     		str	r3, [sp, #60]
1560:./Library/stm32f4xx_cryp_aes.c **** 
 4898              		.loc 1 1560 44 is_stmt 1 discriminator 2 view .LVU1908
1560:./Library/stm32f4xx_cryp_aes.c **** 
 4899              		.loc 1 1560 24 is_stmt 0 discriminator 2 view .LVU1909
 4900 04ac 0F9B     		ldr	r3, [sp, #60]
1560:./Library/stm32f4xx_cryp_aes.c **** 
 4901              		.loc 1 1560 44 discriminator 2 view .LVU1910
 4902 04ae B3F5803F 		cmp	r3, #65536
 4903 04b2 01D0     		beq	.L143
1560:./Library/stm32f4xx_cryp_aes.c **** 
 4904              		.loc 1 1560 44 discriminator 1 view .LVU1911
 4905 04b4 0028     		cmp	r0, #0
 4906 04b6 F3D1     		bne	.L144
 4907              	.L143:
1562:./Library/stm32f4xx_cryp_aes.c ****       {
 4908              		.loc 1 1562 7 is_stmt 1 view .LVU1912
1562:./Library/stm32f4xx_cryp_aes.c ****       {
 4909              		.loc 1 1562 10 is_stmt 0 view .LVU1913
 4910 04b8 08B9     		cbnz	r0, .L159
1141:./Library/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 4911              		.loc 1 1141 15 view .LVU1914
 4912 04ba 0125     		movs	r5, #1
 4913 04bc 91E6     		b	.L140
 4914              	.L159:
1564:./Library/stm32f4xx_cryp_aes.c ****       }
 4915              		.loc 1 1564 16 view .LVU1915
 4916 04be 0025     		movs	r5, #0
 4917 04c0 8FE6     		b	.L140
 4918              	.LVL720:
 4919              	.L148:
1585:./Library/stm32f4xx_cryp_aes.c ****       {
ARM GAS  /tmp/ccsH6HZr.s 			page 142


1586:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1587:./Library/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1588:./Library/stm32f4xx_cryp_aes.c ****         {
1589:./Library/stm32f4xx_cryp_aes.c ****         }
1590:./Library/stm32f4xx_cryp_aes.c ****         
1591:./Library/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1592:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1593:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1594:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1595:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1596:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1597:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1598:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1599:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1600:./Library/stm32f4xx_cryp_aes.c ****         
1601:./Library/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1602:./Library/stm32f4xx_cryp_aes.c ****         counter = 0;
1603:./Library/stm32f4xx_cryp_aes.c ****         do
1604:./Library/stm32f4xx_cryp_aes.c ****         {
1605:./Library/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1606:./Library/stm32f4xx_cryp_aes.c ****           counter++;
1607:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1608:./Library/stm32f4xx_cryp_aes.c **** 
1609:./Library/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 4920              		.loc 1 1609 9 is_stmt 1 view .LVU1916
 4921              		.loc 1 1609 12 is_stmt 0 view .LVU1917
 4922 04c2 30B3     		cbz	r0, .L151
1610:./Library/stm32f4xx_cryp_aes.c ****         {
1611:./Library/stm32f4xx_cryp_aes.c ****           status = ERROR;
 4923              		.loc 1 1611 18 view .LVU1918
 4924 04c4 0025     		movs	r5, #0
 4925              	.LVL721:
 4926              	.L150:
1584:./Library/stm32f4xx_cryp_aes.c ****       {
 4927              		.loc 1 1584 87 is_stmt 1 discriminator 2 view .LVU1919
 4928 04c6 1036     		adds	r6, r6, #16
 4929              	.LVL722:
 4930              	.L146:
1584:./Library/stm32f4xx_cryp_aes.c ****       {
 4931              		.loc 1 1584 53 discriminator 1 view .LVU1920
 4932 04c8 4645     		cmp	r6, r8
 4933 04ca 3AD2     		bcs	.L145
1584:./Library/stm32f4xx_cryp_aes.c ****       {
 4934              		.loc 1 1584 53 is_stmt 0 discriminator 3 view .LVU1921
 4935 04cc 002D     		cmp	r5, #0
 4936 04ce 38D0     		beq	.L145
 4937              	.L147:
1589:./Library/stm32f4xx_cryp_aes.c ****         
 4938              		.loc 1 1589 9 is_stmt 1 discriminator 1 view .LVU1922
1587:./Library/stm32f4xx_cryp_aes.c ****         {
 4939              		.loc 1 1587 50 discriminator 1 view .LVU1923
1587:./Library/stm32f4xx_cryp_aes.c ****         {
 4940              		.loc 1 1587 15 is_stmt 0 discriminator 1 view .LVU1924
 4941 04d0 0120     		movs	r0, #1
 4942 04d2 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4943              	.LVL723:
1587:./Library/stm32f4xx_cryp_aes.c ****         {
ARM GAS  /tmp/ccsH6HZr.s 			page 143


 4944              		.loc 1 1587 50 discriminator 1 view .LVU1925
 4945 04d6 0028     		cmp	r0, #0
 4946 04d8 FAD0     		beq	.L147
1592:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4947              		.loc 1 1592 9 is_stmt 1 view .LVU1926
 4948 04da 2068     		ldr	r0, [r4]
 4949 04dc FFF7FEFF 		bl	CRYP_DataIn
 4950              	.LVL724:
1593:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4951              		.loc 1 1593 9 view .LVU1927
1594:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4952              		.loc 1 1594 9 view .LVU1928
 4953 04e0 6068     		ldr	r0, [r4, #4]
 4954 04e2 FFF7FEFF 		bl	CRYP_DataIn
 4955              	.LVL725:
1595:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4956              		.loc 1 1595 9 view .LVU1929
1596:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4957              		.loc 1 1596 9 view .LVU1930
 4958 04e6 A068     		ldr	r0, [r4, #8]
 4959 04e8 FFF7FEFF 		bl	CRYP_DataIn
 4960              	.LVL726:
1597:./Library/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4961              		.loc 1 1597 9 view .LVU1931
1598:./Library/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4962              		.loc 1 1598 9 view .LVU1932
 4963 04ec E068     		ldr	r0, [r4, #12]
 4964 04ee FFF7FEFF 		bl	CRYP_DataIn
 4965              	.LVL727:
1599:./Library/stm32f4xx_cryp_aes.c ****         
 4966              		.loc 1 1599 9 view .LVU1933
1599:./Library/stm32f4xx_cryp_aes.c ****         
 4967              		.loc 1 1599 18 is_stmt 0 view .LVU1934
 4968 04f2 1034     		adds	r4, r4, #16
 4969              	.LVL728:
1602:./Library/stm32f4xx_cryp_aes.c ****         do
 4970              		.loc 1 1602 9 is_stmt 1 view .LVU1935
1602:./Library/stm32f4xx_cryp_aes.c ****         do
 4971              		.loc 1 1602 17 is_stmt 0 view .LVU1936
 4972 04f4 0023     		movs	r3, #0
 4973 04f6 0F93     		str	r3, [sp, #60]
 4974              	.L149:
1603:./Library/stm32f4xx_cryp_aes.c ****         {
 4975              		.loc 1 1603 9 is_stmt 1 discriminator 2 view .LVU1937
1605:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 4976              		.loc 1 1605 11 discriminator 2 view .LVU1938
1605:./Library/stm32f4xx_cryp_aes.c ****           counter++;
 4977              		.loc 1 1605 24 is_stmt 0 discriminator 2 view .LVU1939
 4978 04f8 1020     		movs	r0, #16
 4979 04fa FFF7FEFF 		bl	CRYP_GetFlagStatus
 4980              	.LVL729:
1606:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4981              		.loc 1 1606 11 is_stmt 1 discriminator 2 view .LVU1940
1606:./Library/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4982              		.loc 1 1606 18 is_stmt 0 discriminator 2 view .LVU1941
 4983 04fe 0F9B     		ldr	r3, [sp, #60]
 4984 0500 0133     		adds	r3, r3, #1
ARM GAS  /tmp/ccsH6HZr.s 			page 144


 4985 0502 0F93     		str	r3, [sp, #60]
1607:./Library/stm32f4xx_cryp_aes.c **** 
 4986              		.loc 1 1607 46 is_stmt 1 discriminator 2 view .LVU1942
1607:./Library/stm32f4xx_cryp_aes.c **** 
 4987              		.loc 1 1607 26 is_stmt 0 discriminator 2 view .LVU1943
 4988 0504 0F9B     		ldr	r3, [sp, #60]
1607:./Library/stm32f4xx_cryp_aes.c **** 
 4989              		.loc 1 1607 46 discriminator 2 view .LVU1944
 4990 0506 B3F5803F 		cmp	r3, #65536
 4991 050a DAD0     		beq	.L148
1607:./Library/stm32f4xx_cryp_aes.c **** 
 4992              		.loc 1 1607 46 discriminator 1 view .LVU1945
 4993 050c 0028     		cmp	r0, #0
 4994 050e F3D1     		bne	.L149
 4995 0510 D7E7     		b	.L148
 4996              	.LVL730:
 4997              	.L151:
1612:./Library/stm32f4xx_cryp_aes.c ****         }
1613:./Library/stm32f4xx_cryp_aes.c ****         else
1614:./Library/stm32f4xx_cryp_aes.c ****         {
1615:./Library/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1616:./Library/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1617:./Library/stm32f4xx_cryp_aes.c ****           {
1618:./Library/stm32f4xx_cryp_aes.c ****           }
 4998              		.loc 1 1618 11 is_stmt 1 discriminator 1 view .LVU1946
1616:./Library/stm32f4xx_cryp_aes.c ****           {
 4999              		.loc 1 1616 52 discriminator 1 view .LVU1947
1616:./Library/stm32f4xx_cryp_aes.c ****           {
 5000              		.loc 1 1616 17 is_stmt 0 discriminator 1 view .LVU1948
 5001 0512 0420     		movs	r0, #4
 5002 0514 FFF7FEFF 		bl	CRYP_GetFlagStatus
 5003              	.LVL731:
1616:./Library/stm32f4xx_cryp_aes.c ****           {
 5004              		.loc 1 1616 52 discriminator 1 view .LVU1949
 5005 0518 0028     		cmp	r0, #0
 5006 051a FAD0     		beq	.L151
1619:./Library/stm32f4xx_cryp_aes.c ****           
1620:./Library/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1621:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5007              		.loc 1 1621 11 is_stmt 1 view .LVU1950
 5008              		.loc 1 1621 38 is_stmt 0 view .LVU1951
 5009 051c FFF7FEFF 		bl	CRYP_DataOut
 5010              	.LVL732:
 5011              		.loc 1 1621 36 view .LVU1952
 5012 0520 CAF80000 		str	r0, [r10]
1622:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5013              		.loc 1 1622 11 is_stmt 1 view .LVU1953
 5014              	.LVL733:
1623:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5015              		.loc 1 1623 11 view .LVU1954
 5016              		.loc 1 1623 38 is_stmt 0 view .LVU1955
 5017 0524 FFF7FEFF 		bl	CRYP_DataOut
 5018              	.LVL734:
 5019              		.loc 1 1623 36 view .LVU1956
 5020 0528 CAF80400 		str	r0, [r10, #4]
1624:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5021              		.loc 1 1624 11 is_stmt 1 view .LVU1957
ARM GAS  /tmp/ccsH6HZr.s 			page 145


 5022              	.LVL735:
1625:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5023              		.loc 1 1625 11 view .LVU1958
 5024              		.loc 1 1625 38 is_stmt 0 view .LVU1959
 5025 052c FFF7FEFF 		bl	CRYP_DataOut
 5026              	.LVL736:
 5027              		.loc 1 1625 36 view .LVU1960
 5028 0530 CAF80800 		str	r0, [r10, #8]
1626:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5029              		.loc 1 1626 11 is_stmt 1 view .LVU1961
 5030              	.LVL737:
1627:./Library/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5031              		.loc 1 1627 11 view .LVU1962
 5032              		.loc 1 1627 38 is_stmt 0 view .LVU1963
 5033 0534 FFF7FEFF 		bl	CRYP_DataOut
 5034              	.LVL738:
 5035              		.loc 1 1627 36 view .LVU1964
 5036 0538 CAF80C00 		str	r0, [r10, #12]
1628:./Library/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5037              		.loc 1 1628 11 is_stmt 1 view .LVU1965
 5038              		.loc 1 1628 21 is_stmt 0 view .LVU1966
 5039 053c 0AF1100A 		add	r10, r10, #16
 5040              	.LVL739:
 5041              		.loc 1 1628 21 view .LVU1967
 5042 0540 C1E7     		b	.L150
 5043              	.LVL740:
 5044              	.L145:
1629:./Library/stm32f4xx_cryp_aes.c ****         }
1630:./Library/stm32f4xx_cryp_aes.c ****       }
1631:./Library/stm32f4xx_cryp_aes.c ****     }
1632:./Library/stm32f4xx_cryp_aes.c ****     
1633:./Library/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1634:./Library/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1635:./Library/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 5045              		.loc 1 1635 5 is_stmt 1 view .LVU1968
 5046 0542 4FF44030 		mov	r0, #196608
 5047 0546 FFF7FEFF 		bl	CRYP_PhaseConfig
 5048              	.LVL741:
1636:./Library/stm32f4xx_cryp_aes.c ****     
1637:./Library/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1638:./Library/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 5049              		.loc 1 1638 5 view .LVU1969
 5050 054a 0120     		movs	r0, #1
 5051 054c FFF7FEFF 		bl	CRYP_Cmd
 5052              	.LVL742:
1639:./Library/stm32f4xx_cryp_aes.c ****     
1640:./Library/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 5053              		.loc 1 1640 5 view .LVU1970
 5054              		.loc 1 1640 8 is_stmt 0 view .LVU1971
 5055 0550 FFF7FEFF 		bl	CRYP_GetCmdStatus
 5056              	.LVL743:
 5057              		.loc 1 1640 7 view .LVU1972
 5058 0554 0746     		mov	r7, r0
 5059 0556 58B3     		cbz	r0, .L125
1641:./Library/stm32f4xx_cryp_aes.c ****     {
1642:./Library/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1643:./Library/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
ARM GAS  /tmp/ccsH6HZr.s 			page 146


1644:./Library/stm32f4xx_cryp_aes.c ****       return(ERROR);
1645:./Library/stm32f4xx_cryp_aes.c ****     }
1646:./Library/stm32f4xx_cryp_aes.c ****     
1647:./Library/stm32f4xx_cryp_aes.c ****     ctraddr = (uint32_t)ctr;
 5060              		.loc 1 1647 5 is_stmt 1 view .LVU1973
 5061              	.LVL744:
1648:./Library/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
1649:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 5062              		.loc 1 1649 5 view .LVU1974
 5063 0558 0798     		ldr	r0, [sp, #28]
 5064 055a FFF7FEFF 		bl	CRYP_DataIn
 5065              	.LVL745:
1650:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 5066              		.loc 1 1650 5 view .LVU1975
1651:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 5067              		.loc 1 1651 5 view .LVU1976
 5068 055e 0898     		ldr	r0, [sp, #32]
 5069 0560 FFF7FEFF 		bl	CRYP_DataIn
 5070              	.LVL746:
1652:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 5071              		.loc 1 1652 5 view .LVU1977
1653:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 5072              		.loc 1 1653 5 view .LVU1978
 5073 0564 0998     		ldr	r0, [sp, #36]
 5074 0566 FFF7FEFF 		bl	CRYP_DataIn
 5075              	.LVL747:
1654:./Library/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 5076              		.loc 1 1654 5 view .LVU1979
1655:./Library/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
1656:./Library/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr) & 0xfeffffff);
 5077              		.loc 1 1656 5 view .LVU1980
 5078              		.loc 1 1656 17 is_stmt 0 view .LVU1981
 5079 056a 0A98     		ldr	r0, [sp, #40]
 5080              		.loc 1 1656 5 view .LVU1982
 5081 056c 20F08070 		bic	r0, r0, #16777216
 5082 0570 FFF7FEFF 		bl	CRYP_DataIn
 5083              	.LVL748:
1657:./Library/stm32f4xx_cryp_aes.c ****     
1658:./Library/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1659:./Library/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 5084              		.loc 1 1659 5 is_stmt 1 view .LVU1983
 5085              	.L152:
1660:./Library/stm32f4xx_cryp_aes.c ****     {
1661:./Library/stm32f4xx_cryp_aes.c ****     }
 5086              		.loc 1 1661 5 discriminator 1 view .LVU1984
1659:./Library/stm32f4xx_cryp_aes.c ****     {
 5087              		.loc 1 1659 46 discriminator 1 view .LVU1985
1659:./Library/stm32f4xx_cryp_aes.c ****     {
 5088              		.loc 1 1659 11 is_stmt 0 discriminator 1 view .LVU1986
 5089 0574 0420     		movs	r0, #4
 5090 0576 FFF7FEFF 		bl	CRYP_GetFlagStatus
 5091              	.LVL749:
1659:./Library/stm32f4xx_cryp_aes.c ****     {
 5092              		.loc 1 1659 46 discriminator 1 view .LVU1987
 5093 057a 0028     		cmp	r0, #0
 5094 057c FAD0     		beq	.L152
1662:./Library/stm32f4xx_cryp_aes.c ****     
ARM GAS  /tmp/ccsH6HZr.s 			page 147


1663:./Library/stm32f4xx_cryp_aes.c ****     /* Read the Authentification TAG (MAC) in the IN FIFO */
1664:./Library/stm32f4xx_cryp_aes.c ****     temptag[0] = CRYP_DataOut();
 5095              		.loc 1 1664 5 is_stmt 1 view .LVU1988
 5096              		.loc 1 1664 18 is_stmt 0 view .LVU1989
 5097 057e FFF7FEFF 		bl	CRYP_DataOut
 5098              	.LVL750:
 5099              		.loc 1 1664 16 view .LVU1990
 5100 0582 0390     		str	r0, [sp, #12]
1665:./Library/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 5101              		.loc 1 1665 5 is_stmt 1 view .LVU1991
 5102              		.loc 1 1665 18 is_stmt 0 view .LVU1992
 5103 0584 FFF7FEFF 		bl	CRYP_DataOut
 5104              	.LVL751:
 5105              		.loc 1 1665 16 view .LVU1993
 5106 0588 0490     		str	r0, [sp, #16]
1666:./Library/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 5107              		.loc 1 1666 5 is_stmt 1 view .LVU1994
 5108              		.loc 1 1666 18 is_stmt 0 view .LVU1995
 5109 058a FFF7FEFF 		bl	CRYP_DataOut
 5110              	.LVL752:
 5111              		.loc 1 1666 16 view .LVU1996
 5112 058e 0590     		str	r0, [sp, #20]
1667:./Library/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 5113              		.loc 1 1667 5 is_stmt 1 view .LVU1997
 5114              		.loc 1 1667 18 is_stmt 0 view .LVU1998
 5115 0590 FFF7FEFF 		bl	CRYP_DataOut
 5116              	.LVL753:
 5117              		.loc 1 1667 16 view .LVU1999
 5118 0594 0690     		str	r0, [sp, #24]
 5119 0596 2F46     		mov	r7, r5
 5120              	.LVL754:
 5121              	.L138:
1668:./Library/stm32f4xx_cryp_aes.c ****   }
1669:./Library/stm32f4xx_cryp_aes.c ****   
1670:./Library/stm32f4xx_cryp_aes.c ****   /* Copy temporary authentication TAG in user TAG buffer */
1671:./Library/stm32f4xx_cryp_aes.c ****   for(loopcounter = 0; (loopcounter < TAGSize); loopcounter++)
 5122              		.loc 1 1671 3 is_stmt 1 view .LVU2000
 5123              		.loc 1 1671 19 is_stmt 0 view .LVU2001
 5124 0598 0023     		movs	r3, #0
 5125 059a 3199     		ldr	r1, [sp, #196]
 5126              		.loc 1 1671 3 view .LVU2002
 5127 059c 03E0     		b	.L153
 5128              	.LVL755:
 5129              	.L154:
1672:./Library/stm32f4xx_cryp_aes.c ****   {
1673:./Library/stm32f4xx_cryp_aes.c ****     /* Set the authentication TAG buffer */
1674:./Library/stm32f4xx_cryp_aes.c ****     *((uint8_t*)tagaddr+loopcounter) = *((uint8_t*)temptag+loopcounter);
 5130              		.loc 1 1674 5 is_stmt 1 discriminator 3 view .LVU2003
 5131              		.loc 1 1674 59 is_stmt 0 discriminator 3 view .LVU2004
 5132 059e 03AA     		add	r2, sp, #12
 5133              		.loc 1 1674 40 discriminator 3 view .LVU2005
 5134 05a0 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 5135              		.loc 1 1674 38 discriminator 3 view .LVU2006
 5136 05a2 CA54     		strb	r2, [r1, r3]
1671:./Library/stm32f4xx_cryp_aes.c ****   {
 5137              		.loc 1 1671 60 is_stmt 1 discriminator 3 view .LVU2007
 5138 05a4 0133     		adds	r3, r3, #1
ARM GAS  /tmp/ccsH6HZr.s 			page 148


 5139              	.LVL756:
 5140              	.L153:
1671:./Library/stm32f4xx_cryp_aes.c ****   {
 5141              		.loc 1 1671 37 discriminator 1 view .LVU2008
 5142 05a6 4B45     		cmp	r3, r9
 5143 05a8 F9D3     		bcc	.L154
1675:./Library/stm32f4xx_cryp_aes.c ****   }
1676:./Library/stm32f4xx_cryp_aes.c ****   
1677:./Library/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
1678:./Library/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 5144              		.loc 1 1678 3 view .LVU2009
 5145 05aa 0020     		movs	r0, #0
 5146 05ac FFF7FEFF 		bl	CRYP_Cmd
 5147              	.LVL757:
1679:./Library/stm32f4xx_cryp_aes.c **** 
1680:./Library/stm32f4xx_cryp_aes.c ****   return status;
 5148              		.loc 1 1680 3 view .LVU2010
 5149              	.L125:
1681:./Library/stm32f4xx_cryp_aes.c **** }
 5150              		.loc 1 1681 1 is_stmt 0 view .LVU2011
 5151 05b0 3846     		mov	r0, r7
 5152 05b2 21B0     		add	sp, sp, #132
 5153              	.LCFI14:
 5154              		.cfi_def_cfa_offset 36
 5155              		@ sp needed
 5156 05b4 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 5157              		.loc 1 1681 1 view .LVU2012
 5158              		.cfi_endproc
 5159              	.LFE127:
 5161              		.text
 5162              	.Letext0:
 5163              		.file 3 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 5164              		.file 4 "./CORE/stm32f4xx.h"
 5165              		.file 5 "./Library/stm32f4xx_cryp.h"
ARM GAS  /tmp/ccsH6HZr.s 			page 149


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_cryp_aes.c
     /tmp/ccsH6HZr.s:21     .text.CRYP_AES_ECB:0000000000000000 $t
     /tmp/ccsH6HZr.s:27     .text.CRYP_AES_ECB:0000000000000000 CRYP_AES_ECB
     /tmp/ccsH6HZr.s:684    .text.CRYP_AES_CBC:0000000000000000 $t
     /tmp/ccsH6HZr.s:690    .text.CRYP_AES_CBC:0000000000000000 CRYP_AES_CBC
     /tmp/ccsH6HZr.s:1428   .text.CRYP_AES_CTR:0000000000000000 $t
     /tmp/ccsH6HZr.s:1434   .text.CRYP_AES_CTR:0000000000000000 CRYP_AES_CTR
     /tmp/ccsH6HZr.s:2116   .text.CRYP_AES_GCM:0000000000000000 $t
     /tmp/ccsH6HZr.s:2122   .text.CRYP_AES_GCM:0000000000000000 CRYP_AES_GCM
     /tmp/ccsH6HZr.s:3526   .text.CRYP_AES_CCM:0000000000000000 $t
     /tmp/ccsH6HZr.s:3532   .text.CRYP_AES_CCM:0000000000000000 CRYP_AES_CCM

UNDEFINED SYMBOLS
CRYP_KeyStructInit
CRYP_FIFOFlush
CRYP_Init
CRYP_KeyInit
CRYP_Cmd
CRYP_GetFlagStatus
CRYP_GetCmdStatus
CRYP_DataIn
CRYP_DataOut
CRYP_IVInit
CRYP_PhaseConfig
