read -sv run_verilog_mid/adder_32b_8_97_c612e443778a3659261c4ebcc46d8dce.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_97_c612e443778a3659261c4ebcc46d8dce_yosys.v
