<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="clock_divider.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="divideby2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="divideby2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="divideby2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="divideby2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divideby2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="divideby2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="divideby2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="divideby2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="divideby2_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="divideby2_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="divideby2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divider_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="divider_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="divider_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divider_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/divideby2_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/divideby2_synthesis.v"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1412974197" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1412974197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1419484554" xil_pn:in_ck="8589015011833941877" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1419484554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="divider.v"/>
      <outfile xil_pn:name="divider_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1412974197" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1441191556144537597" xil_pn:start_ts="1412974197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412974197" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-461824172528759397" xil_pn:start_ts="1412974197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412974197" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1357070236515439775" xil_pn:start_ts="1412974197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1419484554" xil_pn:in_ck="8589015011833941877" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1419484554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="divider.v"/>
      <outfile xil_pn:name="divider_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1419703923" xil_pn:in_ck="8589015011833941877" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1516182240095929591" xil_pn:start_ts="1419703916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="divider_test_beh.prj"/>
      <outfile xil_pn:name="divider_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1419703923" xil_pn:in_ck="4080146161835060853" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4603327861236136012" xil_pn:start_ts="1419703923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="divider_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1412972874" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1412972874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412972874" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4778422042792895689" xil_pn:start_ts="1412972874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412972874" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1357070236515439775" xil_pn:start_ts="1412972874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412972874" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1412972874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412972874" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="993819279462296985" xil_pn:start_ts="1412972874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412972874" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1412972874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412972874" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8086912525241698199" xil_pn:start_ts="1412972874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1419703959" xil_pn:in_ck="145272423120811" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="4507920310432717436" xil_pn:start_ts="1419703928">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="divideby2.lso"/>
      <outfile xil_pn:name="divideby2.ngc"/>
      <outfile xil_pn:name="divideby2.ngr"/>
      <outfile xil_pn:name="divideby2.prj"/>
      <outfile xil_pn:name="divideby2.stx"/>
      <outfile xil_pn:name="divideby2.syr"/>
      <outfile xil_pn:name="divideby2.xst"/>
      <outfile xil_pn:name="divideby2_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1412973461" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119209745543016764" xil_pn:start_ts="1412973461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1419704294" xil_pn:in_ck="6260920618662138120" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="5163363712164017558" xil_pn:start_ts="1419704286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/divideby2_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/divideby2_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
