Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Sep  1 13:02:49 2023
| Host         : DESKTOP-37DH2T5 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu48dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 15418 |     0 |          0 |    425280 |  3.63 |
|   LUT as Logic             | 14240 |     0 |          0 |    425280 |  3.35 |
|   LUT as Memory            |  1178 |     0 |          0 |    213600 |  0.55 |
|     LUT as Distributed RAM |   108 |     0 |            |           |       |
|     LUT as Shift Register  |  1070 |     0 |            |           |       |
| CLB Registers              | 18197 |     0 |          0 |    850560 |  2.14 |
|   Register as Flip Flop    | 18197 |     0 |          0 |    850560 |  2.14 |
|   Register as Latch        |     0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |   180 |     0 |          0 |     53160 |  0.34 |
| F7 Muxes                   |   229 |     0 |          0 |    212640 |  0.11 |
| F8 Muxes                   |    22 |     0 |          0 |    106320 |  0.02 |
| F9 Muxes                   |     0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 110   |          Yes |           - |          Set |
| 399   |          Yes |           - |        Reset |
| 710   |          Yes |         Set |            - |
| 16978 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  3750 |     0 |          0 |     53160 |  7.05 |
|   CLBL                                     |  1763 |     0 |            |           |       |
|   CLBM                                     |  1987 |     0 |            |           |       |
| LUT as Logic                               | 14240 |     0 |          0 |    425280 |  3.35 |
|   using O5 output only                     |   332 |       |            |           |       |
|   using O6 output only                     | 10678 |       |            |           |       |
|   using O5 and O6                          |  3230 |       |            |           |       |
| LUT as Memory                              |  1178 |     0 |          0 |    213600 |  0.55 |
|   LUT as Distributed RAM                   |   108 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     8 |       |            |           |       |
|     using O5 and O6                        |   100 |       |            |           |       |
|   LUT as Shift Register                    |  1070 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   248 |       |            |           |       |
|     using O5 and O6                        |   822 |       |            |           |       |
| CLB Registers                              | 18197 |     0 |          0 |    850560 |  2.14 |
|   Register driven from within the CLB      |  7707 |       |            |           |       |
|   Register driven from outside the CLB     | 10490 |       |            |           |       |
|     LUT in front of the register is unused |  6452 |       |            |           |       |
|     LUT in front of the register is used   |  4038 |       |            |           |       |
| Unique Control Sets                        |   966 |       |          0 |    106320 |  0.91 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 19.5 |     0 |          0 |      1080 |  1.81 |
|   RAMB36/FIFO*    |   17 |     0 |          0 |      1080 |  1.57 |
|     RAMB36E2 only |   17 |       |            |           |       |
|   RAMB18          |    5 |     0 |          0 |      2160 |  0.23 |
|     RAMB18E2 only |    5 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        80 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    6 |     0 |          0 |      4272 |  0.14 |
|   DSP48E2 only |    6 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   23 |    23 |          0 |       347 |  6.63 |
| HPIOB_M          |   13 |    13 |          0 |       138 |  9.42 |
|   INPUT          |    7 |       |            |           |       |
|   OUTPUT         |    6 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |   10 |    10 |          0 |       138 |  7.25 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    6 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        23 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
| RF_ADC           |    0 |     0 |          4 |         4 |  0.00 |
| RF_DAC           |    0 |     0 |          4 |         4 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    9 |     0 |          0 |       696 |  1.29 |
|   BUFGCE             |    5 |     0 |          0 |       216 |  2.31 |
|   BUFGCE_DIV         |    1 |     0 |          0 |        32 |  3.13 |
|   BUFG_GT            |    2 |     0 |          0 |       312 |  0.64 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         8 | 12.50 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         2 |   0.00 |
| FE              |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |   0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| RFADC           |    4 |     4 |          0 |         4 | 100.00 |
| RFDAC           |    4 |     4 |          0 |         4 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+--------------+-------+---------------------+
|   Ref Name   |  Used | Functional Category |
+--------------+-------+---------------------+
| FDRE         | 16978 |            Register |
| LUT6         |  7471 |                 CLB |
| LUT5         |  2864 |                 CLB |
| LUT4         |  2617 |                 CLB |
| LUT3         |  2117 |                 CLB |
| LUT2         |  2025 |                 CLB |
| SRL16E       |  1188 |                 CLB |
| FDSE         |   710 |            Register |
| SRLC32E      |   696 |                 CLB |
| FDCE         |   399 |            Register |
| LUT1         |   376 |                 CLB |
| MUXF7        |   229 |                 CLB |
| RAMD32       |   184 |                 CLB |
| CARRY8       |   180 |                 CLB |
| FDPE         |   110 |            Register |
| RAMS32       |    24 |                 CLB |
| MUXF8        |    22 |                 CLB |
| RAMB36E2     |    17 |            BLOCKRAM |
| OBUF         |    12 |                 I/O |
| INBUF        |    11 |                 I/O |
| IBUFCTRL     |    11 |              Others |
| SRLC16E      |     8 |                 CLB |
| DSP48E2      |     6 |          Arithmetic |
| RAMB18E2     |     5 |            BLOCKRAM |
| BUFGCE       |     5 |               Clock |
| RFDAC        |     4 |            Advanced |
| RFADC        |     4 |            Advanced |
| BUFG_GT_SYNC |     2 |               Clock |
| BUFG_GT      |     2 |               Clock |
| PS8          |     1 |            Advanced |
| MMCME4_ADV   |     1 |               Clock |
| BUFG_PS      |     1 |               Clock |
| BUFGCE_DIV   |     1 |               Clock |
| BSCANE2      |     1 |       Configuration |
+--------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------------------+------+
|                   Ref Name                  | Used |
+---------------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0                |    1 |
| design_1_xpm_cdc_gen_0_0                    |    1 |
| design_1_xbar_0                             |    1 |
| design_1_util_ds_buf_0_0                    |    1 |
| design_1_usp_rf_data_converter_0_0          |    1 |
| design_1_system_ila_2_0                     |    1 |
| design_1_system_ila_1_1                     |    1 |
| design_1_system_ila_0_1                     |    1 |
| design_1_system_ila_0_0                     |    1 |
| design_1_rst_usp_rf_data_converter_0_307M_0 |    1 |
| design_1_rst_ps8_0_99M_0                    |    1 |
| design_1_proc_sys_reset_0_1                 |    1 |
| design_1_clk_wiz_0_0                        |    1 |
| design_1_axi_gpio_4_0                       |    1 |
| design_1_axi_gpio_3_0                       |    1 |
| design_1_axi_gpio_1_5                       |    1 |
| design_1_axi_gpio_1_4                       |    1 |
| design_1_axi_gpio_1_1                       |    1 |
| design_1_axi_gpio_1_0                       |    1 |
| design_1_axi_gpio_0_2                       |    1 |
| design_1_axi_gpio_0_0                       |    1 |
| design_1_auto_pc_1                          |    1 |
| design_1_auto_pc_0                          |    1 |
| design_1_auto_ds_1                          |    1 |
| design_1_auto_ds_0                          |    1 |
| design_1_DAC_generator_16w_0_0              |    1 |
| dbg_hub                                     |    1 |
+---------------------------------------------+------+


