Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.73 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.74 secs
 
--> Reading design: seqdet_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "seqdet_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "seqdet_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : seqdet_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\seqdet\dff1.v" into library work
Parsing module <dff1>.
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\seqdet\sevenseg_decoder.v" into library work
Parsing module <sevenseg_decoder>.
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\seqdet\seqdet.v" into library work
Parsing module <seqdet>.
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\seqdet\seqdet_top.v" into library work
Parsing module <seqdet_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <seqdet_top>.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\seqdet\seqdet_top.v" Line 49: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:1127 - "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\seqdet\seqdet_top.v" Line 51: Assignment to clk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\seqdet\seqdet_top.v" Line 71: Assignment to BTN1_ED ignored, since the identifier is never used

Elaborating module <seqdet>.

Elaborating module <dff1>.
WARNING:HDLCompiler:189 - "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\seqdet\seqdet.v" Line 36: Size mismatch in connection of port <set>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\seqdet\seqdet.v" Line 37: Size mismatch in connection of port <set>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <sevenseg_decoder>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seqdet_top>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\seqdet\seqdet_top.v".
WARNING:Xst:647 - Input <btn<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sw<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <BTN0_Q1>.
    Found 1-bit register for signal <BTN0_Q2>.
    Found 1-bit register for signal <BTN0_ED>.
    Found 26-bit register for signal <clk_div>.
    Found 26-bit adder for signal <clk_div[25]_GND_1_o_add_1_OUT> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <seqdet_top> synthesized.

Synthesizing Unit <seqdet>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\seqdet\seqdet.v".
    Summary:
	no macro.
Unit <seqdet> synthesized.

Synthesizing Unit <dff1>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\seqdet\dff1.v".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff1> synthesized.

Synthesizing Unit <sevenseg_decoder>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\xiaoxida\Documents\EE209Labs\seqdet\sevenseg_decoder.v".
    Found 16x7-bit Read Only RAM for signal <_n0026>
    Summary:
	inferred   1 RAM(s).
Unit <sevenseg_decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 2
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Registers                                            : 6
 1-bit register                                        : 5
 26-bit register                                       : 1
# Multiplexers                                         : 1
 7-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <seqdet_top>.
The following registers are absorbed into counter <clk_div>: 1 register on signal <clk_div>.
Unit <seqdet_top> synthesized (advanced).

Synthesizing (advanced) Unit <sevenseg_decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0026> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(I3,I2,I1,I0)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sevenseg_decoder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 2
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Multiplexers                                         : 1
 7-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <clk_div_17> of sequential type is unconnected in block <seqdet_top>.
WARNING:Xst:2677 - Node <clk_div_18> of sequential type is unconnected in block <seqdet_top>.
WARNING:Xst:2677 - Node <clk_div_19> of sequential type is unconnected in block <seqdet_top>.
WARNING:Xst:2677 - Node <clk_div_20> of sequential type is unconnected in block <seqdet_top>.
WARNING:Xst:2677 - Node <clk_div_21> of sequential type is unconnected in block <seqdet_top>.
WARNING:Xst:2677 - Node <clk_div_22> of sequential type is unconnected in block <seqdet_top>.
WARNING:Xst:2677 - Node <clk_div_23> of sequential type is unconnected in block <seqdet_top>.
WARNING:Xst:2677 - Node <clk_div_24> of sequential type is unconnected in block <seqdet_top>.
WARNING:Xst:2677 - Node <clk_div_25> of sequential type is unconnected in block <seqdet_top>.

Optimizing unit <seqdet_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block seqdet_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : seqdet_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 62
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 16
#      LUT2                        : 3
#      LUT3                        : 3
#      LUT4                        : 3
#      MUXCY                       : 16
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 22
#      FD                          : 20
#      FDR                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 3
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              22  out of  18224     0%  
 Number of Slice LUTs:                   27  out of   9112     0%  
    Number used as Logic:                27  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     28
   Number with an unused Flip Flop:       6  out of     28    21%  
   Number with an unused LUT:             1  out of     28     3%  
   Number of fully used LUT-FF pairs:    21  out of     28    75%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  24  out of    232    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_div_16                         | NONE(BTN0_Q1)          | 3     |
CLKPORT                            | BUFGP                  | 17    |
BTN0_ED                            | NONE(myseqdet/dff_1/q) | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.971ns (Maximum Frequency: 507.395MHz)
   Minimum input arrival time before clock: 2.502ns
   Maximum output required time after clock: 4.968ns
   Maximum combinational path delay: 5.424ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div_16'
  Clock period: 1.473ns (frequency: 678.771MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.473ns (Levels of Logic = 1)
  Source:            BTN0_Q1 (FF)
  Destination:       BTN0_ED (FF)
  Source Clock:      clk_div_16 rising
  Destination Clock: clk_div_16 rising

  Data Path: BTN0_Q1 to BTN0_ED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.721  BTN0_Q1 (BTN0_Q1)
     LUT2:I0->O            1   0.203   0.000  BTN0_ED_rstpot (BTN0_ED_rstpot)
     FD:D                      0.102          BTN0_ED
    ----------------------------------------
    Total                      1.473ns (0.752ns logic, 0.721ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKPORT'
  Clock period: 1.971ns (frequency: 507.395MHz)
  Total number of paths / destination ports: 153 / 17
-------------------------------------------------------------------------
Delay:               1.971ns (Levels of Logic = 18)
  Source:            clk_div_0 (FF)
  Destination:       clk_div_16 (FF)
  Source Clock:      CLKPORT rising
  Destination Clock: CLKPORT rising

  Data Path: clk_div_0 to clk_div_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  clk_div_0 (clk_div_0)
     INV:I->O              1   0.206   0.000  Mcount_clk_div_lut<0>_INV_0 (Mcount_clk_div_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_clk_div_cy<0> (Mcount_clk_div_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<1> (Mcount_clk_div_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<2> (Mcount_clk_div_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<3> (Mcount_clk_div_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<4> (Mcount_clk_div_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<5> (Mcount_clk_div_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<6> (Mcount_clk_div_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<7> (Mcount_clk_div_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<8> (Mcount_clk_div_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<9> (Mcount_clk_div_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<10> (Mcount_clk_div_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<11> (Mcount_clk_div_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<12> (Mcount_clk_div_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<13> (Mcount_clk_div_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clk_div_cy<14> (Mcount_clk_div_cy<14>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_clk_div_cy<15> (Mcount_clk_div_cy<15>)
     XORCY:CI->O           1   0.180   0.000  Mcount_clk_div_xor<16> (Result<16>)
     FD:D                      0.102          clk_div_16
    ----------------------------------------
    Total                      1.971ns (1.392ns logic, 0.579ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BTN0_ED'
  Clock period: 1.630ns (frequency: 613.629MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.630ns (Levels of Logic = 1)
  Source:            myseqdet/dff_0/q (FF)
  Destination:       myseqdet/dff_0/q (FF)
  Source Clock:      BTN0_ED rising
  Destination Clock: BTN0_ED rising

  Data Path: myseqdet/dff_0/q to myseqdet/dff_0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.447   0.878  myseqdet/dff_0/q (myseqdet/dff_0/q)
     LUT3:I1->O            1   0.203   0.000  myseqdet/d01 (myseqdet/d0)
     FDR:D                     0.102          myseqdet/dff_0/q
    ----------------------------------------
    Total                      1.630ns (0.752ns logic, 0.878ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div_16'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            btn<0> (PAD)
  Destination:       BTN0_Q1 (FF)
  Destination Clock: clk_div_16 rising

  Data Path: btn<0> to BTN0_Q1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  btn_0_IBUF (btn_0_IBUF)
     FD:D                      0.102          BTN0_Q1
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BTN0_ED'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.502ns (Levels of Logic = 2)
  Source:            sw<0> (PAD)
  Destination:       myseqdet/dff_0/q (FF)
  Destination Clock: BTN0_ED rising

  Data Path: sw<0> to myseqdet/dff_0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.973  sw_0_IBUF (sw_0_IBUF)
     LUT3:I0->O            1   0.205   0.000  myseqdet/d01 (myseqdet/d0)
     FDR:D                     0.102          myseqdet/dff_0/q
    ----------------------------------------
    Total                      2.502ns (1.529ns logic, 0.973ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKPORT'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.968ns (Levels of Logic = 2)
  Source:            clk_div_16 (FF)
  Destination:       CA (PAD)
  Source Clock:      CLKPORT rising

  Data Path: clk_div_16 to CA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   1.130  clk_div_16 (clk_div_16)
     LUT4:I0->O            2   0.203   0.616  CD1 (CD_OBUF)
     OBUF:I->O                 2.571          CA_OBUF (CA)
    ----------------------------------------
    Total                      4.968ns (3.221ns logic, 1.747ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BTN0_ED'
  Total number of paths / destination ports: 13 / 7
-------------------------------------------------------------------------
Offset:              4.841ns (Levels of Logic = 2)
  Source:            myseqdet/dff_0/q (FF)
  Destination:       CA (PAD)
  Source Clock:      BTN0_ED rising

  Data Path: myseqdet/dff_0/q to CA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.447   1.002  myseqdet/dff_0/q (myseqdet/dff_0/q)
     LUT4:I1->O            2   0.205   0.616  CD1 (CD_OBUF)
     OBUF:I->O                 2.571          CA_OBUF (CA)
    ----------------------------------------
    Total                      4.841ns (3.223ns logic, 1.618ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               5.424ns (Levels of Logic = 3)
  Source:            sw<0> (PAD)
  Destination:       led<0> (PAD)

  Data Path: sw<0> to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.849  sw_0_IBUF (sw_0_IBUF)
     LUT3:I1->O            1   0.203   0.579  CD21 (CD1)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      5.424ns (3.996ns logic, 1.428ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock BTN0_ED
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BTN0_ED        |    1.630|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLKPORT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKPORT        |    1.971|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div_16
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_div_16     |    1.473|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.48 secs
 
--> 

Total memory usage is 265256 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    2 (   0 filtered)

