============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Aug 01 2020  10:02:42 pm
  Module:                 Bound_Flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin LED_reg[6]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     257                  
     Required Time:=    1543                  
      Launch Clock:-       0                  
         Data Path:-    1543                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -      R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q  R     SDFFRHQX1      6 21.2   328   403     403    (-,-) 
  g4639__1705/Y  -       A->Y   F     NAND2X4        1  5.5   121   156     559    (-,-) 
  g4633__4319/Y  -       B->Y   R     NOR2X2         1  5.4   110    96     654    (-,-) 
  g4623__6417/Y  -       B->Y   F     NAND2X2        2  8.3   164   125     779    (-,-) 
  g4616__9315/Y  -       A->Y   R     NOR2X2         3  9.7   172   147     926    (-,-) 
  g4614__7482/Y  -       A1N->Y R     AOI2BB1X1      1  4.8   178   193    1119    (-,-) 
  g4611__4781/Y  -       B0->Y  F     AOI21X1        2  7.5   299   138    1258    (-,-) 
  g4607__4779/Y  -       B->Y   F     OR2X4         11 36.4   181   285    1543    (-,-) 
  LED_reg[6]/SE  -       -      F     SDFFRHQX1     11    -     -     0    1543    (-,-) 
#----------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin LED_reg[12]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[12]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     257                  
     Required Time:=    1543                  
      Launch Clock:-       0                  
         Data Path:-    1543                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -      R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q  R     SDFFRHQX1      6 21.2   328   403     403    (-,-) 
  g4639__1705/Y  -       A->Y   F     NAND2X4        1  5.5   121   156     559    (-,-) 
  g4633__4319/Y  -       B->Y   R     NOR2X2         1  5.4   110    96     654    (-,-) 
  g4623__6417/Y  -       B->Y   F     NAND2X2        2  8.3   164   125     779    (-,-) 
  g4616__9315/Y  -       A->Y   R     NOR2X2         3  9.7   172   147     926    (-,-) 
  g4614__7482/Y  -       A1N->Y R     AOI2BB1X1      1  4.8   178   193    1119    (-,-) 
  g4611__4781/Y  -       B0->Y  F     AOI21X1        2  7.5   299   138    1258    (-,-) 
  g4607__4779/Y  -       B->Y   F     OR2X4         11 36.4   181   285    1543    (-,-) 
  LED_reg[12]/SE -       -      F     SDFFRHQX1     11    -     -     0    1543    (-,-) 
#----------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin LED_reg[8]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[8]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     257                  
     Required Time:=    1543                  
      Launch Clock:-       0                  
         Data Path:-    1543                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -      R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q  R     SDFFRHQX1      6 21.2   328   403     403    (-,-) 
  g4639__1705/Y  -       A->Y   F     NAND2X4        1  5.5   121   156     559    (-,-) 
  g4633__4319/Y  -       B->Y   R     NOR2X2         1  5.4   110    96     654    (-,-) 
  g4623__6417/Y  -       B->Y   F     NAND2X2        2  8.3   164   125     779    (-,-) 
  g4616__9315/Y  -       A->Y   R     NOR2X2         3  9.7   172   147     926    (-,-) 
  g4614__7482/Y  -       A1N->Y R     AOI2BB1X1      1  4.8   178   193    1119    (-,-) 
  g4611__4781/Y  -       B0->Y  F     AOI21X1        2  7.5   299   138    1258    (-,-) 
  g4607__4779/Y  -       B->Y   F     OR2X4         11 36.4   181   285    1543    (-,-) 
  LED_reg[8]/SE  -       -      F     SDFFRHQX1     11    -     -     0    1543    (-,-) 
#----------------------------------------------------------------------------------------



Path 4: MET (0 ps) Setup Check with Pin LED_reg[10]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[10]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     257                  
     Required Time:=    1543                  
      Launch Clock:-       0                  
         Data Path:-    1543                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -      R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q  R     SDFFRHQX1      6 21.2   328   403     403    (-,-) 
  g4639__1705/Y  -       A->Y   F     NAND2X4        1  5.5   121   156     559    (-,-) 
  g4633__4319/Y  -       B->Y   R     NOR2X2         1  5.4   110    96     654    (-,-) 
  g4623__6417/Y  -       B->Y   F     NAND2X2        2  8.3   164   125     779    (-,-) 
  g4616__9315/Y  -       A->Y   R     NOR2X2         3  9.7   172   147     926    (-,-) 
  g4614__7482/Y  -       A1N->Y R     AOI2BB1X1      1  4.8   178   193    1119    (-,-) 
  g4611__4781/Y  -       B0->Y  F     AOI21X1        2  7.5   299   138    1258    (-,-) 
  g4607__4779/Y  -       B->Y   F     OR2X4         11 36.4   181   285    1543    (-,-) 
  LED_reg[10]/SE -       -      F     SDFFRHQX1     11    -     -     0    1543    (-,-) 
#----------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin LED_reg[5]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     257                  
     Required Time:=    1543                  
      Launch Clock:-       0                  
         Data Path:-    1543                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -      R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q  R     SDFFRHQX1      6 21.2   328   403     403    (-,-) 
  g4639__1705/Y  -       A->Y   F     NAND2X4        1  5.5   121   156     559    (-,-) 
  g4633__4319/Y  -       B->Y   R     NOR2X2         1  5.4   110    96     654    (-,-) 
  g4623__6417/Y  -       B->Y   F     NAND2X2        2  8.3   164   125     779    (-,-) 
  g4616__9315/Y  -       A->Y   R     NOR2X2         3  9.7   172   147     926    (-,-) 
  g4614__7482/Y  -       A1N->Y R     AOI2BB1X1      1  4.8   178   193    1119    (-,-) 
  g4611__4781/Y  -       B0->Y  F     AOI21X1        2  7.5   299   138    1258    (-,-) 
  g4607__4779/Y  -       B->Y   F     OR2X4         11 36.4   181   285    1543    (-,-) 
  LED_reg[5]/SE  -       -      F     SDFFRHQX1     11    -     -     0    1543    (-,-) 
#----------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin LED_reg[14]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[14]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     257                  
     Required Time:=    1543                  
      Launch Clock:-       0                  
         Data Path:-    1543                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -      R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q  R     SDFFRHQX1      6 21.2   328   403     403    (-,-) 
  g4639__1705/Y  -       A->Y   F     NAND2X4        1  5.5   121   156     559    (-,-) 
  g4633__4319/Y  -       B->Y   R     NOR2X2         1  5.4   110    96     654    (-,-) 
  g4623__6417/Y  -       B->Y   F     NAND2X2        2  8.3   164   125     779    (-,-) 
  g4616__9315/Y  -       A->Y   R     NOR2X2         3  9.7   172   147     926    (-,-) 
  g4614__7482/Y  -       A1N->Y R     AOI2BB1X1      1  4.8   178   193    1119    (-,-) 
  g4611__4781/Y  -       B0->Y  F     AOI21X1        2  7.5   299   138    1258    (-,-) 
  g4607__4779/Y  -       B->Y   F     OR2X4         11 36.4   181   285    1543    (-,-) 
  LED_reg[14]/SE -       -      F     SDFFRHQX1     11    -     -     0    1543    (-,-) 
#----------------------------------------------------------------------------------------



Path 7: MET (0 ps) Setup Check with Pin LED_reg[3]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     257                  
     Required Time:=    1543                  
      Launch Clock:-       0                  
         Data Path:-    1543                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -      R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q  R     SDFFRHQX1      6 21.2   328   403     403    (-,-) 
  g4639__1705/Y  -       A->Y   F     NAND2X4        1  5.5   121   156     559    (-,-) 
  g4633__4319/Y  -       B->Y   R     NOR2X2         1  5.4   110    96     654    (-,-) 
  g4623__6417/Y  -       B->Y   F     NAND2X2        2  8.3   164   125     779    (-,-) 
  g4616__9315/Y  -       A->Y   R     NOR2X2         3  9.7   172   147     926    (-,-) 
  g4614__7482/Y  -       A1N->Y R     AOI2BB1X1      1  4.8   178   193    1119    (-,-) 
  g4611__4781/Y  -       B0->Y  F     AOI21X1        2  7.5   299   138    1258    (-,-) 
  g4607__4779/Y  -       B->Y   F     OR2X4         11 36.4   181   285    1543    (-,-) 
  LED_reg[3]/SE  -       -      F     SDFFRHQX1     11    -     -     0    1543    (-,-) 
#----------------------------------------------------------------------------------------



Path 8: MET (0 ps) Setup Check with Pin LED_reg[2]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     257                  
     Required Time:=    1543                  
      Launch Clock:-       0                  
         Data Path:-    1543                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -      R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q  R     SDFFRHQX1      6 21.2   328   403     403    (-,-) 
  g4639__1705/Y  -       A->Y   F     NAND2X4        1  5.5   121   156     559    (-,-) 
  g4633__4319/Y  -       B->Y   R     NOR2X2         1  5.4   110    96     654    (-,-) 
  g4623__6417/Y  -       B->Y   F     NAND2X2        2  8.3   164   125     779    (-,-) 
  g4616__9315/Y  -       A->Y   R     NOR2X2         3  9.7   172   147     926    (-,-) 
  g4614__7482/Y  -       A1N->Y R     AOI2BB1X1      1  4.8   178   193    1119    (-,-) 
  g4611__4781/Y  -       B0->Y  F     AOI21X1        2  7.5   299   138    1258    (-,-) 
  g4607__4779/Y  -       B->Y   F     OR2X4         11 36.4   181   285    1543    (-,-) 
  LED_reg[2]/SE  -       -      F     SDFFRHQX1     11    -     -     0    1543    (-,-) 
#----------------------------------------------------------------------------------------



Path 9: MET (24 ps) Setup Check with Pin LED_reg[15]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[15]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     249                  
     Required Time:=    1551                  
      Launch Clock:-       0                  
         Data Path:-    1526                  
             Slack:=      24                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  LED_reg[4]/CK     -       -      R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q      -       CK->Q  R     SDFFRHQX1      6 21.2   328   403     403    (-,-) 
  g4639__1705/Y     -       A->Y   F     NAND2X4        1  5.5   121   156     559    (-,-) 
  g4633__4319/Y     -       B->Y   R     NOR2X2         1  5.4   110    96     654    (-,-) 
  g4623__6417/Y     -       B->Y   F     NAND2X2        2  8.3   164   125     779    (-,-) 
  g4616__9315/Y     -       A->Y   R     NOR2X2         3  9.7   172   147     926    (-,-) 
  g4614__7482/Y     -       A1N->Y R     AOI2BB1X1      1  4.8   178   193    1119    (-,-) 
  g4611__4781/Y     -       B0->Y  F     AOI21X1        2  7.5   299   138    1258    (-,-) 
  g4607__5122_dup/Y -       B->Y   F     OR2X4          8 29.0   152   269    1526    (-,-) 
  LED_reg[15]/SE    -       -      F     SDFFRHQX1      8    -     -     0    1526    (-,-) 
#-------------------------------------------------------------------------------------------



Path 10: MET (24 ps) Setup Check with Pin LED_reg[0]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     249                  
     Required Time:=    1551                  
      Launch Clock:-       0                  
         Data Path:-    1526                  
             Slack:=      24                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  LED_reg[4]/CK     -       -      R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q      -       CK->Q  R     SDFFRHQX1      6 21.2   328   403     403    (-,-) 
  g4639__1705/Y     -       A->Y   F     NAND2X4        1  5.5   121   156     559    (-,-) 
  g4633__4319/Y     -       B->Y   R     NOR2X2         1  5.4   110    96     654    (-,-) 
  g4623__6417/Y     -       B->Y   F     NAND2X2        2  8.3   164   125     779    (-,-) 
  g4616__9315/Y     -       A->Y   R     NOR2X2         3  9.7   172   147     926    (-,-) 
  g4614__7482/Y     -       A1N->Y R     AOI2BB1X1      1  4.8   178   193    1119    (-,-) 
  g4611__4781/Y     -       B0->Y  F     AOI21X1        2  7.5   299   138    1258    (-,-) 
  g4607__5122_dup/Y -       B->Y   F     OR2X4          8 29.0   152   269    1526    (-,-) 
  LED_reg[0]/SE     -       -      F     SDFFRHQX1      8    -     -     0    1526    (-,-) 
#-------------------------------------------------------------------------------------------



Path 11: MET (24 ps) Setup Check with Pin LED_reg[11]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[11]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     249                  
     Required Time:=    1551                  
      Launch Clock:-       0                  
         Data Path:-    1526                  
             Slack:=      24                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  LED_reg[4]/CK     -       -      R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q      -       CK->Q  R     SDFFRHQX1      6 21.2   328   403     403    (-,-) 
  g4639__1705/Y     -       A->Y   F     NAND2X4        1  5.5   121   156     559    (-,-) 
  g4633__4319/Y     -       B->Y   R     NOR2X2         1  5.4   110    96     654    (-,-) 
  g4623__6417/Y     -       B->Y   F     NAND2X2        2  8.3   164   125     779    (-,-) 
  g4616__9315/Y     -       A->Y   R     NOR2X2         3  9.7   172   147     926    (-,-) 
  g4614__7482/Y     -       A1N->Y R     AOI2BB1X1      1  4.8   178   193    1119    (-,-) 
  g4611__4781/Y     -       B0->Y  F     AOI21X1        2  7.5   299   138    1258    (-,-) 
  g4607__5122_dup/Y -       B->Y   F     OR2X4          8 29.0   152   269    1526    (-,-) 
  LED_reg[11]/SE    -       -      F     SDFFRHQX1      8    -     -     0    1526    (-,-) 
#-------------------------------------------------------------------------------------------



Path 12: MET (24 ps) Setup Check with Pin LED_reg[9]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[9]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     249                  
     Required Time:=    1551                  
      Launch Clock:-       0                  
         Data Path:-    1526                  
             Slack:=      24                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  LED_reg[4]/CK     -       -      R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q      -       CK->Q  R     SDFFRHQX1      6 21.2   328   403     403    (-,-) 
  g4639__1705/Y     -       A->Y   F     NAND2X4        1  5.5   121   156     559    (-,-) 
  g4633__4319/Y     -       B->Y   R     NOR2X2         1  5.4   110    96     654    (-,-) 
  g4623__6417/Y     -       B->Y   F     NAND2X2        2  8.3   164   125     779    (-,-) 
  g4616__9315/Y     -       A->Y   R     NOR2X2         3  9.7   172   147     926    (-,-) 
  g4614__7482/Y     -       A1N->Y R     AOI2BB1X1      1  4.8   178   193    1119    (-,-) 
  g4611__4781/Y     -       B0->Y  F     AOI21X1        2  7.5   299   138    1258    (-,-) 
  g4607__5122_dup/Y -       B->Y   F     OR2X4          8 29.0   152   269    1526    (-,-) 
  LED_reg[9]/SE     -       -      F     SDFFRHQX1      8    -     -     0    1526    (-,-) 
#-------------------------------------------------------------------------------------------



Path 13: MET (24 ps) Setup Check with Pin LED_reg[7]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     249                  
     Required Time:=    1551                  
      Launch Clock:-       0                  
         Data Path:-    1526                  
             Slack:=      24                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  LED_reg[4]/CK     -       -      R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q      -       CK->Q  R     SDFFRHQX1      6 21.2   328   403     403    (-,-) 
  g4639__1705/Y     -       A->Y   F     NAND2X4        1  5.5   121   156     559    (-,-) 
  g4633__4319/Y     -       B->Y   R     NOR2X2         1  5.4   110    96     654    (-,-) 
  g4623__6417/Y     -       B->Y   F     NAND2X2        2  8.3   164   125     779    (-,-) 
  g4616__9315/Y     -       A->Y   R     NOR2X2         3  9.7   172   147     926    (-,-) 
  g4614__7482/Y     -       A1N->Y R     AOI2BB1X1      1  4.8   178   193    1119    (-,-) 
  g4611__4781/Y     -       B0->Y  F     AOI21X1        2  7.5   299   138    1258    (-,-) 
  g4607__5122_dup/Y -       B->Y   F     OR2X4          8 29.0   152   269    1526    (-,-) 
  LED_reg[7]/SE     -       -      F     SDFFRHQX1      8    -     -     0    1526    (-,-) 
#-------------------------------------------------------------------------------------------



Path 14: MET (24 ps) Setup Check with Pin LED_reg[4]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     249                  
     Required Time:=    1551                  
      Launch Clock:-       0                  
         Data Path:-    1526                  
             Slack:=      24                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  LED_reg[4]/CK     -       -      R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q      -       CK->Q  R     SDFFRHQX1      6 21.2   328   403     403    (-,-) 
  g4639__1705/Y     -       A->Y   F     NAND2X4        1  5.5   121   156     559    (-,-) 
  g4633__4319/Y     -       B->Y   R     NOR2X2         1  5.4   110    96     654    (-,-) 
  g4623__6417/Y     -       B->Y   F     NAND2X2        2  8.3   164   125     779    (-,-) 
  g4616__9315/Y     -       A->Y   R     NOR2X2         3  9.7   172   147     926    (-,-) 
  g4614__7482/Y     -       A1N->Y R     AOI2BB1X1      1  4.8   178   193    1119    (-,-) 
  g4611__4781/Y     -       B0->Y  F     AOI21X1        2  7.5   299   138    1258    (-,-) 
  g4607__5122_dup/Y -       B->Y   F     OR2X4          8 29.0   152   269    1526    (-,-) 
  LED_reg[4]/SE     -       -      F     SDFFRHQX1      8    -     -     0    1526    (-,-) 
#-------------------------------------------------------------------------------------------



Path 15: MET (24 ps) Setup Check with Pin LED_reg[13]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[13]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     249                  
     Required Time:=    1551                  
      Launch Clock:-       0                  
         Data Path:-    1526                  
             Slack:=      24                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  LED_reg[4]/CK     -       -      R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q      -       CK->Q  R     SDFFRHQX1      6 21.2   328   403     403    (-,-) 
  g4639__1705/Y     -       A->Y   F     NAND2X4        1  5.5   121   156     559    (-,-) 
  g4633__4319/Y     -       B->Y   R     NOR2X2         1  5.4   110    96     654    (-,-) 
  g4623__6417/Y     -       B->Y   F     NAND2X2        2  8.3   164   125     779    (-,-) 
  g4616__9315/Y     -       A->Y   R     NOR2X2         3  9.7   172   147     926    (-,-) 
  g4614__7482/Y     -       A1N->Y R     AOI2BB1X1      1  4.8   178   193    1119    (-,-) 
  g4611__4781/Y     -       B0->Y  F     AOI21X1        2  7.5   299   138    1258    (-,-) 
  g4607__5122_dup/Y -       B->Y   F     OR2X4          8 29.0   152   269    1526    (-,-) 
  LED_reg[13]/SE    -       -      F     SDFFRHQX1      8    -     -     0    1526    (-,-) 
#-------------------------------------------------------------------------------------------



Path 16: MET (24 ps) Setup Check with Pin LED_reg[1]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     249                  
     Required Time:=    1551                  
      Launch Clock:-       0                  
         Data Path:-    1526                  
             Slack:=      24                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  LED_reg[4]/CK     -       -      R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q      -       CK->Q  R     SDFFRHQX1      6 21.2   328   403     403    (-,-) 
  g4639__1705/Y     -       A->Y   F     NAND2X4        1  5.5   121   156     559    (-,-) 
  g4633__4319/Y     -       B->Y   R     NOR2X2         1  5.4   110    96     654    (-,-) 
  g4623__6417/Y     -       B->Y   F     NAND2X2        2  8.3   164   125     779    (-,-) 
  g4616__9315/Y     -       A->Y   R     NOR2X2         3  9.7   172   147     926    (-,-) 
  g4614__7482/Y     -       A1N->Y R     AOI2BB1X1      1  4.8   178   193    1119    (-,-) 
  g4611__4781/Y     -       B0->Y  F     AOI21X1        2  7.5   299   138    1258    (-,-) 
  g4607__5122_dup/Y -       B->Y   F     OR2X4          8 29.0   152   269    1526    (-,-) 
  LED_reg[1]/SE     -       -      F     SDFFRHQX1      8    -     -     0    1526    (-,-) 
#-------------------------------------------------------------------------------------------



Path 17: MET (490 ps) Late External Delay Assertion at pin LED[1]
          Group: clk
     Startpoint: (R) LED_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) LED[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
      Output Delay:-     900                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     410                  
             Slack:=     490                  

Exceptions/Constraints:
  output_delay             900             BoundFlasher.sdc_line_9_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[1]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[1]/Q   -       CK->Q F     SDFFRHQX1      6 21.2   360   410     410    (-,-) 
  LED[1]         -       -     F     (port)         -    -     -     0     410    (-,-) 
#---------------------------------------------------------------------------------------



Path 18: MET (490 ps) Late External Delay Assertion at pin LED[4]
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LED[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
      Output Delay:-     900                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     410                  
             Slack:=     490                  

Exceptions/Constraints:
  output_delay             900             BoundFlasher.sdc_line_9_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q F     SDFFRHQX1      6 21.2   360   410     410    (-,-) 
  LED[4]         -       -     F     (port)         -    -     -     0     410    (-,-) 
#---------------------------------------------------------------------------------------



Path 19: MET (506 ps) Late External Delay Assertion at pin LED[8]
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) LED[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
      Output Delay:-     900                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=     506                  

Exceptions/Constraints:
  output_delay             900             BoundFlasher.sdc_line_9_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[8]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q   -       CK->Q F     SDFFRHQX1      6 19.2   327   394     394    (-,-) 
  LED[8]         -       -     F     (port)         -    -     -     0     394    (-,-) 
#---------------------------------------------------------------------------------------



Path 20: MET (507 ps) Late External Delay Assertion at pin LED[10]
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) LED[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
      Output Delay:-     900                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     393                  
             Slack:=     507                  

Exceptions/Constraints:
  output_delay             900             BoundFlasher.sdc_line_9_5_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q F     SDFFRHQX1      6 19.1   326   393     393    (-,-) 
  LED[10]        -       -     F     (port)         -    -     -     0     393    (-,-) 
#---------------------------------------------------------------------------------------



Path 21: MET (507 ps) Late External Delay Assertion at pin LED[14]
          Group: clk
     Startpoint: (R) LED_reg[14]/CK
          Clock: (R) clk
       Endpoint: (F) LED[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
      Output Delay:-     900                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     393                  
             Slack:=     507                  

Exceptions/Constraints:
  output_delay             900             BoundFlasher.sdc_line_9_1_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[14]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[14]/Q  -       CK->Q F     SDFFRHQX1      6 19.1   326   393     393    (-,-) 
  LED[14]        -       -     F     (port)         -    -     -     0     393    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (510 ps) Late External Delay Assertion at pin LED[9]
          Group: clk
     Startpoint: (R) LED_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) LED[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
      Output Delay:-     900                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     390                  
             Slack:=     510                  

Exceptions/Constraints:
  output_delay             900             BoundFlasher.sdc_line_9_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[9]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[9]/Q   -       CK->Q F     SDFFRHQX1      6 18.8   321   390     390    (-,-) 
  LED[9]         -       -     F     (port)         -    -     -     0     390    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (511 ps) Late External Delay Assertion at pin LED[3]
          Group: clk
     Startpoint: (R) LED_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) LED[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
      Output Delay:-     900                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=     511                  

Exceptions/Constraints:
  output_delay             900             BoundFlasher.sdc_line_9_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[3]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[3]/Q   -       CK->Q F     SDFFRHQX1      6 18.7   319   389     389    (-,-) 
  LED[3]         -       -     F     (port)         -    -     -     0     389    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (519 ps) Late External Delay Assertion at pin LED[2]
          Group: clk
     Startpoint: (R) LED_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) LED[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
      Output Delay:-     900                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     381                  
             Slack:=     519                  

Exceptions/Constraints:
  output_delay             900             BoundFlasher.sdc_line_9_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[2]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[2]/Q   -       CK->Q F     SDFFRHQX1      6 17.7   303   381     381    (-,-) 
  LED[2]         -       -     F     (port)         -    -     -     0     381    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (520 ps) Late External Delay Assertion at pin LED[13]
          Group: clk
     Startpoint: (R) LED_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) LED[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
      Output Delay:-     900                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     380                  
             Slack:=     520                  

Exceptions/Constraints:
  output_delay             900             BoundFlasher.sdc_line_9_2_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[13]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[13]/Q  -       CK->Q F     SDFFRHQX1      6 17.5   300   380     380    (-,-) 
  LED[13]        -       -     F     (port)         -    -     -     0     380    (-,-) 
#---------------------------------------------------------------------------------------



Path 26: MET (521 ps) Late External Delay Assertion at pin LED[12]
          Group: clk
     Startpoint: (R) LED_reg[12]/CK
          Clock: (R) clk
       Endpoint: (F) LED[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
      Output Delay:-     900                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     379                  
             Slack:=     521                  

Exceptions/Constraints:
  output_delay             900             BoundFlasher.sdc_line_9_3_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[12]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[12]/Q  -       CK->Q F     SDFFRHQX1      6 17.4   298   379     379    (-,-) 
  LED[12]        -       -     F     (port)         -    -     -     0     379    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (523 ps) Late External Delay Assertion at pin LED[0]
          Group: clk
     Startpoint: (R) LED_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) LED[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
      Output Delay:-     900                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     377                  
             Slack:=     523                  

Exceptions/Constraints:
  output_delay             900             BoundFlasher.sdc_line_9_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[0]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[0]/Q   -       CK->Q F     SDFFRHQX1      5 17.2   295   377     377    (-,-) 
  LED[0]         -       -     F     (port)         -    -     -     0     377    (-,-) 
#---------------------------------------------------------------------------------------



Path 28: MET (527 ps) Late External Delay Assertion at pin LED[5]
          Group: clk
     Startpoint: (R) LED_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) LED[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
      Output Delay:-     900                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=     527                  

Exceptions/Constraints:
  output_delay             900             BoundFlasher.sdc_line_9_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[5]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[5]/Q   -       CK->Q F     SDFFRHQX1      6 16.7   287   373     373    (-,-) 
  LED[5]         -       -     F     (port)         -    -     -     0     373    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (527 ps) Late External Delay Assertion at pin LED[6]
          Group: clk
     Startpoint: (R) LED_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) LED[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
      Output Delay:-     900                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=     527                  

Exceptions/Constraints:
  output_delay             900             BoundFlasher.sdc_line_9_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[6]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[6]/Q   -       CK->Q F     SDFFRHQX1      6 16.7   287   373     373    (-,-) 
  LED[6]         -       -     F     (port)         -    -     -     0     373    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (528 ps) Late External Delay Assertion at pin LED[15]
          Group: clk
     Startpoint: (R) LED_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) LED[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
      Output Delay:-     900                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=     528                  

Exceptions/Constraints:
  output_delay             900             BoundFlasher.sdc_line_9 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[15]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[15]/Q  -       CK->Q F     SDFFRHQX1      5 16.6   285   372     372    (-,-) 
  LED[15]        -       -     F     (port)         -    -     -     0     372    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (529 ps) Late External Delay Assertion at pin LED[7]
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) LED[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
      Output Delay:-     900                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=     529                  

Exceptions/Constraints:
  output_delay             900             BoundFlasher.sdc_line_9_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q F     SDFFRHQX1      6 16.5   283   371     371    (-,-) 
  LED[7]         -       -     F     (port)         -    -     -     0     371    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (603 ps) Late External Delay Assertion at pin LED[11]
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
      Output Delay:-     900                  
     Required Time:=     900                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=     603                  

Exceptions/Constraints:
  output_delay             900             BoundFlasher.sdc_line_9_4_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q R     SDFFRHQX1      2  6.6   121   297     297    (-,-) 
  LED[11]        -       -     R     (port)         -    -     -     0     297    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (1121 ps) Setup Check with Pin LED_reg[4]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     277                  
     Required Time:=    1523                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    1121                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q R     SDFFRHQX1      6 21.2   328   403     403    (-,-) 
  LED_reg[4]/D   -       -     R     SDFFRHQX1      6    -     -     0     403    (-,-) 
#---------------------------------------------------------------------------------------



Path 34: MET (1121 ps) Setup Check with Pin LED_reg[1]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     277                  
     Required Time:=    1523                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    1121                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[1]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[1]/Q   -       CK->Q R     SDFFRHQX1      6 21.2   328   403     403    (-,-) 
  LED_reg[1]/D   -       -     R     SDFFRHQX1      6    -     -     0     403    (-,-) 
#---------------------------------------------------------------------------------------



Path 35: MET (1143 ps) Setup Check with Pin LED_reg[8]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     269                  
     Required Time:=    1531                  
      Launch Clock:-       0                  
         Data Path:-     388                  
             Slack:=    1143                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[8]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q   -       CK->Q R     SDFFRHQX1      6 19.2   299   388     388    (-,-) 
  LED_reg[8]/D   -       -     R     SDFFRHQX1      6    -     -     0     388    (-,-) 
#---------------------------------------------------------------------------------------



Path 36: MET (1144 ps) Setup Check with Pin LED_reg[10]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     269                  
     Required Time:=    1531                  
      Launch Clock:-       0                  
         Data Path:-     388                  
             Slack:=    1144                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q R     SDFFRHQX1      6 19.1   298   388     388    (-,-) 
  LED_reg[10]/D  -       -     R     SDFFRHQX1      6    -     -     0     388    (-,-) 
#---------------------------------------------------------------------------------------



Path 37: MET (1144 ps) Setup Check with Pin LED_reg[14]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     269                  
     Required Time:=    1531                  
      Launch Clock:-       0                  
         Data Path:-     388                  
             Slack:=    1144                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[14]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[14]/Q  -       CK->Q R     SDFFRHQX1      6 19.1   298   388     388    (-,-) 
  LED_reg[14]/D  -       -     R     SDFFRHQX1      6    -     -     0     388    (-,-) 
#---------------------------------------------------------------------------------------



Path 38: MET (1147 ps) Setup Check with Pin LED_reg[9]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     268                  
     Required Time:=    1532                  
      Launch Clock:-       0                  
         Data Path:-     385                  
             Slack:=    1147                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[9]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[9]/Q   -       CK->Q R     SDFFRHQX1      6 18.8   294   385     385    (-,-) 
  LED_reg[9]/D   -       -     R     SDFFRHQX1      6    -     -     0     385    (-,-) 
#---------------------------------------------------------------------------------------



Path 39: MET (1148 ps) Setup Check with Pin LED_reg[3]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     267                  
     Required Time:=    1533                  
      Launch Clock:-       0                  
         Data Path:-     385                  
             Slack:=    1148                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[3]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[3]/Q   -       CK->Q R     SDFFRHQX1      6 18.7   292   385     385    (-,-) 
  LED_reg[3]/D   -       -     R     SDFFRHQX1      6    -     -     0     385    (-,-) 
#---------------------------------------------------------------------------------------



Path 40: MET (1158 ps) Setup Check with Pin LED_reg[11]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     209                  
     Required Time:=    1591                  
      Launch Clock:-       0                  
         Data Path:-     433                  
             Slack:=    1158                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q R     SDFFRHQX1      2  6.6   121   297     297    (-,-) 
  g4690/Y        -       A->Y  R     BUFX3          5 17.4   102   137     433    (-,-) 
  LED_reg[11]/D  -       -     R     SDFFRHQX1      5    -     -     0     433    (-,-) 
#---------------------------------------------------------------------------------------



Path 41: MET (1159 ps) Setup Check with Pin LED_reg[2]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     263                  
     Required Time:=    1537                  
      Launch Clock:-       0                  
         Data Path:-     377                  
             Slack:=    1159                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[2]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[2]/Q   -       CK->Q R     SDFFRHQX1      6 17.7   278   377     377    (-,-) 
  LED_reg[2]/D   -       -     R     SDFFRHQX1      6    -     -     0     377    (-,-) 
#---------------------------------------------------------------------------------------



Path 42: MET (1161 ps) Setup Check with Pin LED_reg[13]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     263                  
     Required Time:=    1537                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=    1161                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[13]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[13]/Q  -       CK->Q R     SDFFRHQX1      6 17.5   275   376     376    (-,-) 
  LED_reg[13]/D  -       -     R     SDFFRHQX1      6    -     -     0     376    (-,-) 
#---------------------------------------------------------------------------------------



Path 43: MET (1162 ps) Setup Check with Pin LED_reg[12]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     262                  
     Required Time:=    1538                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    1162                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[12]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[12]/Q  -       CK->Q R     SDFFRHQX1      6 17.4   273   375     375    (-,-) 
  LED_reg[12]/D  -       -     R     SDFFRHQX1      6    -     -     0     375    (-,-) 
#---------------------------------------------------------------------------------------



Path 44: MET (1166 ps) Setup Check with Pin LED_reg[0]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     261                  
     Required Time:=    1539                  
      Launch Clock:-       0                  
         Data Path:-     373                  
             Slack:=    1166                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[0]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[0]/Q   -       CK->Q R     SDFFRHQX1      5 17.1   269   373     373    (-,-) 
  LED_reg[0]/D   -       -     R     SDFFRHQX1      5    -     -     0     373    (-,-) 
#---------------------------------------------------------------------------------------



Path 45: MET (1170 ps) Setup Check with Pin LED_reg[6]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     260                  
     Required Time:=    1540                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    1170                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[6]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[6]/Q   -       CK->Q R     SDFFRHQX1      6 16.7   263   370     370    (-,-) 
  LED_reg[6]/D   -       -     R     SDFFRHQX1      6    -     -     0     370    (-,-) 
#---------------------------------------------------------------------------------------



Path 46: MET (1170 ps) Setup Check with Pin LED_reg[5]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     260                  
     Required Time:=    1540                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    1170                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[5]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[5]/Q   -       CK->Q R     SDFFRHQX1      6 16.7   263   370     370    (-,-) 
  LED_reg[5]/D   -       -     R     SDFFRHQX1      6    -     -     0     370    (-,-) 
#---------------------------------------------------------------------------------------



Path 47: MET (1171 ps) Setup Check with Pin LED_reg[15]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     259                  
     Required Time:=    1541                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    1171                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[15]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[15]/Q  -       CK->Q R     SDFFRHQX1      5 16.6   262   370     370    (-,-) 
  LED_reg[15]/D  -       -     R     SDFFRHQX1      5    -     -     0     370    (-,-) 
#---------------------------------------------------------------------------------------



Path 48: MET (1172 ps) Setup Check with Pin LED_reg[7]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1800            0     
                                              
             Setup:-     259                  
     Required Time:=    1541                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    1172                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q R     SDFFRHQX1      6 16.5   260   369     369    (-,-) 
  LED_reg[7]/D   -       -     R     SDFFRHQX1      6    -     -     0     369    (-,-) 
#---------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

