// -----------------------------------------------------------------------------
// $Id: atu5010_timerb_regif.h,v 1.1 2017/07/04 03:21:49 binhnguyen Exp $
//
// Copyright(c) 2016-2017 Renesas Electronics Corporation
// Copyright(c) 2016-2017 Renesas Design Vietnam Co., Ltd.
// RENESAS ELECTRONICS CONFIDENTIAL AND PROPRIETARY.
// This program must be used solely for the purpose for which
// it was furnished by Renesas Electronics Corporation. No part of this
// program may be reproduced or disclosed to others, in any
// form, without the prior written permission of Renesas Electronics
// Corporation.
// -----------------------------------------------------------------------------
// This file is generated by Register I/F generator
//    gen_regif.py 1.9 2013/12/04 09:51:36 sontran
//    gen_regif_class.py 1.60 2014/10/24 09:42:15 ducduong
//    regif_h.skl 1.30 2014/10/13 03:14:25 sontran
//
// Input file : atu5010_timerb_regif.txt
////////////////////////////////////////////////////////////////////////////////
// %MODULE ATU5010_TIMERB
//     #                   name            offset_size
//     %%REG_INSTANCE      reg_def         9
// 
// %REG_CHANNEL reg_def
//     %%TITLE  group  name        reg_name    wsize       rsize       length  offset  factor_start    factor_end  factor_index    factor_step     access  init        support     callback
//     %%REG    -      TCRB        TCRB        8           8|16|32      8      0x000   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      TIORB       TIORB       8           8|16|32      8      0x002   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      TSRB        TSRB        -           8|16|32     16      0x004   -               -           -               -               R       0x0         TRUE        -
//     %%REG    -      TSCRB       TSCRB       8|16        8|16|32     16      0x006   -               -           -               -               W1|R    0x0         TRUE        -
//     %%REG    -      TICRB       TICRB       8           8|16|32      8      0x008   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      TIERB       TIERB       8|16        8|16|32     16      0x00A   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      CHSELBR     CHSELBR     8           8|16|32      8      0x00C   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      TCNT4CRB    TCNT4CRB    8           8|16|32      8      0x00E   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      TCRBS1      TCRBS1      8           8|16|32      8      0x010   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      TCRBS2      TCRBS2      8           8|16|32      8      0x014   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      TCNTB0S1    TCNTB0S1    32          8|16|32     32      0x040   -               -           -               -               W|R     0x1         TRUE        -
//     %%REG    -      ICRB0S1     ICRB0S1     -           8|16|32     32      0x044   -               -           -               -               R       0x0         TRUE        -
//     %%REG    -      OCRB0S1     OCRB0S1     32          8|16|32     32      0x048   -               -           -               -               W|R     0xFFFFFFFF  TRUE        -
//     %%REG    -      TCNTB1S1    TCNTB1S1    8           8|16|32      8      0x04C   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      OCRB1S1     OCRB1S1     8           8|16|32      8      0x04E   -               -           -               -               W|R     0xFF        TRUE        -
//     %%REG    -      OCRB10S1    OCRB10S1    8           8|16|32      8      0x050   -               -           -               -               W|R     0xFF        TRUE        -
//     %%REG    -      OCRB11S1    OCRB11S1    8           8|16|32      8      0x052   -               -           -               -               W|R     0xFF        TRUE        -
//     %%REG    -      OCRB12S1    OCRB12S1    8           8|16|32      8      0x054   -               -           -               -               W|R     0xFF        TRUE        -
//     %%REG    -      ICRB1S1     ICRB1S1     -           8|16|32     32      0x058   -               -           -               -               R       0x0         TRUE        -
//     %%REG    -      ICRB2S1     ICRB2S1     -           8|16|32     32      0x05C   -               -           -               -               R       0x0         TRUE        -
//     %%REG    -      TCNTB0S2    TCNTB0S2    32          8|16|32     32      0x060   -               -           -               -               W|R     0x1         TRUE        -
//     %%REG    -      ICRB0S2     ICRB0S2     -           8|16|32     32      0x064   -               -           -               -               R       0x0         TRUE        -
//     %%REG    -      OCRB0S2     OCRB0S2     32          8|16|32     32      0x068   -               -           -               -               W|R     0xFFFFFFFF  TRUE        -
//     %%REG    -      TCNTB1S2    TCNTB1S2    8           8|16|32      8      0x06C   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      OCRB1S2     OCRB1S2     8           8|16|32      8      0x06E   -               -           -               -               W|R     0xFF        TRUE        -
//     %%REG    -      OCRB10S2    OCRB10S2    8           8|16|32      8      0x070   -               -           -               -               W|R     0xFF        TRUE        -
//     %%REG    -      OCRB11S2    OCRB11S2    8           8|16|32      8      0x072   -               -           -               -               W|R     0xFF        TRUE        -
//     %%REG    -      OCRB12S2    OCRB12S2    8           8|16|32      8      0x074   -               -           -               -               W|R     0xFF        TRUE        -
//     %%REG    -      ICRB1S2     ICRB1S2     -           8|16|32     32      0x078   -               -           -               -               R       0x0         TRUE        -
//     %%REG    -      ICRB2S2     ICRB2S2     -           8|16|32     32      0x07C   -               -           -               -               R       0x0         TRUE        -
//     %%REG    -      TCNTB0      TCNTB0      32          8|16|32     32      0x080   -               -           -               -               W|R     0x1         TRUE        -
//     %%REG    -      ICRB0       ICRB0       -           8|16|32     32      0x084   -               -           -               -               R       0x0         TRUE        -
//     %%REG    -      RECRB       RECRB       32          8|16|32     32      0x088   1               6           -               0x4             W|R     0x0         TRUE        -
//     %%REG    -      RBURB       RBURB       32          8|16|32     32      0x0A0   0               6           -               0x4             W|R     0x0         TRUE        -
//     %%REG    -      OCRB0       OCRB0       32          8|16|32     32      0x0BC   -               -           -               -               W|R     0xFFFFFFFF  TRUE        -
//     %%REG    -      MIICRB0     MIICRB0     -           8|16|32     32      0x0C0   -               -           -               -               R       0x0         TRUE        -
//     %%REG    -      TCNTB1      TCNTB1      8           8|16|32      8      0x0C4   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      OCRB1       OCRB1       8           8|16|32      8      0x0C6   -               -           -               -               W|R     0xFF        TRUE        -
//     %%REG    -      OCRB10      OCRB10      8           8|16|32      8      0x0C8   -               -           -               -               W|R     0xFF        TRUE        -
//     %%REG    -      OCRB11      OCRB11      8           8|16|32      8      0x0CA   -               -           -               -               W|R     0xFF        TRUE        -
//     %%REG    -      OCRB12      OCRB12      8           8|16|32      8      0x0CC   -               -           -               -               W|R     0xFF        TRUE        -
//     %%REG    -      ICRB1       ICRB1       -           8|16|32     32      0x0D0   -               -           -               -               R       0x0         TRUE        -
//     %%REG    -      ICRB2       ICRB2       -           8|16|32     32      0x0D4   -               -           -               -               R       0x0         TRUE        -
//     %%REG    -      ICRB        ICRB        -           8|16|32      8      0x0D8   30              37          -               0x1             R       0x0         TRUE        -
//     %%REG    -      OCRB        OCRB        8           8|16|32      8      0x0E0   20              43          -               0x1             W|R     0xFF        TRUE        -
//     %%REG    -      LDB         LDB         32          8|16|32     32      0x100   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      RLDB        RLDB        32          8|16|32     32      0x104   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      TCNTB2      TCNTB2      32          8|16|32     32      0x108   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      PIMR1       PIMR1       16          8|16|32     16      0x10C   -               -           -               -               W|R     0x1         TRUE        -
//     %%REG    -      PIMR2       PIMR2       16          8|16|32     16      0x10E   -               -           -               -               W|R     0x1         TRUE        -
//     %%REG    -      TCNTB6      TCNTB6      32          8|16|32     32      0x110   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      ICRB6       ICRB6       -           8|16|32     32      0x114   -               -           -               -               R       0x0         TRUE        -
//     %%REG    -      RARB6       RARB6       8           8|16|32      8      0x118   -               -           -               -               W|R     0x40        TRUE        -
//     %%REG    -      TCNTB6M     TCNTB6M     32          8|16|32     32      0x11C   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      OCRB6       OCRB6       32          8|16|32     32      0x120   -               -           -               -               W|R     0xFFFFF000  TRUE        -
//     %%REG    -      OCRB7       OCRB7       32          8|16|32     32      0x124   -               -           -               -               W|R     0xFFFFF000  TRUE        -
//     %%REG    -      TSEQCRB     TSEQCRB     8           8|16|32      8      0x140   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      TSEQRB      TSEQRB      -           8|16|32      8      0x142   -               -           -               -               R       0x0         TRUE        -
//     %%REG    -      TSEQENB     TSEQENB     8           8|16|32      8      0x144   0               2           -               0x1             W|R     0x0         TRUE        -
//     %%REG    -      TEPCFB      TEPCFB      16          8|16|32     16      0x148   0               23          -               0x2             W|R     0x300       TRUE        -
//     %%REG    -      TEPCFENB    TEPCFENB    8           8|16|32      8      0x178   0               2           -               0x1             W|R     0x0         TRUE        -
//     %%REG    -      TCNTB3      TCNTB3      32          8|16|32     32      0x180   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      TCNTB4      TCNTB4      32          8|16|32     32      0x184   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      TCNTB5      TCNTB5      32          8|16|32     32      0x188   -               -           -               -               W|R     0x1000      TRUE        -
//     %%REG    -      TCCLFRB     TCCLFRB     -           8|16|32      8      0x18C   -               -           -               -               R       0x0         TRUE        -
//     %%REG    -      TCCLFSRB    TCCLFSRB    8           8|16|32      8      0x18D   -               -           -               -               R|W1:0  0x0         TRUE        -
//     %%REG    -      TCCLFCRB    TCCLFCRB    8           8|16|32      8      0x18E   -               -           -               -               R|W1:0  0x0         TRUE        -
//     %%REG    -      TCCLRB      TCCLRB      32          8|16|32     32      0x190   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      OCRB8       OCRB8       32          8|16|32     32      0x194   -               -           -               -               W|R     0xFFFFF000  TRUE        -
//     %%REG    -      DICRB0      DICRB0      -           8|16|32     32      0x1C0   -               -           -               -               R       0x0         TRUE        -
//     %%REG    -      DRECRB1     DRECRB1     32          8|16|32     32      0x1C4   -               -           -               -               W|R     0x0         TRUE        -
//     %%REG    -      TEPCRECRB1  TEPCRECRB1  -           8|16|32     32      0x1C8   -               -           -               -               R       0x0         TRUE        -
//     %%REG    -      TEPCVALRB0  TEPCVALRB0  -           8|16|32     32      0x1CC   -               -           -               -               R       0x0         TRUE        -
// 
// 
// %REG_NAME TCRB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CKSELB            1      0     0x0             W|R     TRUE        W
//     %%BIT    CLRB1SEL          2      2     0x0             W|R     TRUE        -
//     %%BIT    CLRB3SEL          4      3     0x0             W|R     TRUE        -
//     %%BIT    CLRB1             5      5     0x0             W|R     TRUE        -
//     %%BIT    CLRB3             6      6     0x0             W|R     TRUE        -
//     %%BIT    PIMRSEL           7      7     0x0             W|R     TRUE        -
// 
// %REG_NAME TIORB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    IOB6              0      0     0x0             W|R     TRUE        -
//     %%BIT    CCS               3      3     0x0             W|R     TRUE        -
//     %%BIT    LDEN              4      4     0x0             W|R     TRUE        -
//     %%BIT    EVCNTB            5      5     0x0             W|R     TRUE        -
//     %%BIT    CTCNTB5           6      6     0x0             W|R     TRUE        -
//     %%BIT    LDSEL             7      7     0x0             W|R     TRUE        W
// 
// %REG_NAME TSRB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CMFB0             0      0     0x0             R       TRUE        -
//     %%BIT    ICFB0             1      1     0x0             R       TRUE        -
//     %%BIT    CMFB1             2      2     0x0             R       TRUE        -
//     %%BIT    CMFB6             3      3     0x0             R       TRUE        -
//     %%BIT    CMFB10            4      4     0x0             R       TRUE        -
//     %%BIT    CMFB11            5      5     0x0             R       TRUE        -
//     %%BIT    CMFB12            6      6     0x0             R       TRUE        -
//     %%BIT    CMFB6M            8      8     0x0             R       TRUE        -
//     %%BIT    CMFB6E            9      9     0x0             R       TRUE        -
// 
// %REG_NAME TSCRB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CMFCB0            0      0     0x0             W1|R    TRUE        W
//     %%BIT    ICFCB0            1      1     0x0             W1|R    TRUE        -
//     %%BIT    CMFCB1            2      2     0x0             W1|R    TRUE        -
//     %%BIT    CMFCB6            3      3     0x0             W1|R    TRUE        -
//     %%BIT    CMFCB10           4      4     0x0             W1|R    TRUE        -
//     %%BIT    CMFCB11           5      5     0x0             W1|R    TRUE        -
//     %%BIT    CMFCB12           6      6     0x0             W1|R    TRUE        -
//     %%BIT    CMFCB6M           8      8     0x0             W1|R    TRUE        -
//     %%BIT    CMFCB6E           9      9     0x0             W1|R    TRUE        -
// 
// %REG_NAME TICRB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    IREGB6            1      0     0x0             W|R     TRUE        W
//     %%BIT    IREGB6E           3      2     0x0             W|R     TRUE        -
// 
// %REG_NAME TIERB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CMFB0IE           0      0     0x0             W|R     TRUE        -
//     %%BIT    ICFB0IE           1      1     0x0             W|R     TRUE        -
//     %%BIT    CMFB1IE           2      2     0x0             W|R     TRUE        -
//     %%BIT    CMFB6IE           3      3     0x0             W|R     TRUE        -
//     %%BIT    CMFB10IE          4      4     0x0             W|R     TRUE        -
//     %%BIT    CMFB11IE          5      5     0x0             W|R     TRUE        -
//     %%BIT    CMFB12IE          6      6     0x0             W|R     TRUE        -
//     %%BIT    CMFB6MIE          8      8     0x0             W|R     TRUE        -
//     %%BIT    CMFB6EIE          9      9     0x0             W|R     TRUE        -
// 
// %REG_NAME CHSELBR
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CHSELB            1      0     0x0             W|R     TRUE        -
//     
// %REG_NAME TCNT4CRB    
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CU4SEL            0      0     0x0             W|R     TRUE        -
// 
// %REG_NAME TCRBS1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CLRB1SELS1        2      2     0x0             W|R     TRUE        -
//     %%BIT    CLRB1S1           5      5     0x0             W|R     TRUE        -
// 
// %REG_NAME TCRBS2
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CLRB1SELS2        2      2     0x0             W|R     TRUE        -
//     %%BIT    CLRB1S2           5      5     0x0             W|R     TRUE        -
// 
// %REG_NAME TCNTB0S1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CNTB0S1          31      0     0x1             W|R     TRUE        W
// 
// %REG_NAME ICRB0S1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    ICB0S1           31      0     0x0             R       TRUE        -
// 
// %REG_NAME OCRB0S1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB0S1           31      0     0xFFFFFFFF      W|R     TRUE        W
// 
// %REG_NAME TCNTB1S1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CNTB1S1           7      0     0x0             W|R     TRUE        -
// 
// %REG_NAME OCRB1S1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB1S1            7      0     0xFF            W|R     TRUE        -
// 
// %REG_NAME OCRB10S1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB10S1           7      0     0xFF            W|R     TRUE        -
// 
// %REG_NAME OCRB11S1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB11S1           7      0     0xFF            W|R     TRUE        -
// 
// %REG_NAME OCRB12S1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB12S1           7      0     0xFF            W|R     TRUE        -
// 
// %REG_NAME ICRB1S1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    ICB1S1           31      0     0x0             R       TRUE        -
// 
// %REG_NAME ICRB2S1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    ICB2S1           31      0     0x0             R       TRUE        -
// 
// %REG_NAME TCNTB0S2
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CNTB0S2          31      0     0x1             W|R     TRUE        W
// 
// %REG_NAME ICRB0S2
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    ICB0S2           31      0     0x0             R       TRUE        -
// 
// %REG_NAME OCRB0S2
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB0S2           31      0     0xFFFFFFFF      W|R     TRUE        W
// 
// %REG_NAME TCNTB1S2
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CNTB1S2           7      0     0x0             W|R     TRUE        -
// 
// %REG_NAME OCRB1S2
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB1S2            7      0     0xFF            W|R     TRUE        -
// 
// %REG_NAME OCRB10S2
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB10S2           7      0     0xFF            W|R     TRUE        -
// 
// %REG_NAME OCRB11S2
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB11S2           7      0     0xFF            W|R     TRUE        -
// 
// %REG_NAME OCRB12S2
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB12S2           7      0     0xFF            W|R     TRUE        -
// 
// %REG_NAME ICRB1S1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    ICB1S2           31      0     0x0             R       TRUE        -
// 
// %REG_NAME ICRB2S1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    ICB2S2           31      0     0x0             R       TRUE        -
// 
// %REG_NAME TCNTB0
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CNTB0            31      0     0x1             W|R     TRUE        W
// 
// %REG_NAME ICRB0
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    ICB0             31      0     0x0             R       TRUE        -
// 
// %REG_NAME RECRB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    RECRB            31      0     0x0             W|R     TRUE        -
// 
// %REG_NAME RBURB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    RBURB            31      0     0x0             W|R     TRUE        -
// 
// %REG_NAME OCRB0
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB0             31      0     0xFFFFFFFF      W|R     TRUE        W
// 
// %REG_NAME MIICRB0
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    ICB0             31      0     0x0             R       TRUE        -
// 
// %REG_NAME TCNTB1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CNTB1             7      0     0x0             W|R     TRUE        -
// 
// %REG_NAME OCRB1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB1              7      0     0xFF            W|R     TRUE        -
// 
// %REG_NAME OCRB10
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB10             7      0     0xFF            W|R     TRUE        -
// 
// %REG_NAME OCRB11
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB11             7      0     0xFF            W|R     TRUE        -
// 
// %REG_NAME OCRB12
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB12             7      0     0xFF            W|R     TRUE        -
// 
// %REG_NAME ICRB1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    ICB1             31      0     0x0             R       TRUE        -
// 
// %REG_NAME ICRB2
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    ICB2             31      0     0x0             R       TRUE        -
// 
// %REG_NAME ICRB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    ICB               7      0     0x0             R       TRUE        -
// 
// %REG_NAME OCRB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB               7      0     0xFF            W|R     TRUE        W
// 
// %REG_NAME LDB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    LDVAL            23      0     0x0             W|R     TRUE        -
// 
// %REG_NAME RLDB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    RLDVAL           31      8     0x0             W|R     TRUE        -
// 
// %REG_NAME TCNTB2
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CNTB2            31      8     0x0             W|R     TRUE        W
// 
// %REG_NAME PIMR1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    PIM1             11      0     0x1             W|R     TRUE        W
// 
// %REG_NAME PIMR2
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    PIM2             11      0     0x1             W|R     TRUE        -
// 
// %REG_NAME TCNTB6
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CNTB6            31     12     0x0             W|R     TRUE        -
// 
// %REG_NAME ICRB6
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    ICB6             31     12     0x0             R       TRUE        -
// 
// %REG_NAME RARB6
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    RARB6             7      0     0x40            W|R     TRUE        -
// 
// %REG_NAME TCNTB6M
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CNTB6M           31      6     0x0             W|R     TRUE        -
// 
// %REG_NAME OCRB6
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB6             31     12     0xFFFFF         W|R     TRUE        -
// 
// %REG_NAME OCRB7
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB7             31     12     0xFFFFF         W|R     TRUE        -
// 
// %REG_NAME TSEQCRB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    EVSEQENB          0      0     0x0             W|R     TRUE        W
// 
// %REG_NAME TSEQRB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    SEQB              4      0     0x0             R       TRUE        -
//     %%BIT    FONS              7      7     0x0             R       TRUE        -
// 
// %REG_NAME TSEQENB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    TSEQNENB          7      0     0x0             W|R     TRUE        -
// 
// %REG_NAME TEPCFB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CRFIT2            2      0     0x0             W|R     TRUE        W
//     %%BIT    CRFIT1            6      4     0x0             W|R     TRUE        -
//     %%BIT    COEFF            10      8     0x3             W|R     TRUE        -
//     %%BIT    HALFEN           12     12     0x0             W|R     TRUE        -
// 
// %REG_NAME TEPCFENB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    FON               7      0     0x0             W|R     TRUE        -
// 
// %REG_NAME TCNTB3
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CNTB3            31     12     0x0             W|R     TRUE        -
// 
// %REG_NAME TCNTB4
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CNTB4            31     12     0x0             W|R     TRUE        W
// 
// %REG_NAME TCNTB5
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CNTB5            31     12     0x1             W|R     TRUE        W
// 
// %REG_NAME TCCLFRB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    TCCLFB            0      0     0x0             R       TRUE        -
// 
// %REG_NAME TCCLFSRB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    TCCLFSB           0      0     0x0             W|R     TRUE        W
// 
// %REG_NAME TCCLFCRB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    TCCLFCB           0      0     0x0             W|R     TRUE        W
// 
// %REG_NAME TCCLRB
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    CCLRB            31     12     0x0             W|R     TRUE        W
// 
// %REG_NAME OCRB8
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    OCB8             31     12     0xFFFFF         W|R     TRUE        -
// 
// %REG_NAME DICRB0
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    ICB0             31      0     0x0             R       TRUE        -
// 
// %REG_NAME DRECRB1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    RECRB1           31      0     0x0             W|R     TRUE        -
// 
// %REG_NAME TEPCRECRB1
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    TEPCRECRB1       31      0     0x0             R       TRUE        -
// 
// %REG_NAME TEPCVALRB0
//     %%TITLE  name             upper  lower  init            access  support     callback
//     %%BIT    TEPCVALRB0       31      0     0x0             R       TRUE        -
// 
// 
////////////////////////////////////////////////////////////////////////////////
/// @file atu5010_timerb_regif.h
/// @brief Register IF class of model ATU5010_TIMERB
/// $Id$
/// $Date$
/// $Revison$
/// $Author$
////////////////////////////////////////////////////////////////////////////////
#ifndef __ATU5010_TIMERB_REGIF_H__
#define __ATU5010_TIMERB_REGIF_H__
#include <string>
#include <map>
#include <list>
#include <cstdarg>
#include <cerrno>
#include <iomanip>
#include <sstream>
#ifdef REGIF_NOT_USE_SYSTEMC
#include <cassert>
#else
#include "systemc.h"
#endif
#include "re_register.h"
#ifdef CWR_SYSTEMC
#include "scml.h"
#endif

/// Register IF class of ATU5010_TIMERB model
class Catu5010_timerb_regif
: public vpcl::reg_super
{
protected:
    typedef const unsigned int cuint;
    typedef unsigned int uint;

    enum eRegGroup {
        emNum_of_gr
    }; ///< Enumeration for register group index
    enum eRegIndex {
        emNUM_RECRB      = 6,
        emNUM_RBURB      = 7,
        emNUM_ICRB       = 8,
        emNUM_OCRB       = 24,
        emNUM_TSEQENB    = 3,
        emNUM_TEPCFB     = 24,
        emNUM_TEPCFENB   = 3
    }; ///< Enumeration for register factor index

    struct RegCBstr {
        uint channel;
        bool is_wr;
        uint size;
        uint pre_data;
        uint data;
        RegCBstr (uint channel, bool is_wr, uint size, uint pre_data, uint data)
        {
            this-> channel = channel;
            this-> is_wr   = is_wr;
            this-> size    = size;
            this-> pre_data= pre_data;
            this-> data    = data;
        }
    };
    struct SRegList {
        vpcl::re_register *my_p;
        SRegList *prev;
        uint channel;
        uint length;
        std::string wacc_size;
        std::string racc_size;
        bool block;
        SRegList( vpcl::re_register *_my_p, SRegList *_prev, uint _channel, uint _length, std::string _wacc_size, std::string _racc_size, bool _block = false) {
            this->my_p = NULL;
            if (_my_p != NULL) {
                this->my_p = _my_p;
            }
            this->prev = NULL;
            if (_prev != NULL) {
                this->prev = _prev;
            }
            this->channel = _channel;
            this->length  = _length;
            this->wacc_size = _wacc_size;
            this->racc_size = _racc_size;
            this->block = _block;
        }
    } *mRegList, *mCurReg, **mRegArray;

    uint *mRegMap;
    uint mTotalRegNum;

public:
    Catu5010_timerb_regif(std::string name, uint buswidth);
    ~Catu5010_timerb_regif();

protected:
    vpcl::re_register *TCRB      ;
    vpcl::re_register *TIORB     ;
    vpcl::re_register *TSRB      ;
    vpcl::re_register *TSCRB     ;
    vpcl::re_register *TICRB     ;
    vpcl::re_register *TIERB     ;
    vpcl::re_register *CHSELBR   ;
    vpcl::re_register *TCNT4CRB  ;
    vpcl::re_register *TCRBS1    ;
    vpcl::re_register *TCRBS2    ;
    vpcl::re_register *TCNTB0S1  ;
    vpcl::re_register *ICRB0S1   ;
    vpcl::re_register *OCRB0S1   ;
    vpcl::re_register *TCNTB1S1  ;
    vpcl::re_register *OCRB1S1   ;
    vpcl::re_register *OCRB10S1  ;
    vpcl::re_register *OCRB11S1  ;
    vpcl::re_register *OCRB12S1  ;
    vpcl::re_register *ICRB1S1   ;
    vpcl::re_register *ICRB2S1   ;
    vpcl::re_register *TCNTB0S2  ;
    vpcl::re_register *ICRB0S2   ;
    vpcl::re_register *OCRB0S2   ;
    vpcl::re_register *TCNTB1S2  ;
    vpcl::re_register *OCRB1S2   ;
    vpcl::re_register *OCRB10S2  ;
    vpcl::re_register *OCRB11S2  ;
    vpcl::re_register *OCRB12S2  ;
    vpcl::re_register *ICRB1S2   ;
    vpcl::re_register *ICRB2S2   ;
    vpcl::re_register *TCNTB0    ;
    vpcl::re_register *ICRB0     ;
    vpcl::re_register *RECRB     [7];
    vpcl::re_register *RBURB     [7];
    vpcl::re_register *OCRB0     ;
    vpcl::re_register *MIICRB0   ;
    vpcl::re_register *TCNTB1    ;
    vpcl::re_register *OCRB1     ;
    vpcl::re_register *OCRB10    ;
    vpcl::re_register *OCRB11    ;
    vpcl::re_register *OCRB12    ;
    vpcl::re_register *ICRB1     ;
    vpcl::re_register *ICRB2     ;
    vpcl::re_register *ICRB      [38];
    vpcl::re_register *OCRB      [44];
    vpcl::re_register *LDB       ;
    vpcl::re_register *RLDB      ;
    vpcl::re_register *TCNTB2    ;
    vpcl::re_register *PIMR1     ;
    vpcl::re_register *PIMR2     ;
    vpcl::re_register *TCNTB6    ;
    vpcl::re_register *ICRB6     ;
    vpcl::re_register *RARB6     ;
    vpcl::re_register *TCNTB6M   ;
    vpcl::re_register *OCRB6     ;
    vpcl::re_register *OCRB7     ;
    vpcl::re_register *TSEQCRB   ;
    vpcl::re_register *TSEQRB    ;
    vpcl::re_register *TSEQENB   [3];
    vpcl::re_register *TEPCFB    [24];
    vpcl::re_register *TEPCFENB  [3];
    vpcl::re_register *TCNTB3    ;
    vpcl::re_register *TCNTB4    ;
    vpcl::re_register *TCNTB5    ;
    vpcl::re_register *TCCLFRB   ;
    vpcl::re_register *TCCLFSRB  ;
    vpcl::re_register *TCCLFCRB  ;
    vpcl::re_register *TCCLRB    ;
    vpcl::re_register *OCRB8     ;
    vpcl::re_register *DICRB0    ;
    vpcl::re_register *DRECRB1   ;
    vpcl::re_register *TEPCRECRB1;
    vpcl::re_register *TEPCVALRB0;

    #ifdef CWR_SYSTEMC
    scml2::memory<uint> cwmem;
    scml2::reg<uint>      *CW_TCRB_TIORB;
    scml2::reg<uint>      *CW_TSRB_TSCRB;
    scml2::reg<uint>      *CW_TICRB_TIERB;
    scml2::reg<uint>      *CW_CHSELBR_TCNT4CRB;
    scml2::reg<uint>      *CW_TCRBS1_   ;
    scml2::reg<uint>      *CW_TCRBS2_   ;
    scml2::reg<uint>      *CW_TCNTB1S1_OCRB1S1;
    scml2::reg<uint>      *CW_OCRB10S1_OCRB11S1;
    scml2::reg<uint>      *CW_OCRB12S1_ ;
    scml2::reg<uint>      *CW_TCNTB1S2_OCRB1S2;
    scml2::reg<uint>      *CW_OCRB10S2_OCRB11S2;
    scml2::reg<uint>      *CW_OCRB12S2_ ;
    scml2::reg<uint>      *CW_TCNTB1_OCRB1;
    scml2::reg<uint>      *CW_OCRB10_OCRB11;
    scml2::reg<uint>      *CW_OCRB12_   ;
    scml2::reg<uint>      *CW_ICRB_30_ICRB_31_ICRB_32_ICRB_33;
    scml2::reg<uint>      *CW_ICRB_34_ICRB_35_ICRB_36_ICRB_37;
    scml2::reg<uint>      *CW_OCRB_20_OCRB_21_OCRB_22_OCRB_23;
    scml2::reg<uint>      *CW_OCRB_24_OCRB_25_OCRB_26_OCRB_27;
    scml2::reg<uint>      *CW_OCRB_28_OCRB_29_OCRB_30_OCRB_31;
    scml2::reg<uint>      *CW_OCRB_32_OCRB_33_OCRB_34_OCRB_35;
    scml2::reg<uint>      *CW_OCRB_36_OCRB_37_OCRB_38_OCRB_39;
    scml2::reg<uint>      *CW_OCRB_40_OCRB_41_OCRB_42_OCRB_43;
    scml2::reg<uint>      *CW_PIMR1_PIMR2;
    scml2::reg<uint>      *CW_RARB6_    ;
    scml2::reg<uint>      *CW_TSEQCRB_TSEQRB;
    scml2::reg<uint>      *CW_TSEQENB_0_TSEQENB_1_TSEQENB_2;
    scml2::reg<uint>      *CW_TEPCFB_0_TEPCFB_1;
    scml2::reg<uint>      *CW_TEPCFB_2_TEPCFB_3;
    scml2::reg<uint>      *CW_TEPCFB_4_TEPCFB_5;
    scml2::reg<uint>      *CW_TEPCFB_6_TEPCFB_7;
    scml2::reg<uint>      *CW_TEPCFB_8_TEPCFB_9;
    scml2::reg<uint>      *CW_TEPCFB_10_TEPCFB_11;
    scml2::reg<uint>      *CW_TEPCFB_12_TEPCFB_13;
    scml2::reg<uint>      *CW_TEPCFB_14_TEPCFB_15;
    scml2::reg<uint>      *CW_TEPCFB_16_TEPCFB_17;
    scml2::reg<uint>      *CW_TEPCFB_18_TEPCFB_19;
    scml2::reg<uint>      *CW_TEPCFB_20_TEPCFB_21;
    scml2::reg<uint>      *CW_TEPCFB_22_TEPCFB_23;
    scml2::reg<uint>      *CW_TEPCFENB_0_TEPCFENB_1_TEPCFENB_2;
    scml2::reg<uint>      *CW_TCCLFRB_TCCLFSRB_TCCLFCRB;
    scml2::bitfield<uint> *CW_TCRB      ;
    scml2::bitfield<uint> *CW_TIORB     ;
    scml2::bitfield<uint> *CW_TSRB      ;
    scml2::bitfield<uint> *CW_TSCRB     ;
    scml2::bitfield<uint> *CW_TICRB     ;
    scml2::bitfield<uint> *CW_TIERB     ;
    scml2::bitfield<uint> *CW_CHSELBR   ;
    scml2::bitfield<uint> *CW_TCNT4CRB  ;
    scml2::bitfield<uint> *CW_TCRBS1    ;
    scml2::bitfield<uint> *CW_TCRBS2    ;
    scml2::reg<uint>      *CW_TCNTB0S1  ;
    scml2::reg<uint>      *CW_ICRB0S1   ;
    scml2::reg<uint>      *CW_OCRB0S1   ;
    scml2::bitfield<uint> *CW_TCNTB1S1  ;
    scml2::bitfield<uint> *CW_OCRB1S1   ;
    scml2::bitfield<uint> *CW_OCRB10S1  ;
    scml2::bitfield<uint> *CW_OCRB11S1  ;
    scml2::bitfield<uint> *CW_OCRB12S1  ;
    scml2::reg<uint>      *CW_ICRB1S1   ;
    scml2::reg<uint>      *CW_ICRB2S1   ;
    scml2::reg<uint>      *CW_TCNTB0S2  ;
    scml2::reg<uint>      *CW_ICRB0S2   ;
    scml2::reg<uint>      *CW_OCRB0S2   ;
    scml2::bitfield<uint> *CW_TCNTB1S2  ;
    scml2::bitfield<uint> *CW_OCRB1S2   ;
    scml2::bitfield<uint> *CW_OCRB10S2  ;
    scml2::bitfield<uint> *CW_OCRB11S2  ;
    scml2::bitfield<uint> *CW_OCRB12S2  ;
    scml2::reg<uint>      *CW_ICRB1S2   ;
    scml2::reg<uint>      *CW_ICRB2S2   ;
    scml2::reg<uint>      *CW_TCNTB0    ;
    scml2::reg<uint>      *CW_ICRB0     ;
    scml2::reg<uint>      *CW_RECRB     [7];
    scml2::reg<uint>      *CW_RBURB     [7];
    scml2::reg<uint>      *CW_OCRB0     ;
    scml2::reg<uint>      *CW_MIICRB0   ;
    scml2::bitfield<uint> *CW_TCNTB1    ;
    scml2::bitfield<uint> *CW_OCRB1     ;
    scml2::bitfield<uint> *CW_OCRB10    ;
    scml2::bitfield<uint> *CW_OCRB11    ;
    scml2::bitfield<uint> *CW_OCRB12    ;
    scml2::reg<uint>      *CW_ICRB1     ;
    scml2::reg<uint>      *CW_ICRB2     ;
    scml2::bitfield<uint> *CW_ICRB      [38];
    scml2::bitfield<uint> *CW_OCRB      [44];
    scml2::reg<uint>      *CW_LDB       ;
    scml2::reg<uint>      *CW_RLDB      ;
    scml2::reg<uint>      *CW_TCNTB2    ;
    scml2::bitfield<uint> *CW_PIMR1     ;
    scml2::bitfield<uint> *CW_PIMR2     ;
    scml2::reg<uint>      *CW_TCNTB6    ;
    scml2::reg<uint>      *CW_ICRB6     ;
    scml2::bitfield<uint> *CW_RARB6     ;
    scml2::reg<uint>      *CW_TCNTB6M   ;
    scml2::reg<uint>      *CW_OCRB6     ;
    scml2::reg<uint>      *CW_OCRB7     ;
    scml2::bitfield<uint> *CW_TSEQCRB   ;
    scml2::bitfield<uint> *CW_TSEQRB    ;
    scml2::bitfield<uint> *CW_TSEQENB   [3];
    scml2::bitfield<uint> *CW_TEPCFB    [24];
    scml2::bitfield<uint> *CW_TEPCFENB  [3];
    scml2::reg<uint>      *CW_TCNTB3    ;
    scml2::reg<uint>      *CW_TCNTB4    ;
    scml2::reg<uint>      *CW_TCNTB5    ;
    scml2::bitfield<uint> *CW_TCCLFRB   ;
    scml2::bitfield<uint> *CW_TCCLFSRB  ;
    scml2::bitfield<uint> *CW_TCCLFCRB  ;
    scml2::reg<uint>      *CW_TCCLRB    ;
    scml2::reg<uint>      *CW_OCRB8     ;
    scml2::reg<uint>      *CW_DICRB0    ;
    scml2::reg<uint>      *CW_DRECRB1   ;
    scml2::reg<uint>      *CW_TEPCRECRB1;
    scml2::reg<uint>      *CW_TEPCVALRB0;
    #endif

    uint TCRB_CKSELB;
    uint TCRB_CLRB1SEL;
    uint TCRB_CLRB3SEL;
    uint TCRB_CLRB1 ;
    uint TCRB_CLRB3 ;
    uint TCRB_PIMRSEL;
    uint TIORB_IOB6 ;
    uint TIORB_CCS  ;
    uint TIORB_LDEN ;
    uint TIORB_EVCNTB;
    uint TIORB_CTCNTB5;
    uint TIORB_LDSEL;
    uint TSRB_CMFB0 ;
    uint TSRB_ICFB0 ;
    uint TSRB_CMFB1 ;
    uint TSRB_CMFB6 ;
    uint TSRB_CMFB10;
    uint TSRB_CMFB11;
    uint TSRB_CMFB12;
    uint TSRB_CMFB6M;
    uint TSRB_CMFB6E;
    uint TSCRB_CMFCB0;
    uint TSCRB_ICFCB0;
    uint TSCRB_CMFCB1;
    uint TSCRB_CMFCB6;
    uint TSCRB_CMFCB10;
    uint TSCRB_CMFCB11;
    uint TSCRB_CMFCB12;
    uint TSCRB_CMFCB6M;
    uint TSCRB_CMFCB6E;
    uint TICRB_IREGB6;
    uint TICRB_IREGB6E;
    uint TIERB_CMFB0IE;
    uint TIERB_ICFB0IE;
    uint TIERB_CMFB1IE;
    uint TIERB_CMFB6IE;
    uint TIERB_CMFB10IE;
    uint TIERB_CMFB11IE;
    uint TIERB_CMFB12IE;
    uint TIERB_CMFB6MIE;
    uint TIERB_CMFB6EIE;
    uint CHSELBR_CHSELB;
    uint TCNT4CRB_CU4SEL;
    uint TCRBS1_CLRB1SELS1;
    uint TCRBS1_CLRB1S1;
    uint TCRBS2_CLRB1SELS2;
    uint TCRBS2_CLRB1S2;
    uint TCNTB0S1_CNTB0S1;
    uint ICRB0S1_ICB0S1;
    uint OCRB0S1_OCB0S1;
    uint TCNTB1S1_CNTB1S1;
    uint OCRB1S1_OCB1S1;
    uint OCRB10S1_OCB10S1;
    uint OCRB11S1_OCB11S1;
    uint OCRB12S1_OCB12S1;
    uint ICRB1S1_ICB1S1;
    uint ICRB2S1_ICB2S1;
    uint TCNTB0S2_CNTB0S2;
    uint ICRB0S2_ICB0S2;
    uint OCRB0S2_OCB0S2;
    uint TCNTB1S2_CNTB1S2;
    uint OCRB1S2_OCB1S2;
    uint OCRB10S2_OCB10S2;
    uint OCRB11S2_OCB11S2;
    uint OCRB12S2_OCB12S2;
    uint ICRB1S2_ICRB1S2;
    uint ICRB2S2_ICRB2S2;
    uint TCNTB0_CNTB0;
    uint ICRB0_ICB0 ;
    uint RECRB_RECRB[7];
    uint RBURB_RBURB[7];
    uint OCRB0_OCB0 ;
    uint MIICRB0_ICB0;
    uint TCNTB1_CNTB1;
    uint OCRB1_OCB1 ;
    uint OCRB10_OCB10;
    uint OCRB11_OCB11;
    uint OCRB12_OCB12;
    uint ICRB1_ICB1 ;
    uint ICRB2_ICB2 ;
    uint ICRB_ICB   [38];
    uint OCRB_OCB   [44];
    uint LDB_LDVAL  ;
    uint RLDB_RLDVAL;
    uint TCNTB2_CNTB2;
    uint PIMR1_PIM1 ;
    uint PIMR2_PIM2 ;
    uint TCNTB6_CNTB6;
    uint ICRB6_ICB6 ;
    uint RARB6_RARB6;
    uint TCNTB6M_CNTB6M;
    uint OCRB6_OCB6 ;
    uint OCRB7_OCB7 ;
    uint TSEQCRB_EVSEQENB;
    uint TSEQRB_SEQB;
    uint TSEQRB_FONS;
    uint TSEQENB_TSEQNENB[3];
    uint TEPCFB_CRFIT2[24];
    uint TEPCFB_CRFIT1[24];
    uint TEPCFB_COEFF[24];
    uint TEPCFB_HALFEN[24];
    uint TEPCFENB_FON[3];
    uint TCNTB3_CNTB3;
    uint TCNTB4_CNTB4;
    uint TCNTB5_CNTB5;
    uint TCCLFRB_TCCLFB;
    uint TCCLFSRB_TCCLFSB;
    uint TCCLFCRB_TCCLFCB;
    uint TCCLRB_CCLRB;
    uint OCRB8_OCB8 ;
    uint DICRB0_ICB0;
    uint DRECRB1_RECRB1;
    uint TEPCRECRB1_TEPCRECRB1;
    uint TEPCVALRB0_TEPCVALRB0;

    void EnableReset(const bool is_active);
    uint bit_select(cuint val, cuint start, cuint end);
    bool reg_wr(cuint addr, const unsigned char *p_data, cuint size);
    bool reg_rd(cuint addr, unsigned char *p_data, cuint size);
    bool reg_wr_dbg(cuint addr, const unsigned char *p_data, cuint size);
    bool reg_rd_dbg(cuint addr, unsigned char *p_data, cuint size);
    std::string reg_handle_command(const std::vector<std::string>& args);
    int get_reg_index(cuint addr);
    vpcl::re_register *first_reg_object();
    vpcl::re_register *next_reg_object();

    void wr_cb(cuint addr, uint data);
    uint rd_cb(cuint addr);

    virtual void cb_TCRB_CKSELB(RegCBstr str) = 0;
    virtual void cb_TIORB_LDSEL(RegCBstr str) = 0;
    virtual void cb_TSCRB_CMFCB0(RegCBstr str) = 0;
    virtual void cb_TICRB_IREGB6(RegCBstr str) = 0;
    virtual void cb_TCNTB0S1_CNTB0S1(RegCBstr str) = 0;
    virtual void cb_OCRB0S1_OCB0S1(RegCBstr str) = 0;
    virtual void cb_TCNTB0S2_CNTB0S2(RegCBstr str) = 0;
    virtual void cb_OCRB0S2_OCB0S2(RegCBstr str) = 0;
    virtual void cb_TCNTB0_CNTB0(RegCBstr str) = 0;
    virtual void cb_OCRB0_OCB0(RegCBstr str) = 0;
    virtual void cb_OCRB_OCB(RegCBstr str) = 0;
    virtual void cb_TCNTB2_CNTB2(RegCBstr str) = 0;
    virtual void cb_PIMR1_PIM1(RegCBstr str) = 0;
    virtual void cb_TSEQCRB_EVSEQENB(RegCBstr str) = 0;
    virtual void cb_TEPCFB_CRFIT2(RegCBstr str) = 0;
    virtual void cb_TCNTB4_CNTB4(RegCBstr str) = 0;
    virtual void cb_TCNTB5_CNTB5(RegCBstr str) = 0;
    virtual void cb_TCCLFSRB_TCCLFSB(RegCBstr str) = 0;
    virtual void cb_TCCLFCRB_TCCLFCB(RegCBstr str) = 0;
    virtual void cb_TCCLRB_CCLRB(RegCBstr str) = 0;

    void set_instance_name(std::string InstName);

    uint mBusByteWidth;
    uint mBusWidth;
    bool mIsReset;
    bool mDumpRegisterRW;
    std::map<std::string, bool> mMessageLevel;
    std::map<std::string, std::map<std::string, void (Catu5010_timerb_regif::*) (RegCBstr)> > mWrCbAPI;
    std::map<std::string, std::map<std::string, void (Catu5010_timerb_regif::*) (RegCBstr)> > mRdCbAPI;
    std::string mFileName;
    std::string mInstName;
    int mLineNum;
    uint mFactorIndexRECRB[emNUM_RECRB];
    uint mFactorIndexICRB[emNUM_ICRB];
    uint mFactorIndexOCRB[emNUM_OCRB];

    bool reg_wr_process(cuint addr, const unsigned char *p_data, cuint size, bool IsDbgFunc);
    bool reg_rd_process(cuint addr, unsigned char *p_data, cuint size, bool IsDbgFunc);
    bool reg_wr_func(cuint addr, const unsigned char *p_data, cuint size, cuint reg_index, bool IsDbgFunc);
    bool reg_rd_func(cuint addr, unsigned char *p_data, cuint size, cuint reg_index, bool IsDbgFunc);
    void _re_printf(const std::string msg_level, const char *format, ...);
    void get_fileline(std::string filename, int line_number);
    void CommandInit();
    bool ChkSize(std::string expect_size, cuint detect_size, cuint addr);
    std::vector<std::string> Str2Vec(std::string str, const char sep);
    std::string Num2HexStr(cuint num, cuint num_length, bool space_strip);
    void DumpRegMsg(const std::string operation, const std::string RegName, const std::string BitName, cuint size, cuint addr, cuint wr_data, cuint pre_data, cuint data, cuint reg_length);
    std::string AccessRegCommand(const std::vector<std::string>& args, vpcl::re_register *Register, bool &BlockReg);
    void InitLocalVal();
    void UpdateLocalVal(cuint addr);
    void UpdateRegVal(cuint addr);

    #ifdef CWR_SYSTEMC
    uint cw_rd_cb(tlm::tlm_generic_payload& trans, int tag);
    uint cw_wr_cb(tlm::tlm_generic_payload& trans, int tag);
    void cw_instantiate_reg(scml2::reg<uint> * reg, std::string reg_name, int offset);
    #endif
};
#endif //__ATU5010_TIMERB_REG_DEF_H__
