================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Wed Aug 21 03:08:51 CEST 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         posit_hls
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xck26-sfvc784-2LV-c


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              94
FF:               139
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was not available
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5           |
| Post-Synthesis | NA          |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name              | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst              | 94  | 139 |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U | 94  | 139 |     |      |      |     |        |      |         |          |        |
+-------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.08%  | OK     |
| FD                                                        | 50%       | 0.06%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| CARRY8                                                    | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 2196      | 6      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.32   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.391ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.263ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was not available
+-------+-------+--------------------------------+-------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                 | ENDPOINT PIN                        | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                |                                     |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------+-------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 |       | control_s_axi_U/waddr_reg[4]/C | control_s_axi_U/int_in_a_reg[0]/CE  |            3 |         32 |          0.914 |          0.360 |        0.554 |
| Path2 |       | control_s_axi_U/waddr_reg[4]/C | control_s_axi_U/int_in_a_reg[10]/CE |            3 |         32 |          0.914 |          0.360 |        0.554 |
| Path3 |       | control_s_axi_U/waddr_reg[4]/C | control_s_axi_U/int_in_a_reg[11]/CE |            3 |         32 |          0.914 |          0.360 |        0.554 |
| Path4 |       | control_s_axi_U/waddr_reg[4]/C | control_s_axi_U/int_in_a_reg[12]/CE |            3 |         32 |          0.914 |          0.360 |        0.554 |
| Path5 |       | control_s_axi_U/waddr_reg[4]/C | control_s_axi_U/int_in_a_reg[13]/CE |            3 |         32 |          0.914 |          0.360 |        0.554 |
+-------+-------+--------------------------------+-------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------+-------------------+
    | Path1 Cells                      | Primitive Type    |
    +----------------------------------+-------------------+
    | control_s_axi_U/waddr_reg[4]     | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_in_a[31]_i_3 | CLB.LUT.LUT5      |
    | control_s_axi_U/int_in_a[31]_i_1 | CLB.LUT.LUT4      |
    | control_s_axi_U/int_in_a_reg[0]  | REGISTER.SDR.FDRE |
    +----------------------------------+-------------------+

    +----------------------------------+-------------------+
    | Path2 Cells                      | Primitive Type    |
    +----------------------------------+-------------------+
    | control_s_axi_U/waddr_reg[4]     | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_in_a[31]_i_3 | CLB.LUT.LUT5      |
    | control_s_axi_U/int_in_a[31]_i_1 | CLB.LUT.LUT4      |
    | control_s_axi_U/int_in_a_reg[10] | REGISTER.SDR.FDRE |
    +----------------------------------+-------------------+

    +----------------------------------+-------------------+
    | Path3 Cells                      | Primitive Type    |
    +----------------------------------+-------------------+
    | control_s_axi_U/waddr_reg[4]     | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_in_a[31]_i_3 | CLB.LUT.LUT5      |
    | control_s_axi_U/int_in_a[31]_i_1 | CLB.LUT.LUT4      |
    | control_s_axi_U/int_in_a_reg[11] | REGISTER.SDR.FDRE |
    +----------------------------------+-------------------+

    +----------------------------------+-------------------+
    | Path4 Cells                      | Primitive Type    |
    +----------------------------------+-------------------+
    | control_s_axi_U/waddr_reg[4]     | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_in_a[31]_i_3 | CLB.LUT.LUT5      |
    | control_s_axi_U/int_in_a[31]_i_1 | CLB.LUT.LUT4      |
    | control_s_axi_U/int_in_a_reg[12] | REGISTER.SDR.FDRE |
    +----------------------------------+-------------------+

    +----------------------------------+-------------------+
    | Path5 Cells                      | Primitive Type    |
    +----------------------------------+-------------------+
    | control_s_axi_U/waddr_reg[4]     | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_in_a[31]_i_3 | CLB.LUT.LUT5      |
    | control_s_axi_U/int_in_a[31]_i_1 | CLB.LUT.LUT4      |
    | control_s_axi_U/int_in_a_reg[13] | REGISTER.SDR.FDRE |
    +----------------------------------+-------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------+
| Report Type              | Report Location                                            |
+--------------------------+------------------------------------------------------------+
| design_analysis          | impl/verilog/report/add_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/add_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/add_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/add_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/add_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/add_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------+


