
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

Startpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sum[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015200    0.055808    0.037831    0.037831 ^ clk (in)
                                                         clk (net)
                      0.055815    0.000000    0.037831 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.037290    0.043215    0.102399    0.140230 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.043281    0.000935    0.141164 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.041252    0.046006    0.100880    0.242045 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.046006    0.000460    0.242505 ^ _289_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.003826    0.035810    0.193898    0.436403 ^ _289_/Q (sky130_fd_sc_hd__dfxtp_1)
                                                         net48 (net)
                      0.035810    0.000129    0.436532 ^ output48/A (sky130_fd_sc_hd__buf_2)
     1    0.034313    0.128354    0.138794    0.575327 ^ output48/X (sky130_fd_sc_hd__buf_2)
                                                         sum[3] (net)
                      0.128359    0.000656    0.575983 ^ sum[3] (out)
                                              0.575983   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.575983   data arrival time
---------------------------------------------------------------------------------------------
                                             19.174017   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_0__f_clk/X                      10     14     -4 (VIOLATED)
clkbuf_2_1__f_clk/X                      10     14     -4 (VIOLATED)
clkbuf_2_2__f_clk/X                      10     13     -3 (VIOLATED)
clkbuf_2_3__f_clk/X                      10     12     -2 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 clkload0/X
 clkload1/X
 clkload2/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 4
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
