statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      19.8558
gpu_ipc_2 =     310.0706
gpu_tot_sim_cycle_stream_1 = 234407
gpu_tot_sim_cycle_stream_2 = 234418
gpu_sim_insn_1 = 4654349
gpu_sim_insn_2 = 72686144
gpu_sim_cycle = 234420
gpu_sim_insn = 77340493
gpu_ipc =     329.9228
gpu_tot_sim_cycle = 234420
gpu_tot_sim_insn = 77340493
gpu_tot_ipc =     329.9228
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 552777
gpu_stall_icnt2sh    = 1396850
gpu_total_sim_rate=336263

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2147584
	L1I_total_cache_misses = 6407
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15488
L1D_cache:
	L1D_cache_core[0]: Access = 21998, Miss = 16111, Miss_rate = 0.732, Pending_hits = 1681, Reservation_fails = 158855
	L1D_cache_core[1]: Access = 20263, Miss = 14772, Miss_rate = 0.729, Pending_hits = 1539, Reservation_fails = 154700
	L1D_cache_core[2]: Access = 19652, Miss = 14473, Miss_rate = 0.736, Pending_hits = 1431, Reservation_fails = 154439
	L1D_cache_core[3]: Access = 21388, Miss = 15354, Miss_rate = 0.718, Pending_hits = 1546, Reservation_fails = 157085
	L1D_cache_core[4]: Access = 23459, Miss = 17586, Miss_rate = 0.750, Pending_hits = 1883, Reservation_fails = 166735
	L1D_cache_core[5]: Access = 20506, Miss = 14850, Miss_rate = 0.724, Pending_hits = 1495, Reservation_fails = 156618
	L1D_cache_core[6]: Access = 24740, Miss = 18046, Miss_rate = 0.729, Pending_hits = 1844, Reservation_fails = 163884
	L1D_cache_core[7]: Access = 21862, Miss = 16251, Miss_rate = 0.743, Pending_hits = 1547, Reservation_fails = 160781
	L1D_cache_core[8]: Access = 20746, Miss = 15277, Miss_rate = 0.736, Pending_hits = 1539, Reservation_fails = 157088
	L1D_cache_core[9]: Access = 20222, Miss = 14844, Miss_rate = 0.734, Pending_hits = 1482, Reservation_fails = 159245
	L1D_cache_core[10]: Access = 20377, Miss = 14890, Miss_rate = 0.731, Pending_hits = 1513, Reservation_fails = 159384
	L1D_cache_core[11]: Access = 20068, Miss = 14602, Miss_rate = 0.728, Pending_hits = 1430, Reservation_fails = 151161
	L1D_cache_core[12]: Access = 21797, Miss = 16551, Miss_rate = 0.759, Pending_hits = 1643, Reservation_fails = 168093
	L1D_cache_core[13]: Access = 21335, Miss = 15304, Miss_rate = 0.717, Pending_hits = 1487, Reservation_fails = 155229
	L1D_cache_core[14]: Access = 22053, Miss = 15884, Miss_rate = 0.720, Pending_hits = 1580, Reservation_fails = 156535
	L1D_cache_core[15]: Access = 20250, Miss = 14916, Miss_rate = 0.737, Pending_hits = 1636, Reservation_fails = 54713
	L1D_cache_core[16]: Access = 17850, Miss = 12478, Miss_rate = 0.699, Pending_hits = 1625, Reservation_fails = 34214
	L1D_cache_core[17]: Access = 21100, Miss = 14966, Miss_rate = 0.709, Pending_hits = 1815, Reservation_fails = 58848
	L1D_cache_core[18]: Access = 14450, Miss = 10096, Miss_rate = 0.699, Pending_hits = 1406, Reservation_fails = 16294
	L1D_cache_core[19]: Access = 19550, Miss = 13906, Miss_rate = 0.711, Pending_hits = 1647, Reservation_fails = 48674
	L1D_cache_core[20]: Access = 17050, Miss = 12171, Miss_rate = 0.714, Pending_hits = 1468, Reservation_fails = 33699
	L1D_cache_core[21]: Access = 17650, Miss = 12278, Miss_rate = 0.696, Pending_hits = 1664, Reservation_fails = 35435
	L1D_cache_core[22]: Access = 10150, Miss = 7150, Miss_rate = 0.704, Pending_hits = 1040, Reservation_fails = 9693
	L1D_cache_core[23]: Access = 17250, Miss = 12301, Miss_rate = 0.713, Pending_hits = 1533, Reservation_fails = 31306
	L1D_cache_core[24]: Access = 14200, Miss = 10228, Miss_rate = 0.720, Pending_hits = 1325, Reservation_fails = 13059
	L1D_cache_core[25]: Access = 18700, Miss = 13249, Miss_rate = 0.709, Pending_hits = 1643, Reservation_fails = 42044
	L1D_cache_core[26]: Access = 13200, Miss = 9200, Miss_rate = 0.697, Pending_hits = 1226, Reservation_fails = 13378
	L1D_cache_core[27]: Access = 17850, Miss = 12403, Miss_rate = 0.695, Pending_hits = 1664, Reservation_fails = 36853
	L1D_cache_core[28]: Access = 15650, Miss = 11195, Miss_rate = 0.715, Pending_hits = 1392, Reservation_fails = 36562
	L1D_cache_core[29]: Access = 16400, Miss = 11443, Miss_rate = 0.698, Pending_hits = 1498, Reservation_fails = 24223
	L1D_total_cache_accesses = 571766
	L1D_total_cache_misses = 412775
	L1D_total_cache_miss_rate = 0.7219
	L1D_total_cache_pending_hits = 46222
	L1D_total_cache_reservation_fails = 2868827
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 171022
	L1C_total_cache_misses = 960
	L1C_total_cache_miss_rate = 0.0056
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 6872
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 111140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 235346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1990739
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170062
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 177429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 878088
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2141177
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6407
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15488
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1513, 1027, 1459, 1539, 1107, 1094, 982, 1094, 1107, 1094, 1474, 1068, 1094, 1042, 1053, 1565, 1079, 1001, 1509, 1429, 1027, 1053, 1047, 1459, 614, 614, 627, 1005, 627, 1046, 627, 573, 606, 1038, 580, 554, 619, 561, 580, 580, 591, 619, 619, 1038, 580, 580, 563, 580, 
gpgpu_n_tot_thrd_icount = 128831904
gpgpu_n_tot_w_icount = 4025997
gpgpu_n_stall_shd_mem = 3185980
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 235346
gpgpu_n_mem_write_global = 179150
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 2081229
gpgpu_n_store_insn = 1126031
gpgpu_n_shmem_insn = 13549960
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3199661
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 6872
gpgpu_stall_shd_mem[c_mem][bk_conf] = 6872
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3179108
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5277388	W0_Idle:526728	W0_Scoreboard:2894557	W1:253541	W2:107256	W3:356878	W4:465189	W5:64876	W6:118479	W7:14307	W8:4067	W9:1225	W10:8020	W11:0	W12:96930	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:400	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:274248	W32:2260625
Warp Occupancy Distribution:
Stall:4378570	W0_Idle:338535	W0_Scoreboard:1072852	W1:153541	W2:107256	W3:102630	W4:78149	W5:56856	W6:26249	W7:14307	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105409
Warp Occupancy Distribution:
Stall:898818	W0_Idle:188193	W0_Scoreboard:1821705	W1:100000	W2:0	W3:254248	W4:387040	W5:8020	W6:92230	W7:0	W8:0	W9:0	W10:8020	W11:0	W12:96930	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:400	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:274248	W32:2155216
warp_utilization0: 0.316395
warp_utilization1: 0.100889
warp_utilization2: 0.537202
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1882768 {8:235346,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10169328 {40:137858,72:15011,136:26281,}
traffic_breakdown_coretomem[INST_ACC_R] = 2640 {8:330,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31999712 {136:235292,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1432752 {8:179094,}
traffic_breakdown_memtocore[INST_ACC_R] = 44880 {136:330,}
maxmrqlatency = 1007 
maxdqlatency = 0 
maxmflatency = 1751 
averagemflatency = 444 
averagemflatency_1 = 454 
averagemflatency_2= 431 
averagemrqlatency_2 = 42 
max_icnt2mem_latency = 1196 
max_icnt2sh_latency = 234419 
mrq_lat_table:79129 	3846 	4228 	10654 	30311 	36355 	33477 	15582 	2424 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	58069 	222021 	132560 	1766 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	49969 	29790 	30748 	79543 	105468 	108937 	10382 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20805 	149868 	62543 	2092 	14 	0 	0 	1 	4 	1324 	3537 	13759 	24904 	52974 	82591 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	354 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        29        28        57        16        30        22        18        19        20        15        32        28        28        40        46 
dram[1]:        53        29        27        40        20        26        19        22        18        15        16        30        32        28        41        51 
dram[2]:        37        43        30        48        22        26        26        26        16        21        23        26        28        33        45        48 
dram[3]:        41        48        27        50        22        19        21        19        29        24        27        29        28        39        46        48 
dram[4]:        31        48        23        44        21        35        23        19        17        19        19        29        28        30        48        55 
dram[5]:        54        31        34        40        30        17        19        23        25        29        26        30        28        39        48        46 
maximum service time to same row:
dram[0]:      9807      8445      9758     10676      7547      7428      8054      6575     12593      8993      9982     14384     13458     14446     11237      7318 
dram[1]:     10827      5743     10316     10782      7650      7421      6866     11542     12794     12890     10435     14372     13949     11234     10832      7337 
dram[2]:     10234      9852      6023     11114      7607      7536     11387      7731      8599     13195     13444     14610     11512     14877     11240      7597 
dram[3]:     10895     11641      9657     11283      7007     11350     11191      8211     12613      7934     14072      7527     13478     11294     11286     11160 
dram[4]:      5503      5845      6093      9805      7470      7013     11529     11825      8506     12777     14403     13682     13943     11415     11237     12547 
dram[5]:     11447     11044      6085     10899     10974      6987     11529      9060     12865     12582      9573     10396     13896     13919     11124      7225 
average row accesses per activate:
dram[0]:  2.159502  2.113661  2.069444  2.071577  1.937500  1.978404  1.881319  1.947368  1.996429  2.094118  2.089261  2.137284  2.046829  2.019589  2.140998  2.123060 
dram[1]:  2.124449  2.241050  2.146861  2.156146  2.030217  2.023392  1.922179  1.923990  1.985391  1.914189  2.074374  2.083707  1.942180  2.011000  2.170139  2.174801 
dram[2]:  2.129425  2.206368  2.108553  2.127193  2.083896  1.994180  1.974555  2.005008  2.058289  2.007153  2.080599  2.140735  2.072597  2.060637  2.127374  2.219599 
dram[3]:  2.214200  2.175862  2.042553  2.197263  1.996216  1.960731  1.925926  1.948739  2.034796  1.914865  2.094126  2.105061  2.028543  2.015984  2.087924  2.207059 
dram[4]:  2.022312  2.154696  2.064193  2.236257  1.997352  1.968912  1.953906  1.967061  2.069236  1.929872  2.060308  2.082078  1.990715  2.004902  2.061246  2.146482 
dram[5]:  2.211020  2.118889  2.112323  2.103411  2.005623  2.042490  1.914992  1.915757  2.002924  1.956036  2.092956  2.085026  2.088634  2.025050  2.134345  2.177647 
average row locality = 216111/105405 = 2.050292
average row locality_1 = 73843/43839 = 1.684413
average row locality_2 = 142268/61566 = 2.310821
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1191      1238      1229      1266      1399      1334      1676      1524      1727      1582      1794      1665      1365      1338      1307      1225 
dram[1]:      1217      1187      1198      1227      1350      1321      1580      1561      1627      1711      1645      1629      1345      1297      1205      1223 
dram[2]:      1213      1178      1210      1223      1353      1286      1475      1522      1645      1689      1729      1595      1314      1312      1230      1196 
dram[3]:      1137      1201      1212      1196      1339      1387      1578      1515      1589      1736      1611      1590      1353      1335      1292      1198 
dram[4]:      1299      1253      1335      1182      1428      1453      1619      1455      1777      1768      1735      1629      1427      1346      1266      1186 
dram[5]:      1193      1207      1230      1254      1352      1312      1590      1571      1650      1692      1706      1623      1282      1323      1276      1179 
total reads: 135220
bank skew: 1794/1137 = 1.58
chip skew: 23158/22170 = 1.04
number of total write accesses:
dram[0]:       718       696       708       731       802       773       892       881      1068      1088      1202      1184       733       724       667       690 
dram[1]:       712       691       717       720       800       755       890       869      1091      1122      1172      1159       704       714       670       693 
dram[2]:       712       693       713       717       808       770       853       880      1074      1117      1188      1143       713       693       674       684 
dram[3]:       703       692       708       731       771       760       866       880      1101      1098      1170      1155       708       683       679       678 
dram[4]:       695       697       723       730       835       827       882       874      1122      1094      1203      1136       717       699       686       675 
dram[5]:       693       700       707       719       788       755       888       885      1090      1111      1176      1148       721       698       694       672 
total reads: 80891
bank skew: 1203/667 = 1.80
chip skew: 13595/13383 = 1.02
average mf latency per bank:
dram[0]:        552       537       599       557      1534      1585      1247      1182       839       726       749       697       627       568       606       558
dram[1]:        542       556       555       573      1566      1706      1246      1270       803       829       761       784       613       623       562       603
dram[2]:        513       550       550       590      1552      1645      1191      1256       743       783       694       728       584       959       551       597
dram[3]:        517       541       542       560      1681      1633      1238      1186       777       774       748       737       620       603       574       577
dram[4]:        578       562       600       568      1617      1561      1274      1281       786       781       745       758       636       601       597       596
dram[5]:        552       547       564       570      1659      1721      1165      1242       774       809       760       783       619       622       557       568
maximum mf latency per bank:
dram[0]:       1133      1201      1293      1087      1592      1303      1498      1603      1460      1235      1655      1437      1331      1349      1385      1577
dram[1]:       1114      1175      1198      1081      1064      1382      1224      1368      1256      1314      1301      1311      1131      1206      1189      1149
dram[2]:       1251      1270      1461      1491      1353      1715      1479      1705      1455      1286      1533      1346      1396      1491      1269      1751
dram[3]:       1134      1195      1218      1223      1363      1164      1231      1150      1286      1195      1268      1197      1201      1117      1156      1116
dram[4]:       1136      1661      1539      1718      1671      1676      1428      1651      1274      1250      1511      1417      1172      1622      1593      1622
dram[5]:       1129      1062      1116      1229      1187      1151      1301      1199      1341      1231      1163      1327      1068      1217      1325      1390
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=309434 n_nop=207568 n_act=17813 n_pre=17797 n_req=32672 n_req_1=0 n_req_2=32672 n_req_3=0 n_rd=45720 n_write=20536 bw_util=0.3798 bw_util_1=0 bw_util_2=0.3798 bw_util_3=0 blp=5.407844 blp_1= -nan blp_2= 4.787384 blp_3= -nan
 n_activity=267609 dram_eff=0.4392 dram_eff_1=0 dram_eff_2=0.4392 dram_eff_3=0
bk0: 2382a 242391i bk1: 2476a 241567i bk2: 2458a 238619i bk3: 2532a 234945i bk4: 2798a 226249i bk5: 2668a 227669i bk6: 3352a 208749i bk7: 3048a 212275i bk8: 3454a 205425i bk9: 3164a 210437i bk10: 3588a 195446i bk11: 3330a 196515i bk12: 2730a 228006i bk13: 2676a 228687i bk14: 2614a 229845i bk15: 2450a 233638i 
bw_dist = 0.000	0.380	0.000	0.485	0.135
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.59063
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=309434 n_nop=209285 n_act=17519 n_pre=17503 n_req=32030 n_req_1=0 n_req_2=32030 n_req_3=0 n_rd=44646 n_write=20481 bw_util=0.3722 bw_util_1=0 bw_util_2=0.3722 bw_util_3=0 blp=5.201215 blp_1= -nan blp_2= 4.601016 blp_3= -nan
 n_activity=270391 dram_eff=0.4259 dram_eff_1=0 dram_eff_2=0.4259 dram_eff_3=0
bk0: 2434a 241111i bk1: 2374a 243050i bk2: 2396a 239419i bk3: 2454a 238578i bk4: 2700a 231699i bk5: 2642a 233266i bk6: 3160a 215705i bk7: 3122a 212225i bk8: 3254a 208709i bk9: 3422a 203223i bk10: 3290a 201709i bk11: 3258a 201158i bk12: 2690a 228818i bk13: 2594a 231693i bk14: 2410a 238291i bk15: 2446a 236616i 
bw_dist = 0.000	0.372	0.000	0.502	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.28675
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=309434 n_nop=210490 n_act=17114 n_pre=17098 n_req=31896 n_req_1=0 n_req_2=31896 n_req_3=0 n_rd=44340 n_write=20392 bw_util=0.3705 bw_util_1=0 bw_util_2=0.3705 bw_util_3=0 blp=5.185183 blp_1= -nan blp_2= 4.573112 blp_3= -nan
 n_activity=266484 dram_eff=0.4302 dram_eff_1=0 dram_eff_2=0.4302 dram_eff_3=0
bk0: 2426a 242105i bk1: 2356a 242577i bk2: 2420a 240874i bk3: 2446a 238656i bk4: 2706a 230163i bk5: 2572a 231286i bk6: 2950a 220801i bk7: 3044a 215168i bk8: 3290a 210256i bk9: 3378a 204671i bk10: 3458a 200903i bk11: 3190a 204930i bk12: 2628a 232131i bk13: 2624a 232741i bk14: 2460a 236250i bk15: 2392a 240077i 
bw_dist = 0.000	0.370	0.000	0.491	0.139
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.17777
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=309434 n_nop=209721 n_act=17413 n_pre=17397 n_req=31886 n_req_1=0 n_req_2=31886 n_req_3=0 n_rd=44538 n_write=20365 bw_util=0.3708 bw_util_1=0 bw_util_2=0.3708 bw_util_3=0 blp=5.118502 blp_1= -nan blp_2= 4.528247 blp_3= -nan
 n_activity=269344 dram_eff=0.426 dram_eff_1=0 dram_eff_2=0.426 dram_eff_3=0
bk0: 2274a 245857i bk1: 2402a 242161i bk2: 2424a 240953i bk3: 2392a 240077i bk4: 2678a 231992i bk5: 2774a 228992i bk6: 3156a 217509i bk7: 3030a 216794i bk8: 3178a 210928i bk9: 3472a 205542i bk10: 3222a 204988i bk11: 3180a 204020i bk12: 2706a 230372i bk13: 2670a 233120i bk14: 2584a 235643i bk15: 2396a 238203i 
bw_dist = 0.000	0.371	0.000	0.500	0.130
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.0277
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=309434 n_nop=206447 n_act=18047 n_pre=18031 n_req=33001 n_req_1=0 n_req_2=33001 n_req_3=0 n_rd=46316 n_write=20593 bw_util=0.384 bw_util_1=0 bw_util_2=0.384 bw_util_3=0 blp=5.468203 blp_1= -nan blp_2= 4.836641 blp_3= -nan
 n_activity=269094 dram_eff=0.4415 dram_eff_1=0 dram_eff_2=0.4415 dram_eff_3=0
bk0: 2598a 238130i bk1: 2506a 239051i bk2: 2670a 232602i bk3: 2364a 239889i bk4: 2856a 223528i bk5: 2906a 219714i bk6: 3238a 210793i bk7: 2910a 215292i bk8: 3554a 203055i bk9: 3536a 200893i bk10: 3470a 196031i bk11: 3258a 199520i bk12: 2854a 223783i bk13: 2692a 226781i bk14: 2532a 231091i bk15: 2372a 233646i 
bw_dist = 0.000	0.384	0.000	0.486	0.130
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.83743
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=309434 n_nop=209135 n_act=17500 n_pre=17484 n_req=32129 n_req_1=0 n_req_2=32129 n_req_3=0 n_rd=44880 n_write=20435 bw_util=0.3736 bw_util_1=0 bw_util_2=0.3736 bw_util_3=0 blp=5.186471 blp_1= -nan blp_2= 4.581975 blp_3= -nan
 n_activity=269711 dram_eff=0.4286 dram_eff_1=0 dram_eff_2=0.4286 dram_eff_3=0
bk0: 2386a 246042i bk1: 2414a 241013i bk2: 2460a 240217i bk3: 2508a 238276i bk4: 2704a 230194i bk5: 2624a 232774i bk6: 3180a 214309i bk7: 3142a 213712i bk8: 3300a 208905i bk9: 3384a 204964i bk10: 3412a 199965i bk11: 3246a 202431i bk12: 2564a 231159i bk13: 2646a 231592i bk14: 2552a 234988i bk15: 2358a 238715i 
bw_dist = 0.000	0.374	0.000	0.498	0.128
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.20543

========= L2 cache stats =========
L2_cache_bank[0]: Access = 34529, Miss = 11688, Miss_rate = 0.338, Pending_hits = 1031, Reservation_fails = 1250
L2_cache_bank[1]: Access = 33964, Miss = 11172, Miss_rate = 0.329, Pending_hits = 1029, Reservation_fails = 693
L2_cache_bank[2]: Access = 34570, Miss = 11167, Miss_rate = 0.323, Pending_hits = 1018, Reservation_fails = 571
L2_cache_bank[3]: Access = 34789, Miss = 11156, Miss_rate = 0.321, Pending_hits = 945, Reservation_fails = 810
L2_cache_bank[4]: Access = 34086, Miss = 11169, Miss_rate = 0.328, Pending_hits = 996, Reservation_fails = 1446
L2_cache_bank[5]: Access = 35185, Miss = 11001, Miss_rate = 0.313, Pending_hits = 984, Reservation_fails = 1618
L2_cache_bank[6]: Access = 34668, Miss = 11111, Miss_rate = 0.320, Pending_hits = 1012, Reservation_fails = 796
L2_cache_bank[7]: Access = 34544, Miss = 11158, Miss_rate = 0.323, Pending_hits = 923, Reservation_fails = 1043
L2_cache_bank[8]: Access = 34760, Miss = 11886, Miss_rate = 0.342, Pending_hits = 985, Reservation_fails = 1318
L2_cache_bank[9]: Access = 34317, Miss = 11272, Miss_rate = 0.328, Pending_hits = 1044, Reservation_fails = 1312
L2_cache_bank[10]: Access = 34725, Miss = 11279, Miss_rate = 0.325, Pending_hits = 951, Reservation_fails = 569
L2_cache_bank[11]: Access = 34640, Miss = 11161, Miss_rate = 0.322, Pending_hits = 990, Reservation_fails = 571
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34529, Miss = 11688 (0.338), PendingHit = 1031 (0.0299)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33964, Miss = 11172 (0.329), PendingHit = 1029 (0.0303)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34570, Miss = 11167 (0.323), PendingHit = 1018 (0.0294)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34789, Miss = 11156 (0.321), PendingHit = 945 (0.0272)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34086, Miss = 11169 (0.328), PendingHit = 996 (0.0292)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35185, Miss = 11001 (0.313), PendingHit = 984 (0.028)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34668, Miss = 11111 (0.32), PendingHit = 1012 (0.0292)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34544, Miss = 11158 (0.323), PendingHit = 923 (0.0267)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34760, Miss = 11886 (0.342), PendingHit = 985 (0.0283)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34317, Miss = 11272 (0.328), PendingHit = 1044 (0.0304)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34725, Miss = 11279 (0.325), PendingHit = 951 (0.0274)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34640, Miss = 11161 (0.322), PendingHit = 990 (0.0286)
L2 Cache Total Miss Rate = 0.326
Stream 1: L2 Cache Miss Rate = 0.166
Stream 2: L2 Cache Miss Rate = 0.538
Stream 1: Accesses  = 236557
Stream 1: Misses  = 39382
Stream 2: Accesses  = 178220
Stream 2: Misses  = 95838
Stream 1+2: Accesses  = 414777
Stream 1+2: Misses  = 135220
Total Accesses  = 414777
MPKI-CORES
CORE_L2MPKI_0	8.431
CORE_L2MPKI_1	8.267
CORE_L2MPKI_2	8.012
CORE_L2MPKI_3	8.763
CORE_L2MPKI_4	8.020
CORE_L2MPKI_5	8.789
CORE_L2MPKI_6	8.113
CORE_L2MPKI_7	8.617
CORE_L2MPKI_8	8.303
CORE_L2MPKI_9	8.669
CORE_L2MPKI_10	8.673
CORE_L2MPKI_11	8.960
CORE_L2MPKI_12	8.701
CORE_L2MPKI_13	7.934
CORE_L2MPKI_14	8.818
CORE_L2MPKI_15	1.153
CORE_L2MPKI_16	1.524
CORE_L2MPKI_17	1.176
CORE_L2MPKI_18	2.095
CORE_L2MPKI_19	1.206
CORE_L2MPKI_20	1.377
CORE_L2MPKI_21	1.203
CORE_L2MPKI_22	2.348
CORE_L2MPKI_23	0.931
CORE_L2MPKI_24	1.698
CORE_L2MPKI_25	0.755
CORE_L2MPKI_26	1.932
CORE_L2MPKI_27	0.692
CORE_L2MPKI_28	1.206
CORE_L2MPKI_29	1.453
Avg_MPKI_Stream1= 8.471
Avg_MPKI_Stream2= 1.383
MISSES-CORES
CORE_MISSES_0	2665
CORE_MISSES_1	2605
CORE_MISSES_2	2523
CORE_MISSES_3	2626
CORE_MISSES_4	2699
CORE_MISSES_5	2596
CORE_MISSES_6	2729
CORE_MISSES_7	2623
CORE_MISSES_8	2574
CORE_MISSES_9	2628
CORE_MISSES_10	2575
CORE_MISSES_11	2571
CORE_MISSES_12	2838
CORE_MISSES_13	2448
CORE_MISSES_14	2682
CORE_MISSES_15	7345
CORE_MISSES_16	7600
CORE_MISSES_17	7411
CORE_MISSES_18	8344
CORE_MISSES_19	6818
CORE_MISSES_20	6825
CORE_MISSES_21	5982
CORE_MISSES_22	6889
CORE_MISSES_23	4624
CORE_MISSES_24	6912
CORE_MISSES_25	4239
CORE_MISSES_26	7403
CORE_MISSES_27	3453
CORE_MISSES_28	5683
CORE_MISSES_29	6310
L2_MISSES = 135220
L2_total_cache_accesses = 414777
L2_total_cache_misses = 135220
L2_total_cache_miss_rate = 0.3260
L2_total_cache_pending_hits = 11908
L2_total_cache_reservation_fails = 11997
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 82117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5723
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 120713
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5316
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53078
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4346
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 246
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 24
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1831
L2_cache_data_port_util = 0.280
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1357294
icnt_total_pkts_simt_to_mem=687860
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      19.8558
gpu_ipc_2 =     310.0706
gpu_tot_sim_cycle_stream_1 = 234407
gpu_tot_sim_cycle_stream_2 = 234418
gpu_sim_insn_1 = 4654349
gpu_sim_insn_2 = 72686144
gpu_sim_cycle = 234420
gpu_sim_insn = 77340493
gpu_ipc =     329.9228
gpu_tot_sim_cycle = 234420
gpu_tot_sim_insn = 77340493
gpu_tot_ipc =     329.9228
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 552777
gpu_stall_icnt2sh    = 1396850
gpu_total_sim_rate=336263

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2147584
	L1I_total_cache_misses = 6407
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15488
L1D_cache:
	L1D_cache_core[0]: Access = 21998, Miss = 16111, Miss_rate = 0.732, Pending_hits = 1681, Reservation_fails = 158855
	L1D_cache_core[1]: Access = 20263, Miss = 14772, Miss_rate = 0.729, Pending_hits = 1539, Reservation_fails = 154700
	L1D_cache_core[2]: Access = 19652, Miss = 14473, Miss_rate = 0.736, Pending_hits = 1431, Reservation_fails = 154439
	L1D_cache_core[3]: Access = 21388, Miss = 15354, Miss_rate = 0.718, Pending_hits = 1546, Reservation_fails = 157085
	L1D_cache_core[4]: Access = 23459, Miss = 17586, Miss_rate = 0.750, Pending_hits = 1883, Reservation_fails = 166735
	L1D_cache_core[5]: Access = 20506, Miss = 14850, Miss_rate = 0.724, Pending_hits = 1495, Reservation_fails = 156618
	L1D_cache_core[6]: Access = 24740, Miss = 18046, Miss_rate = 0.729, Pending_hits = 1844, Reservation_fails = 163884
	L1D_cache_core[7]: Access = 21862, Miss = 16251, Miss_rate = 0.743, Pending_hits = 1547, Reservation_fails = 160781
	L1D_cache_core[8]: Access = 20746, Miss = 15277, Miss_rate = 0.736, Pending_hits = 1539, Reservation_fails = 157088
	L1D_cache_core[9]: Access = 20222, Miss = 14844, Miss_rate = 0.734, Pending_hits = 1482, Reservation_fails = 159245
	L1D_cache_core[10]: Access = 20377, Miss = 14890, Miss_rate = 0.731, Pending_hits = 1513, Reservation_fails = 159384
	L1D_cache_core[11]: Access = 20068, Miss = 14602, Miss_rate = 0.728, Pending_hits = 1430, Reservation_fails = 151161
	L1D_cache_core[12]: Access = 21797, Miss = 16551, Miss_rate = 0.759, Pending_hits = 1643, Reservation_fails = 168093
	L1D_cache_core[13]: Access = 21335, Miss = 15304, Miss_rate = 0.717, Pending_hits = 1487, Reservation_fails = 155229
	L1D_cache_core[14]: Access = 22053, Miss = 15884, Miss_rate = 0.720, Pending_hits = 1580, Reservation_fails = 156535
	L1D_cache_core[15]: Access = 20250, Miss = 14916, Miss_rate = 0.737, Pending_hits = 1636, Reservation_fails = 54713
	L1D_cache_core[16]: Access = 17850, Miss = 12478, Miss_rate = 0.699, Pending_hits = 1625, Reservation_fails = 34214
	L1D_cache_core[17]: Access = 21100, Miss = 14966, Miss_rate = 0.709, Pending_hits = 1815, Reservation_fails = 58848
	L1D_cache_core[18]: Access = 14450, Miss = 10096, Miss_rate = 0.699, Pending_hits = 1406, Reservation_fails = 16294
	L1D_cache_core[19]: Access = 19550, Miss = 13906, Miss_rate = 0.711, Pending_hits = 1647, Reservation_fails = 48674
	L1D_cache_core[20]: Access = 17050, Miss = 12171, Miss_rate = 0.714, Pending_hits = 1468, Reservation_fails = 33699
	L1D_cache_core[21]: Access = 17650, Miss = 12278, Miss_rate = 0.696, Pending_hits = 1664, Reservation_fails = 35435
	L1D_cache_core[22]: Access = 10150, Miss = 7150, Miss_rate = 0.704, Pending_hits = 1040, Reservation_fails = 9693
	L1D_cache_core[23]: Access = 17250, Miss = 12301, Miss_rate = 0.713, Pending_hits = 1533, Reservation_fails = 31306
	L1D_cache_core[24]: Access = 14200, Miss = 10228, Miss_rate = 0.720, Pending_hits = 1325, Reservation_fails = 13059
	L1D_cache_core[25]: Access = 18700, Miss = 13249, Miss_rate = 0.709, Pending_hits = 1643, Reservation_fails = 42044
	L1D_cache_core[26]: Access = 13200, Miss = 9200, Miss_rate = 0.697, Pending_hits = 1226, Reservation_fails = 13378
	L1D_cache_core[27]: Access = 17850, Miss = 12403, Miss_rate = 0.695, Pending_hits = 1664, Reservation_fails = 36853
	L1D_cache_core[28]: Access = 15650, Miss = 11195, Miss_rate = 0.715, Pending_hits = 1392, Reservation_fails = 36562
	L1D_cache_core[29]: Access = 16400, Miss = 11443, Miss_rate = 0.698, Pending_hits = 1498, Reservation_fails = 24223
	L1D_total_cache_accesses = 571766
	L1D_total_cache_misses = 412775
	L1D_total_cache_miss_rate = 0.7219
	L1D_total_cache_pending_hits = 46222
	L1D_total_cache_reservation_fails = 2868827
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 171022
	L1C_total_cache_misses = 960
	L1C_total_cache_miss_rate = 0.0056
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 6872
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 111140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 235346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1990739
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170062
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 177429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 878088
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2141177
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6407
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15488
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1513, 1027, 1459, 1539, 1107, 1094, 982, 1094, 1107, 1094, 1474, 1068, 1094, 1042, 1053, 1565, 1079, 1001, 1509, 1429, 1027, 1053, 1047, 1459, 614, 614, 627, 1005, 627, 1046, 627, 573, 606, 1038, 580, 554, 619, 561, 580, 580, 591, 619, 619, 1038, 580, 580, 563, 580, 
gpgpu_n_tot_thrd_icount = 128831904
gpgpu_n_tot_w_icount = 4025997
gpgpu_n_stall_shd_mem = 3185980
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 235346
gpgpu_n_mem_write_global = 179150
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 2081229
gpgpu_n_store_insn = 1126031
gpgpu_n_shmem_insn = 13549960
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3199661
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 6872
gpgpu_stall_shd_mem[c_mem][bk_conf] = 6872
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3179108
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5277388	W0_Idle:526728	W0_Scoreboard:2894557	W1:253541	W2:107256	W3:356878	W4:465189	W5:64876	W6:118479	W7:14307	W8:4067	W9:1225	W10:8020	W11:0	W12:96930	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:400	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:274248	W32:2260625
Warp Occupancy Distribution:
Stall:4378570	W0_Idle:338535	W0_Scoreboard:1072852	W1:153541	W2:107256	W3:102630	W4:78149	W5:56856	W6:26249	W7:14307	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105409
Warp Occupancy Distribution:
Stall:898818	W0_Idle:188193	W0_Scoreboard:1821705	W1:100000	W2:0	W3:254248	W4:387040	W5:8020	W6:92230	W7:0	W8:0	W9:0	W10:8020	W11:0	W12:96930	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:400	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:274248	W32:2155216
warp_utilization0: 0.316395
warp_utilization1: 0.100889
warp_utilization2: 0.537202
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1882768 {8:235346,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10169328 {40:137858,72:15011,136:26281,}
traffic_breakdown_coretomem[INST_ACC_R] = 2640 {8:330,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31999712 {136:235292,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1432752 {8:179094,}
traffic_breakdown_memtocore[INST_ACC_R] = 44880 {136:330,}
maxmrqlatency = 1007 
maxdqlatency = 0 
maxmflatency = 1751 
averagemflatency = 444 
averagemflatency_1 = 454 
averagemflatency_2= 431 
averagemrqlatency_2 = 42 
max_icnt2mem_latency = 1196 
max_icnt2sh_latency = 234419 
mrq_lat_table:79129 	3846 	4228 	10654 	30311 	36355 	33477 	15582 	2424 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	58069 	222021 	132560 	1766 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	49969 	29790 	30748 	79543 	105468 	108937 	10382 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20805 	149868 	62543 	2092 	14 	0 	0 	1 	4 	1324 	3537 	13759 	24904 	52974 	82591 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	354 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        29        28        57        16        30        22        18        19        20        15        32        28        28        40        46 
dram[1]:        53        29        27        40        20        26        19        22        18        15        16        30        32        28        41        51 
dram[2]:        37        43        30        48        22        26        26        26        16        21        23        26        28        33        45        48 
dram[3]:        41        48        27        50        22        19        21        19        29        24        27        29        28        39        46        48 
dram[4]:        31        48        23        44        21        35        23        19        17        19        19        29        28        30        48        55 
dram[5]:        54        31        34        40        30        17        19        23        25        29        26        30        28        39        48        46 
maximum service time to same row:
dram[0]:      9807      8445      9758     10676      7547      7428      8054      6575     12593      8993      9982     14384     13458     14446     11237      7318 
dram[1]:     10827      5743     10316     10782      7650      7421      6866     11542     12794     12890     10435     14372     13949     11234     10832      7337 
dram[2]:     10234      9852      6023     11114      7607      7536     11387      7731      8599     13195     13444     14610     11512     14877     11240      7597 
dram[3]:     10895     11641      9657     11283      7007     11350     11191      8211     12613      7934     14072      7527     13478     11294     11286     11160 
dram[4]:      5503      5845      6093      9805      7470      7013     11529     11825      8506     12777     14403     13682     13943     11415     11237     12547 
dram[5]:     11447     11044      6085     10899     10974      6987     11529      9060     12865     12582      9573     10396     13896     13919     11124      7225 
average row accesses per activate:
dram[0]:  2.159502  2.113661  2.069444  2.071577  1.937500  1.978404  1.881319  1.947368  1.996429  2.094118  2.089261  2.137284  2.046829  2.019589  2.140998  2.123060 
dram[1]:  2.124449  2.241050  2.146861  2.156146  2.030217  2.023392  1.922179  1.923990  1.985391  1.914189  2.074374  2.083707  1.942180  2.011000  2.170139  2.174801 
dram[2]:  2.129425  2.206368  2.108553  2.127193  2.083896  1.994180  1.974555  2.005008  2.058289  2.007153  2.080599  2.140735  2.072597  2.060637  2.127374  2.219599 
dram[3]:  2.214200  2.175862  2.042553  2.197263  1.996216  1.960731  1.925926  1.948739  2.034796  1.914865  2.094126  2.105061  2.028543  2.015984  2.087924  2.207059 
dram[4]:  2.022312  2.154696  2.064193  2.236257  1.997352  1.968912  1.953906  1.967061  2.069236  1.929872  2.060308  2.082078  1.990715  2.004902  2.061246  2.146482 
dram[5]:  2.211020  2.118889  2.112323  2.103411  2.005623  2.042490  1.914992  1.915757  2.002924  1.956036  2.092956  2.085026  2.088634  2.025050  2.134345  2.177647 
average row locality = 216111/105405 = 2.050292
average row locality_1 = 73843/43839 = 1.684413
average row locality_2 = 142268/61566 = 2.310821
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1191      1238      1229      1266      1399      1334      1676      1524      1727      1582      1794      1665      1365      1338      1307      1225 
dram[1]:      1217      1187      1198      1227      1350      1321      1580      1561      1627      1711      1645      1629      1345      1297      1205      1223 
dram[2]:      1213      1178      1210      1223      1353      1286      1475      1522      1645      1689      1729      1595      1314      1312      1230      1196 
dram[3]:      1137      1201      1212      1196      1339      1387      1578      1515      1589      1736      1611      1590      1353      1335      1292      1198 
dram[4]:      1299      1253      1335      1182      1428      1453      1619      1455      1777      1768      1735      1629      1427      1346      1266      1186 
dram[5]:      1193      1207      1230      1254      1352      1312      1590      1571      1650      1692      1706      1623      1282      1323      1276      1179 
total reads: 135220
bank skew: 1794/1137 = 1.58
chip skew: 23158/22170 = 1.04
number of total write accesses:
dram[0]:       718       696       708       731       802       773       892       881      1068      1088      1202      1184       733       724       667       690 
dram[1]:       712       691       717       720       800       755       890       869      1091      1122      1172      1159       704       714       670       693 
dram[2]:       712       693       713       717       808       770       853       880      1074      1117      1188      1143       713       693       674       684 
dram[3]:       703       692       708       731       771       760       866       880      1101      1098      1170      1155       708       683       679       678 
dram[4]:       695       697       723       730       835       827       882       874      1122      1094      1203      1136       717       699       686       675 
dram[5]:       693       700       707       719       788       755       888       885      1090      1111      1176      1148       721       698       694       672 
total reads: 80891
bank skew: 1203/667 = 1.80
chip skew: 13595/13383 = 1.02
average mf latency per bank:
dram[0]:        552       537       599       557      1534      1585      1247      1182       839       726       749       697       627       568       606       558
dram[1]:        542       556       555       573      1566      1706      1246      1270       803       829       761       784       613       623       562       603
dram[2]:        513       550       550       590      1552      1645      1191      1256       743       783       694       728       584       959       551       597
dram[3]:        517       541       542       560      1681      1633      1238      1186       777       774       748       737       620       603       574       577
dram[4]:        578       562       600       568      1617      1561      1274      1281       786       781       745       758       636       601       597       596
dram[5]:        552       547       564       570      1659      1721      1165      1242       774       809       760       783       619       622       557       568
maximum mf latency per bank:
dram[0]:       1133      1201      1293      1087      1592      1303      1498      1603      1460      1235      1655      1437      1331      1349      1385      1577
dram[1]:       1114      1175      1198      1081      1064      1382      1224      1368      1256      1314      1301      1311      1131      1206      1189      1149
dram[2]:       1251      1270      1461      1491      1353      1715      1479      1705      1455      1286      1533      1346      1396      1491      1269      1751
dram[3]:       1134      1195      1218      1223      1363      1164      1231      1150      1286      1195      1268      1197      1201      1117      1156      1116
dram[4]:       1136      1661      1539      1718      1671      1676      1428      1651      1274      1250      1511      1417      1172      1622      1593      1622
dram[5]:       1129      1062      1116      1229      1187      1151      1301      1199      1341      1231      1163      1327      1068      1217      1325      1390
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=309434 n_nop=207568 n_act=17813 n_pre=17797 n_req=32672 n_req_1=0 n_req_2=32672 n_req_3=0 n_rd=45720 n_write=20536 bw_util=0.3798 bw_util_1=0 bw_util_2=0.3798 bw_util_3=0 blp=5.407844 blp_1= -nan blp_2= 4.787384 blp_3= -nan
 n_activity=267609 dram_eff=0.4392 dram_eff_1=0 dram_eff_2=0.4392 dram_eff_3=0
bk0: 2382a 242391i bk1: 2476a 241567i bk2: 2458a 238619i bk3: 2532a 234945i bk4: 2798a 226249i bk5: 2668a 227669i bk6: 3352a 208749i bk7: 3048a 212275i bk8: 3454a 205425i bk9: 3164a 210437i bk10: 3588a 195446i bk11: 3330a 196515i bk12: 2730a 228006i bk13: 2676a 228687i bk14: 2614a 229845i bk15: 2450a 233638i 
bw_dist = 0.000	0.380	0.000	0.485	0.135
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.59063
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=309434 n_nop=209285 n_act=17519 n_pre=17503 n_req=32030 n_req_1=0 n_req_2=32030 n_req_3=0 n_rd=44646 n_write=20481 bw_util=0.3722 bw_util_1=0 bw_util_2=0.3722 bw_util_3=0 blp=5.201215 blp_1= -nan blp_2= 4.601016 blp_3= -nan
 n_activity=270391 dram_eff=0.4259 dram_eff_1=0 dram_eff_2=0.4259 dram_eff_3=0
bk0: 2434a 241111i bk1: 2374a 243050i bk2: 2396a 239419i bk3: 2454a 238578i bk4: 2700a 231699i bk5: 2642a 233266i bk6: 3160a 215705i bk7: 3122a 212225i bk8: 3254a 208709i bk9: 3422a 203223i bk10: 3290a 201709i bk11: 3258a 201158i bk12: 2690a 228818i bk13: 2594a 231693i bk14: 2410a 238291i bk15: 2446a 236616i 
bw_dist = 0.000	0.372	0.000	0.502	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.28675
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=309434 n_nop=210490 n_act=17114 n_pre=17098 n_req=31896 n_req_1=0 n_req_2=31896 n_req_3=0 n_rd=44340 n_write=20392 bw_util=0.3705 bw_util_1=0 bw_util_2=0.3705 bw_util_3=0 blp=5.185183 blp_1= -nan blp_2= 4.573112 blp_3= -nan
 n_activity=266484 dram_eff=0.4302 dram_eff_1=0 dram_eff_2=0.4302 dram_eff_3=0
bk0: 2426a 242105i bk1: 2356a 242577i bk2: 2420a 240874i bk3: 2446a 238656i bk4: 2706a 230163i bk5: 2572a 231286i bk6: 2950a 220801i bk7: 3044a 215168i bk8: 3290a 210256i bk9: 3378a 204671i bk10: 3458a 200903i bk11: 3190a 204930i bk12: 2628a 232131i bk13: 2624a 232741i bk14: 2460a 236250i bk15: 2392a 240077i 
bw_dist = 0.000	0.370	0.000	0.491	0.139
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.17777
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=309434 n_nop=209721 n_act=17413 n_pre=17397 n_req=31886 n_req_1=0 n_req_2=31886 n_req_3=0 n_rd=44538 n_write=20365 bw_util=0.3708 bw_util_1=0 bw_util_2=0.3708 bw_util_3=0 blp=5.118502 blp_1= -nan blp_2= 4.528247 blp_3= -nan
 n_activity=269344 dram_eff=0.426 dram_eff_1=0 dram_eff_2=0.426 dram_eff_3=0
bk0: 2274a 245857i bk1: 2402a 242161i bk2: 2424a 240953i bk3: 2392a 240077i bk4: 2678a 231992i bk5: 2774a 228992i bk6: 3156a 217509i bk7: 3030a 216794i bk8: 3178a 210928i bk9: 3472a 205542i bk10: 3222a 204988i bk11: 3180a 204020i bk12: 2706a 230372i bk13: 2670a 233120i bk14: 2584a 235643i bk15: 2396a 238203i 
bw_dist = 0.000	0.371	0.000	0.500	0.130
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.0277
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=309434 n_nop=206447 n_act=18047 n_pre=18031 n_req=33001 n_req_1=0 n_req_2=33001 n_req_3=0 n_rd=46316 n_write=20593 bw_util=0.384 bw_util_1=0 bw_util_2=0.384 bw_util_3=0 blp=5.468203 blp_1= -nan blp_2= 4.836641 blp_3= -nan
 n_activity=269094 dram_eff=0.4415 dram_eff_1=0 dram_eff_2=0.4415 dram_eff_3=0
bk0: 2598a 238130i bk1: 2506a 239051i bk2: 2670a 232602i bk3: 2364a 239889i bk4: 2856a 223528i bk5: 2906a 219714i bk6: 3238a 210793i bk7: 2910a 215292i bk8: 3554a 203055i bk9: 3536a 200893i bk10: 3470a 196031i bk11: 3258a 199520i bk12: 2854a 223783i bk13: 2692a 226781i bk14: 2532a 231091i bk15: 2372a 233646i 
bw_dist = 0.000	0.384	0.000	0.486	0.130
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.83743
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=309434 n_nop=209135 n_act=17500 n_pre=17484 n_req=32129 n_req_1=0 n_req_2=32129 n_req_3=0 n_rd=44880 n_write=20435 bw_util=0.3736 bw_util_1=0 bw_util_2=0.3736 bw_util_3=0 blp=5.186471 blp_1= -nan blp_2= 4.581975 blp_3= -nan
 n_activity=269711 dram_eff=0.4286 dram_eff_1=0 dram_eff_2=0.4286 dram_eff_3=0
bk0: 2386a 246042i bk1: 2414a 241013i bk2: 2460a 240217i bk3: 2508a 238276i bk4: 2704a 230194i bk5: 2624a 232774i bk6: 3180a 214309i bk7: 3142a 213712i bk8: 3300a 208905i bk9: 3384a 204964i bk10: 3412a 199965i bk11: 3246a 202431i bk12: 2564a 231159i bk13: 2646a 231592i bk14: 2552a 234988i bk15: 2358a 238715i 
bw_dist = 0.000	0.374	0.000	0.498	0.128
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.20543

========= L2 cache stats =========
L2_cache_bank[0]: Access = 34529, Miss = 11688, Miss_rate = 0.338, Pending_hits = 1031, Reservation_fails = 1250
L2_cache_bank[1]: Access = 33964, Miss = 11172, Miss_rate = 0.329, Pending_hits = 1029, Reservation_fails = 693
L2_cache_bank[2]: Access = 34570, Miss = 11167, Miss_rate = 0.323, Pending_hits = 1018, Reservation_fails = 571
L2_cache_bank[3]: Access = 34789, Miss = 11156, Miss_rate = 0.321, Pending_hits = 945, Reservation_fails = 810
L2_cache_bank[4]: Access = 34086, Miss = 11169, Miss_rate = 0.328, Pending_hits = 996, Reservation_fails = 1446
L2_cache_bank[5]: Access = 35185, Miss = 11001, Miss_rate = 0.313, Pending_hits = 984, Reservation_fails = 1618
L2_cache_bank[6]: Access = 34668, Miss = 11111, Miss_rate = 0.320, Pending_hits = 1012, Reservation_fails = 796
L2_cache_bank[7]: Access = 34544, Miss = 11158, Miss_rate = 0.323, Pending_hits = 923, Reservation_fails = 1043
L2_cache_bank[8]: Access = 34760, Miss = 11886, Miss_rate = 0.342, Pending_hits = 985, Reservation_fails = 1318
L2_cache_bank[9]: Access = 34317, Miss = 11272, Miss_rate = 0.328, Pending_hits = 1044, Reservation_fails = 1312
L2_cache_bank[10]: Access = 34725, Miss = 11279, Miss_rate = 0.325, Pending_hits = 951, Reservation_fails = 569
L2_cache_bank[11]: Access = 34640, Miss = 11161, Miss_rate = 0.322, Pending_hits = 990, Reservation_fails = 571
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34529, Miss = 11688 (0.338), PendingHit = 1031 (0.0299)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33964, Miss = 11172 (0.329), PendingHit = 1029 (0.0303)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34570, Miss = 11167 (0.323), PendingHit = 1018 (0.0294)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34789, Miss = 11156 (0.321), PendingHit = 945 (0.0272)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34086, Miss = 11169 (0.328), PendingHit = 996 (0.0292)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35185, Miss = 11001 (0.313), PendingHit = 984 (0.028)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34668, Miss = 11111 (0.32), PendingHit = 1012 (0.0292)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34544, Miss = 11158 (0.323), PendingHit = 923 (0.0267)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34760, Miss = 11886 (0.342), PendingHit = 985 (0.0283)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34317, Miss = 11272 (0.328), PendingHit = 1044 (0.0304)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34725, Miss = 11279 (0.325), PendingHit = 951 (0.0274)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34640, Miss = 11161 (0.322), PendingHit = 990 (0.0286)
L2 Cache Total Miss Rate = 0.326
Stream 1: L2 Cache Miss Rate = 0.166
Stream 2: L2 Cache Miss Rate = 0.538
Stream 1: Accesses  = 236557
Stream 1: Misses  = 39382
Stream 2: Accesses  = 178220
Stream 2: Misses  = 95838
Stream 1+2: Accesses  = 414777
Stream 1+2: Misses  = 135220
Total Accesses  = 414777
MPKI-CORES
CORE_L2MPKI_0	8.431
CORE_L2MPKI_1	8.267
CORE_L2MPKI_2	8.012
CORE_L2MPKI_3	8.763
CORE_L2MPKI_4	8.020
CORE_L2MPKI_5	8.789
CORE_L2MPKI_6	8.113
CORE_L2MPKI_7	8.617
CORE_L2MPKI_8	8.303
CORE_L2MPKI_9	8.669
CORE_L2MPKI_10	8.673
CORE_L2MPKI_11	8.960
CORE_L2MPKI_12	8.701
CORE_L2MPKI_13	7.934
CORE_L2MPKI_14	8.818
CORE_L2MPKI_15	1.153
CORE_L2MPKI_16	1.524
CORE_L2MPKI_17	1.176
CORE_L2MPKI_18	2.095
CORE_L2MPKI_19	1.206
CORE_L2MPKI_20	1.377
CORE_L2MPKI_21	1.203
CORE_L2MPKI_22	2.348
CORE_L2MPKI_23	0.931
CORE_L2MPKI_24	1.698
CORE_L2MPKI_25	0.755
CORE_L2MPKI_26	1.932
CORE_L2MPKI_27	0.692
CORE_L2MPKI_28	1.206
CORE_L2MPKI_29	1.453
Avg_MPKI_Stream1= 8.471
Avg_MPKI_Stream2= 1.383
MISSES-CORES
CORE_MISSES_0	2665
CORE_MISSES_1	2605
CORE_MISSES_2	2523
CORE_MISSES_3	2626
CORE_MISSES_4	2699
CORE_MISSES_5	2596
CORE_MISSES_6	2729
CORE_MISSES_7	2623
CORE_MISSES_8	2574
CORE_MISSES_9	2628
CORE_MISSES_10	2575
CORE_MISSES_11	2571
CORE_MISSES_12	2838
CORE_MISSES_13	2448
CORE_MISSES_14	2682
CORE_MISSES_15	7345
CORE_MISSES_16	7600
CORE_MISSES_17	7411
CORE_MISSES_18	8344
CORE_MISSES_19	6818
CORE_MISSES_20	6825
CORE_MISSES_21	5982
CORE_MISSES_22	6889
CORE_MISSES_23	4624
CORE_MISSES_24	6912
CORE_MISSES_25	4239
CORE_MISSES_26	7403
CORE_MISSES_27	3453
CORE_MISSES_28	5683
CORE_MISSES_29	6310
L2_MISSES = 135220
L2_total_cache_accesses = 414777
L2_total_cache_misses = 135220
L2_total_cache_miss_rate = 0.3260
L2_total_cache_pending_hits = 11908
L2_total_cache_reservation_fails = 11997
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 82117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5723
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 120713
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5316
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53078
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4346
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 246
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 24
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1831
L2_cache_data_port_util = 0.280
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1357294
icnt_total_pkts_simt_to_mem=687860
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      15.5899
gpu_ipc_2 =     299.9989
gpu_tot_sim_cycle_stream_1 = 484563
gpu_tot_sim_cycle_stream_2 = 484576
gpu_sim_insn_1 = 7554310
gpu_sim_insn_2 = 145372288
gpu_sim_cycle = 484580
gpu_sim_insn = 152926598
gpu_ipc =     315.5858
gpu_tot_sim_cycle = 484580
gpu_tot_sim_insn = 152926598
gpu_tot_ipc =     315.5858
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1547495
gpu_stall_icnt2sh    = 3377785
gpu_total_sim_rate=314017

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4048064
	L1I_total_cache_misses = 10539
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15488
L1D_cache:
	L1D_cache_core[0]: Access = 40747, Miss = 31702, Miss_rate = 0.778, Pending_hits = 2850, Reservation_fails = 378507
	L1D_cache_core[1]: Access = 39287, Miss = 30607, Miss_rate = 0.779, Pending_hits = 2731, Reservation_fails = 375051
	L1D_cache_core[2]: Access = 38495, Miss = 30183, Miss_rate = 0.784, Pending_hits = 2577, Reservation_fails = 373551
	L1D_cache_core[3]: Access = 40207, Miss = 31113, Miss_rate = 0.774, Pending_hits = 2639, Reservation_fails = 376411
	L1D_cache_core[4]: Access = 43760, Miss = 34192, Miss_rate = 0.781, Pending_hits = 3069, Reservation_fails = 386602
	L1D_cache_core[5]: Access = 39520, Miss = 30758, Miss_rate = 0.778, Pending_hits = 2678, Reservation_fails = 376228
	L1D_cache_core[6]: Access = 44831, Miss = 34512, Miss_rate = 0.770, Pending_hits = 3025, Reservation_fails = 383779
	L1D_cache_core[7]: Access = 41230, Miss = 32341, Miss_rate = 0.784, Pending_hits = 2745, Reservation_fails = 380629
	L1D_cache_core[8]: Access = 39786, Miss = 31200, Miss_rate = 0.784, Pending_hits = 2736, Reservation_fails = 375798
	L1D_cache_core[9]: Access = 38674, Miss = 30275, Miss_rate = 0.783, Pending_hits = 2628, Reservation_fails = 380553
	L1D_cache_core[10]: Access = 39619, Miss = 30893, Miss_rate = 0.780, Pending_hits = 2710, Reservation_fails = 379404
	L1D_cache_core[11]: Access = 38999, Miss = 30396, Miss_rate = 0.779, Pending_hits = 2591, Reservation_fails = 370866
	L1D_cache_core[12]: Access = 41703, Miss = 32785, Miss_rate = 0.786, Pending_hits = 2758, Reservation_fails = 387625
	L1D_cache_core[13]: Access = 40430, Miss = 31299, Miss_rate = 0.774, Pending_hits = 2615, Reservation_fails = 375098
	L1D_cache_core[14]: Access = 41081, Miss = 31747, Miss_rate = 0.773, Pending_hits = 2757, Reservation_fails = 375372
	L1D_cache_core[15]: Access = 37200, Miss = 27006, Miss_rate = 0.726, Pending_hits = 3284, Reservation_fails = 115220
	L1D_cache_core[16]: Access = 34700, Miss = 24560, Miss_rate = 0.708, Pending_hits = 3162, Reservation_fails = 94739
	L1D_cache_core[17]: Access = 39400, Miss = 28028, Miss_rate = 0.711, Pending_hits = 3447, Reservation_fails = 136779
	L1D_cache_core[18]: Access = 32100, Miss = 22409, Miss_rate = 0.698, Pending_hits = 3104, Reservation_fails = 85434
	L1D_cache_core[19]: Access = 36800, Miss = 26207, Miss_rate = 0.712, Pending_hits = 3277, Reservation_fails = 116161
	L1D_cache_core[20]: Access = 34300, Miss = 24455, Miss_rate = 0.713, Pending_hits = 3107, Reservation_fails = 88187
	L1D_cache_core[21]: Access = 36100, Miss = 25321, Miss_rate = 0.701, Pending_hits = 3385, Reservation_fails = 110258
	L1D_cache_core[22]: Access = 27650, Miss = 19290, Miss_rate = 0.698, Pending_hits = 2784, Reservation_fails = 69174
	L1D_cache_core[23]: Access = 34150, Miss = 24384, Miss_rate = 0.714, Pending_hits = 3066, Reservation_fails = 89366
	L1D_cache_core[24]: Access = 31250, Miss = 22351, Miss_rate = 0.715, Pending_hits = 2942, Reservation_fails = 78416
	L1D_cache_core[25]: Access = 34950, Miss = 24507, Miss_rate = 0.701, Pending_hits = 3254, Reservation_fails = 95423
	L1D_cache_core[26]: Access = 28000, Miss = 19510, Miss_rate = 0.697, Pending_hits = 2730, Reservation_fails = 45334
	L1D_cache_core[27]: Access = 32050, Miss = 22653, Miss_rate = 0.707, Pending_hits = 3025, Reservation_fails = 71865
	L1D_cache_core[28]: Access = 31300, Miss = 22395, Miss_rate = 0.715, Pending_hits = 2882, Reservation_fails = 85315
	L1D_cache_core[29]: Access = 32650, Miss = 22763, Miss_rate = 0.697, Pending_hits = 3246, Reservation_fails = 79403
	L1D_total_cache_accesses = 1110969
	L1D_total_cache_misses = 829842
	L1D_total_cache_miss_rate = 0.7470
	L1D_total_cache_pending_hits = 87804
	L1D_total_cache_reservation_fails = 7036548
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 301389
	L1C_total_cache_misses = 960
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 6872
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 191117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 87688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 543428
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5702086
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 300429
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 286414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1334462
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4037525
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10539
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15488
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2042, 1556, 1973, 2068, 1636, 1581, 1511, 1402, 1616, 1330, 1983, 1202, 1603, 1134, 1532, 1651, 1580, 1064, 1995, 1473, 1528, 1096, 1533, 1502, 1115, 657, 1112, 1048, 1045, 1089, 1008, 616, 930, 1081, 893, 597, 844, 604, 779, 623, 780, 662, 750, 1081, 701, 629, 665, 623, 
gpgpu_n_tot_thrd_icount = 243275744
gpgpu_n_tot_w_icount = 7602367
gpgpu_n_stall_shd_mem = 7735404
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 543421
gpgpu_n_mem_write_global = 288731
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 4049956
gpgpu_n_store_insn = 2271650
gpgpu_n_shmem_insn = 27099920
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6074921
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 6872
gpgpu_stall_shd_mem[c_mem][bk_conf] = 6872
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7728532
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13740981	W0_Idle:1276990	W0_Scoreboard:4894862	W1:364830	W2:126181	W3:632091	W4:869908	W5:84401	W6:216758	W7:17058	W8:5613	W9:1884	W10:16523	W11:371	W12:194161	W13:249	W14:480	W15:282	W16:726	W17:1318	W18:1853	W19:4676	W20:5000	W21:8512	W22:11713	W23:9536	W24:10842	W25:11599	W26:8123	W27:4707	W28:2294	W29:824	W30:244	W31:548496	W32:4441268
Warp Occupancy Distribution:
Stall:11359553	W0_Idle:402480	W0_Scoreboard:1113636	W1:164830	W2:126181	W3:123595	W4:95828	W5:68361	W6:32298	W7:17058	W8:5613	W9:1884	W10:483	W11:371	W12:301	W13:249	W14:480	W15:282	W16:726	W17:1318	W18:1853	W19:4676	W20:4200	W21:8512	W22:11713	W23:9536	W24:10842	W25:11599	W26:8123	W27:4707	W28:2294	W29:824	W30:244	W31:0	W32:130836
Warp Occupancy Distribution:
Stall:2381428	W0_Idle:874510	W0_Scoreboard:3781226	W1:200000	W2:0	W3:508496	W4:774080	W5:16040	W6:184460	W7:0	W8:0	W9:0	W10:16040	W11:0	W12:193860	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:800	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:548496	W32:4310432
warp_utilization0: 0.276301
warp_utilization1: 0.061915
warp_utilization2: 0.489686
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4347368 {8:543421,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17553752 {40:206172,72:30018,136:52541,}
traffic_breakdown_coretomem[INST_ACC_R] = 4440 {8:555,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73842424 {136:542959,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2309232 {8:288654,}
traffic_breakdown_memtocore[INST_ACC_R] = 75480 {136:555,}
maxmrqlatency = 1007 
maxdqlatency = 0 
maxmflatency = 2038 
averagemflatency = 484 
averagemflatency_1 = 492 
averagemflatency_2= 473 
averagemrqlatency_2 = 38 
max_icnt2mem_latency = 1328 
max_icnt2sh_latency = 484579 
mrq_lat_table:173627 	8439 	9424 	23020 	67236 	75507 	65358 	28971 	4253 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	85057 	407069 	332975 	6542 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83595 	48495 	58592 	143325 	222514 	243961 	32080 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	34583 	361463 	143282 	3647 	14 	0 	0 	1 	4 	1324 	3537 	13759 	24904 	52974 	96981 	95170 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	471 	449 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        29        34        57        68        70        22        55        38        41        24        32        28        28        40        46 
dram[1]:        53        29        48        49        61        74        24        43        30        26        25        30        32        28        41        51 
dram[2]:        37        43        40        48        59        67        37        40        33        33        24        28        28        33        45        48 
dram[3]:        41        48        39        52        63        72        29        43        29        26        27        34        31        39        46        48 
dram[4]:        31        48        35        49        67        71        26        31        21        38        27        29        28        30        48        55 
dram[5]:        54        31        57        53        62        68        56        26        30        39        27        30        28        39        48        46 
maximum service time to same row:
dram[0]:     14246     10744     11844     10676     10374      8814     11333     12300     13110     15071     18120     19198     13458     14446     12729      7318 
dram[1]:     10827      7711     11162     11335      9379     12434     11986     11542     13103     13251     10435     14374     13949     15362     12403      9660 
dram[2]:     11510     17075      7875     11148     14536     13232     17004     13743     14104     19715     13444     14610     11512     14877     11240      7597 
dram[3]:     10895     11641     11120     11337     12473     11350     16896      9368     13391     19854     14072     20658     13478     11294     11286     12727 
dram[4]:      7046     14281     11906     11369     12426      7013     11529     13246     11934     12959     14764     20156     13943     14472     11237     12547 
dram[5]:     20613     11044     11776     11032     10974     12097     14246     11490     12865     12582     14654     11856     13896     13919     11124      7991 
average row accesses per activate:
dram[0]:  2.087719  2.034955  2.074288  2.041506  2.011539  2.064464  1.931600  1.948106  2.011063  2.059465  2.097153  2.143501  2.059825  2.051471  2.144624  2.136463 
dram[1]:  2.091630  2.088473  2.121817  2.068182  2.059142  2.027454  1.958904  1.931975  2.027653  1.983577  2.129082  2.099922  2.020449  2.048504  2.169653  2.130556 
dram[2]:  2.026366  2.105395  2.111331  2.081911  2.074919  2.000000  1.992061  1.979707  2.033092  2.027950  2.090577  2.162360  2.112291  2.096509  2.132670  2.161577 
dram[3]:  2.092773  2.068672  2.042595  2.097646  1.996737  2.013597  1.931061  1.985637  2.059067  1.974679  2.102846  2.117556  2.032549  2.050334  2.121885  2.142461 
dram[4]:  2.017138  2.078018  2.060218  2.125748  2.023619  2.035893  1.963183  1.956538  2.036169  1.962508  2.103873  2.109733  2.021749  2.086690  2.114239  2.132504 
dram[5]:  2.101135  2.028238  2.096790  2.087469  2.049776  2.035138  1.939279  1.949425  2.076173  2.001080  2.075633  2.081656  2.089514  2.045618  2.154696  2.106652 
average row locality = 456036/222087 = 2.053411
average row locality_1 = 203658/112927 = 1.803448
average row locality_2 = 252378/109160 = 2.312001
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2939      2966      2914      2833      3297      3257      3678      3382      3853      3717      3647      3399      2812      2771      2682      2593 
dram[1]:      2871      2804      2842      2798      3109      3098      3429      3303      3319      3331      3316      3198      2649      2591      2572      2520 
dram[2]:      2885      2886      2867      2890      3204      3145      3509      3560      3724      3735      3477      3422      2755      2735      2553      2574 
dram[3]:      2755      2804      2731      2784      3088      3101      3322      3341      3321      3377      3253      3236      2655      2661      2609      2557 
dram[4]:      3025      2910      2944      2854      3391      3337      3525      3402      3939      3798      3523      3421      2934      2747      2587      2625 
dram[5]:      2932      2836      2782      2839      3154      3087      3347      3354      3397      3368      3286      3278      2676      2642      2580      2523 
total reads: 295049
bank skew: 3939/2520 = 1.56
chip skew: 50962/47595 = 1.07
number of total write accesses:
dram[0]:      1345      1342      1386      1397      1933      1867      1744      1761      2146      2136      2246      2307      1423      1414      1307      1321 
dram[1]:      1352      1327      1408      1388      1835      1776      1719      1724      2108      2104      2227      2203      1402      1379      1303      1315 
dram[2]:      1342      1329      1400      1380      1892      1833      1760      1708      2174      2142      2247      2185      1421      1349      1305      1319 
dram[3]:      1328      1323      1393      1405      1808      1786      1720      1774      2152      2160      2288      2240      1404      1331      1308      1308 
dram[4]:      1330      1325      1401      1406      1921      1938      1754      1730      2141      2117      2290      2193      1435      1345      1318      1318 
dram[5]:      1327      1330      1399      1409      1870      1836      1763      1734      2137      2189      2285      2203      1409      1349      1320      1309 
total reads: 160990
bank skew: 2307/1303 = 1.77
chip skew: 27075/26570 = 1.02
average mf latency per bank:
dram[0]:        642       639       667       655      1280      1338      1482      1542       764       724       696       691       651       634       648       639
dram[1]:        602       641       618       655      1282      1431      1464      1532       727       756       682       710       631       652       606       640
dram[2]:        625       667       651       698      1302      1453      1481      1597       723       769       673       717       637       995       620       664
dram[3]:        601       632       625       644      1332      1423      1447      1490       703       727       673       691       627       643       610       627
dram[4]:        660       662       682       677      1337      1421      1570      1631       751       772       711       725       667       672       661       665
dram[5]:        623       626       639       650      1337      1419      1463      1484       718       737       689       712       639       649       616       630
maximum mf latency per bank:
dram[0]:       1607      1413      1360      1487      1592      1428      1498      1603      1460      1348      1655      1474      1735      1545      1385      1577
dram[1]:       1396      1243      1199      1370      1336      1548      1280      1373      1268      1343      1301      1450      1370      1627      1247      1310
dram[2]:       1572      1463      1461      1491      1385      1715      1479      1705      1455      1362      1533      1504      1457      1640      1378      1751
dram[3]:       1650      1253      1218      1325      1380      1356      1424      1425      1288      1358      1281      1249      1530      1305      1398      1429
dram[4]:       2038      1661      1539      1718      1676      1676      1480      1651      1434      1495      1523      1535      1564      1622      1593      1622
dram[5]:       1494      1739      1276      1357      1408      1326      1449      1407      1341      1413      1268      1345      1518      1217      1325      1390
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639645 n_nop=420733 n_act=37929 n_pre=37913 n_req=69283 n_req_1=0 n_req_2=69283 n_req_3=0 n_rd=101480 n_write=41590 bw_util=0.394 bw_util_1=0 bw_util_2=0.394 bw_util_3=0 blp=5.201858 blp_1= -nan blp_2= 4.509677 blp_3= -nan
 n_activity=574731 dram_eff=0.4385 dram_eff_1=0 dram_eff_2=0.4385 dram_eff_3=0
bk0: 5878a 493260i bk1: 5932a 491191i bk2: 5828a 488952i bk3: 5666a 487282i bk4: 6594a 447585i bk5: 6514a 448183i bk6: 7356a 434982i bk7: 6764a 437885i bk8: 7706a 424428i bk9: 7434a 429294i bk10: 7294a 420058i bk11: 6798a 418600i bk12: 5624a 479179i bk13: 5542a 481390i bk14: 5364a 484206i bk15: 5186a 488981i 
bw_dist = 0.000	0.394	0.000	0.505	0.101
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.40865
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639645 n_nop=430884 n_act=36178 n_pre=36163 n_req=65889 n_req_1=0 n_req_2=65889 n_req_3=0 n_rd=95495 n_write=40925 bw_util=0.3738 bw_util_1=0 bw_util_2=0.3738 bw_util_3=0 blp=4.850637 blp_1= -nan blp_2= 4.200564 blp_3= -nan
 n_activity=572937 dram_eff=0.4174 dram_eff_1=0 dram_eff_2=0.4174 dram_eff_3=0
bk0: 5742a 500215i bk1: 5608a 499651i bk2: 5684a 494835i bk3: 5596a 492438i bk4: 6218a 465995i bk5: 6196a 466601i bk6: 6858a 454318i bk7: 6606a 447541i bk8: 6635a 447455i bk9: 6662a 445028i bk10: 6630a 440516i bk11: 6396a 440439i bk12: 5298a 486669i bk13: 5182a 492900i bk14: 5144a 500956i bk15: 5040a 498436i 
bw_dist = 0.000	0.374	0.000	0.522	0.104
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.64078
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639645 n_nop=424485 n_act=37075 n_pre=37060 n_req=68279 n_req_1=0 n_req_2=68279 n_req_3=0 n_rd=99840 n_write=41185 bw_util=0.3882 bw_util_1=0 bw_util_2=0.3882 bw_util_3=0 blp=5.059622 blp_1= -nan blp_2= 4.377228 blp_3= -nan
 n_activity=573233 dram_eff=0.4332 dram_eff_1=0 dram_eff_2=0.4332 dram_eff_3=0
bk0: 5770a 494367i bk1: 5772a 492444i bk2: 5734a 493302i bk3: 5780a 487178i bk4: 6408a 453967i bk5: 6290a 453668i bk6: 7018a 446998i bk7: 7120a 440753i bk8: 7446a 431403i bk9: 7470a 426052i bk10: 6954a 428400i bk11: 6844a 433862i bk12: 5510a 483941i bk13: 5470a 486758i bk14: 5106a 493069i bk15: 5148a 494781i 
bw_dist = 0.000	0.388	0.000	0.508	0.104
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.12398
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639645 n_nop=430669 n_act=36305 n_pre=36289 n_req=65776 n_req_1=0 n_req_2=65776 n_req_3=0 n_rd=95190 n_write=41192 bw_util=0.373 bw_util_1=0 bw_util_2=0.373 bw_util_3=0 blp=4.849860 blp_1= -nan blp_2= 4.199297 blp_3= -nan
 n_activity=571202 dram_eff=0.4177 dram_eff_1=0 dram_eff_2=0.4177 dram_eff_3=0
bk0: 5510a 505502i bk1: 5608a 500989i bk2: 5462a 498053i bk3: 5568a 495174i bk4: 6176a 463719i bk5: 6202a 461640i bk6: 6644a 455710i bk7: 6682a 451079i bk8: 6642a 447953i bk9: 6754a 441750i bk10: 6506a 438025i bk11: 6472a 437461i bk12: 5310a 490127i bk13: 5322a 495194i bk14: 5218a 497333i bk15: 5114a 496757i 
bw_dist = 0.000	0.373	0.000	0.520	0.107
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.57615
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639645 n_nop=420199 n_act=38080 n_pre=38064 n_req=69462 n_req_1=0 n_req_2=69462 n_req_3=0 n_rd=101924 n_write=41378 bw_util=0.3952 bw_util_1=0 bw_util_2=0.3952 bw_util_3=0 blp=5.176257 blp_1= -nan blp_2= 4.503041 blp_3= -nan
 n_activity=577388 dram_eff=0.4378 dram_eff_1=0 dram_eff_2=0.4378 dram_eff_3=0
bk0: 6050a 489127i bk1: 5820a 491909i bk2: 5888a 485127i bk3: 5708a 488810i bk4: 6782a 445221i bk5: 6674a 442170i bk6: 7050a 439522i bk7: 6804a 442081i bk8: 7878a 425164i bk9: 7596a 424104i bk10: 7046a 422185i bk11: 6842a 425350i bk12: 5868a 471656i bk13: 5494a 484515i bk14: 5174a 489590i bk15: 5250a 487958i 
bw_dist = 0.000	0.395	0.000	0.508	0.097
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.46874
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639645 n_nop=429126 n_act=36519 n_pre=36503 n_req=66444 n_req_1=0 n_req_2=66444 n_req_3=0 n_rd=96159 n_write=41338 bw_util=0.3767 bw_util_1=0 bw_util_2=0.3767 bw_util_3=0 blp=4.912849 blp_1= -nan blp_2= 4.255205 blp_3= -nan
 n_activity=573710 dram_eff=0.42 dram_eff_1=0 dram_eff_2=0.42 dram_eff_3=0
bk0: 5864a 501645i bk1: 5672a 498284i bk2: 5564a 496258i bk3: 5678a 493375i bk4: 6308a 458782i bk5: 6174a 461041i bk6: 6694a 451316i bk7: 6708a 447631i bk8: 6791a 442735i bk9: 6736a 439339i bk10: 6572a 432296i bk11: 6556a 433356i bk12: 5352a 486346i bk13: 5284a 491209i bk14: 5160a 497959i bk15: 5046a 499561i 
bw_dist = 0.000	0.377	0.000	0.520	0.103
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.73172

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69387, Miss = 25828, Miss_rate = 0.372, Pending_hits = 2153, Reservation_fails = 2594
L2_cache_bank[1]: Access = 69115, Miss = 24921, Miss_rate = 0.361, Pending_hits = 2271, Reservation_fails = 1678
L2_cache_bank[2]: Access = 68352, Miss = 24107, Miss_rate = 0.353, Pending_hits = 2106, Reservation_fails = 939
L2_cache_bank[3]: Access = 69004, Miss = 23644, Miss_rate = 0.343, Pending_hits = 2095, Reservation_fails = 1004
L2_cache_bank[4]: Access = 68973, Miss = 24979, Miss_rate = 0.362, Pending_hits = 2114, Reservation_fails = 2723
L2_cache_bank[5]: Access = 71825, Miss = 24950, Miss_rate = 0.347, Pending_hits = 2175, Reservation_fails = 2525
L2_cache_bank[6]: Access = 68490, Miss = 23737, Miss_rate = 0.347, Pending_hits = 2134, Reservation_fails = 1234
L2_cache_bank[7]: Access = 69124, Miss = 23863, Miss_rate = 0.345, Pending_hits = 1991, Reservation_fails = 1934
L2_cache_bank[8]: Access = 69951, Miss = 25872, Miss_rate = 0.370, Pending_hits = 2160, Reservation_fails = 3094
L2_cache_bank[9]: Access = 69892, Miss = 25094, Miss_rate = 0.359, Pending_hits = 2253, Reservation_fails = 2469
L2_cache_bank[10]: Access = 68897, Miss = 24158, Miss_rate = 0.351, Pending_hits = 2150, Reservation_fails = 1373
L2_cache_bank[11]: Access = 69336, Miss = 23932, Miss_rate = 0.345, Pending_hits = 2096, Reservation_fails = 1061
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69387, Miss = 25828 (0.372), PendingHit = 2153 (0.031)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69115, Miss = 24921 (0.361), PendingHit = 2271 (0.0329)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68352, Miss = 24107 (0.353), PendingHit = 2106 (0.0308)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69004, Miss = 23644 (0.343), PendingHit = 2095 (0.0304)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68973, Miss = 24979 (0.362), PendingHit = 2114 (0.0306)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71825, Miss = 24950 (0.347), PendingHit = 2175 (0.0303)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68490, Miss = 23737 (0.347), PendingHit = 2134 (0.0312)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69124, Miss = 23863 (0.345), PendingHit = 1991 (0.0288)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69951, Miss = 25872 (0.37), PendingHit = 2160 (0.0309)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69892, Miss = 25094 (0.359), PendingHit = 2253 (0.0322)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68897, Miss = 24158 (0.351), PendingHit = 2150 (0.0312)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69336, Miss = 23932 (0.345), PendingHit = 2096 (0.0302)
L2 Cache Total Miss Rate = 0.355
Stream 1: L2 Cache Miss Rate = 0.265
Stream 2: L2 Cache Miss Rate = 0.474
Stream 1: Accesses  = 476042
Stream 1: Misses  = 126332
Stream 2: Accesses  = 356304
Stream 2: Misses  = 168753
Stream 1+2: Accesses  = 832346
Stream 1+2: Misses  = 295085
Total Accesses  = 832346
MPKI-CORES
CORE_L2MPKI_0	16.994
CORE_L2MPKI_1	16.189
CORE_L2MPKI_2	16.768
CORE_L2MPKI_3	17.340
CORE_L2MPKI_4	15.357
CORE_L2MPKI_5	17.376
CORE_L2MPKI_6	15.679
CORE_L2MPKI_7	16.488
CORE_L2MPKI_8	16.890
CORE_L2MPKI_9	17.450
CORE_L2MPKI_10	16.625
CORE_L2MPKI_11	17.690
CORE_L2MPKI_12	16.914
CORE_L2MPKI_13	15.861
CORE_L2MPKI_14	17.562
CORE_L2MPKI_15	0.992
CORE_L2MPKI_16	1.326
CORE_L2MPKI_17	0.974
CORE_L2MPKI_18	1.431
CORE_L2MPKI_19	0.975
CORE_L2MPKI_20	1.405
CORE_L2MPKI_21	0.857
CORE_L2MPKI_22	1.595
CORE_L2MPKI_23	0.963
CORE_L2MPKI_24	1.181
CORE_L2MPKI_25	0.856
CORE_L2MPKI_26	1.680
CORE_L2MPKI_27	1.097
CORE_L2MPKI_28	1.152
CORE_L2MPKI_29	1.255
Avg_MPKI_Stream1= 16.746
Avg_MPKI_Stream2= 1.183
MISSES-CORES
CORE_MISSES_0	8509
CORE_MISSES_1	8394
CORE_MISSES_2	8446
CORE_MISSES_3	8312
CORE_MISSES_4	8358
CORE_MISSES_5	8460
CORE_MISSES_6	8358
CORE_MISSES_7	8361
CORE_MISSES_8	8440
CORE_MISSES_9	8559
CORE_MISSES_10	8308
CORE_MISSES_11	8438
CORE_MISSES_12	8619
CORE_MISSES_13	8095
CORE_MISSES_14	8675
CORE_MISSES_15	11143
CORE_MISSES_16	13057
CORE_MISSES_17	11502
CORE_MISSES_18	12820
CORE_MISSES_19	10362
CORE_MISSES_20	13942
CORE_MISSES_21	8989
CORE_MISSES_22	12466
CORE_MISSES_23	9469
CORE_MISSES_24	10659
CORE_MISSES_25	8850
CORE_MISSES_26	13304
CORE_MISSES_27	9939
CORE_MISSES_28	10860
CORE_MISSES_29	11391
L2_MISSES = 295085
L2_total_cache_accesses = 832346
L2_total_cache_misses = 295085
L2_total_cache_miss_rate = 0.3545
L2_total_cache_pending_hits = 25698
L2_total_cache_reservation_fails = 22628
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 332544
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14099
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196452
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11840
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 178582
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11491
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 98593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7555
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 411
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 105
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 39
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3136
L2_cache_data_port_util = 0.293
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3006314
icnt_total_pkts_simt_to_mem=1309109
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      15.5899
gpu_ipc_2 =     299.9989
gpu_tot_sim_cycle_stream_1 = 484563
gpu_tot_sim_cycle_stream_2 = 484576
gpu_sim_insn_1 = 7554310
gpu_sim_insn_2 = 145372288
gpu_sim_cycle = 484580
gpu_sim_insn = 152926598
gpu_ipc =     315.5858
gpu_tot_sim_cycle = 484580
gpu_tot_sim_insn = 152926598
gpu_tot_ipc =     315.5858
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1547495
gpu_stall_icnt2sh    = 3377785
gpu_total_sim_rate=314017

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4048064
	L1I_total_cache_misses = 10539
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15488
L1D_cache:
	L1D_cache_core[0]: Access = 40747, Miss = 31702, Miss_rate = 0.778, Pending_hits = 2850, Reservation_fails = 378507
	L1D_cache_core[1]: Access = 39287, Miss = 30607, Miss_rate = 0.779, Pending_hits = 2731, Reservation_fails = 375051
	L1D_cache_core[2]: Access = 38495, Miss = 30183, Miss_rate = 0.784, Pending_hits = 2577, Reservation_fails = 373551
	L1D_cache_core[3]: Access = 40207, Miss = 31113, Miss_rate = 0.774, Pending_hits = 2639, Reservation_fails = 376411
	L1D_cache_core[4]: Access = 43760, Miss = 34192, Miss_rate = 0.781, Pending_hits = 3069, Reservation_fails = 386602
	L1D_cache_core[5]: Access = 39520, Miss = 30758, Miss_rate = 0.778, Pending_hits = 2678, Reservation_fails = 376228
	L1D_cache_core[6]: Access = 44831, Miss = 34512, Miss_rate = 0.770, Pending_hits = 3025, Reservation_fails = 383779
	L1D_cache_core[7]: Access = 41230, Miss = 32341, Miss_rate = 0.784, Pending_hits = 2745, Reservation_fails = 380629
	L1D_cache_core[8]: Access = 39786, Miss = 31200, Miss_rate = 0.784, Pending_hits = 2736, Reservation_fails = 375798
	L1D_cache_core[9]: Access = 38674, Miss = 30275, Miss_rate = 0.783, Pending_hits = 2628, Reservation_fails = 380553
	L1D_cache_core[10]: Access = 39619, Miss = 30893, Miss_rate = 0.780, Pending_hits = 2710, Reservation_fails = 379404
	L1D_cache_core[11]: Access = 38999, Miss = 30396, Miss_rate = 0.779, Pending_hits = 2591, Reservation_fails = 370866
	L1D_cache_core[12]: Access = 41703, Miss = 32785, Miss_rate = 0.786, Pending_hits = 2758, Reservation_fails = 387625
	L1D_cache_core[13]: Access = 40430, Miss = 31299, Miss_rate = 0.774, Pending_hits = 2615, Reservation_fails = 375098
	L1D_cache_core[14]: Access = 41081, Miss = 31747, Miss_rate = 0.773, Pending_hits = 2757, Reservation_fails = 375372
	L1D_cache_core[15]: Access = 37200, Miss = 27006, Miss_rate = 0.726, Pending_hits = 3284, Reservation_fails = 115220
	L1D_cache_core[16]: Access = 34700, Miss = 24560, Miss_rate = 0.708, Pending_hits = 3162, Reservation_fails = 94739
	L1D_cache_core[17]: Access = 39400, Miss = 28028, Miss_rate = 0.711, Pending_hits = 3447, Reservation_fails = 136779
	L1D_cache_core[18]: Access = 32100, Miss = 22409, Miss_rate = 0.698, Pending_hits = 3104, Reservation_fails = 85434
	L1D_cache_core[19]: Access = 36800, Miss = 26207, Miss_rate = 0.712, Pending_hits = 3277, Reservation_fails = 116161
	L1D_cache_core[20]: Access = 34300, Miss = 24455, Miss_rate = 0.713, Pending_hits = 3107, Reservation_fails = 88187
	L1D_cache_core[21]: Access = 36100, Miss = 25321, Miss_rate = 0.701, Pending_hits = 3385, Reservation_fails = 110258
	L1D_cache_core[22]: Access = 27650, Miss = 19290, Miss_rate = 0.698, Pending_hits = 2784, Reservation_fails = 69174
	L1D_cache_core[23]: Access = 34150, Miss = 24384, Miss_rate = 0.714, Pending_hits = 3066, Reservation_fails = 89366
	L1D_cache_core[24]: Access = 31250, Miss = 22351, Miss_rate = 0.715, Pending_hits = 2942, Reservation_fails = 78416
	L1D_cache_core[25]: Access = 34950, Miss = 24507, Miss_rate = 0.701, Pending_hits = 3254, Reservation_fails = 95423
	L1D_cache_core[26]: Access = 28000, Miss = 19510, Miss_rate = 0.697, Pending_hits = 2730, Reservation_fails = 45334
	L1D_cache_core[27]: Access = 32050, Miss = 22653, Miss_rate = 0.707, Pending_hits = 3025, Reservation_fails = 71865
	L1D_cache_core[28]: Access = 31300, Miss = 22395, Miss_rate = 0.715, Pending_hits = 2882, Reservation_fails = 85315
	L1D_cache_core[29]: Access = 32650, Miss = 22763, Miss_rate = 0.697, Pending_hits = 3246, Reservation_fails = 79403
	L1D_total_cache_accesses = 1110969
	L1D_total_cache_misses = 829842
	L1D_total_cache_miss_rate = 0.7470
	L1D_total_cache_pending_hits = 87804
	L1D_total_cache_reservation_fails = 7036548
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 301389
	L1C_total_cache_misses = 960
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 6872
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 191117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 87688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 543428
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5702086
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 300429
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 286414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1334462
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4037525
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10539
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15488
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2042, 1556, 1973, 2068, 1636, 1581, 1511, 1402, 1616, 1330, 1983, 1202, 1603, 1134, 1532, 1651, 1580, 1064, 1995, 1473, 1528, 1096, 1533, 1502, 1115, 657, 1112, 1048, 1045, 1089, 1008, 616, 930, 1081, 893, 597, 844, 604, 779, 623, 780, 662, 750, 1081, 701, 629, 665, 623, 
gpgpu_n_tot_thrd_icount = 243275744
gpgpu_n_tot_w_icount = 7602367
gpgpu_n_stall_shd_mem = 7735404
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 543421
gpgpu_n_mem_write_global = 288731
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 4049956
gpgpu_n_store_insn = 2271650
gpgpu_n_shmem_insn = 27099920
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6074921
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 6872
gpgpu_stall_shd_mem[c_mem][bk_conf] = 6872
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7728532
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13740981	W0_Idle:1276990	W0_Scoreboard:4894862	W1:364830	W2:126181	W3:632091	W4:869908	W5:84401	W6:216758	W7:17058	W8:5613	W9:1884	W10:16523	W11:371	W12:194161	W13:249	W14:480	W15:282	W16:726	W17:1318	W18:1853	W19:4676	W20:5000	W21:8512	W22:11713	W23:9536	W24:10842	W25:11599	W26:8123	W27:4707	W28:2294	W29:824	W30:244	W31:548496	W32:4441268
Warp Occupancy Distribution:
Stall:11359553	W0_Idle:402480	W0_Scoreboard:1113636	W1:164830	W2:126181	W3:123595	W4:95828	W5:68361	W6:32298	W7:17058	W8:5613	W9:1884	W10:483	W11:371	W12:301	W13:249	W14:480	W15:282	W16:726	W17:1318	W18:1853	W19:4676	W20:4200	W21:8512	W22:11713	W23:9536	W24:10842	W25:11599	W26:8123	W27:4707	W28:2294	W29:824	W30:244	W31:0	W32:130836
Warp Occupancy Distribution:
Stall:2381428	W0_Idle:874510	W0_Scoreboard:3781226	W1:200000	W2:0	W3:508496	W4:774080	W5:16040	W6:184460	W7:0	W8:0	W9:0	W10:16040	W11:0	W12:193860	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:800	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:548496	W32:4310432
warp_utilization0: 0.276301
warp_utilization1: 0.061915
warp_utilization2: 0.489686
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4347368 {8:543421,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17553752 {40:206172,72:30018,136:52541,}
traffic_breakdown_coretomem[INST_ACC_R] = 4440 {8:555,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73842424 {136:542959,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2309232 {8:288654,}
traffic_breakdown_memtocore[INST_ACC_R] = 75480 {136:555,}
maxmrqlatency = 1007 
maxdqlatency = 0 
maxmflatency = 2038 
averagemflatency = 484 
averagemflatency_1 = 492 
averagemflatency_2= 473 
averagemrqlatency_2 = 38 
max_icnt2mem_latency = 1328 
max_icnt2sh_latency = 484579 
mrq_lat_table:173627 	8439 	9424 	23020 	67236 	75507 	65358 	28971 	4253 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	85057 	407069 	332975 	6542 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83595 	48495 	58592 	143325 	222514 	243961 	32080 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	34583 	361463 	143282 	3647 	14 	0 	0 	1 	4 	1324 	3537 	13759 	24904 	52974 	96981 	95170 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	471 	449 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        29        34        57        68        70        22        55        38        41        24        32        28        28        40        46 
dram[1]:        53        29        48        49        61        74        24        43        30        26        25        30        32        28        41        51 
dram[2]:        37        43        40        48        59        67        37        40        33        33        24        28        28        33        45        48 
dram[3]:        41        48        39        52        63        72        29        43        29        26        27        34        31        39        46        48 
dram[4]:        31        48        35        49        67        71        26        31        21        38        27        29        28        30        48        55 
dram[5]:        54        31        57        53        62        68        56        26        30        39        27        30        28        39        48        46 
maximum service time to same row:
dram[0]:     14246     10744     11844     10676     10374      8814     11333     12300     13110     15071     18120     19198     13458     14446     12729      7318 
dram[1]:     10827      7711     11162     11335      9379     12434     11986     11542     13103     13251     10435     14374     13949     15362     12403      9660 
dram[2]:     11510     17075      7875     11148     14536     13232     17004     13743     14104     19715     13444     14610     11512     14877     11240      7597 
dram[3]:     10895     11641     11120     11337     12473     11350     16896      9368     13391     19854     14072     20658     13478     11294     11286     12727 
dram[4]:      7046     14281     11906     11369     12426      7013     11529     13246     11934     12959     14764     20156     13943     14472     11237     12547 
dram[5]:     20613     11044     11776     11032     10974     12097     14246     11490     12865     12582     14654     11856     13896     13919     11124      7991 
average row accesses per activate:
dram[0]:  2.087719  2.034955  2.074288  2.041506  2.011539  2.064464  1.931600  1.948106  2.011063  2.059465  2.097153  2.143501  2.059825  2.051471  2.144624  2.136463 
dram[1]:  2.091630  2.088473  2.121817  2.068182  2.059142  2.027454  1.958904  1.931975  2.027653  1.983577  2.129082  2.099922  2.020449  2.048504  2.169653  2.130556 
dram[2]:  2.026366  2.105395  2.111331  2.081911  2.074919  2.000000  1.992061  1.979707  2.033092  2.027950  2.090577  2.162360  2.112291  2.096509  2.132670  2.161577 
dram[3]:  2.092773  2.068672  2.042595  2.097646  1.996737  2.013597  1.931061  1.985637  2.059067  1.974679  2.102846  2.117556  2.032549  2.050334  2.121885  2.142461 
dram[4]:  2.017138  2.078018  2.060218  2.125748  2.023619  2.035893  1.963183  1.956538  2.036169  1.962508  2.103873  2.109733  2.021749  2.086690  2.114239  2.132504 
dram[5]:  2.101135  2.028238  2.096790  2.087469  2.049776  2.035138  1.939279  1.949425  2.076173  2.001080  2.075633  2.081656  2.089514  2.045618  2.154696  2.106652 
average row locality = 456036/222087 = 2.053411
average row locality_1 = 203658/112927 = 1.803448
average row locality_2 = 252378/109160 = 2.312001
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2939      2966      2914      2833      3297      3257      3678      3382      3853      3717      3647      3399      2812      2771      2682      2593 
dram[1]:      2871      2804      2842      2798      3109      3098      3429      3303      3319      3331      3316      3198      2649      2591      2572      2520 
dram[2]:      2885      2886      2867      2890      3204      3145      3509      3560      3724      3735      3477      3422      2755      2735      2553      2574 
dram[3]:      2755      2804      2731      2784      3088      3101      3322      3341      3321      3377      3253      3236      2655      2661      2609      2557 
dram[4]:      3025      2910      2944      2854      3391      3337      3525      3402      3939      3798      3523      3421      2934      2747      2587      2625 
dram[5]:      2932      2836      2782      2839      3154      3087      3347      3354      3397      3368      3286      3278      2676      2642      2580      2523 
total reads: 295049
bank skew: 3939/2520 = 1.56
chip skew: 50962/47595 = 1.07
number of total write accesses:
dram[0]:      1345      1342      1386      1397      1933      1867      1744      1761      2146      2136      2246      2307      1423      1414      1307      1321 
dram[1]:      1352      1327      1408      1388      1835      1776      1719      1724      2108      2104      2227      2203      1402      1379      1303      1315 
dram[2]:      1342      1329      1400      1380      1892      1833      1760      1708      2174      2142      2247      2185      1421      1349      1305      1319 
dram[3]:      1328      1323      1393      1405      1808      1786      1720      1774      2152      2160      2288      2240      1404      1331      1308      1308 
dram[4]:      1330      1325      1401      1406      1921      1938      1754      1730      2141      2117      2290      2193      1435      1345      1318      1318 
dram[5]:      1327      1330      1399      1409      1870      1836      1763      1734      2137      2189      2285      2203      1409      1349      1320      1309 
total reads: 160990
bank skew: 2307/1303 = 1.77
chip skew: 27075/26570 = 1.02
average mf latency per bank:
dram[0]:        642       639       667       655      1280      1338      1482      1542       764       724       696       691       651       634       648       639
dram[1]:        602       641       618       655      1282      1431      1464      1532       727       756       682       710       631       652       606       640
dram[2]:        625       667       651       698      1302      1453      1481      1597       723       769       673       717       637       995       620       664
dram[3]:        601       632       625       644      1332      1423      1447      1490       703       727       673       691       627       643       610       627
dram[4]:        660       662       682       677      1337      1421      1570      1631       751       772       711       725       667       672       661       665
dram[5]:        623       626       639       650      1337      1419      1463      1484       718       737       689       712       639       649       616       630
maximum mf latency per bank:
dram[0]:       1607      1413      1360      1487      1592      1428      1498      1603      1460      1348      1655      1474      1735      1545      1385      1577
dram[1]:       1396      1243      1199      1370      1336      1548      1280      1373      1268      1343      1301      1450      1370      1627      1247      1310
dram[2]:       1572      1463      1461      1491      1385      1715      1479      1705      1455      1362      1533      1504      1457      1640      1378      1751
dram[3]:       1650      1253      1218      1325      1380      1356      1424      1425      1288      1358      1281      1249      1530      1305      1398      1429
dram[4]:       2038      1661      1539      1718      1676      1676      1480      1651      1434      1495      1523      1535      1564      1622      1593      1622
dram[5]:       1494      1739      1276      1357      1408      1326      1449      1407      1341      1413      1268      1345      1518      1217      1325      1390
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639645 n_nop=420733 n_act=37929 n_pre=37913 n_req=69283 n_req_1=0 n_req_2=69283 n_req_3=0 n_rd=101480 n_write=41590 bw_util=0.394 bw_util_1=0 bw_util_2=0.394 bw_util_3=0 blp=5.201858 blp_1= -nan blp_2= 4.509677 blp_3= -nan
 n_activity=574731 dram_eff=0.4385 dram_eff_1=0 dram_eff_2=0.4385 dram_eff_3=0
bk0: 5878a 493260i bk1: 5932a 491191i bk2: 5828a 488952i bk3: 5666a 487282i bk4: 6594a 447585i bk5: 6514a 448183i bk6: 7356a 434982i bk7: 6764a 437885i bk8: 7706a 424428i bk9: 7434a 429294i bk10: 7294a 420058i bk11: 6798a 418600i bk12: 5624a 479179i bk13: 5542a 481390i bk14: 5364a 484206i bk15: 5186a 488981i 
bw_dist = 0.000	0.394	0.000	0.505	0.101
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.40865
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639645 n_nop=430884 n_act=36178 n_pre=36163 n_req=65889 n_req_1=0 n_req_2=65889 n_req_3=0 n_rd=95495 n_write=40925 bw_util=0.3738 bw_util_1=0 bw_util_2=0.3738 bw_util_3=0 blp=4.850637 blp_1= -nan blp_2= 4.200564 blp_3= -nan
 n_activity=572937 dram_eff=0.4174 dram_eff_1=0 dram_eff_2=0.4174 dram_eff_3=0
bk0: 5742a 500215i bk1: 5608a 499651i bk2: 5684a 494835i bk3: 5596a 492438i bk4: 6218a 465995i bk5: 6196a 466601i bk6: 6858a 454318i bk7: 6606a 447541i bk8: 6635a 447455i bk9: 6662a 445028i bk10: 6630a 440516i bk11: 6396a 440439i bk12: 5298a 486669i bk13: 5182a 492900i bk14: 5144a 500956i bk15: 5040a 498436i 
bw_dist = 0.000	0.374	0.000	0.522	0.104
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.64078
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639645 n_nop=424485 n_act=37075 n_pre=37060 n_req=68279 n_req_1=0 n_req_2=68279 n_req_3=0 n_rd=99840 n_write=41185 bw_util=0.3882 bw_util_1=0 bw_util_2=0.3882 bw_util_3=0 blp=5.059622 blp_1= -nan blp_2= 4.377228 blp_3= -nan
 n_activity=573233 dram_eff=0.4332 dram_eff_1=0 dram_eff_2=0.4332 dram_eff_3=0
bk0: 5770a 494367i bk1: 5772a 492444i bk2: 5734a 493302i bk3: 5780a 487178i bk4: 6408a 453967i bk5: 6290a 453668i bk6: 7018a 446998i bk7: 7120a 440753i bk8: 7446a 431403i bk9: 7470a 426052i bk10: 6954a 428400i bk11: 6844a 433862i bk12: 5510a 483941i bk13: 5470a 486758i bk14: 5106a 493069i bk15: 5148a 494781i 
bw_dist = 0.000	0.388	0.000	0.508	0.104
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.12398
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639645 n_nop=430669 n_act=36305 n_pre=36289 n_req=65776 n_req_1=0 n_req_2=65776 n_req_3=0 n_rd=95190 n_write=41192 bw_util=0.373 bw_util_1=0 bw_util_2=0.373 bw_util_3=0 blp=4.849860 blp_1= -nan blp_2= 4.199297 blp_3= -nan
 n_activity=571202 dram_eff=0.4177 dram_eff_1=0 dram_eff_2=0.4177 dram_eff_3=0
bk0: 5510a 505502i bk1: 5608a 500989i bk2: 5462a 498053i bk3: 5568a 495174i bk4: 6176a 463719i bk5: 6202a 461640i bk6: 6644a 455710i bk7: 6682a 451079i bk8: 6642a 447953i bk9: 6754a 441750i bk10: 6506a 438025i bk11: 6472a 437461i bk12: 5310a 490127i bk13: 5322a 495194i bk14: 5218a 497333i bk15: 5114a 496757i 
bw_dist = 0.000	0.373	0.000	0.520	0.107
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.57615
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639645 n_nop=420199 n_act=38080 n_pre=38064 n_req=69462 n_req_1=0 n_req_2=69462 n_req_3=0 n_rd=101924 n_write=41378 bw_util=0.3952 bw_util_1=0 bw_util_2=0.3952 bw_util_3=0 blp=5.176257 blp_1= -nan blp_2= 4.503041 blp_3= -nan
 n_activity=577388 dram_eff=0.4378 dram_eff_1=0 dram_eff_2=0.4378 dram_eff_3=0
bk0: 6050a 489127i bk1: 5820a 491909i bk2: 5888a 485127i bk3: 5708a 488810i bk4: 6782a 445221i bk5: 6674a 442170i bk6: 7050a 439522i bk7: 6804a 442081i bk8: 7878a 425164i bk9: 7596a 424104i bk10: 7046a 422185i bk11: 6842a 425350i bk12: 5868a 471656i bk13: 5494a 484515i bk14: 5174a 489590i bk15: 5250a 487958i 
bw_dist = 0.000	0.395	0.000	0.508	0.097
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.46874
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639645 n_nop=429126 n_act=36519 n_pre=36503 n_req=66444 n_req_1=0 n_req_2=66444 n_req_3=0 n_rd=96159 n_write=41338 bw_util=0.3767 bw_util_1=0 bw_util_2=0.3767 bw_util_3=0 blp=4.912849 blp_1= -nan blp_2= 4.255205 blp_3= -nan
 n_activity=573710 dram_eff=0.42 dram_eff_1=0 dram_eff_2=0.42 dram_eff_3=0
bk0: 5864a 501645i bk1: 5672a 498284i bk2: 5564a 496258i bk3: 5678a 493375i bk4: 6308a 458782i bk5: 6174a 461041i bk6: 6694a 451316i bk7: 6708a 447631i bk8: 6791a 442735i bk9: 6736a 439339i bk10: 6572a 432296i bk11: 6556a 433356i bk12: 5352a 486346i bk13: 5284a 491209i bk14: 5160a 497959i bk15: 5046a 499561i 
bw_dist = 0.000	0.377	0.000	0.520	0.103
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.73172

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69387, Miss = 25828, Miss_rate = 0.372, Pending_hits = 2153, Reservation_fails = 2594
L2_cache_bank[1]: Access = 69115, Miss = 24921, Miss_rate = 0.361, Pending_hits = 2271, Reservation_fails = 1678
L2_cache_bank[2]: Access = 68352, Miss = 24107, Miss_rate = 0.353, Pending_hits = 2106, Reservation_fails = 939
L2_cache_bank[3]: Access = 69004, Miss = 23644, Miss_rate = 0.343, Pending_hits = 2095, Reservation_fails = 1004
L2_cache_bank[4]: Access = 68973, Miss = 24979, Miss_rate = 0.362, Pending_hits = 2114, Reservation_fails = 2723
L2_cache_bank[5]: Access = 71825, Miss = 24950, Miss_rate = 0.347, Pending_hits = 2175, Reservation_fails = 2525
L2_cache_bank[6]: Access = 68490, Miss = 23737, Miss_rate = 0.347, Pending_hits = 2134, Reservation_fails = 1234
L2_cache_bank[7]: Access = 69124, Miss = 23863, Miss_rate = 0.345, Pending_hits = 1991, Reservation_fails = 1934
L2_cache_bank[8]: Access = 69951, Miss = 25872, Miss_rate = 0.370, Pending_hits = 2160, Reservation_fails = 3094
L2_cache_bank[9]: Access = 69892, Miss = 25094, Miss_rate = 0.359, Pending_hits = 2253, Reservation_fails = 2469
L2_cache_bank[10]: Access = 68897, Miss = 24158, Miss_rate = 0.351, Pending_hits = 2150, Reservation_fails = 1373
L2_cache_bank[11]: Access = 69336, Miss = 23932, Miss_rate = 0.345, Pending_hits = 2096, Reservation_fails = 1061
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69387, Miss = 25828 (0.372), PendingHit = 2153 (0.031)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69115, Miss = 24921 (0.361), PendingHit = 2271 (0.0329)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68352, Miss = 24107 (0.353), PendingHit = 2106 (0.0308)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69004, Miss = 23644 (0.343), PendingHit = 2095 (0.0304)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68973, Miss = 24979 (0.362), PendingHit = 2114 (0.0306)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71825, Miss = 24950 (0.347), PendingHit = 2175 (0.0303)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68490, Miss = 23737 (0.347), PendingHit = 2134 (0.0312)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69124, Miss = 23863 (0.345), PendingHit = 1991 (0.0288)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69951, Miss = 25872 (0.37), PendingHit = 2160 (0.0309)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69892, Miss = 25094 (0.359), PendingHit = 2253 (0.0322)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 68897, Miss = 24158 (0.351), PendingHit = 2150 (0.0312)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 69336, Miss = 23932 (0.345), PendingHit = 2096 (0.0302)
L2 Cache Total Miss Rate = 0.355
Stream 1: L2 Cache Miss Rate = 0.265
Stream 2: L2 Cache Miss Rate = 0.474
Stream 1: Accesses  = 476042
Stream 1: Misses  = 126332
Stream 2: Accesses  = 356304
Stream 2: Misses  = 168753
Stream 1+2: Accesses  = 832346
Stream 1+2: Misses  = 295085
Total Accesses  = 832346
MPKI-CORES
CORE_L2MPKI_0	16.994
CORE_L2MPKI_1	16.189
CORE_L2MPKI_2	16.768
CORE_L2MPKI_3	17.340
CORE_L2MPKI_4	15.357
CORE_L2MPKI_5	17.376
CORE_L2MPKI_6	15.679
CORE_L2MPKI_7	16.488
CORE_L2MPKI_8	16.890
CORE_L2MPKI_9	17.450
CORE_L2MPKI_10	16.625
CORE_L2MPKI_11	17.690
CORE_L2MPKI_12	16.914
CORE_L2MPKI_13	15.861
CORE_L2MPKI_14	17.562
CORE_L2MPKI_15	0.992
CORE_L2MPKI_16	1.326
CORE_L2MPKI_17	0.974
CORE_L2MPKI_18	1.431
CORE_L2MPKI_19	0.975
CORE_L2MPKI_20	1.405
CORE_L2MPKI_21	0.857
CORE_L2MPKI_22	1.595
CORE_L2MPKI_23	0.963
CORE_L2MPKI_24	1.181
CORE_L2MPKI_25	0.856
CORE_L2MPKI_26	1.680
CORE_L2MPKI_27	1.097
CORE_L2MPKI_28	1.152
CORE_L2MPKI_29	1.255
Avg_MPKI_Stream1= 16.746
Avg_MPKI_Stream2= 1.183
MISSES-CORES
CORE_MISSES_0	8509
CORE_MISSES_1	8394
CORE_MISSES_2	8446
CORE_MISSES_3	8312
CORE_MISSES_4	8358
CORE_MISSES_5	8460
CORE_MISSES_6	8358
CORE_MISSES_7	8361
CORE_MISSES_8	8440
CORE_MISSES_9	8559
CORE_MISSES_10	8308
CORE_MISSES_11	8438
CORE_MISSES_12	8619
CORE_MISSES_13	8095
CORE_MISSES_14	8675
CORE_MISSES_15	11143
CORE_MISSES_16	13057
CORE_MISSES_17	11502
CORE_MISSES_18	12820
CORE_MISSES_19	10362
CORE_MISSES_20	13942
CORE_MISSES_21	8989
CORE_MISSES_22	12466
CORE_MISSES_23	9469
CORE_MISSES_24	10659
CORE_MISSES_25	8850
CORE_MISSES_26	13304
CORE_MISSES_27	9939
CORE_MISSES_28	10860
CORE_MISSES_29	11391
L2_MISSES = 295085
L2_total_cache_accesses = 832346
L2_total_cache_misses = 295085
L2_total_cache_miss_rate = 0.3545
L2_total_cache_pending_hits = 25698
L2_total_cache_reservation_fails = 22628
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 332544
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14099
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196452
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11840
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 178582
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11491
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 98593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7555
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 411
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 105
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 39
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3136
L2_cache_data_port_util = 0.293
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3006314
icnt_total_pkts_simt_to_mem=1309109
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      12.8786
gpu_ipc_2 =     279.9271
gpu_tot_sim_cycle_stream_1 = 778972
gpu_tot_sim_cycle_stream_2 = 778983
gpu_sim_insn_1 = 10032043
gpu_sim_insn_2 = 218058432
gpu_sim_cycle = 778989
gpu_sim_insn = 228090475
gpu_ipc =     292.8032
gpu_tot_sim_cycle = 778989
gpu_tot_sim_insn = 228090475
gpu_tot_ipc =     292.8032
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2785443
gpu_stall_icnt2sh    = 5622529
gpu_total_sim_rate=299331

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5952306
	L1I_total_cache_misses = 14539
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15494
L1D_cache:
	L1D_cache_core[0]: Access = 65301, Miss = 52241, Miss_rate = 0.800, Pending_hits = 4315, Reservation_fails = 647124
	L1D_cache_core[1]: Access = 63247, Miss = 50627, Miss_rate = 0.800, Pending_hits = 4204, Reservation_fails = 644317
	L1D_cache_core[2]: Access = 62674, Miss = 50289, Miss_rate = 0.802, Pending_hits = 4032, Reservation_fails = 642578
	L1D_cache_core[3]: Access = 64229, Miss = 51148, Miss_rate = 0.796, Pending_hits = 4044, Reservation_fails = 645658
	L1D_cache_core[4]: Access = 68007, Miss = 54350, Miss_rate = 0.799, Pending_hits = 4524, Reservation_fails = 655447
	L1D_cache_core[5]: Access = 63483, Miss = 50828, Miss_rate = 0.801, Pending_hits = 4128, Reservation_fails = 645046
	L1D_cache_core[6]: Access = 68618, Miss = 54395, Miss_rate = 0.793, Pending_hits = 4463, Reservation_fails = 653213
	L1D_cache_core[7]: Access = 65840, Miss = 52830, Miss_rate = 0.802, Pending_hits = 4188, Reservation_fails = 649220
	L1D_cache_core[8]: Access = 64071, Miss = 51499, Miss_rate = 0.804, Pending_hits = 4216, Reservation_fails = 644784
	L1D_cache_core[9]: Access = 63458, Miss = 50884, Miss_rate = 0.802, Pending_hits = 4129, Reservation_fails = 648998
	L1D_cache_core[10]: Access = 64202, Miss = 51383, Miss_rate = 0.800, Pending_hits = 4248, Reservation_fails = 647920
	L1D_cache_core[11]: Access = 62754, Miss = 50255, Miss_rate = 0.801, Pending_hits = 4039, Reservation_fails = 640082
	L1D_cache_core[12]: Access = 65619, Miss = 52760, Miss_rate = 0.804, Pending_hits = 4149, Reservation_fails = 656939
	L1D_cache_core[13]: Access = 64647, Miss = 51541, Miss_rate = 0.797, Pending_hits = 4023, Reservation_fails = 643788
	L1D_cache_core[14]: Access = 64939, Miss = 51752, Miss_rate = 0.797, Pending_hits = 4181, Reservation_fails = 644663
	L1D_cache_core[15]: Access = 56000, Miss = 40936, Miss_rate = 0.731, Pending_hits = 4851, Reservation_fails = 192137
	L1D_cache_core[16]: Access = 50350, Miss = 35754, Miss_rate = 0.710, Pending_hits = 4632, Reservation_fails = 139736
	L1D_cache_core[17]: Access = 61350, Miss = 43289, Miss_rate = 0.706, Pending_hits = 5638, Reservation_fails = 244019
	L1D_cache_core[18]: Access = 49950, Miss = 34807, Miss_rate = 0.697, Pending_hits = 4879, Reservation_fails = 141799
	L1D_cache_core[19]: Access = 55250, Miss = 39394, Miss_rate = 0.713, Pending_hits = 4903, Reservation_fails = 176218
	L1D_cache_core[20]: Access = 47250, Miss = 33456, Miss_rate = 0.708, Pending_hits = 4438, Reservation_fails = 121171
	L1D_cache_core[21]: Access = 55250, Miss = 39289, Miss_rate = 0.711, Pending_hits = 4991, Reservation_fails = 185052
	L1D_cache_core[22]: Access = 45150, Miss = 31450, Miss_rate = 0.697, Pending_hits = 4463, Reservation_fails = 126133
	L1D_cache_core[23]: Access = 55100, Miss = 39547, Miss_rate = 0.718, Pending_hits = 5013, Reservation_fails = 194185
	L1D_cache_core[24]: Access = 43600, Miss = 30701, Miss_rate = 0.704, Pending_hits = 4444, Reservation_fails = 98062
	L1D_cache_core[25]: Access = 52200, Miss = 36780, Miss_rate = 0.705, Pending_hits = 4937, Reservation_fails = 154310
	L1D_cache_core[26]: Access = 42200, Miss = 29718, Miss_rate = 0.704, Pending_hits = 4180, Reservation_fails = 78498
	L1D_cache_core[27]: Access = 52200, Miss = 36888, Miss_rate = 0.707, Pending_hits = 4949, Reservation_fails = 163702
	L1D_cache_core[28]: Access = 39000, Miss = 27595, Miss_rate = 0.708, Pending_hits = 3897, Reservation_fails = 92349
	L1D_cache_core[29]: Access = 49050, Miss = 34214, Miss_rate = 0.698, Pending_hits = 5026, Reservation_fails = 122220
	L1D_total_cache_accesses = 1724989
	L1D_total_cache_misses = 1310600
	L1D_total_cache_miss_rate = 0.7598
	L1D_total_cache_pending_hits = 134124
	L1D_total_cache_reservation_fails = 11939368
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.040
L1C_cache:
	L1C_total_cache_accesses = 428703
	L1C_total_cache_misses = 960
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 6872
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 277896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 133979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 907272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10188972
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 427743
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 403328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1750396
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5937767
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14539
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15494
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2485, 1628, 2416, 2114, 2094, 1637, 1984, 1633, 2044, 1603, 2426, 1562, 2076, 1551, 1990, 2089, 1708, 1491, 2114, 1919, 1662, 1528, 1646, 1964, 1228, 1104, 1237, 1510, 1214, 1551, 1200, 1063, 1092, 1513, 1081, 968, 1120, 871, 1066, 830, 1092, 860, 1105, 1210, 1066, 742, 1064, 700, 
gpgpu_n_tot_thrd_icount = 357889376
gpgpu_n_tot_w_icount = 11184043
gpgpu_n_stall_shd_mem = 13089499
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 907243
gpgpu_n_mem_write_global = 405825
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 6062532
gpgpu_n_store_insn = 3331930
gpgpu_n_shmem_insn = 40649880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8793772
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 6872
gpgpu_stall_shd_mem[c_mem][bk_conf] = 6872
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13082627
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:22179571	W0_Idle:3406391	W0_Scoreboard:8026427	W1:478969	W2:147837	W3:911332	W4:1278336	W5:107401	W6:317657	W7:21642	W8:7730	W9:3100	W10:25311	W11:1028	W12:291664	W13:782	W14:1199	W15:903	W16:1565	W17:2578	W18:3468	W19:7915	W20:10424	W21:16844	W22:21169	W23:21408	W24:22731	W25:23462	W26:16722	W27:10163	W28:4697	W29:1949	W30:776	W31:822744	W32:6600723
Warp Occupancy Distribution:
Stall:18340657	W0_Idle:1298314	W0_Scoreboard:1863612	W1:178969	W2:147837	W3:148588	W4:117216	W5:83341	W6:40967	W7:21642	W8:7730	W9:3100	W10:1251	W11:1028	W12:874	W13:782	W14:1199	W15:903	W16:1565	W17:2578	W18:3468	W19:7915	W20:9224	W21:16844	W22:21169	W23:21408	W24:22731	W25:23462	W26:16722	W27:10163	W28:4697	W29:1949	W30:776	W31:0	W32:135075
Warp Occupancy Distribution:
Stall:3838914	W0_Idle:2108077	W0_Scoreboard:6162815	W1:300000	W2:0	W3:762744	W4:1161120	W5:24060	W6:276690	W7:0	W8:0	W9:0	W10:24060	W11:0	W12:290790	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:1200	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:822744	W32:6465648
warp_utilization0: 0.249667
warp_utilization1: 0.046777
warp_utilization2: 0.455466
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7257944 {8:907243,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25240296 {40:281979,72:45030,136:78816,}
traffic_breakdown_coretomem[INST_ACC_R] = 6240 {8:780,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 123328064 {136:906824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3245856 {8:405732,}
traffic_breakdown_memtocore[INST_ACC_R] = 106080 {136:780,}
maxmrqlatency = 1007 
maxdqlatency = 0 
maxmflatency = 2038 
averagemflatency = 506 
averagemflatency_1 = 504 
averagemflatency_2= 508 
averagemrqlatency_2 = 43 
max_icnt2mem_latency = 1402 
max_icnt2sh_latency = 778988 
mrq_lat_table:281571 	13036 	15122 	36838 	110292 	127284 	119098 	60472 	10148 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	112973 	610246 	573235 	16132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	127097 	71649 	94820 	223535 	358924 	385389 	52071 	135 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	57349 	604732 	239008 	5748 	17 	0 	0 	1 	4 	1324 	3537 	13759 	24904 	52974 	96981 	111317 	100931 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	633 	875 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        29        34        57        68        70        22        55        38        41        24        45        28        28        40        46 
dram[1]:        53        29        48        49        61        74        24        43        30        26        30        30        32        28        41        51 
dram[2]:        37        43        40        48        59        67        37        40        33        33        24        37        28        33        45        48 
dram[3]:        41        48        39        52        63        72        29        43        29        26        35        34        31        39        46        48 
dram[4]:        31        48        35        49        67        71        26        31        21        38        27        41        28        30        48        55 
dram[5]:        54        31        57        53        62        68        56        26        30        39        27        35        28        39        48        46 
maximum service time to same row:
dram[0]:     14246     10744     11844     10676     10374      8814     11333     12300     13110     15071     18120     19198     13458     14446     12729      7318 
dram[1]:     10827      8970     11162     11335      9379     12434     11986     11542     13103     13251     10435     14374     13949     15362     12403      9660 
dram[2]:     11510     17075      7875     11148     14536     13232     17004     13743     14104     19715     13444     14610     11512     14877     11240      8087 
dram[3]:     10895     11641     11120     11337     12473     11350     16896      9368     13391     19854     14072     20658     13478     11294     11286     12727 
dram[4]:      7046     14281     11906     11369     12426      7013     11529     13246     11934     12959     14764     20156     13943     14472     11237     12547 
dram[5]:     20613     11044     11776     11032     10974     12097     14246     11490     12865     12582     14654     11856     13896     13919     11124      7991 
average row accesses per activate:
dram[0]:  2.070543  2.026814  2.063380  2.033854  2.009541  2.050200  1.940079  1.945083  2.025270  2.035161  2.066088  2.089907  2.020680  2.007859  2.053353  2.049682 
dram[1]:  2.060173  2.049699  2.083036  2.009790  2.057633  1.987483  1.940843  1.893245  1.985588  1.970582  2.074332  2.058188  1.993732  2.029157  2.103867  2.060415 
dram[2]:  2.008975  2.089782  2.065550  2.058309  2.026889  1.986434  1.977273  1.965281  2.011883  2.016963  2.072112  2.093054  2.043515  2.040079  2.056146  2.073335 
dram[3]:  2.056978  2.028106  1.994798  2.051084  1.983163  2.017424  1.899802  1.970501  2.028296  1.980479  2.067829  2.056004  1.998292  2.034161  2.067120  2.065885 
dram[4]:  2.023659  2.024177  2.041523  2.068732  2.025316  2.016022  1.960294  1.935083  2.006312  1.959366  2.051101  2.061422  2.001877  2.025707  2.068469  2.060835 
dram[5]:  2.063246  2.002883  2.050663  2.021010  2.048327  1.997043  1.934846  1.883960  2.047579  1.988398  2.051858  2.053706  2.039323  2.023942  2.117798  2.046316 
average row locality = 774215/382827 = 2.022362
average row locality_1 = 348562/190775 = 1.827084
average row locality_2 = 425653/192052 = 2.216342
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5002      4957      4975      4940      5705      5657      6146      5759      6550      6372      6281      6080      5232      5215      4924      4786 
dram[1]:      4901      4822      4914      4904      5582      5618      5905      5891      6343      6347      6047      5947      4840      4884      4619      4578 
dram[2]:      4940      4921      4944      4985      5581      5621      5952      5964      6387      6396      6227      6132      5121      5136      4810      4784 
dram[3]:      4766      4869      4835      4812      5609      5596      6013      5856      6318      6461      6179      5957      4848      4895      4705      4556 
dram[4]:      5032      4955      5046      4928      5791      5706      6040      5843      6491      6359      6339      6124      5272      5033      4902      4836 
dram[5]:      4931      4944      4886      4840      5690      5720      5906      5935      6460      6394      6192      6045      4938      4869      4630      4614 
total reads: 524590
bank skew: 6550/4556 = 1.44
chip skew: 88697/86142 = 1.03
number of total write accesses:
dram[0]:      2013      1997      2057      2089      3141      3083      2693      2706      3388      3352      3473      3590      2194      2194      1965      1980 
dram[1]:      2015      1983      2085      2076      3058      2956      2658      2657      3301      3232      3497      3391      2158      2145      1964      1970 
dram[2]:      1999      1992      2083      2075      3163      3018      2748      2640      3433      3354      3514      3360      2158      2092      1965      1973 
dram[3]:      1986      1986      2067      2094      3107      2972      2633      2761      3359      3380      3547      3478      2170      2072      1978      1966 
dram[4]:      1982      1994      2083      2085      3169      3102      2748      2712      3362      3285      3535      3441      2193      2059      1986      1973 
dram[5]:      1985      2002      2076      2086      3126      3059      2706      2686      3352      3375      3581      3515      2167      2063      1986      1969 
total reads: 249627
bank skew: 3590/1964 = 1.83
chip skew: 41915/41146 = 1.02
average mf latency per bank:
dram[0]:        622       627       637       636      1158      1196      1498      1567       699       688       664       673       639       635       637       646
dram[1]:        599       647       606       654      1137      1326      1496      1607       679       718       648       698       619       658       601       652
dram[2]:        617       645       630       668      1162      1315      1515      1611       683       714       652       693       640       851       630       673
dram[3]:        611       633       624       646      1182      1318      1520      1578       684       703       656       685       629       651       622       648
dram[4]:        627       646       638       655      1173      1329      1538      1638       691       725       667       696       647       677       642       671
dram[5]:        613       637       619       652      1182      1317      1508      1586       681       717       663       696       625       656       614       650
maximum mf latency per bank:
dram[0]:       1607      1413      1360      1487      1592      1633      1554      1603      1460      1486      1655      1599      1735      1545      1421      1577
dram[1]:       1396      1389      1378      1370      1687      1659      1505      1563      1604      1462      1366      1450      1428      1627      1359      1382
dram[2]:       1572      1463      1487      1491      1544      1715      1479      1705      1455      1507      1533      1548      1457      1640      1385      1751
dram[3]:       1650      1441      1487      1467      1715      1563      1710      1451      1577      1521      1588      1505      1699      1458      1646      1606
dram[4]:       2038      1661      1539      1718      1676      1676      1480      1651      1539      1495      1523      1592      1564      1622      1593      1622
dram[5]:       1692      1739      1558      1546      1736      1603      1633      1407      1519      1888      1520      1743      1682      1468      1325      1475
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028265 n_nop=659199 n_act=64310 n_pre=64295 n_req=118674 n_req_1=0 n_req_2=118674 n_req_3=0 n_rd=177160 n_write=63301 bw_util=0.4217 bw_util_1=0 bw_util_2=0.4217 bw_util_3=0 blp=5.522327 blp_1= -nan blp_2= 4.908378 blp_3= -nan
 n_activity=936148 dram_eff=0.4632 dram_eff_1=0 dram_eff_2=0.4632 dram_eff_3=0
bk0: 10004a 782239i bk1: 9912a 782089i bk2: 9950a 774840i bk3: 9880a 769902i bk4: 11410a 688609i bk5: 11314a 685776i bk6: 12292a 684868i bk7: 11518a 682751i bk8: 13100a 661962i bk9: 12744a 665903i bk10: 12562a 655864i bk11: 12160a 645973i bk12: 10464a 740179i bk13: 10430a 741191i bk14: 9848a 753904i bk15: 9572a 757238i 
bw_dist = 0.000	0.422	0.000	0.489	0.090
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.29591
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028265 n_nop=667556 n_act=63086 n_pre=63071 n_req=115685 n_req_1=0 n_req_2=115685 n_req_3=0 n_rd=172282 n_write=62270 bw_util=0.4111 bw_util_1=0 bw_util_2=0.4111 bw_util_3=0 blp=5.347533 blp_1= -nan blp_2= 4.765500 blp_3= -nan
 n_activity=934870 dram_eff=0.4521 dram_eff_1=0 dram_eff_2=0.4521 dram_eff_3=0
bk0: 9802a 790090i bk1: 9644a 785898i bk2: 9828a 780544i bk3: 9808a 770925i bk4: 11164a 703812i bk5: 11234a 697531i bk6: 11810a 701629i bk7: 11782a 684709i bk8: 12686a 675789i bk9: 12694a 673378i bk10: 12094a 667775i bk11: 11894a 668019i bk12: 9680a 753269i bk13: 9768a 755625i bk14: 9238a 775713i bk15: 9156a 769385i 
bw_dist = 0.000	0.411	0.000	0.498	0.091
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.91154
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028265 n_nop=662382 n_act=63645 n_pre=63629 n_req=117802 n_req_1=0 n_req_2=117802 n_req_3=0 n_rd=175802 n_write=62807 bw_util=0.4187 bw_util_1=0 bw_util_2=0.4187 bw_util_3=0 blp=5.444163 blp_1= -nan blp_2= 4.842709 blp_3= -nan
 n_activity=935889 dram_eff=0.46 dram_eff_1=0 dram_eff_2=0.46 dram_eff_3=0
bk0: 9880a 781632i bk1: 9842a 779224i bk2: 9888a 776195i bk3: 9970a 768466i bk4: 11162a 691240i bk5: 11242a 689736i bk6: 11904a 692375i bk7: 11928a 687711i bk8: 12774a 666766i bk9: 12792a 662927i bk10: 12454a 659671i bk11: 12264a 666057i bk12: 10242a 748087i bk13: 10272a 749523i bk14: 9620a 760345i bk15: 9568a 763316i 
bw_dist = 0.000	0.419	0.000	0.491	0.090
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.17135
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028265 n_nop=666032 n_act=63412 n_pre=63398 n_req=116035 n_req_1=0 n_req_2=116035 n_req_3=0 n_rd=172540 n_write=62883 bw_util=0.412 bw_util_1=0 bw_util_2=0.412 bw_util_3=0 blp=5.380330 blp_1= -nan blp_2= 4.798209 blp_3= -nan
 n_activity=935183 dram_eff=0.453 dram_eff_1=0 dram_eff_2=0.453 dram_eff_3=0
bk0: 9528a 793413i bk1: 9738a 786334i bk2: 9670a 779124i bk3: 9624a 774181i bk4: 11218a 692093i bk5: 11190a 693639i bk6: 12026a 695511i bk7: 11712a 685599i bk8: 12636a 677201i bk9: 12922a 663155i bk10: 12354a 660569i bk11: 11914a 661839i bk12: 9696a 754868i bk13: 9790a 763543i bk14: 9410a 769147i bk15: 9112a 767744i 
bw_dist = 0.000	0.412	0.000	0.497	0.091
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.93021
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028265 n_nop=658685 n_act=64629 n_pre=64613 n_req=118718 n_req_1=0 n_req_2=118718 n_req_3=0 n_rd=177394 n_write=62944 bw_util=0.422 bw_util_1=0 bw_util_2=0.422 bw_util_3=0 blp=5.475857 blp_1= -nan blp_2= 4.880755 blp_3= -nan
 n_activity=941128 dram_eff=0.4611 dram_eff_1=0 dram_eff_2=0.4611 dram_eff_3=0
bk0: 10064a 780899i bk1: 9910a 777229i bk2: 10092a 769479i bk3: 9856a 774674i bk4: 11582a 687506i bk5: 11412a 684734i bk6: 12080a 685166i bk7: 11686a 682043i bk8: 12982a 667947i bk9: 12718a 667488i bk10: 12678a 653339i bk11: 12248a 652182i bk12: 10544a 736040i bk13: 10066a 751305i bk14: 9804a 757996i bk15: 9672a 758306i 
bw_dist = 0.000	0.422	0.000	0.493	0.085
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.25056
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028265 n_nop=663748 n_act=63742 n_pre=63726 n_req=116958 n_req_1=0 n_req_2=116958 n_req_3=0 n_rd=173988 n_write=63061 bw_util=0.4153 bw_util_1=0 bw_util_2=0.4153 bw_util_3=0 blp=5.398324 blp_1= -nan blp_2= 4.807411 blp_3= -nan
 n_activity=940768 dram_eff=0.4539 dram_eff_1=0 dram_eff_2=0.4539 dram_eff_3=0
bk0: 9862a 791605i bk1: 9888a 781719i bk2: 9772a 778325i bk3: 9680a 775682i bk4: 11380a 692897i bk5: 11440a 686588i bk6: 11812a 695311i bk7: 11870a 679494i bk8: 12920a 671660i bk9: 12788a 663178i bk10: 12384a 652291i bk11: 12090a 653851i bk12: 9876a 749071i bk13: 9738a 760438i bk14: 9260a 770816i bk15: 9228a 769952i 
bw_dist = 0.000	0.415	0.000	0.500	0.085
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.03502

========= L2 cache stats =========
L2_cache_bank[0]: Access = 108992, Miss = 44818, Miss_rate = 0.411, Pending_hits = 2574, Reservation_fails = 9392
L2_cache_bank[1]: Access = 108701, Miss = 43767, Miss_rate = 0.403, Pending_hits = 2638, Reservation_fails = 9190
L2_cache_bank[2]: Access = 107827, Miss = 43154, Miss_rate = 0.400, Pending_hits = 2538, Reservation_fails = 7821
L2_cache_bank[3]: Access = 109812, Miss = 42993, Miss_rate = 0.392, Pending_hits = 2486, Reservation_fails = 10376
L2_cache_bank[4]: Access = 108764, Miss = 43965, Miss_rate = 0.404, Pending_hits = 2570, Reservation_fails = 10275
L2_cache_bank[5]: Access = 112038, Miss = 43939, Miss_rate = 0.392, Pending_hits = 2600, Reservation_fails = 10458
L2_cache_bank[6]: Access = 108538, Miss = 43280, Miss_rate = 0.399, Pending_hits = 2557, Reservation_fails = 10866
L2_cache_bank[7]: Access = 109723, Miss = 43002, Miss_rate = 0.392, Pending_hits = 2403, Reservation_fails = 11968
L2_cache_bank[8]: Access = 109426, Miss = 44915, Miss_rate = 0.410, Pending_hits = 2559, Reservation_fails = 9677
L2_cache_bank[9]: Access = 110422, Miss = 43787, Miss_rate = 0.397, Pending_hits = 2675, Reservation_fails = 7804
L2_cache_bank[10]: Access = 108818, Miss = 43636, Miss_rate = 0.401, Pending_hits = 2551, Reservation_fails = 9895
L2_cache_bank[11]: Access = 110453, Miss = 43362, Miss_rate = 0.393, Pending_hits = 2566, Reservation_fails = 10068
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108992, Miss = 44818 (0.411), PendingHit = 2574 (0.0236)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108701, Miss = 43767 (0.403), PendingHit = 2638 (0.0243)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107827, Miss = 43154 (0.4), PendingHit = 2538 (0.0235)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 109812, Miss = 42993 (0.392), PendingHit = 2486 (0.0226)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108764, Miss = 43965 (0.404), PendingHit = 2570 (0.0236)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 112038, Miss = 43939 (0.392), PendingHit = 2600 (0.0232)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108538, Miss = 43280 (0.399), PendingHit = 2557 (0.0236)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 109723, Miss = 43002 (0.392), PendingHit = 2403 (0.0219)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 109426, Miss = 44915 (0.41), PendingHit = 2559 (0.0234)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 110422, Miss = 43787 (0.397), PendingHit = 2675 (0.0242)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108818, Miss = 43636 (0.401), PendingHit = 2551 (0.0234)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 110453, Miss = 43362 (0.393), PendingHit = 2566 (0.0232)
L2 Cache Total Miss Rate = 0.399
Stream 1: L2 Cache Miss Rate = 0.302
Stream 2: L2 Cache Miss Rate = 0.542
Stream 1: Accesses  = 779006
Stream 1: Misses  = 235073
Stream 2: Accesses  = 534508
Stream 2: Misses  = 289545
Stream 1+2: Accesses  = 1313514
Stream 1+2: Misses  = 524618
Total Accesses  = 1313514
MPKI-CORES
CORE_L2MPKI_0	23.607
CORE_L2MPKI_1	22.337
CORE_L2MPKI_2	23.479
CORE_L2MPKI_3	24.108
CORE_L2MPKI_4	22.110
CORE_L2MPKI_5	24.628
CORE_L2MPKI_6	22.292
CORE_L2MPKI_7	23.268
CORE_L2MPKI_8	24.141
CORE_L2MPKI_9	23.762
CORE_L2MPKI_10	23.500
CORE_L2MPKI_11	24.669
CORE_L2MPKI_12	23.472
CORE_L2MPKI_13	22.267
CORE_L2MPKI_14	24.156
CORE_L2MPKI_15	1.147
CORE_L2MPKI_16	1.470
CORE_L2MPKI_17	1.213
CORE_L2MPKI_18	1.459
CORE_L2MPKI_19	1.114
CORE_L2MPKI_20	1.592
CORE_L2MPKI_21	1.038
CORE_L2MPKI_22	1.641
CORE_L2MPKI_23	1.210
CORE_L2MPKI_24	1.485
CORE_L2MPKI_25	1.026
CORE_L2MPKI_26	1.819
CORE_L2MPKI_27	1.222
CORE_L2MPKI_28	1.392
CORE_L2MPKI_29	1.430
Avg_MPKI_Stream1= 23.453
Avg_MPKI_Stream2= 1.350
MISSES-CORES
CORE_MISSES_0	15862
CORE_MISSES_1	15223
CORE_MISSES_2	15682
CORE_MISSES_3	15488
CORE_MISSES_4	15681
CORE_MISSES_5	15938
CORE_MISSES_6	15471
CORE_MISSES_7	15803
CORE_MISSES_8	16065
CORE_MISSES_9	15640
CORE_MISSES_10	15703
CORE_MISSES_11	15747
CORE_MISSES_12	15745
CORE_MISSES_13	15181
CORE_MISSES_14	15844
CORE_MISSES_15	19450
CORE_MISSES_16	21404
CORE_MISSES_17	22113
CORE_MISSES_18	20340
CORE_MISSES_19	17535
CORE_MISSES_20	21739
CORE_MISSES_21	16824
CORE_MISSES_22	20835
CORE_MISSES_23	19738
CORE_MISSES_24	18169
CORE_MISSES_25	15713
CORE_MISSES_26	21811
CORE_MISSES_27	18707
CORE_MISSES_28	15981
CORE_MISSES_29	19186
L2_MISSES = 524618
L2_total_cache_accesses = 1313514
L2_total_cache_misses = 524618
L2_total_cache_miss_rate = 0.3994
L2_total_cache_pending_hits = 30717
L2_total_cache_reservation_fails = 117790
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 531098
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 358812
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78990
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226477
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 165751
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 34666
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 578
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 148
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4037
L2_cache_data_port_util = 0.280
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4943842
icnt_total_pkts_simt_to_mem=2001181
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      12.8786
gpu_ipc_2 =     279.9271
gpu_tot_sim_cycle_stream_1 = 778972
gpu_tot_sim_cycle_stream_2 = 778983
gpu_sim_insn_1 = 10032043
gpu_sim_insn_2 = 218058432
gpu_sim_cycle = 778989
gpu_sim_insn = 228090475
gpu_ipc =     292.8032
gpu_tot_sim_cycle = 778989
gpu_tot_sim_insn = 228090475
gpu_tot_ipc =     292.8032
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2785443
gpu_stall_icnt2sh    = 5622529
gpu_total_sim_rate=299331

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5952306
	L1I_total_cache_misses = 14539
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15494
L1D_cache:
	L1D_cache_core[0]: Access = 65301, Miss = 52241, Miss_rate = 0.800, Pending_hits = 4315, Reservation_fails = 647124
	L1D_cache_core[1]: Access = 63247, Miss = 50627, Miss_rate = 0.800, Pending_hits = 4204, Reservation_fails = 644317
	L1D_cache_core[2]: Access = 62674, Miss = 50289, Miss_rate = 0.802, Pending_hits = 4032, Reservation_fails = 642578
	L1D_cache_core[3]: Access = 64229, Miss = 51148, Miss_rate = 0.796, Pending_hits = 4044, Reservation_fails = 645658
	L1D_cache_core[4]: Access = 68007, Miss = 54350, Miss_rate = 0.799, Pending_hits = 4524, Reservation_fails = 655447
	L1D_cache_core[5]: Access = 63483, Miss = 50828, Miss_rate = 0.801, Pending_hits = 4128, Reservation_fails = 645046
	L1D_cache_core[6]: Access = 68618, Miss = 54395, Miss_rate = 0.793, Pending_hits = 4463, Reservation_fails = 653213
	L1D_cache_core[7]: Access = 65840, Miss = 52830, Miss_rate = 0.802, Pending_hits = 4188, Reservation_fails = 649220
	L1D_cache_core[8]: Access = 64071, Miss = 51499, Miss_rate = 0.804, Pending_hits = 4216, Reservation_fails = 644784
	L1D_cache_core[9]: Access = 63458, Miss = 50884, Miss_rate = 0.802, Pending_hits = 4129, Reservation_fails = 648998
	L1D_cache_core[10]: Access = 64202, Miss = 51383, Miss_rate = 0.800, Pending_hits = 4248, Reservation_fails = 647920
	L1D_cache_core[11]: Access = 62754, Miss = 50255, Miss_rate = 0.801, Pending_hits = 4039, Reservation_fails = 640082
	L1D_cache_core[12]: Access = 65619, Miss = 52760, Miss_rate = 0.804, Pending_hits = 4149, Reservation_fails = 656939
	L1D_cache_core[13]: Access = 64647, Miss = 51541, Miss_rate = 0.797, Pending_hits = 4023, Reservation_fails = 643788
	L1D_cache_core[14]: Access = 64939, Miss = 51752, Miss_rate = 0.797, Pending_hits = 4181, Reservation_fails = 644663
	L1D_cache_core[15]: Access = 56000, Miss = 40936, Miss_rate = 0.731, Pending_hits = 4851, Reservation_fails = 192137
	L1D_cache_core[16]: Access = 50350, Miss = 35754, Miss_rate = 0.710, Pending_hits = 4632, Reservation_fails = 139736
	L1D_cache_core[17]: Access = 61350, Miss = 43289, Miss_rate = 0.706, Pending_hits = 5638, Reservation_fails = 244019
	L1D_cache_core[18]: Access = 49950, Miss = 34807, Miss_rate = 0.697, Pending_hits = 4879, Reservation_fails = 141799
	L1D_cache_core[19]: Access = 55250, Miss = 39394, Miss_rate = 0.713, Pending_hits = 4903, Reservation_fails = 176218
	L1D_cache_core[20]: Access = 47250, Miss = 33456, Miss_rate = 0.708, Pending_hits = 4438, Reservation_fails = 121171
	L1D_cache_core[21]: Access = 55250, Miss = 39289, Miss_rate = 0.711, Pending_hits = 4991, Reservation_fails = 185052
	L1D_cache_core[22]: Access = 45150, Miss = 31450, Miss_rate = 0.697, Pending_hits = 4463, Reservation_fails = 126133
	L1D_cache_core[23]: Access = 55100, Miss = 39547, Miss_rate = 0.718, Pending_hits = 5013, Reservation_fails = 194185
	L1D_cache_core[24]: Access = 43600, Miss = 30701, Miss_rate = 0.704, Pending_hits = 4444, Reservation_fails = 98062
	L1D_cache_core[25]: Access = 52200, Miss = 36780, Miss_rate = 0.705, Pending_hits = 4937, Reservation_fails = 154310
	L1D_cache_core[26]: Access = 42200, Miss = 29718, Miss_rate = 0.704, Pending_hits = 4180, Reservation_fails = 78498
	L1D_cache_core[27]: Access = 52200, Miss = 36888, Miss_rate = 0.707, Pending_hits = 4949, Reservation_fails = 163702
	L1D_cache_core[28]: Access = 39000, Miss = 27595, Miss_rate = 0.708, Pending_hits = 3897, Reservation_fails = 92349
	L1D_cache_core[29]: Access = 49050, Miss = 34214, Miss_rate = 0.698, Pending_hits = 5026, Reservation_fails = 122220
	L1D_total_cache_accesses = 1724989
	L1D_total_cache_misses = 1310600
	L1D_total_cache_miss_rate = 0.7598
	L1D_total_cache_pending_hits = 134124
	L1D_total_cache_reservation_fails = 11939368
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.040
L1C_cache:
	L1C_total_cache_accesses = 428703
	L1C_total_cache_misses = 960
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 6872
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 277896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 133979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 907272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10188972
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 427743
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 403328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1750396
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5937767
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14539
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15494
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2485, 1628, 2416, 2114, 2094, 1637, 1984, 1633, 2044, 1603, 2426, 1562, 2076, 1551, 1990, 2089, 1708, 1491, 2114, 1919, 1662, 1528, 1646, 1964, 1228, 1104, 1237, 1510, 1214, 1551, 1200, 1063, 1092, 1513, 1081, 968, 1120, 871, 1066, 830, 1092, 860, 1105, 1210, 1066, 742, 1064, 700, 
gpgpu_n_tot_thrd_icount = 357889376
gpgpu_n_tot_w_icount = 11184043
gpgpu_n_stall_shd_mem = 13089499
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 907243
gpgpu_n_mem_write_global = 405825
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 6062532
gpgpu_n_store_insn = 3331930
gpgpu_n_shmem_insn = 40649880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8793772
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 6872
gpgpu_stall_shd_mem[c_mem][bk_conf] = 6872
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13082627
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:22179571	W0_Idle:3406391	W0_Scoreboard:8026427	W1:478969	W2:147837	W3:911332	W4:1278336	W5:107401	W6:317657	W7:21642	W8:7730	W9:3100	W10:25311	W11:1028	W12:291664	W13:782	W14:1199	W15:903	W16:1565	W17:2578	W18:3468	W19:7915	W20:10424	W21:16844	W22:21169	W23:21408	W24:22731	W25:23462	W26:16722	W27:10163	W28:4697	W29:1949	W30:776	W31:822744	W32:6600723
Warp Occupancy Distribution:
Stall:18340657	W0_Idle:1298314	W0_Scoreboard:1863612	W1:178969	W2:147837	W3:148588	W4:117216	W5:83341	W6:40967	W7:21642	W8:7730	W9:3100	W10:1251	W11:1028	W12:874	W13:782	W14:1199	W15:903	W16:1565	W17:2578	W18:3468	W19:7915	W20:9224	W21:16844	W22:21169	W23:21408	W24:22731	W25:23462	W26:16722	W27:10163	W28:4697	W29:1949	W30:776	W31:0	W32:135075
Warp Occupancy Distribution:
Stall:3838914	W0_Idle:2108077	W0_Scoreboard:6162815	W1:300000	W2:0	W3:762744	W4:1161120	W5:24060	W6:276690	W7:0	W8:0	W9:0	W10:24060	W11:0	W12:290790	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:1200	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:822744	W32:6465648
warp_utilization0: 0.249667
warp_utilization1: 0.046777
warp_utilization2: 0.455466
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7257944 {8:907243,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25240296 {40:281979,72:45030,136:78816,}
traffic_breakdown_coretomem[INST_ACC_R] = 6240 {8:780,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 123328064 {136:906824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3245856 {8:405732,}
traffic_breakdown_memtocore[INST_ACC_R] = 106080 {136:780,}
maxmrqlatency = 1007 
maxdqlatency = 0 
maxmflatency = 2038 
averagemflatency = 506 
averagemflatency_1 = 504 
averagemflatency_2= 508 
averagemrqlatency_2 = 43 
max_icnt2mem_latency = 1402 
max_icnt2sh_latency = 778988 
mrq_lat_table:281571 	13036 	15122 	36838 	110292 	127284 	119098 	60472 	10148 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	112973 	610246 	573235 	16132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	127097 	71649 	94820 	223535 	358924 	385389 	52071 	135 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	57349 	604732 	239008 	5748 	17 	0 	0 	1 	4 	1324 	3537 	13759 	24904 	52974 	96981 	111317 	100931 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	633 	875 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        29        34        57        68        70        22        55        38        41        24        45        28        28        40        46 
dram[1]:        53        29        48        49        61        74        24        43        30        26        30        30        32        28        41        51 
dram[2]:        37        43        40        48        59        67        37        40        33        33        24        37        28        33        45        48 
dram[3]:        41        48        39        52        63        72        29        43        29        26        35        34        31        39        46        48 
dram[4]:        31        48        35        49        67        71        26        31        21        38        27        41        28        30        48        55 
dram[5]:        54        31        57        53        62        68        56        26        30        39        27        35        28        39        48        46 
maximum service time to same row:
dram[0]:     14246     10744     11844     10676     10374      8814     11333     12300     13110     15071     18120     19198     13458     14446     12729      7318 
dram[1]:     10827      8970     11162     11335      9379     12434     11986     11542     13103     13251     10435     14374     13949     15362     12403      9660 
dram[2]:     11510     17075      7875     11148     14536     13232     17004     13743     14104     19715     13444     14610     11512     14877     11240      8087 
dram[3]:     10895     11641     11120     11337     12473     11350     16896      9368     13391     19854     14072     20658     13478     11294     11286     12727 
dram[4]:      7046     14281     11906     11369     12426      7013     11529     13246     11934     12959     14764     20156     13943     14472     11237     12547 
dram[5]:     20613     11044     11776     11032     10974     12097     14246     11490     12865     12582     14654     11856     13896     13919     11124      7991 
average row accesses per activate:
dram[0]:  2.070543  2.026814  2.063380  2.033854  2.009541  2.050200  1.940079  1.945083  2.025270  2.035161  2.066088  2.089907  2.020680  2.007859  2.053353  2.049682 
dram[1]:  2.060173  2.049699  2.083036  2.009790  2.057633  1.987483  1.940843  1.893245  1.985588  1.970582  2.074332  2.058188  1.993732  2.029157  2.103867  2.060415 
dram[2]:  2.008975  2.089782  2.065550  2.058309  2.026889  1.986434  1.977273  1.965281  2.011883  2.016963  2.072112  2.093054  2.043515  2.040079  2.056146  2.073335 
dram[3]:  2.056978  2.028106  1.994798  2.051084  1.983163  2.017424  1.899802  1.970501  2.028296  1.980479  2.067829  2.056004  1.998292  2.034161  2.067120  2.065885 
dram[4]:  2.023659  2.024177  2.041523  2.068732  2.025316  2.016022  1.960294  1.935083  2.006312  1.959366  2.051101  2.061422  2.001877  2.025707  2.068469  2.060835 
dram[5]:  2.063246  2.002883  2.050663  2.021010  2.048327  1.997043  1.934846  1.883960  2.047579  1.988398  2.051858  2.053706  2.039323  2.023942  2.117798  2.046316 
average row locality = 774215/382827 = 2.022362
average row locality_1 = 348562/190775 = 1.827084
average row locality_2 = 425653/192052 = 2.216342
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5002      4957      4975      4940      5705      5657      6146      5759      6550      6372      6281      6080      5232      5215      4924      4786 
dram[1]:      4901      4822      4914      4904      5582      5618      5905      5891      6343      6347      6047      5947      4840      4884      4619      4578 
dram[2]:      4940      4921      4944      4985      5581      5621      5952      5964      6387      6396      6227      6132      5121      5136      4810      4784 
dram[3]:      4766      4869      4835      4812      5609      5596      6013      5856      6318      6461      6179      5957      4848      4895      4705      4556 
dram[4]:      5032      4955      5046      4928      5791      5706      6040      5843      6491      6359      6339      6124      5272      5033      4902      4836 
dram[5]:      4931      4944      4886      4840      5690      5720      5906      5935      6460      6394      6192      6045      4938      4869      4630      4614 
total reads: 524590
bank skew: 6550/4556 = 1.44
chip skew: 88697/86142 = 1.03
number of total write accesses:
dram[0]:      2013      1997      2057      2089      3141      3083      2693      2706      3388      3352      3473      3590      2194      2194      1965      1980 
dram[1]:      2015      1983      2085      2076      3058      2956      2658      2657      3301      3232      3497      3391      2158      2145      1964      1970 
dram[2]:      1999      1992      2083      2075      3163      3018      2748      2640      3433      3354      3514      3360      2158      2092      1965      1973 
dram[3]:      1986      1986      2067      2094      3107      2972      2633      2761      3359      3380      3547      3478      2170      2072      1978      1966 
dram[4]:      1982      1994      2083      2085      3169      3102      2748      2712      3362      3285      3535      3441      2193      2059      1986      1973 
dram[5]:      1985      2002      2076      2086      3126      3059      2706      2686      3352      3375      3581      3515      2167      2063      1986      1969 
total reads: 249627
bank skew: 3590/1964 = 1.83
chip skew: 41915/41146 = 1.02
average mf latency per bank:
dram[0]:        622       627       637       636      1158      1196      1498      1567       699       688       664       673       639       635       637       646
dram[1]:        599       647       606       654      1137      1326      1496      1607       679       718       648       698       619       658       601       652
dram[2]:        617       645       630       668      1162      1315      1515      1611       683       714       652       693       640       851       630       673
dram[3]:        611       633       624       646      1182      1318      1520      1578       684       703       656       685       629       651       622       648
dram[4]:        627       646       638       655      1173      1329      1538      1638       691       725       667       696       647       677       642       671
dram[5]:        613       637       619       652      1182      1317      1508      1586       681       717       663       696       625       656       614       650
maximum mf latency per bank:
dram[0]:       1607      1413      1360      1487      1592      1633      1554      1603      1460      1486      1655      1599      1735      1545      1421      1577
dram[1]:       1396      1389      1378      1370      1687      1659      1505      1563      1604      1462      1366      1450      1428      1627      1359      1382
dram[2]:       1572      1463      1487      1491      1544      1715      1479      1705      1455      1507      1533      1548      1457      1640      1385      1751
dram[3]:       1650      1441      1487      1467      1715      1563      1710      1451      1577      1521      1588      1505      1699      1458      1646      1606
dram[4]:       2038      1661      1539      1718      1676      1676      1480      1651      1539      1495      1523      1592      1564      1622      1593      1622
dram[5]:       1692      1739      1558      1546      1736      1603      1633      1407      1519      1888      1520      1743      1682      1468      1325      1475
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028265 n_nop=659199 n_act=64310 n_pre=64295 n_req=118674 n_req_1=0 n_req_2=118674 n_req_3=0 n_rd=177160 n_write=63301 bw_util=0.4217 bw_util_1=0 bw_util_2=0.4217 bw_util_3=0 blp=5.522327 blp_1= -nan blp_2= 4.908378 blp_3= -nan
 n_activity=936148 dram_eff=0.4632 dram_eff_1=0 dram_eff_2=0.4632 dram_eff_3=0
bk0: 10004a 782239i bk1: 9912a 782089i bk2: 9950a 774840i bk3: 9880a 769902i bk4: 11410a 688609i bk5: 11314a 685776i bk6: 12292a 684868i bk7: 11518a 682751i bk8: 13100a 661962i bk9: 12744a 665903i bk10: 12562a 655864i bk11: 12160a 645973i bk12: 10464a 740179i bk13: 10430a 741191i bk14: 9848a 753904i bk15: 9572a 757238i 
bw_dist = 0.000	0.422	0.000	0.489	0.090
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.29591
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028265 n_nop=667556 n_act=63086 n_pre=63071 n_req=115685 n_req_1=0 n_req_2=115685 n_req_3=0 n_rd=172282 n_write=62270 bw_util=0.4111 bw_util_1=0 bw_util_2=0.4111 bw_util_3=0 blp=5.347533 blp_1= -nan blp_2= 4.765500 blp_3= -nan
 n_activity=934870 dram_eff=0.4521 dram_eff_1=0 dram_eff_2=0.4521 dram_eff_3=0
bk0: 9802a 790090i bk1: 9644a 785898i bk2: 9828a 780544i bk3: 9808a 770925i bk4: 11164a 703812i bk5: 11234a 697531i bk6: 11810a 701629i bk7: 11782a 684709i bk8: 12686a 675789i bk9: 12694a 673378i bk10: 12094a 667775i bk11: 11894a 668019i bk12: 9680a 753269i bk13: 9768a 755625i bk14: 9238a 775713i bk15: 9156a 769385i 
bw_dist = 0.000	0.411	0.000	0.498	0.091
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.91154
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028265 n_nop=662382 n_act=63645 n_pre=63629 n_req=117802 n_req_1=0 n_req_2=117802 n_req_3=0 n_rd=175802 n_write=62807 bw_util=0.4187 bw_util_1=0 bw_util_2=0.4187 bw_util_3=0 blp=5.444163 blp_1= -nan blp_2= 4.842709 blp_3= -nan
 n_activity=935889 dram_eff=0.46 dram_eff_1=0 dram_eff_2=0.46 dram_eff_3=0
bk0: 9880a 781632i bk1: 9842a 779224i bk2: 9888a 776195i bk3: 9970a 768466i bk4: 11162a 691240i bk5: 11242a 689736i bk6: 11904a 692375i bk7: 11928a 687711i bk8: 12774a 666766i bk9: 12792a 662927i bk10: 12454a 659671i bk11: 12264a 666057i bk12: 10242a 748087i bk13: 10272a 749523i bk14: 9620a 760345i bk15: 9568a 763316i 
bw_dist = 0.000	0.419	0.000	0.491	0.090
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.17135
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028265 n_nop=666032 n_act=63412 n_pre=63398 n_req=116035 n_req_1=0 n_req_2=116035 n_req_3=0 n_rd=172540 n_write=62883 bw_util=0.412 bw_util_1=0 bw_util_2=0.412 bw_util_3=0 blp=5.380330 blp_1= -nan blp_2= 4.798209 blp_3= -nan
 n_activity=935183 dram_eff=0.453 dram_eff_1=0 dram_eff_2=0.453 dram_eff_3=0
bk0: 9528a 793413i bk1: 9738a 786334i bk2: 9670a 779124i bk3: 9624a 774181i bk4: 11218a 692093i bk5: 11190a 693639i bk6: 12026a 695511i bk7: 11712a 685599i bk8: 12636a 677201i bk9: 12922a 663155i bk10: 12354a 660569i bk11: 11914a 661839i bk12: 9696a 754868i bk13: 9790a 763543i bk14: 9410a 769147i bk15: 9112a 767744i 
bw_dist = 0.000	0.412	0.000	0.497	0.091
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.93021
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028265 n_nop=658685 n_act=64629 n_pre=64613 n_req=118718 n_req_1=0 n_req_2=118718 n_req_3=0 n_rd=177394 n_write=62944 bw_util=0.422 bw_util_1=0 bw_util_2=0.422 bw_util_3=0 blp=5.475857 blp_1= -nan blp_2= 4.880755 blp_3= -nan
 n_activity=941128 dram_eff=0.4611 dram_eff_1=0 dram_eff_2=0.4611 dram_eff_3=0
bk0: 10064a 780899i bk1: 9910a 777229i bk2: 10092a 769479i bk3: 9856a 774674i bk4: 11582a 687506i bk5: 11412a 684734i bk6: 12080a 685166i bk7: 11686a 682043i bk8: 12982a 667947i bk9: 12718a 667488i bk10: 12678a 653339i bk11: 12248a 652182i bk12: 10544a 736040i bk13: 10066a 751305i bk14: 9804a 757996i bk15: 9672a 758306i 
bw_dist = 0.000	0.422	0.000	0.493	0.085
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.25056
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028265 n_nop=663748 n_act=63742 n_pre=63726 n_req=116958 n_req_1=0 n_req_2=116958 n_req_3=0 n_rd=173988 n_write=63061 bw_util=0.4153 bw_util_1=0 bw_util_2=0.4153 bw_util_3=0 blp=5.398324 blp_1= -nan blp_2= 4.807411 blp_3= -nan
 n_activity=940768 dram_eff=0.4539 dram_eff_1=0 dram_eff_2=0.4539 dram_eff_3=0
bk0: 9862a 791605i bk1: 9888a 781719i bk2: 9772a 778325i bk3: 9680a 775682i bk4: 11380a 692897i bk5: 11440a 686588i bk6: 11812a 695311i bk7: 11870a 679494i bk8: 12920a 671660i bk9: 12788a 663178i bk10: 12384a 652291i bk11: 12090a 653851i bk12: 9876a 749071i bk13: 9738a 760438i bk14: 9260a 770816i bk15: 9228a 769952i 
bw_dist = 0.000	0.415	0.000	0.500	0.085
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.03502

========= L2 cache stats =========
L2_cache_bank[0]: Access = 108992, Miss = 44818, Miss_rate = 0.411, Pending_hits = 2574, Reservation_fails = 9392
L2_cache_bank[1]: Access = 108701, Miss = 43767, Miss_rate = 0.403, Pending_hits = 2638, Reservation_fails = 9190
L2_cache_bank[2]: Access = 107827, Miss = 43154, Miss_rate = 0.400, Pending_hits = 2538, Reservation_fails = 7821
L2_cache_bank[3]: Access = 109812, Miss = 42993, Miss_rate = 0.392, Pending_hits = 2486, Reservation_fails = 10376
L2_cache_bank[4]: Access = 108764, Miss = 43965, Miss_rate = 0.404, Pending_hits = 2570, Reservation_fails = 10275
L2_cache_bank[5]: Access = 112038, Miss = 43939, Miss_rate = 0.392, Pending_hits = 2600, Reservation_fails = 10458
L2_cache_bank[6]: Access = 108538, Miss = 43280, Miss_rate = 0.399, Pending_hits = 2557, Reservation_fails = 10866
L2_cache_bank[7]: Access = 109723, Miss = 43002, Miss_rate = 0.392, Pending_hits = 2403, Reservation_fails = 11968
L2_cache_bank[8]: Access = 109426, Miss = 44915, Miss_rate = 0.410, Pending_hits = 2559, Reservation_fails = 9677
L2_cache_bank[9]: Access = 110422, Miss = 43787, Miss_rate = 0.397, Pending_hits = 2675, Reservation_fails = 7804
L2_cache_bank[10]: Access = 108818, Miss = 43636, Miss_rate = 0.401, Pending_hits = 2551, Reservation_fails = 9895
L2_cache_bank[11]: Access = 110453, Miss = 43362, Miss_rate = 0.393, Pending_hits = 2566, Reservation_fails = 10068
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108992, Miss = 44818 (0.411), PendingHit = 2574 (0.0236)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108701, Miss = 43767 (0.403), PendingHit = 2638 (0.0243)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 107827, Miss = 43154 (0.4), PendingHit = 2538 (0.0235)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 109812, Miss = 42993 (0.392), PendingHit = 2486 (0.0226)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108764, Miss = 43965 (0.404), PendingHit = 2570 (0.0236)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 112038, Miss = 43939 (0.392), PendingHit = 2600 (0.0232)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108538, Miss = 43280 (0.399), PendingHit = 2557 (0.0236)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 109723, Miss = 43002 (0.392), PendingHit = 2403 (0.0219)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 109426, Miss = 44915 (0.41), PendingHit = 2559 (0.0234)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 110422, Miss = 43787 (0.397), PendingHit = 2675 (0.0242)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 108818, Miss = 43636 (0.401), PendingHit = 2551 (0.0234)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 110453, Miss = 43362 (0.393), PendingHit = 2566 (0.0232)
L2 Cache Total Miss Rate = 0.399
Stream 1: L2 Cache Miss Rate = 0.302
Stream 2: L2 Cache Miss Rate = 0.542
Stream 1: Accesses  = 779006
Stream 1: Misses  = 235073
Stream 2: Accesses  = 534508
Stream 2: Misses  = 289545
Stream 1+2: Accesses  = 1313514
Stream 1+2: Misses  = 524618
Total Accesses  = 1313514
MPKI-CORES
CORE_L2MPKI_0	23.607
CORE_L2MPKI_1	22.337
CORE_L2MPKI_2	23.479
CORE_L2MPKI_3	24.108
CORE_L2MPKI_4	22.110
CORE_L2MPKI_5	24.628
CORE_L2MPKI_6	22.292
CORE_L2MPKI_7	23.268
CORE_L2MPKI_8	24.141
CORE_L2MPKI_9	23.762
CORE_L2MPKI_10	23.500
CORE_L2MPKI_11	24.669
CORE_L2MPKI_12	23.472
CORE_L2MPKI_13	22.267
CORE_L2MPKI_14	24.156
CORE_L2MPKI_15	1.147
CORE_L2MPKI_16	1.470
CORE_L2MPKI_17	1.213
CORE_L2MPKI_18	1.459
CORE_L2MPKI_19	1.114
CORE_L2MPKI_20	1.592
CORE_L2MPKI_21	1.038
CORE_L2MPKI_22	1.641
CORE_L2MPKI_23	1.210
CORE_L2MPKI_24	1.485
CORE_L2MPKI_25	1.026
CORE_L2MPKI_26	1.819
CORE_L2MPKI_27	1.222
CORE_L2MPKI_28	1.392
CORE_L2MPKI_29	1.430
Avg_MPKI_Stream1= 23.453
Avg_MPKI_Stream2= 1.350
MISSES-CORES
CORE_MISSES_0	15862
CORE_MISSES_1	15223
CORE_MISSES_2	15682
CORE_MISSES_3	15488
CORE_MISSES_4	15681
CORE_MISSES_5	15938
CORE_MISSES_6	15471
CORE_MISSES_7	15803
CORE_MISSES_8	16065
CORE_MISSES_9	15640
CORE_MISSES_10	15703
CORE_MISSES_11	15747
CORE_MISSES_12	15745
CORE_MISSES_13	15181
CORE_MISSES_14	15844
CORE_MISSES_15	19450
CORE_MISSES_16	21404
CORE_MISSES_17	22113
CORE_MISSES_18	20340
CORE_MISSES_19	17535
CORE_MISSES_20	21739
CORE_MISSES_21	16824
CORE_MISSES_22	20835
CORE_MISSES_23	19738
CORE_MISSES_24	18169
CORE_MISSES_25	15713
CORE_MISSES_26	21811
CORE_MISSES_27	18707
CORE_MISSES_28	15981
CORE_MISSES_29	19186
L2_MISSES = 524618
L2_total_cache_accesses = 1313514
L2_total_cache_misses = 524618
L2_total_cache_miss_rate = 0.3994
L2_total_cache_pending_hits = 30717
L2_total_cache_reservation_fails = 117790
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 531098
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 358812
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78990
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226477
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 165751
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 34666
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 578
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 148
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4037
L2_cache_data_port_util = 0.280
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4943842
icnt_total_pkts_simt_to_mem=2001181
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      12.0939
gpu_ipc_2 =     291.3810
gpu_tot_sim_cycle_stream_1 = 997803
gpu_tot_sim_cycle_stream_2 = 997816
gpu_sim_insn_1 = 12067284
gpu_sim_insn_2 = 290744576
gpu_sim_cycle = 997824
gpu_sim_insn = 302811860
gpu_ipc =     303.4722
gpu_tot_sim_cycle = 997824
gpu_tot_sim_insn = 302811860
gpu_tot_ipc =     303.4722
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3464904
gpu_stall_icnt2sh    = 7218226
gpu_total_sim_rate=315429

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7841426
	L1I_total_cache_misses = 18672
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15494
L1D_cache:
	L1D_cache_core[0]: Access = 88503, Miss = 71127, Miss_rate = 0.804, Pending_hits = 5709, Reservation_fails = 829424
	L1D_cache_core[1]: Access = 75560, Miss = 60457, Miss_rate = 0.800, Pending_hits = 4888, Reservation_fails = 768172
	L1D_cache_core[2]: Access = 74160, Miss = 59485, Miss_rate = 0.802, Pending_hits = 4714, Reservation_fails = 764379
	L1D_cache_core[3]: Access = 76268, Miss = 60805, Miss_rate = 0.797, Pending_hits = 4726, Reservation_fails = 770743
	L1D_cache_core[4]: Access = 79596, Miss = 63580, Miss_rate = 0.799, Pending_hits = 5207, Reservation_fails = 769723
	L1D_cache_core[5]: Access = 74264, Miss = 59424, Miss_rate = 0.800, Pending_hits = 4730, Reservation_fails = 760242
	L1D_cache_core[6]: Access = 79271, Miss = 62927, Miss_rate = 0.794, Pending_hits = 5037, Reservation_fails = 765438
	L1D_cache_core[7]: Access = 83189, Miss = 66921, Miss_rate = 0.804, Pending_hits = 5241, Reservation_fails = 802292
	L1D_cache_core[8]: Access = 75055, Miss = 60306, Miss_rate = 0.803, Pending_hits = 4871, Reservation_fails = 762551
	L1D_cache_core[9]: Access = 74613, Miss = 59805, Miss_rate = 0.802, Pending_hits = 4742, Reservation_fails = 761792
	L1D_cache_core[10]: Access = 74891, Miss = 59847, Miss_rate = 0.799, Pending_hits = 4894, Reservation_fails = 760602
	L1D_cache_core[11]: Access = 74088, Miss = 59259, Miss_rate = 0.800, Pending_hits = 4679, Reservation_fails = 760520
	L1D_cache_core[12]: Access = 77176, Miss = 62013, Miss_rate = 0.804, Pending_hits = 4822, Reservation_fails = 778992
	L1D_cache_core[13]: Access = 88736, Miss = 71184, Miss_rate = 0.802, Pending_hits = 5486, Reservation_fails = 830865
	L1D_cache_core[14]: Access = 76159, Miss = 60713, Miss_rate = 0.797, Pending_hits = 4834, Reservation_fails = 761191
	L1D_cache_core[15]: Access = 72950, Miss = 53012, Miss_rate = 0.727, Pending_hits = 6438, Reservation_fails = 225879
	L1D_cache_core[16]: Access = 67200, Miss = 47860, Miss_rate = 0.712, Pending_hits = 6099, Reservation_fails = 177196
	L1D_cache_core[17]: Access = 79650, Miss = 56351, Miss_rate = 0.707, Pending_hits = 7237, Reservation_fails = 289559
	L1D_cache_core[18]: Access = 67600, Miss = 47116, Miss_rate = 0.697, Pending_hits = 6492, Reservation_fails = 179653
	L1D_cache_core[19]: Access = 72500, Miss = 51659, Miss_rate = 0.713, Pending_hits = 6449, Reservation_fails = 210296
	L1D_cache_core[20]: Access = 64500, Miss = 45746, Miss_rate = 0.709, Pending_hits = 5964, Reservation_fails = 160056
	L1D_cache_core[21]: Access = 73700, Miss = 52344, Miss_rate = 0.710, Pending_hits = 6623, Reservation_fails = 231266
	L1D_cache_core[22]: Access = 62650, Miss = 43620, Miss_rate = 0.696, Pending_hits = 6051, Reservation_fails = 162903
	L1D_cache_core[23]: Access = 72000, Miss = 51574, Miss_rate = 0.716, Pending_hits = 6499, Reservation_fails = 229058
	L1D_cache_core[24]: Access = 60650, Miss = 42848, Miss_rate = 0.706, Pending_hits = 5987, Reservation_fails = 136985
	L1D_cache_core[25]: Access = 68450, Miss = 48071, Miss_rate = 0.702, Pending_hits = 6499, Reservation_fails = 190533
	L1D_cache_core[26]: Access = 57000, Miss = 40028, Miss_rate = 0.702, Pending_hits = 5659, Reservation_fails = 97353
	L1D_cache_core[27]: Access = 66400, Miss = 47091, Miss_rate = 0.709, Pending_hits = 6268, Reservation_fails = 185432
	L1D_cache_core[28]: Access = 54650, Miss = 38793, Miss_rate = 0.710, Pending_hits = 5357, Reservation_fails = 121750
	L1D_cache_core[29]: Access = 65300, Miss = 45475, Miss_rate = 0.696, Pending_hits = 6632, Reservation_fails = 155066
	L1D_total_cache_accesses = 2176729
	L1D_total_cache_misses = 1649441
	L1D_total_cache_miss_rate = 0.7578
	L1D_total_cache_pending_hits = 168834
	L1D_total_cache_reservation_fails = 14399911
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 554058
	L1C_total_cache_misses = 960
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 6872
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 355519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 168671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1152603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12362735
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 553098
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 496838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2037176
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7822754
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15494
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2731, 2191, 2618, 2639, 2307, 2195, 2190, 2138, 2261, 2137, 2639, 2077, 2282, 2058, 2174, 2596, 2226, 1974, 2618, 2431, 2181, 2040, 2175, 2476, 1731, 1586, 1733, 2007, 1718, 2063, 1689, 1546, 1199, 1567, 1175, 1098, 1177, 1075, 1110, 1109, 1135, 1103, 1148, 1567, 1109, 1109, 1108, 1128, 
gpgpu_n_tot_thrd_icount = 471447616
gpgpu_n_tot_w_icount = 14732738
gpgpu_n_stall_shd_mem = 15854665
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1152603
gpgpu_n_mem_write_global = 499936
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 7909778
gpgpu_n_store_insn = 4377345
gpgpu_n_shmem_insn = 54199840
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11571991
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 6872
gpgpu_stall_shd_mem[c_mem][bk_conf] = 6872
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15847793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25443888	W0_Idle:5650585	W0_Scoreboard:10092469	W1:587886	W2:164113	W3:1185491	W4:1686644	W5:132178	W6:423027	W7:28259	W8:11379	W9:5240	W10:34406	W11:1380	W12:389083	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:13047	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:1096992	W32:8781594
Warp Occupancy Distribution:
Stall:20641317	W0_Idle:2943742	W0_Scoreboard:2333433	W1:187886	W2:164113	W3:168499	W4:138484	W5:100098	W6:54107	W7:28259	W8:11379	W9:5240	W10:2326	W11:1380	W12:1363	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:160730
Warp Occupancy Distribution:
Stall:4802571	W0_Idle:2706843	W0_Scoreboard:7759036	W1:400000	W2:0	W3:1016992	W4:1548160	W5:32080	W6:368920	W7:0	W8:0	W9:0	W10:32080	W11:0	W12:387720	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:1600	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1096992	W32:8620864
warp_utilization0: 0.263466
warp_utilization1: 0.045221
warp_utilization2: 0.469364
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9220824 {8:1152603,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32005824 {40:334826,72:60034,136:105076,}
traffic_breakdown_coretomem[INST_ACC_R] = 8040 {8:1005,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 156694440 {136:1152165,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3999488 {8:499936,}
traffic_breakdown_memtocore[INST_ACC_R] = 136680 {136:1005,}
maxmrqlatency = 1007 
maxdqlatency = 0 
maxmflatency = 2038 
averagemflatency = 494 
averagemflatency_1 = 499 
averagemflatency_2= 487 
averagemrqlatency_2 = 40 
max_icnt2mem_latency = 1402 
max_icnt2sh_latency = 997823 
mrq_lat_table:359850 	16873 	19133 	47002 	139032 	153790 	136675 	66312 	10791 	384 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	165507 	784101 	684373 	18150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	186105 	101742 	124985 	276000 	436457 	463817 	64173 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	70570 	762223 	310327 	8999 	76 	0 	0 	1 	4 	1324 	3537 	13759 	24904 	52974 	96981 	111317 	195135 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	852 	1068 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        43        34        57        68        70        22        55        38        41        24        45        28        28        40        46 
dram[1]:        53        39        48        49        61        74        24        43        30        26        30        30        32        28        41        51 
dram[2]:        48        43        40        48        59        67        37        40        33        33        24        37        28        33        45        48 
dram[3]:        50        48        39        52        63        72        36        43        29        26        35        34        31        39        46        48 
dram[4]:        44        48        35        49        67        71        26        31        23        38        27        41        28        30        48        55 
dram[5]:        54        44        57        53        62        68        56        29        36        39        27        35        28        39        48        46 
maximum service time to same row:
dram[0]:     14246     10744     11844     10676     10374      8814     11333     12300     13110     15071     18120     19198     13458     14446     12729      7318 
dram[1]:     10827      8970     11162     11335      9379     12434     11986     11542     13103     13251     10435     14374     13949     15362     12403      9660 
dram[2]:     11510     17075     10659     11148     14536     13232     17004     13743     14104     19715     13444     14610     11512     14877     11240     11076 
dram[3]:     10895     11641     11120     11337     12473     11350     16896      9368     13391     19854     14072     20658     13478     11294     11286     12727 
dram[4]:      7257     14281     11906     11369     12426      7013     11529     13246     11934     12959     14764     20156     13943     14472     11237     12547 
dram[5]:     20613     11044     11776     11032     10974     12097     14246     11490     12865     12582     14654     11856     13896     13919     11124      7991 
average row accesses per activate:
dram[0]:  2.087476  2.075346  2.097543  2.072771  2.025878  2.061453  1.971684  1.976011  2.032449  2.049195  2.065810  2.087556  2.038522  2.033303  2.055274  2.068249 
dram[1]:  2.100073  2.085164  2.118790  2.043396  2.070843  2.022457  1.980467  1.932450  2.005969  1.992440  2.063055  2.038482  2.017364  2.015148  2.117408  2.056932 
dram[2]:  2.048780  2.109171  2.101124  2.091946  2.046610  2.008373  2.002875  1.993608  2.016222  2.031817  2.074894  2.086885  2.049320  2.038076  2.072119  2.082257 
dram[3]:  2.094471  2.066008  2.031742  2.101424  2.010827  2.038073  1.938886  2.001150  2.031525  2.001175  2.052147  2.046956  2.006543  2.029820  2.042964  2.084465 
dram[4]:  2.064272  2.064864  2.070717  2.106294  2.033637  2.028485  1.983302  1.971026  2.035696  1.974679  2.043396  2.061762  2.027116  2.033966  2.088351  2.088366 
dram[5]:  2.091765  2.040749  2.105793  2.056739  2.083381  2.027910  1.979685  1.918030  2.062759  2.001520  2.052148  2.046919  2.058500  2.019581  2.110073  2.057886 
average row locality = 949842/465302 = 2.041345
average row locality_1 = 421100/230999 = 1.822952
average row locality_2 = 528742/234303 = 2.256659
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6041      6028      5910      5862      6756      6730      7153      6759      7763      7598      7426      7187      6319      6260      5918      5758 
dram[1]:      5984      5803      5869      5886      6674      6683      6932      6945      7562      7528      7260      7200      6035      6126      5740      5781 
dram[2]:      5969      5911      5864      5899      6616      6674      6947      6928      7595      7614      7365      7284      6099      6202      5771      5776 
dram[3]:      5780      5924      5796      5788      6721      6638      7017      6893      7544      7662      7389      7122      6079      6078      5866      5682 
dram[4]:      6079      5972      5996      5855      6875      6717      7056      6864      7760      7532      7511      7246      6364      5994      5924      5823 
dram[5]:      5997      5936      5850      5833      6803      6773      6951      6990      7694      7570      7393      7279      6164      6080      5759      5775 
total reads: 628384
bank skew: 7763/5682 = 1.37
chip skew: 105568/103979 = 1.02
number of total write accesses:
dram[0]:      2693      2676      2713      2740      3969      3971      3431      3455      4263      4232      4314      4472      2836      2837      2597      2606 
dram[1]:      2683      2644      2746      2731      3937      3854      3410      3411      4201      4068      4355      4242      2795      2787      2592      2601 
dram[2]:      2683      2667      2738      2724      4010      3880      3502      3365      4337      4264      4354      4221      2793      2737      2590      2603 
dram[3]:      2667      2652      2717      2769      4051      3854      3389      3549      4249      4261      4417      4343      2814      2703      2598      2610 
dram[4]:      2657      2655      2730      2745      4068      3965      3515      3476      4273      4166      4402      4271      2831      2689      2609      2614 
dram[5]:      2665      2678      2729      2758      4066      3908      3476      3446      4237      4281      4452      4413      2809      2687      2599      2615 
total reads: 321458
bank skew: 4472/2590 = 1.73
chip skew: 53819/53057 = 1.01
average mf latency per bank:
dram[0]:        631       641       644       648      1135      1163      1500      1581       681       672       658       671       647       647       643       656
dram[1]:        616       681       624       679      1121      1306      1518      1642       664       705       658       705       648       684       631       683
dram[2]:        625       657       637       671      1143      1278      1519      1615       671       691       654       685       647       860       643       681
dram[3]:        642       660       648       664      1159      1297      1567      1605       677       695       667       694       656       676       653       676
dram[4]:        633       655       645       664      1133      1296      1524      1625       670       706       657       688       649       678       646       676
dram[5]:        634       666       635       670      1146      1307      1524      1621       671       709       666       708       650       687       646       685
maximum mf latency per bank:
dram[0]:       1607      1413      1360      1487      1592      1633      1554      1603      1460      1486      1655      1599      1735      1545      1421      1577
dram[1]:       1396      1389      1378      1433      1687      1659      1505      1563      1604      1462      1366      1450      1428      1627      1592      1382
dram[2]:       1572      1463      1487      1491      1544      1715      1479      1705      1455      1507      1533      1548      1457      1640      1385      1751
dram[3]:       1650      1441      1487      1467      1715      1563      1710      1451      1577      1521      1588      1505      1699      1458      1646      1606
dram[4]:       2038      1661      1539      1718      1676      1676      1480      1651      1539      1495      1523      1592      1564      1622      1593      1622
dram[5]:       1692      1739      1558      1546      1736      1603      1633      1407      1519      1888      1520      1743      1682      1468      1361      1552
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1317127 n_nop=868718 n_act=77772 n_pre=77756 n_req=143350 n_req_1=0 n_req_2=143350 n_req_3=0 n_rd=210936 n_write=81945 bw_util=0.3964 bw_util_1=0 bw_util_2=0.3964 bw_util_3=0 blp=5.163004 blp_1= -nan blp_2= 4.557675 blp_3= -nan
 n_activity=1186707 dram_eff=0.4399 dram_eff_1=0 dram_eff_2=0.4399 dram_eff_3=0
bk0: 12082a 1020196i bk1: 12056a 1019149i bk2: 11820a 1016420i bk3: 11724a 1012159i bk4: 13512a 920402i bk5: 13460a 912320i bk6: 14306a 920870i bk7: 13518a 914440i bk8: 15526a 887969i bk9: 15196a 890455i bk10: 14852a 881813i bk11: 14374a 869908i bk12: 12638a 973993i bk13: 12520a 976636i bk14: 11836a 989224i bk15: 11516a 994531i 
bw_dist = 0.000	0.396	0.000	0.505	0.099
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.43256
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1317127 n_nop=873983 n_act=77113 n_pre=77097 n_req=141380 n_req_1=0 n_req_2=141380 n_req_3=0 n_rd=208016 n_write=80918 bw_util=0.3911 bw_util_1=0 bw_util_2=0.3911 bw_util_3=0 blp=5.062634 blp_1= -nan blp_2= 4.477771 blp_3= -nan
 n_activity=1187741 dram_eff=0.4337 dram_eff_1=0 dram_eff_2=0.4337 dram_eff_3=0
bk0: 11968a 1026031i bk1: 11606a 1024201i bk2: 11738a 1020379i bk3: 11772a 1009588i bk4: 13348a 930695i bk5: 13366a 922956i bk6: 13864a 933277i bk7: 13890a 913995i bk8: 15124a 897972i bk9: 15056a 897150i bk10: 14520a 889008i bk11: 14400a 885988i bk12: 12070a 982513i bk13: 12252a 982788i bk14: 11480a 1007601i bk15: 11562a 998095i 
bw_dist = 0.000	0.391	0.000	0.511	0.098
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.21533
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1317127 n_nop=872528 n_act=77042 n_pre=77026 n_req=142133 n_req_1=0 n_req_2=142133 n_req_3=0 n_rd=209028 n_write=81503 bw_util=0.393 bw_util_1=0 bw_util_2=0.393 bw_util_3=0 blp=5.093709 blp_1= -nan blp_2= 4.497184 blp_3= -nan
 n_activity=1185878 dram_eff=0.4365 dram_eff_1=0 dram_eff_2=0.4365 dram_eff_3=0
bk0: 11938a 1020802i bk1: 11822a 1018790i bk2: 11728a 1019409i bk3: 11798a 1011525i bk4: 13232a 922871i bk5: 13348a 919520i bk6: 13894a 925693i bk7: 13856a 922073i bk8: 15190a 890436i bk9: 15228a 885789i bk10: 14730a 885969i bk11: 14568a 890216i bk12: 12198a 985797i bk13: 12404a 983250i bk14: 11542a 999049i bk15: 11552a 1000394i 
bw_dist = 0.000	0.393	0.000	0.507	0.100
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.30729
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1317127 n_nop=872340 n_act=77532 n_pre=77516 n_req=141661 n_req_1=0 n_req_2=141661 n_req_3=0 n_rd=207958 n_write=81781 bw_util=0.3915 bw_util_1=0 bw_util_2=0.3915 bw_util_3=0 blp=5.094165 blp_1= -nan blp_2= 4.503711 blp_3= -nan
 n_activity=1187955 dram_eff=0.4341 dram_eff_1=0 dram_eff_2=0.4341 dram_eff_3=0
bk0: 11560a 1031095i bk1: 11848a 1023620i bk2: 11592a 1018349i bk3: 11576a 1012509i bk4: 13442a 916220i bk5: 13276a 919589i bk6: 14034a 927681i bk7: 13786a 913007i bk8: 15088a 899157i bk9: 15324a 885225i bk10: 14778a 880927i bk11: 14244a 882902i bk12: 12158a 982939i bk13: 12156a 992198i bk14: 11732a 996990i bk15: 11364a 997500i 
bw_dist = 0.000	0.391	0.000	0.510	0.098
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.25114
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1317127 n_nop=868066 n_act=78112 n_pre=78096 n_req=143355 n_req_1=0 n_req_2=143355 n_req_3=0 n_rd=211136 n_write=81717 bw_util=0.3965 bw_util_1=0 bw_util_2=0.3965 bw_util_3=0 blp=5.138659 blp_1= -nan blp_2= 4.542624 blp_3= -nan
 n_activity=1190872 dram_eff=0.4385 dram_eff_1=0 dram_eff_2=0.4385 dram_eff_3=0
bk0: 12158a 1020543i bk1: 11944a 1015693i bk2: 11992a 1010555i bk3: 11710a 1015842i bk4: 13750a 913989i bk5: 13434a 913442i bk6: 14112a 917959i bk7: 13728a 914330i bk8: 15520a 892221i bk9: 15064a 890585i bk10: 15022a 876871i bk11: 14492a 877150i bk12: 12728a 969912i bk13: 11988a 987809i bk14: 11848a 994071i bk15: 11646a 994984i 
bw_dist = 0.000	0.396	0.000	0.508	0.096
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.41152
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1317127 n_nop=870082 n_act=77732 n_pre=77716 n_req=142797 n_req_1=0 n_req_2=142797 n_req_3=0 n_rd=209694 n_write=81903 bw_util=0.3946 bw_util_1=0 bw_util_2=0.3946 bw_util_3=0 blp=5.115361 blp_1= -nan blp_2= 4.518787 blp_3= -nan
 n_activity=1192225 dram_eff=0.4359 dram_eff_1=0 dram_eff_2=0.4359 dram_eff_3=0
bk0: 11994a 1028840i bk1: 11872a 1018089i bk2: 11700a 1018448i bk3: 11666a 1013799i bk4: 13606a 916877i bk5: 13546a 914255i bk6: 13902a 924498i bk7: 13980a 907720i bk8: 15388a 894168i bk9: 15140a 883793i bk10: 14786a 873379i bk11: 14558a 871993i bk12: 12328a 978697i bk13: 12160a 989110i bk14: 11518a 1001414i bk15: 11550a 998483i 
bw_dist = 0.000	0.395	0.000	0.511	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.3378

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136691, Miss = 53286, Miss_rate = 0.390, Pending_hits = 3773, Reservation_fails = 10081
L2_cache_bank[1]: Access = 136379, Miss = 52182, Miss_rate = 0.383, Pending_hits = 4032, Reservation_fails = 9753
L2_cache_bank[2]: Access = 136195, Miss = 52056, Miss_rate = 0.382, Pending_hits = 3856, Reservation_fails = 8121
L2_cache_bank[3]: Access = 138816, Miss = 51953, Miss_rate = 0.374, Pending_hits = 3860, Reservation_fails = 10585
L2_cache_bank[4]: Access = 136478, Miss = 52226, Miss_rate = 0.383, Pending_hits = 3893, Reservation_fails = 10848
L2_cache_bank[5]: Access = 140842, Miss = 52288, Miss_rate = 0.371, Pending_hits = 3886, Reservation_fails = 11337
L2_cache_bank[6]: Access = 137215, Miss = 52192, Miss_rate = 0.380, Pending_hits = 3940, Reservation_fails = 11356
L2_cache_bank[7]: Access = 138466, Miss = 51787, Miss_rate = 0.374, Pending_hits = 3807, Reservation_fails = 12329
L2_cache_bank[8]: Access = 137062, Miss = 53565, Miss_rate = 0.391, Pending_hits = 3934, Reservation_fails = 9900
L2_cache_bank[9]: Access = 138409, Miss = 52004, Miss_rate = 0.376, Pending_hits = 3943, Reservation_fails = 8564
L2_cache_bank[10]: Access = 137040, Miss = 52611, Miss_rate = 0.384, Pending_hits = 4023, Reservation_fails = 10296
L2_cache_bank[11]: Access = 139658, Miss = 52236, Miss_rate = 0.374, Pending_hits = 3850, Reservation_fails = 10514
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136691, Miss = 53286 (0.39), PendingHit = 3773 (0.0276)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136379, Miss = 52182 (0.383), PendingHit = 4032 (0.0296)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136195, Miss = 52056 (0.382), PendingHit = 3856 (0.0283)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 138816, Miss = 51953 (0.374), PendingHit = 3860 (0.0278)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136478, Miss = 52226 (0.383), PendingHit = 3893 (0.0285)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 140842, Miss = 52288 (0.371), PendingHit = 3886 (0.0276)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 137215, Miss = 52192 (0.38), PendingHit = 3940 (0.0287)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 138466, Miss = 51787 (0.374), PendingHit = 3807 (0.0275)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 137062, Miss = 53565 (0.391), PendingHit = 3934 (0.0287)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 138409, Miss = 52004 (0.376), PendingHit = 3943 (0.0285)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 137040, Miss = 52611 (0.384), PendingHit = 4023 (0.0294)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 139658, Miss = 52236 (0.374), PendingHit = 3850 (0.0276)
L2 Cache Total Miss Rate = 0.380
Stream 1: L2 Cache Miss Rate = 0.290
Stream 2: L2 Cache Miss Rate = 0.500
Stream 1: Accesses  = 940748
Stream 1: Misses  = 272459
Stream 2: Accesses  = 712503
Stream 2: Misses  = 355927
Stream 1+2: Accesses  = 1653251
Stream 1+2: Misses  = 628386
Total Accesses  = 1653251
MPKI-CORES
CORE_L2MPKI_0	22.382
CORE_L2MPKI_1	21.345
CORE_L2MPKI_2	23.128
CORE_L2MPKI_3	23.188
CORE_L2MPKI_4	21.351
CORE_L2MPKI_5	24.163
CORE_L2MPKI_6	21.796
CORE_L2MPKI_7	22.264
CORE_L2MPKI_8	23.603
CORE_L2MPKI_9	22.236
CORE_L2MPKI_10	22.715
CORE_L2MPKI_11	24.096
CORE_L2MPKI_12	22.676
CORE_L2MPKI_13	21.055
CORE_L2MPKI_14	23.204
CORE_L2MPKI_15	1.055
CORE_L2MPKI_16	1.315
CORE_L2MPKI_17	1.076
CORE_L2MPKI_18	1.321
CORE_L2MPKI_19	1.122
CORE_L2MPKI_20	1.342
CORE_L2MPKI_21	0.907
CORE_L2MPKI_22	1.438
CORE_L2MPKI_23	1.158
CORE_L2MPKI_24	1.254
CORE_L2MPKI_25	0.980
CORE_L2MPKI_26	1.735
CORE_L2MPKI_27	1.264
CORE_L2MPKI_28	1.317
CORE_L2MPKI_29	1.330
Avg_MPKI_Stream1= 22.614
Avg_MPKI_Stream2= 1.241
MISSES-CORES
CORE_MISSES_0	19341
CORE_MISSES_1	17562
CORE_MISSES_2	18267
CORE_MISSES_3	17803
CORE_MISSES_4	17912
CORE_MISSES_5	18477
CORE_MISSES_6	17487
CORE_MISSES_7	18869
CORE_MISSES_8	18476
CORE_MISSES_9	17310
CORE_MISSES_10	17988
CORE_MISSES_11	18279
CORE_MISSES_12	17836
CORE_MISSES_13	18851
CORE_MISSES_14	18001
CORE_MISSES_15	23033
CORE_MISSES_16	25543
CORE_MISSES_17	25542
CORE_MISSES_18	24995
CORE_MISSES_19	23241
CORE_MISSES_20	24999
CORE_MISSES_21	19700
CORE_MISSES_22	25285
CORE_MISSES_23	24520
CORE_MISSES_24	21563
CORE_MISSES_25	19645
CORE_MISSES_26	27898
CORE_MISSES_27	24500
CORE_MISSES_28	21328
CORE_MISSES_29	24135
L2_MISSES = 628386
L2_total_cache_accesses = 1653251
L2_total_cache_misses = 628386
L2_total_cache_miss_rate = 0.3801
L2_total_cache_pending_hits = 46797
L2_total_cache_reservation_fails = 123684
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 703647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25699
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 422934
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 81879
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 273644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20910
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 205382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 36638
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 751
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 185
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5070
L2_cache_data_port_util = 0.288
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6265876
icnt_total_pkts_simt_to_mem=2528772
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =      12.0939
gpu_ipc_2 =     291.3810
gpu_tot_sim_cycle_stream_1 = 997803
gpu_tot_sim_cycle_stream_2 = 997816
gpu_sim_insn_1 = 12067284
gpu_sim_insn_2 = 290744576
gpu_sim_cycle = 997824
gpu_sim_insn = 302811860
gpu_ipc =     303.4722
gpu_tot_sim_cycle = 997824
gpu_tot_sim_insn = 302811860
gpu_tot_ipc =     303.4722
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3464904
gpu_stall_icnt2sh    = 7218226
gpu_total_sim_rate=315429

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7841426
	L1I_total_cache_misses = 18672
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15494
L1D_cache:
	L1D_cache_core[0]: Access = 88503, Miss = 71127, Miss_rate = 0.804, Pending_hits = 5709, Reservation_fails = 829424
	L1D_cache_core[1]: Access = 75560, Miss = 60457, Miss_rate = 0.800, Pending_hits = 4888, Reservation_fails = 768172
	L1D_cache_core[2]: Access = 74160, Miss = 59485, Miss_rate = 0.802, Pending_hits = 4714, Reservation_fails = 764379
	L1D_cache_core[3]: Access = 76268, Miss = 60805, Miss_rate = 0.797, Pending_hits = 4726, Reservation_fails = 770743
	L1D_cache_core[4]: Access = 79596, Miss = 63580, Miss_rate = 0.799, Pending_hits = 5207, Reservation_fails = 769723
	L1D_cache_core[5]: Access = 74264, Miss = 59424, Miss_rate = 0.800, Pending_hits = 4730, Reservation_fails = 760242
	L1D_cache_core[6]: Access = 79271, Miss = 62927, Miss_rate = 0.794, Pending_hits = 5037, Reservation_fails = 765438
	L1D_cache_core[7]: Access = 83189, Miss = 66921, Miss_rate = 0.804, Pending_hits = 5241, Reservation_fails = 802292
	L1D_cache_core[8]: Access = 75055, Miss = 60306, Miss_rate = 0.803, Pending_hits = 4871, Reservation_fails = 762551
	L1D_cache_core[9]: Access = 74613, Miss = 59805, Miss_rate = 0.802, Pending_hits = 4742, Reservation_fails = 761792
	L1D_cache_core[10]: Access = 74891, Miss = 59847, Miss_rate = 0.799, Pending_hits = 4894, Reservation_fails = 760602
	L1D_cache_core[11]: Access = 74088, Miss = 59259, Miss_rate = 0.800, Pending_hits = 4679, Reservation_fails = 760520
	L1D_cache_core[12]: Access = 77176, Miss = 62013, Miss_rate = 0.804, Pending_hits = 4822, Reservation_fails = 778992
	L1D_cache_core[13]: Access = 88736, Miss = 71184, Miss_rate = 0.802, Pending_hits = 5486, Reservation_fails = 830865
	L1D_cache_core[14]: Access = 76159, Miss = 60713, Miss_rate = 0.797, Pending_hits = 4834, Reservation_fails = 761191
	L1D_cache_core[15]: Access = 72950, Miss = 53012, Miss_rate = 0.727, Pending_hits = 6438, Reservation_fails = 225879
	L1D_cache_core[16]: Access = 67200, Miss = 47860, Miss_rate = 0.712, Pending_hits = 6099, Reservation_fails = 177196
	L1D_cache_core[17]: Access = 79650, Miss = 56351, Miss_rate = 0.707, Pending_hits = 7237, Reservation_fails = 289559
	L1D_cache_core[18]: Access = 67600, Miss = 47116, Miss_rate = 0.697, Pending_hits = 6492, Reservation_fails = 179653
	L1D_cache_core[19]: Access = 72500, Miss = 51659, Miss_rate = 0.713, Pending_hits = 6449, Reservation_fails = 210296
	L1D_cache_core[20]: Access = 64500, Miss = 45746, Miss_rate = 0.709, Pending_hits = 5964, Reservation_fails = 160056
	L1D_cache_core[21]: Access = 73700, Miss = 52344, Miss_rate = 0.710, Pending_hits = 6623, Reservation_fails = 231266
	L1D_cache_core[22]: Access = 62650, Miss = 43620, Miss_rate = 0.696, Pending_hits = 6051, Reservation_fails = 162903
	L1D_cache_core[23]: Access = 72000, Miss = 51574, Miss_rate = 0.716, Pending_hits = 6499, Reservation_fails = 229058
	L1D_cache_core[24]: Access = 60650, Miss = 42848, Miss_rate = 0.706, Pending_hits = 5987, Reservation_fails = 136985
	L1D_cache_core[25]: Access = 68450, Miss = 48071, Miss_rate = 0.702, Pending_hits = 6499, Reservation_fails = 190533
	L1D_cache_core[26]: Access = 57000, Miss = 40028, Miss_rate = 0.702, Pending_hits = 5659, Reservation_fails = 97353
	L1D_cache_core[27]: Access = 66400, Miss = 47091, Miss_rate = 0.709, Pending_hits = 6268, Reservation_fails = 185432
	L1D_cache_core[28]: Access = 54650, Miss = 38793, Miss_rate = 0.710, Pending_hits = 5357, Reservation_fails = 121750
	L1D_cache_core[29]: Access = 65300, Miss = 45475, Miss_rate = 0.696, Pending_hits = 6632, Reservation_fails = 155066
	L1D_total_cache_accesses = 2176729
	L1D_total_cache_misses = 1649441
	L1D_total_cache_miss_rate = 0.7578
	L1D_total_cache_pending_hits = 168834
	L1D_total_cache_reservation_fails = 14399911
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 554058
	L1C_total_cache_misses = 960
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 6872
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 355519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 168671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1152603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12362735
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 553098
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 6872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 496838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2037176
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7822754
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15494
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2731, 2191, 2618, 2639, 2307, 2195, 2190, 2138, 2261, 2137, 2639, 2077, 2282, 2058, 2174, 2596, 2226, 1974, 2618, 2431, 2181, 2040, 2175, 2476, 1731, 1586, 1733, 2007, 1718, 2063, 1689, 1546, 1199, 1567, 1175, 1098, 1177, 1075, 1110, 1109, 1135, 1103, 1148, 1567, 1109, 1109, 1108, 1128, 
gpgpu_n_tot_thrd_icount = 471447616
gpgpu_n_tot_w_icount = 14732738
gpgpu_n_stall_shd_mem = 15854665
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1152603
gpgpu_n_mem_write_global = 499936
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 7909778
gpgpu_n_store_insn = 4377345
gpgpu_n_shmem_insn = 54199840
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11571991
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 6872
gpgpu_stall_shd_mem[c_mem][bk_conf] = 6872
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15847793
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25443888	W0_Idle:5650585	W0_Scoreboard:10092469	W1:587886	W2:164113	W3:1185491	W4:1686644	W5:132178	W6:423027	W7:28259	W8:11379	W9:5240	W10:34406	W11:1380	W12:389083	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:13047	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:1096992	W32:8781594
Warp Occupancy Distribution:
Stall:20641317	W0_Idle:2943742	W0_Scoreboard:2333433	W1:187886	W2:164113	W3:168499	W4:138484	W5:100098	W6:54107	W7:28259	W8:11379	W9:5240	W10:2326	W11:1380	W12:1363	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:160730
Warp Occupancy Distribution:
Stall:4802571	W0_Idle:2706843	W0_Scoreboard:7759036	W1:400000	W2:0	W3:1016992	W4:1548160	W5:32080	W6:368920	W7:0	W8:0	W9:0	W10:32080	W11:0	W12:387720	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:1600	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1096992	W32:8620864
warp_utilization0: 0.263466
warp_utilization1: 0.045221
warp_utilization2: 0.469364
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9220824 {8:1152603,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32005824 {40:334826,72:60034,136:105076,}
traffic_breakdown_coretomem[INST_ACC_R] = 8040 {8:1005,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 156694440 {136:1152165,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3999488 {8:499936,}
traffic_breakdown_memtocore[INST_ACC_R] = 136680 {136:1005,}
maxmrqlatency = 1007 
maxdqlatency = 0 
maxmflatency = 2038 
averagemflatency = 494 
averagemflatency_1 = 499 
averagemflatency_2= 487 
averagemrqlatency_2 = 40 
max_icnt2mem_latency = 1402 
max_icnt2sh_latency = 997823 
mrq_lat_table:359850 	16873 	19133 	47002 	139032 	153790 	136675 	66312 	10791 	384 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	165507 	784101 	684373 	18150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	186105 	101742 	124985 	276000 	436457 	463817 	64173 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	70570 	762223 	310327 	8999 	76 	0 	0 	1 	4 	1324 	3537 	13759 	24904 	52974 	96981 	111317 	195135 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	852 	1068 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        43        34        57        68        70        22        55        38        41        24        45        28        28        40        46 
dram[1]:        53        39        48        49        61        74        24        43        30        26        30        30        32        28        41        51 
dram[2]:        48        43        40        48        59        67        37        40        33        33        24        37        28        33        45        48 
dram[3]:        50        48        39        52        63        72        36        43        29        26        35        34        31        39        46        48 
dram[4]:        44        48        35        49        67        71        26        31        23        38        27        41        28        30        48        55 
dram[5]:        54        44        57        53        62        68        56        29        36        39        27        35        28        39        48        46 
maximum service time to same row:
dram[0]:     14246     10744     11844     10676     10374      8814     11333     12300     13110     15071     18120     19198     13458     14446     12729      7318 
dram[1]:     10827      8970     11162     11335      9379     12434     11986     11542     13103     13251     10435     14374     13949     15362     12403      9660 
dram[2]:     11510     17075     10659     11148     14536     13232     17004     13743     14104     19715     13444     14610     11512     14877     11240     11076 
dram[3]:     10895     11641     11120     11337     12473     11350     16896      9368     13391     19854     14072     20658     13478     11294     11286     12727 
dram[4]:      7257     14281     11906     11369     12426      7013     11529     13246     11934     12959     14764     20156     13943     14472     11237     12547 
dram[5]:     20613     11044     11776     11032     10974     12097     14246     11490     12865     12582     14654     11856     13896     13919     11124      7991 
average row accesses per activate:
dram[0]:  2.087476  2.075346  2.097543  2.072771  2.025878  2.061453  1.971684  1.976011  2.032449  2.049195  2.065810  2.087556  2.038522  2.033303  2.055274  2.068249 
dram[1]:  2.100073  2.085164  2.118790  2.043396  2.070843  2.022457  1.980467  1.932450  2.005969  1.992440  2.063055  2.038482  2.017364  2.015148  2.117408  2.056932 
dram[2]:  2.048780  2.109171  2.101124  2.091946  2.046610  2.008373  2.002875  1.993608  2.016222  2.031817  2.074894  2.086885  2.049320  2.038076  2.072119  2.082257 
dram[3]:  2.094471  2.066008  2.031742  2.101424  2.010827  2.038073  1.938886  2.001150  2.031525  2.001175  2.052147  2.046956  2.006543  2.029820  2.042964  2.084465 
dram[4]:  2.064272  2.064864  2.070717  2.106294  2.033637  2.028485  1.983302  1.971026  2.035696  1.974679  2.043396  2.061762  2.027116  2.033966  2.088351  2.088366 
dram[5]:  2.091765  2.040749  2.105793  2.056739  2.083381  2.027910  1.979685  1.918030  2.062759  2.001520  2.052148  2.046919  2.058500  2.019581  2.110073  2.057886 
average row locality = 949842/465302 = 2.041345
average row locality_1 = 421100/230999 = 1.822952
average row locality_2 = 528742/234303 = 2.256659
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6041      6028      5910      5862      6756      6730      7153      6759      7763      7598      7426      7187      6319      6260      5918      5758 
dram[1]:      5984      5803      5869      5886      6674      6683      6932      6945      7562      7528      7260      7200      6035      6126      5740      5781 
dram[2]:      5969      5911      5864      5899      6616      6674      6947      6928      7595      7614      7365      7284      6099      6202      5771      5776 
dram[3]:      5780      5924      5796      5788      6721      6638      7017      6893      7544      7662      7389      7122      6079      6078      5866      5682 
dram[4]:      6079      5972      5996      5855      6875      6717      7056      6864      7760      7532      7511      7246      6364      5994      5924      5823 
dram[5]:      5997      5936      5850      5833      6803      6773      6951      6990      7694      7570      7393      7279      6164      6080      5759      5775 
total reads: 628384
bank skew: 7763/5682 = 1.37
chip skew: 105568/103979 = 1.02
number of total write accesses:
dram[0]:      2693      2676      2713      2740      3969      3971      3431      3455      4263      4232      4314      4472      2836      2837      2597      2606 
dram[1]:      2683      2644      2746      2731      3937      3854      3410      3411      4201      4068      4355      4242      2795      2787      2592      2601 
dram[2]:      2683      2667      2738      2724      4010      3880      3502      3365      4337      4264      4354      4221      2793      2737      2590      2603 
dram[3]:      2667      2652      2717      2769      4051      3854      3389      3549      4249      4261      4417      4343      2814      2703      2598      2610 
dram[4]:      2657      2655      2730      2745      4068      3965      3515      3476      4273      4166      4402      4271      2831      2689      2609      2614 
dram[5]:      2665      2678      2729      2758      4066      3908      3476      3446      4237      4281      4452      4413      2809      2687      2599      2615 
total reads: 321458
bank skew: 4472/2590 = 1.73
chip skew: 53819/53057 = 1.01
average mf latency per bank:
dram[0]:        631       641       644       648      1135      1163      1500      1581       681       672       658       671       647       647       643       656
dram[1]:        616       681       624       679      1121      1306      1518      1642       664       705       658       705       648       684       631       683
dram[2]:        625       657       637       671      1143      1278      1519      1615       671       691       654       685       647       860       643       681
dram[3]:        642       660       648       664      1159      1297      1567      1605       677       695       667       694       656       676       653       676
dram[4]:        633       655       645       664      1133      1296      1524      1625       670       706       657       688       649       678       646       676
dram[5]:        634       666       635       670      1146      1307      1524      1621       671       709       666       708       650       687       646       685
maximum mf latency per bank:
dram[0]:       1607      1413      1360      1487      1592      1633      1554      1603      1460      1486      1655      1599      1735      1545      1421      1577
dram[1]:       1396      1389      1378      1433      1687      1659      1505      1563      1604      1462      1366      1450      1428      1627      1592      1382
dram[2]:       1572      1463      1487      1491      1544      1715      1479      1705      1455      1507      1533      1548      1457      1640      1385      1751
dram[3]:       1650      1441      1487      1467      1715      1563      1710      1451      1577      1521      1588      1505      1699      1458      1646      1606
dram[4]:       2038      1661      1539      1718      1676      1676      1480      1651      1539      1495      1523      1592      1564      1622      1593      1622
dram[5]:       1692      1739      1558      1546      1736      1603      1633      1407      1519      1888      1520      1743      1682      1468      1361      1552
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1317127 n_nop=868718 n_act=77772 n_pre=77756 n_req=143350 n_req_1=0 n_req_2=143350 n_req_3=0 n_rd=210936 n_write=81945 bw_util=0.3964 bw_util_1=0 bw_util_2=0.3964 bw_util_3=0 blp=5.163004 blp_1= -nan blp_2= 4.557675 blp_3= -nan
 n_activity=1186707 dram_eff=0.4399 dram_eff_1=0 dram_eff_2=0.4399 dram_eff_3=0
bk0: 12082a 1020196i bk1: 12056a 1019149i bk2: 11820a 1016420i bk3: 11724a 1012159i bk4: 13512a 920402i bk5: 13460a 912320i bk6: 14306a 920870i bk7: 13518a 914440i bk8: 15526a 887969i bk9: 15196a 890455i bk10: 14852a 881813i bk11: 14374a 869908i bk12: 12638a 973993i bk13: 12520a 976636i bk14: 11836a 989224i bk15: 11516a 994531i 
bw_dist = 0.000	0.396	0.000	0.505	0.099
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.43256
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1317127 n_nop=873983 n_act=77113 n_pre=77097 n_req=141380 n_req_1=0 n_req_2=141380 n_req_3=0 n_rd=208016 n_write=80918 bw_util=0.3911 bw_util_1=0 bw_util_2=0.3911 bw_util_3=0 blp=5.062634 blp_1= -nan blp_2= 4.477771 blp_3= -nan
 n_activity=1187741 dram_eff=0.4337 dram_eff_1=0 dram_eff_2=0.4337 dram_eff_3=0
bk0: 11968a 1026031i bk1: 11606a 1024201i bk2: 11738a 1020379i bk3: 11772a 1009588i bk4: 13348a 930695i bk5: 13366a 922956i bk6: 13864a 933277i bk7: 13890a 913995i bk8: 15124a 897972i bk9: 15056a 897150i bk10: 14520a 889008i bk11: 14400a 885988i bk12: 12070a 982513i bk13: 12252a 982788i bk14: 11480a 1007601i bk15: 11562a 998095i 
bw_dist = 0.000	0.391	0.000	0.511	0.098
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.21533
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1317127 n_nop=872528 n_act=77042 n_pre=77026 n_req=142133 n_req_1=0 n_req_2=142133 n_req_3=0 n_rd=209028 n_write=81503 bw_util=0.393 bw_util_1=0 bw_util_2=0.393 bw_util_3=0 blp=5.093709 blp_1= -nan blp_2= 4.497184 blp_3= -nan
 n_activity=1185878 dram_eff=0.4365 dram_eff_1=0 dram_eff_2=0.4365 dram_eff_3=0
bk0: 11938a 1020802i bk1: 11822a 1018790i bk2: 11728a 1019409i bk3: 11798a 1011525i bk4: 13232a 922871i bk5: 13348a 919520i bk6: 13894a 925693i bk7: 13856a 922073i bk8: 15190a 890436i bk9: 15228a 885789i bk10: 14730a 885969i bk11: 14568a 890216i bk12: 12198a 985797i bk13: 12404a 983250i bk14: 11542a 999049i bk15: 11552a 1000394i 
bw_dist = 0.000	0.393	0.000	0.507	0.100
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.30729
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1317127 n_nop=872340 n_act=77532 n_pre=77516 n_req=141661 n_req_1=0 n_req_2=141661 n_req_3=0 n_rd=207958 n_write=81781 bw_util=0.3915 bw_util_1=0 bw_util_2=0.3915 bw_util_3=0 blp=5.094165 blp_1= -nan blp_2= 4.503711 blp_3= -nan
 n_activity=1187955 dram_eff=0.4341 dram_eff_1=0 dram_eff_2=0.4341 dram_eff_3=0
bk0: 11560a 1031095i bk1: 11848a 1023620i bk2: 11592a 1018349i bk3: 11576a 1012509i bk4: 13442a 916220i bk5: 13276a 919589i bk6: 14034a 927681i bk7: 13786a 913007i bk8: 15088a 899157i bk9: 15324a 885225i bk10: 14778a 880927i bk11: 14244a 882902i bk12: 12158a 982939i bk13: 12156a 992198i bk14: 11732a 996990i bk15: 11364a 997500i 
bw_dist = 0.000	0.391	0.000	0.510	0.098
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.25114
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1317127 n_nop=868066 n_act=78112 n_pre=78096 n_req=143355 n_req_1=0 n_req_2=143355 n_req_3=0 n_rd=211136 n_write=81717 bw_util=0.3965 bw_util_1=0 bw_util_2=0.3965 bw_util_3=0 blp=5.138659 blp_1= -nan blp_2= 4.542624 blp_3= -nan
 n_activity=1190872 dram_eff=0.4385 dram_eff_1=0 dram_eff_2=0.4385 dram_eff_3=0
bk0: 12158a 1020543i bk1: 11944a 1015693i bk2: 11992a 1010555i bk3: 11710a 1015842i bk4: 13750a 913989i bk5: 13434a 913442i bk6: 14112a 917959i bk7: 13728a 914330i bk8: 15520a 892221i bk9: 15064a 890585i bk10: 15022a 876871i bk11: 14492a 877150i bk12: 12728a 969912i bk13: 11988a 987809i bk14: 11848a 994071i bk15: 11646a 994984i 
bw_dist = 0.000	0.396	0.000	0.508	0.096
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.41152
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1317127 n_nop=870082 n_act=77732 n_pre=77716 n_req=142797 n_req_1=0 n_req_2=142797 n_req_3=0 n_rd=209694 n_write=81903 bw_util=0.3946 bw_util_1=0 bw_util_2=0.3946 bw_util_3=0 blp=5.115361 blp_1= -nan blp_2= 4.518787 blp_3= -nan
 n_activity=1192225 dram_eff=0.4359 dram_eff_1=0 dram_eff_2=0.4359 dram_eff_3=0
bk0: 11994a 1028840i bk1: 11872a 1018089i bk2: 11700a 1018448i bk3: 11666a 1013799i bk4: 13606a 916877i bk5: 13546a 914255i bk6: 13902a 924498i bk7: 13980a 907720i bk8: 15388a 894168i bk9: 15140a 883793i bk10: 14786a 873379i bk11: 14558a 871993i bk12: 12328a 978697i bk13: 12160a 989110i bk14: 11518a 1001414i bk15: 11550a 998483i 
bw_dist = 0.000	0.395	0.000	0.511	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.3378

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136691, Miss = 53286, Miss_rate = 0.390, Pending_hits = 3773, Reservation_fails = 10081
L2_cache_bank[1]: Access = 136379, Miss = 52182, Miss_rate = 0.383, Pending_hits = 4032, Reservation_fails = 9753
L2_cache_bank[2]: Access = 136195, Miss = 52056, Miss_rate = 0.382, Pending_hits = 3856, Reservation_fails = 8121
L2_cache_bank[3]: Access = 138816, Miss = 51953, Miss_rate = 0.374, Pending_hits = 3860, Reservation_fails = 10585
L2_cache_bank[4]: Access = 136478, Miss = 52226, Miss_rate = 0.383, Pending_hits = 3893, Reservation_fails = 10848
L2_cache_bank[5]: Access = 140842, Miss = 52288, Miss_rate = 0.371, Pending_hits = 3886, Reservation_fails = 11337
L2_cache_bank[6]: Access = 137215, Miss = 52192, Miss_rate = 0.380, Pending_hits = 3940, Reservation_fails = 11356
L2_cache_bank[7]: Access = 138466, Miss = 51787, Miss_rate = 0.374, Pending_hits = 3807, Reservation_fails = 12329
L2_cache_bank[8]: Access = 137062, Miss = 53565, Miss_rate = 0.391, Pending_hits = 3934, Reservation_fails = 9900
L2_cache_bank[9]: Access = 138409, Miss = 52004, Miss_rate = 0.376, Pending_hits = 3943, Reservation_fails = 8564
L2_cache_bank[10]: Access = 137040, Miss = 52611, Miss_rate = 0.384, Pending_hits = 4023, Reservation_fails = 10296
L2_cache_bank[11]: Access = 139658, Miss = 52236, Miss_rate = 0.374, Pending_hits = 3850, Reservation_fails = 10514
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136691, Miss = 53286 (0.39), PendingHit = 3773 (0.0276)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136379, Miss = 52182 (0.383), PendingHit = 4032 (0.0296)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136195, Miss = 52056 (0.382), PendingHit = 3856 (0.0283)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 138816, Miss = 51953 (0.374), PendingHit = 3860 (0.0278)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 136478, Miss = 52226 (0.383), PendingHit = 3893 (0.0285)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 140842, Miss = 52288 (0.371), PendingHit = 3886 (0.0276)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 137215, Miss = 52192 (0.38), PendingHit = 3940 (0.0287)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 138466, Miss = 51787 (0.374), PendingHit = 3807 (0.0275)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 137062, Miss = 53565 (0.391), PendingHit = 3934 (0.0287)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 138409, Miss = 52004 (0.376), PendingHit = 3943 (0.0285)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 137040, Miss = 52611 (0.384), PendingHit = 4023 (0.0294)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 139658, Miss = 52236 (0.374), PendingHit = 3850 (0.0276)
L2 Cache Total Miss Rate = 0.380
Stream 1: L2 Cache Miss Rate = 0.290
Stream 2: L2 Cache Miss Rate = 0.500
Stream 1: Accesses  = 940748
Stream 1: Misses  = 272459
Stream 2: Accesses  = 712503
Stream 2: Misses  = 355927
Stream 1+2: Accesses  = 1653251
Stream 1+2: Misses  = 628386
Total Accesses  = 1653251
MPKI-CORES
CORE_L2MPKI_0	22.382
CORE_L2MPKI_1	21.345
CORE_L2MPKI_2	23.128
CORE_L2MPKI_3	23.188
CORE_L2MPKI_4	21.351
CORE_L2MPKI_5	24.163
CORE_L2MPKI_6	21.796
CORE_L2MPKI_7	22.264
CORE_L2MPKI_8	23.603
CORE_L2MPKI_9	22.236
CORE_L2MPKI_10	22.715
CORE_L2MPKI_11	24.096
CORE_L2MPKI_12	22.676
CORE_L2MPKI_13	21.055
CORE_L2MPKI_14	23.204
CORE_L2MPKI_15	1.055
CORE_L2MPKI_16	1.315
CORE_L2MPKI_17	1.076
CORE_L2MPKI_18	1.321
CORE_L2MPKI_19	1.122
CORE_L2MPKI_20	1.342
CORE_L2MPKI_21	0.907
CORE_L2MPKI_22	1.438
CORE_L2MPKI_23	1.158
CORE_L2MPKI_24	1.254
CORE_L2MPKI_25	0.980
CORE_L2MPKI_26	1.735
CORE_L2MPKI_27	1.264
CORE_L2MPKI_28	1.317
CORE_L2MPKI_29	1.330
Avg_MPKI_Stream1= 22.614
Avg_MPKI_Stream2= 1.241
MISSES-CORES
CORE_MISSES_0	19341
CORE_MISSES_1	17562
CORE_MISSES_2	18267
CORE_MISSES_3	17803
CORE_MISSES_4	17912
CORE_MISSES_5	18477
CORE_MISSES_6	17487
CORE_MISSES_7	18869
CORE_MISSES_8	18476
CORE_MISSES_9	17310
CORE_MISSES_10	17988
CORE_MISSES_11	18279
CORE_MISSES_12	17836
CORE_MISSES_13	18851
CORE_MISSES_14	18001
CORE_MISSES_15	23033
CORE_MISSES_16	25543
CORE_MISSES_17	25542
CORE_MISSES_18	24995
CORE_MISSES_19	23241
CORE_MISSES_20	24999
CORE_MISSES_21	19700
CORE_MISSES_22	25285
CORE_MISSES_23	24520
CORE_MISSES_24	21563
CORE_MISSES_25	19645
CORE_MISSES_26	27898
CORE_MISSES_27	24500
CORE_MISSES_28	21328
CORE_MISSES_29	24135
L2_MISSES = 628386
L2_total_cache_accesses = 1653251
L2_total_cache_misses = 628386
L2_total_cache_miss_rate = 0.3801
L2_total_cache_pending_hits = 46797
L2_total_cache_reservation_fails = 123684
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 703647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25699
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 422934
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 81879
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 273644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20910
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 205382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 36638
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 751
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 185
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5070
L2_cache_data_port_util = 0.288
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6265876
icnt_total_pkts_simt_to_mem=2528772
