---
layout: project
type: project
image: images/project-cover/large/cpu32-banner.png
title:  Design and Synthesis of CPUs [WIP]
id: cpu32
permalink: projects/cpu32
# All dates must be YYYY-MM-DD format!
date: "2018-03-25"
labels:
  - Verilog
  - Virtuoso
summary: A integrated circuit layout of a simple 32 bit CPU implemented in Verilog 
---

WIP