Arbiter PUF on Nexys A7
ðŸ”‘ Introduction

A Physically Unclonable Function (PUF) is a hardware primitive that turns tiny, random manufacturing variations in silicon into a unique digital â€œfingerprint.â€ Unlike traditional secret keys that can be stored or copied, a PUF generates secrets on demand, making it attractive for hardware security, authentication, and anti-counterfeiting.

This project implements an Arbiter PUF on the Digilent Nexys A7 (Artix-7) FPGA. The design demonstrates how delay-based circuits can generate stable yet unique challenge-response pairs (CRPs), suitable for applications such as key generation and device identification.

ðŸš€ Why Use a PUF?

Unclonable: No two chips â€” even from the same wafer â€” will produce the same responses.

Lightweight: Minimal hardware overhead compared to secure NVM or cryptographic accelerators.

On-demand: Keys are never permanently stored; they are created when needed.

ðŸ–¥ï¸ Project Overview

Board: Nexys A7-100T (Artix-7 FPGA)

Core RTL: Arbiter PUF with configurable number of stages

Interface: UART for challenge-response collection

Tooling: Python scripts for data capture + metrics evaluation

The Arbiter PUF is built from a chain of multiplexers. Two racing signals travel through slightly different paths, and an arbiter latch decides which one arrived first, producing a single response bit. Repeating this process with many challenges creates a CRP dataset unique to each device.

ðŸ“‚ Repository Layout
hw/         â†’ Top module and XDC constraints
rtl/        â†’ Arbiter PUF core + support logic (UART, LFSR)
sim/        â†’ Testbenches and delay line simulation
scripts/    â†’ Python for CRP collection + metric analysis
docs/       â†’ (Add results, plots, or board photos here)

âš™ï¸ Prerequisites

Vivado 2023.2 (or similar version)

Python 3.8+ with pyserial, numpy, matplotlib

ðŸ› ï¸ Build & Run
1. Synthesize in Vivado

Create project â†’ add rtl/*.v and hw/top.v.

Apply constraints from hw/nexys_a7_example.xdc.

Set top.v as top module.

Run synthesis â†’ implementation â†’ bitstream.

Program the Nexys A7 board.

2. Collect Challenge-Response Pairs

Connect UART (115200 8N1) and run: **python3 scripts/collect_uart.py > chipA.csv
**
Repeat on another board (or after power cycling) to compare.
Evaluate Metrics p**ython3 scripts/puf_metrics.py chipA.csv chipB.csv
**
Outputs:

Uniqueness â€“ differences across chips (~50% expected)

Reliability â€“ stability across runs (>95% ideal)

Uniformity â€“ balance of 0s/1s (~50% expected)
Uniqueness (A vs B):   0.493
Reliability (A):       0.961
Uniformity (A):        0.502

ðŸ”’ Applications

Device authentication

Secure key generation

Anti-counterfeiting tags

Lightweight cryptographic building blocks
