
temperatura.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000068c0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  08006a60  08006a60  00007a60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e34  08006e34  000081d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006e34  08006e34  00007e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e3c  08006e3c  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e3c  08006e3c  00007e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e40  08006e40  00007e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08006e44  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000081d4  2**0
                  CONTENTS
 10 .bss          00000230  200001d4  200001d4  000081d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000404  20000404  000081d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a34e  00000000  00000000  00008204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001aed  00000000  00000000  00012552  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007b8  00000000  00000000  00014040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005d2  00000000  00000000  000147f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020bc4  00000000  00000000  00014dca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a93a  00000000  00000000  0003598e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c1f4e  00000000  00000000  000402c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00102216  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002ed0  00000000  00000000  0010225c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  0010512c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006a48 	.word	0x08006a48

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08006a48 	.word	0x08006a48

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <delay_us_dwt_init>:
// =================================================================================
// 1. DWT Delay Functions
// =================================================================================

// Initialize the DWT for microsecond delay function
void delay_us_dwt_init(void) {
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
    // Enable DWT
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000bbc:	4b08      	ldr	r3, [pc, #32]	@ (8000be0 <delay_us_dwt_init+0x28>)
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	4a07      	ldr	r2, [pc, #28]	@ (8000be0 <delay_us_dwt_init+0x28>)
 8000bc2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000bc6:	60d3      	str	r3, [r2, #12]
    // Enable cycle counter
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000bc8:	4b06      	ldr	r3, [pc, #24]	@ (8000be4 <delay_us_dwt_init+0x2c>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4a05      	ldr	r2, [pc, #20]	@ (8000be4 <delay_us_dwt_init+0x2c>)
 8000bce:	f043 0301 	orr.w	r3, r3, #1
 8000bd2:	6013      	str	r3, [r2, #0]
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	e000edf0 	.word	0xe000edf0
 8000be4:	e0001000 	.word	0xe0001000

08000be8 <delay_us_dwt>:

// Delay for the specified number of microseconds using DWT
void delay_us_dwt(uint32_t us) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
    // Calculate the number of cycles needed for the delay
    uint32_t delay_cycles = (HAL_RCC_GetHCLKFreq() / 1000000) * us;
 8000bf0:	f002 f9ac 	bl	8002f4c <HAL_RCC_GetHCLKFreq>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	4a0c      	ldr	r2, [pc, #48]	@ (8000c28 <delay_us_dwt+0x40>)
 8000bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8000bfc:	0c9a      	lsrs	r2, r3, #18
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	fb02 f303 	mul.w	r3, r2, r3
 8000c04:	60fb      	str	r3, [r7, #12]
    uint32_t start_cycle = DWT->CYCCNT;
 8000c06:	4b09      	ldr	r3, [pc, #36]	@ (8000c2c <delay_us_dwt+0x44>)
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	60bb      	str	r3, [r7, #8]

    // Wait until the required number of cycles has elapsed
    while ((DWT->CYCCNT - start_cycle) < delay_cycles);
 8000c0c:	bf00      	nop
 8000c0e:	4b07      	ldr	r3, [pc, #28]	@ (8000c2c <delay_us_dwt+0x44>)
 8000c10:	685a      	ldr	r2, [r3, #4]
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	1ad3      	subs	r3, r2, r3
 8000c16:	68fa      	ldr	r2, [r7, #12]
 8000c18:	429a      	cmp	r2, r3
 8000c1a:	d8f8      	bhi.n	8000c0e <delay_us_dwt+0x26>
}
 8000c1c:	bf00      	nop
 8000c1e:	bf00      	nop
 8000c20:	3710      	adds	r7, #16
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	431bde83 	.word	0x431bde83
 8000c2c:	e0001000 	.word	0xe0001000

08000c30 <Onewire_Pin_Init>:

/*
 * @brief Configures the 1-Wire pin mode using HAL functions.
 * @param Mode: GPIO_MODE_OUTPUT_OD for driving the bus, GPIO_MODE_INPUT for reading.
 */
void Onewire_Pin_Init(uint32_t Mode) {
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b088      	sub	sp, #32
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c38:	f107 030c 	add.w	r3, r7, #12
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
 8000c44:	60da      	str	r2, [r3, #12]
 8000c46:	611a      	str	r2, [r3, #16]

    // Pin parameters common to both modes
    GPIO_InitStruct.Pin = ONEWIRE_Pin;
 8000c48:	2302      	movs	r3, #2
 8000c4a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP; // Essential for 1-Wire communication
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c50:	2303      	movs	r3, #3
 8000c52:	61bb      	str	r3, [r7, #24]

    // Set the specific mode (Output Open-Drain or Input)
    GPIO_InitStruct.Mode = Mode;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	613b      	str	r3, [r7, #16]

    // Apply the configuration
    HAL_GPIO_Init(ONEWIRE_GPIO_Port, &GPIO_InitStruct);
 8000c58:	f107 030c 	add.w	r3, r7, #12
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c62:	f000 fdbb 	bl	80017dc <HAL_GPIO_Init>
}
 8000c66:	bf00      	nop
 8000c68:	3720      	adds	r7, #32
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <onewire_reset>:
// =================================================================================
// 3. 1-Wire Protocol Functions
// =================================================================================

// Initialize OneWire bus and check for sensor presence
uint8_t onewire_reset(void) {
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b082      	sub	sp, #8
 8000c72:	af00      	add	r7, sp, #0
    uint8_t sensor_present = 0;
 8000c74:	2300      	movs	r3, #0
 8000c76:	71fb      	strb	r3, [r7, #7]

    // 1. Configure as Output Open-Drain and drive low
    Onewire_Pin_Init(GPIO_MODE_OUTPUT_OD);
 8000c78:	2011      	movs	r0, #17
 8000c7a:	f7ff ffd9 	bl	8000c30 <Onewire_Pin_Init>
    HAL_GPIO_WritePin(ONEWIRE_GPIO_Port, ONEWIRE_Pin, GPIO_PIN_RESET);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2102      	movs	r1, #2
 8000c82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c86:	f000 ff4b 	bl	8001b20 <HAL_GPIO_WritePin>
    delay_us_dwt(480);  // Pull low for 480µs (Reset Pulse)
 8000c8a:	f44f 70f0 	mov.w	r0, #480	@ 0x1e0
 8000c8e:	f7ff ffab 	bl	8000be8 <delay_us_dwt>

    // 2. Switch to Input mode (release bus)
    Onewire_Pin_Init(GPIO_MODE_INPUT);
 8000c92:	2000      	movs	r0, #0
 8000c94:	f7ff ffcc 	bl	8000c30 <Onewire_Pin_Init>
    delay_us_dwt(60);   // Wait for sensor response (Presence Pulse)
 8000c98:	203c      	movs	r0, #60	@ 0x3c
 8000c9a:	f7ff ffa5 	bl	8000be8 <delay_us_dwt>

    // 3. Check for Presence Pulse (pin should be low)
    if (HAL_GPIO_ReadPin(ONEWIRE_GPIO_Port, ONEWIRE_Pin) == GPIO_PIN_RESET) {
 8000c9e:	2102      	movs	r1, #2
 8000ca0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ca4:	f000 ff24 	bl	8001af0 <HAL_GPIO_ReadPin>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d101      	bne.n	8000cb2 <onewire_reset+0x44>
        sensor_present = 1;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	71fb      	strb	r3, [r7, #7]
    }

    delay_us_dwt(480 - 60);  // Complete the reset sequence (Total time: 480µs + 60µs + 420µs)
 8000cb2:	f44f 70d2 	mov.w	r0, #420	@ 0x1a4
 8000cb6:	f7ff ff97 	bl	8000be8 <delay_us_dwt>

    return sensor_present;
 8000cba:	79fb      	ldrb	r3, [r7, #7]
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3708      	adds	r7, #8
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <onewire_Write>:

// Write a byte to the OneWire bus
void onewire_Write(uint8_t dato) {
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++) {
 8000cce:	2300      	movs	r3, #0
 8000cd0:	60fb      	str	r3, [r7, #12]
 8000cd2:	e02f      	b.n	8000d34 <onewire_Write+0x70>
        uint8_t bit = (dato >> i) & 0x01;
 8000cd4:	79fa      	ldrb	r2, [r7, #7]
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	fa42 f303 	asr.w	r3, r2, r3
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	f003 0301 	and.w	r3, r3, #1
 8000ce2:	72fb      	strb	r3, [r7, #11]

        // Pin must be Output Open-Drain for writing
        Onewire_Pin_Init(GPIO_MODE_OUTPUT_OD);
 8000ce4:	2011      	movs	r0, #17
 8000ce6:	f7ff ffa3 	bl	8000c30 <Onewire_Pin_Init>

        if (bit) {
 8000cea:	7afb      	ldrb	r3, [r7, #11]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d00f      	beq.n	8000d10 <onewire_Write+0x4c>
            // Write '1' time slot: pull low briefly (6µs), then release/wait
            HAL_GPIO_WritePin(ONEWIRE_GPIO_Port, ONEWIRE_Pin, GPIO_PIN_RESET);
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	2102      	movs	r1, #2
 8000cf4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cf8:	f000 ff12 	bl	8001b20 <HAL_GPIO_WritePin>
            delay_us_dwt(6);
 8000cfc:	2006      	movs	r0, #6
 8000cfe:	f7ff ff73 	bl	8000be8 <delay_us_dwt>

            Onewire_Pin_Init(GPIO_MODE_INPUT); // Release bus
 8000d02:	2000      	movs	r0, #0
 8000d04:	f7ff ff94 	bl	8000c30 <Onewire_Pin_Init>
            delay_us_dwt(64);                  // Complete the slot (70µs total)
 8000d08:	2040      	movs	r0, #64	@ 0x40
 8000d0a:	f7ff ff6d 	bl	8000be8 <delay_us_dwt>
 8000d0e:	e00e      	b.n	8000d2e <onewire_Write+0x6a>
        } else {
            // Write '0' time slot: pull low for longer (60µs), then release/wait
            HAL_GPIO_WritePin(ONEWIRE_GPIO_Port, ONEWIRE_Pin, GPIO_PIN_RESET);
 8000d10:	2200      	movs	r2, #0
 8000d12:	2102      	movs	r1, #2
 8000d14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d18:	f000 ff02 	bl	8001b20 <HAL_GPIO_WritePin>
            delay_us_dwt(60);
 8000d1c:	203c      	movs	r0, #60	@ 0x3c
 8000d1e:	f7ff ff63 	bl	8000be8 <delay_us_dwt>

            Onewire_Pin_Init(GPIO_MODE_INPUT); // Release bus
 8000d22:	2000      	movs	r0, #0
 8000d24:	f7ff ff84 	bl	8000c30 <Onewire_Pin_Init>
            delay_us_dwt(10);                  // Complete the slot (70µs total)
 8000d28:	200a      	movs	r0, #10
 8000d2a:	f7ff ff5d 	bl	8000be8 <delay_us_dwt>
    for (int i = 0; i < 8; i++) {
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	3301      	adds	r3, #1
 8000d32:	60fb      	str	r3, [r7, #12]
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	2b07      	cmp	r3, #7
 8000d38:	ddcc      	ble.n	8000cd4 <onewire_Write+0x10>
        }
    }
}
 8000d3a:	bf00      	nop
 8000d3c:	bf00      	nop
 8000d3e:	3710      	adds	r7, #16
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <onewire_Read>:

// Read a byte from the OneWire bus
uint8_t onewire_Read(void) {
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
    uint8_t read_byte = 0;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	71fb      	strb	r3, [r7, #7]

    for (int i = 0; i < 8; i++) {
 8000d4e:	2300      	movs	r3, #0
 8000d50:	603b      	str	r3, [r7, #0]
 8000d52:	e029      	b.n	8000da8 <onewire_Read+0x64>
        // Step 1: Start the read time slot (pull low for 6us)
        Onewire_Pin_Init(GPIO_MODE_OUTPUT_OD);
 8000d54:	2011      	movs	r0, #17
 8000d56:	f7ff ff6b 	bl	8000c30 <Onewire_Pin_Init>
        HAL_GPIO_WritePin(ONEWIRE_GPIO_Port, ONEWIRE_Pin, GPIO_PIN_RESET);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2102      	movs	r1, #2
 8000d5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d62:	f000 fedd 	bl	8001b20 <HAL_GPIO_WritePin>
        delay_us_dwt(6);
 8000d66:	2006      	movs	r0, #6
 8000d68:	f7ff ff3e 	bl	8000be8 <delay_us_dwt>

        // Step 2: Release bus (switch to Input) and sample the line 9us later
        Onewire_Pin_Init(GPIO_MODE_INPUT);
 8000d6c:	2000      	movs	r0, #0
 8000d6e:	f7ff ff5f 	bl	8000c30 <Onewire_Pin_Init>
        delay_us_dwt(9);
 8000d72:	2009      	movs	r0, #9
 8000d74:	f7ff ff38 	bl	8000be8 <delay_us_dwt>

        // Step 3: Read the bit state
        if (HAL_GPIO_ReadPin(ONEWIRE_GPIO_Port, ONEWIRE_Pin) == GPIO_PIN_SET) {
 8000d78:	2102      	movs	r1, #2
 8000d7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d7e:	f000 feb7 	bl	8001af0 <HAL_GPIO_ReadPin>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b01      	cmp	r3, #1
 8000d86:	d109      	bne.n	8000d9c <onewire_Read+0x58>
            read_byte |= (1 << i);
 8000d88:	2201      	movs	r2, #1
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d90:	b25a      	sxtb	r2, r3
 8000d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d96:	4313      	orrs	r3, r2
 8000d98:	b25b      	sxtb	r3, r3
 8000d9a:	71fb      	strb	r3, [r7, #7]
        }

        // Step 4: Wait for the rest of the time slot
        delay_us_dwt(55); // Remaining time for 70µs slot (70 - 6 - 9 = 55)
 8000d9c:	2037      	movs	r0, #55	@ 0x37
 8000d9e:	f7ff ff23 	bl	8000be8 <delay_us_dwt>
    for (int i = 0; i < 8; i++) {
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	3301      	adds	r3, #1
 8000da6:	603b      	str	r3, [r7, #0]
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	2b07      	cmp	r3, #7
 8000dac:	ddd2      	ble.n	8000d54 <onewire_Read+0x10>
    }

    return read_byte;
 8000dae:	79fb      	ldrb	r3, [r7, #7]
}
 8000db0:	4618      	mov	r0, r3
 8000db2:	3708      	adds	r7, #8
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}

08000db8 <DS18b20_temp>:
// =================================================================================
// 4. DS18B20 Application Function
// =================================================================================

// Read temperature from DS18B20 sensor
float DS18b20_temp(void) {
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
    uint8_t temp_lsb, temp_msb;
    int16_t raw_temp;

    // 1. Start Conversion
    if (!onewire_reset()) return -999.0f; // Check for presence
 8000dbe:	f7ff ff56 	bl	8000c6e <onewire_reset>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d102      	bne.n	8000dce <DS18b20_temp+0x16>
 8000dc8:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 8000e3c <DS18b20_temp+0x84>
 8000dcc:	e031      	b.n	8000e32 <DS18b20_temp+0x7a>
    onewire_Write(0xCC);  // Skip ROM command
 8000dce:	20cc      	movs	r0, #204	@ 0xcc
 8000dd0:	f7ff ff78 	bl	8000cc4 <onewire_Write>
    onewire_Write(0x44);  // Start temperature conversion
 8000dd4:	2044      	movs	r0, #68	@ 0x44
 8000dd6:	f7ff ff75 	bl	8000cc4 <onewire_Write>
    HAL_Delay(750);       // Wait for conversion (typical 750ms for 12-bit resolution)
 8000dda:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8000dde:	f000 fbc7 	bl	8001570 <HAL_Delay>

    // 2. Read Scratchpad
    if (!onewire_reset()) return -999.0f; // Check for presence again
 8000de2:	f7ff ff44 	bl	8000c6e <onewire_reset>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d102      	bne.n	8000df2 <DS18b20_temp+0x3a>
 8000dec:	eddf 7a13 	vldr	s15, [pc, #76]	@ 8000e3c <DS18b20_temp+0x84>
 8000df0:	e01f      	b.n	8000e32 <DS18b20_temp+0x7a>
    onewire_Write(0xCC);  // Skip ROM command
 8000df2:	20cc      	movs	r0, #204	@ 0xcc
 8000df4:	f7ff ff66 	bl	8000cc4 <onewire_Write>
    onewire_Write(0xBE);  // Read scratchpad command
 8000df8:	20be      	movs	r0, #190	@ 0xbe
 8000dfa:	f7ff ff63 	bl	8000cc4 <onewire_Write>

    temp_lsb = onewire_Read();
 8000dfe:	f7ff ffa1 	bl	8000d44 <onewire_Read>
 8000e02:	4603      	mov	r3, r0
 8000e04:	71fb      	strb	r3, [r7, #7]
    temp_msb = onewire_Read();
 8000e06:	f7ff ff9d 	bl	8000d44 <onewire_Read>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	71bb      	strb	r3, [r7, #6]

    // 3. Process data
    raw_temp = (temp_msb << 8) | temp_lsb;
 8000e0e:	79bb      	ldrb	r3, [r7, #6]
 8000e10:	b21b      	sxth	r3, r3
 8000e12:	021b      	lsls	r3, r3, #8
 8000e14:	b21a      	sxth	r2, r3
 8000e16:	79fb      	ldrb	r3, [r7, #7]
 8000e18:	b21b      	sxth	r3, r3
 8000e1a:	4313      	orrs	r3, r2
 8000e1c:	80bb      	strh	r3, [r7, #4]
    return (float)raw_temp / 16.0;
 8000e1e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e22:	ee07 3a90 	vmov	s15, r3
 8000e26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e2a:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8000e2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
}
 8000e32:	eeb0 0a67 	vmov.f32	s0, s15
 8000e36:	3708      	adds	r7, #8
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	c479c000 	.word	0xc479c000

08000e40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e44:	f000 fb2e 	bl	80014a4 <HAL_Init>

  /* USER CODE BEGIN Init */
  //removidas do code begin2
  delay_us_dwt_init();
 8000e48:	f7ff feb6 	bl	8000bb8 <delay_us_dwt_init>
  onewire_reset();
 8000e4c:	f7ff ff0f 	bl	8000c6e <onewire_reset>
  uartx_write_text(&huart2, "Initialization complete\r\n");
 8000e50:	4912      	ldr	r1, [pc, #72]	@ (8000e9c <main+0x5c>)
 8000e52:	4813      	ldr	r0, [pc, #76]	@ (8000ea0 <main+0x60>)
 8000e54:	f000 fae5 	bl	8001422 <uartx_write_text>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e58:	f000 f82a 	bl	8000eb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e5c:	f000 f8b6 	bl	8000fcc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000e60:	f000 f884 	bl	8000f6c <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  temperatura=DS18b20_temp();
 8000e64:	f7ff ffa8 	bl	8000db8 <DS18b20_temp>
 8000e68:	eef0 7a40 	vmov.f32	s15, s0
 8000e6c:	4b0d      	ldr	r3, [pc, #52]	@ (8000ea4 <main+0x64>)
 8000e6e:	edc3 7a00 	vstr	s15, [r3]
	  sprintf(texto,"%.2f\r\n",temperatura);
 8000e72:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea4 <main+0x64>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4618      	mov	r0, r3
 8000e78:	f7ff fb6e 	bl	8000558 <__aeabi_f2d>
 8000e7c:	4602      	mov	r2, r0
 8000e7e:	460b      	mov	r3, r1
 8000e80:	4909      	ldr	r1, [pc, #36]	@ (8000ea8 <main+0x68>)
 8000e82:	480a      	ldr	r0, [pc, #40]	@ (8000eac <main+0x6c>)
 8000e84:	f003 fcac 	bl	80047e0 <siprintf>
	  uartx_write_text(&huart2, texto);
 8000e88:	4908      	ldr	r1, [pc, #32]	@ (8000eac <main+0x6c>)
 8000e8a:	4805      	ldr	r0, [pc, #20]	@ (8000ea0 <main+0x60>)
 8000e8c:	f000 fac9 	bl	8001422 <uartx_write_text>
	  HAL_Delay(800);
 8000e90:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8000e94:	f000 fb6c 	bl	8001570 <HAL_Delay>
	  temperatura=DS18b20_temp();
 8000e98:	bf00      	nop
 8000e9a:	e7e3      	b.n	8000e64 <main+0x24>
 8000e9c:	08006a60 	.word	0x08006a60
 8000ea0:	20000228 	.word	0x20000228
 8000ea4:	200001f0 	.word	0x200001f0
 8000ea8:	08006a7c 	.word	0x08006a7c
 8000eac:	200001f4 	.word	0x200001f4

08000eb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b0a6      	sub	sp, #152	@ 0x98
 8000eb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eb6:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000eba:	2228      	movs	r2, #40	@ 0x28
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f003 fcf3 	bl	80048aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ec4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
 8000ecc:	605a      	str	r2, [r3, #4]
 8000ece:	609a      	str	r2, [r3, #8]
 8000ed0:	60da      	str	r2, [r3, #12]
 8000ed2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ed4:	1d3b      	adds	r3, r7, #4
 8000ed6:	2258      	movs	r2, #88	@ 0x58
 8000ed8:	2100      	movs	r1, #0
 8000eda:	4618      	mov	r0, r3
 8000edc:	f003 fce5 	bl	80048aa <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ee8:	2310      	movs	r3, #16
 8000eea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000eee:	2302      	movs	r3, #2
 8000ef0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ef4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ef8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000efc:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000f00:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000f04:	2300      	movs	r3, #0
 8000f06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f0a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f000 fe36 	bl	8001b80 <HAL_RCC_OscConfig>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000f1a:	f000 f8f5 	bl	8001108 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f1e:	230f      	movs	r3, #15
 8000f20:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f22:	2302      	movs	r3, #2
 8000f24:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f26:	2300      	movs	r3, #0
 8000f28:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f2e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f30:	2300      	movs	r3, #0
 8000f32:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000f34:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000f38:	2101      	movs	r1, #1
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f001 fe44 	bl	8002bc8 <HAL_RCC_ClockConfig>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000f46:	f000 f8df 	bl	8001108 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f52:	1d3b      	adds	r3, r7, #4
 8000f54:	4618      	mov	r0, r3
 8000f56:	f002 f849 	bl	8002fec <HAL_RCCEx_PeriphCLKConfig>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000f60:	f000 f8d2 	bl	8001108 <Error_Handler>
  }
}
 8000f64:	bf00      	nop
 8000f66:	3798      	adds	r7, #152	@ 0x98
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f70:	4b14      	ldr	r3, [pc, #80]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000f72:	4a15      	ldr	r2, [pc, #84]	@ (8000fc8 <MX_USART2_UART_Init+0x5c>)
 8000f74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000f76:	4b13      	ldr	r3, [pc, #76]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000f78:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000f7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f7e:	4b11      	ldr	r3, [pc, #68]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f84:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f90:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000f92:	220c      	movs	r2, #12
 8000f94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f96:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f9c:	4b09      	ldr	r3, [pc, #36]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fa2:	4b08      	ldr	r3, [pc, #32]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fa8:	4b06      	ldr	r3, [pc, #24]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fae:	4805      	ldr	r0, [pc, #20]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000fb0:	f002 fa38 	bl	8003424 <HAL_UART_Init>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000fba:	f000 f8a5 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000fbe:	bf00      	nop
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000228 	.word	0x20000228
 8000fc8:	40004400 	.word	0x40004400

08000fcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b08a      	sub	sp, #40	@ 0x28
 8000fd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd2:	f107 0314 	add.w	r3, r7, #20
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	605a      	str	r2, [r3, #4]
 8000fdc:	609a      	str	r2, [r3, #8]
 8000fde:	60da      	str	r2, [r3, #12]
 8000fe0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe2:	4b2f      	ldr	r3, [pc, #188]	@ (80010a0 <MX_GPIO_Init+0xd4>)
 8000fe4:	695b      	ldr	r3, [r3, #20]
 8000fe6:	4a2e      	ldr	r2, [pc, #184]	@ (80010a0 <MX_GPIO_Init+0xd4>)
 8000fe8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000fec:	6153      	str	r3, [r2, #20]
 8000fee:	4b2c      	ldr	r3, [pc, #176]	@ (80010a0 <MX_GPIO_Init+0xd4>)
 8000ff0:	695b      	ldr	r3, [r3, #20]
 8000ff2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000ff6:	613b      	str	r3, [r7, #16]
 8000ff8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ffa:	4b29      	ldr	r3, [pc, #164]	@ (80010a0 <MX_GPIO_Init+0xd4>)
 8000ffc:	695b      	ldr	r3, [r3, #20]
 8000ffe:	4a28      	ldr	r2, [pc, #160]	@ (80010a0 <MX_GPIO_Init+0xd4>)
 8001000:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001004:	6153      	str	r3, [r2, #20]
 8001006:	4b26      	ldr	r3, [pc, #152]	@ (80010a0 <MX_GPIO_Init+0xd4>)
 8001008:	695b      	ldr	r3, [r3, #20]
 800100a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800100e:	60fb      	str	r3, [r7, #12]
 8001010:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001012:	4b23      	ldr	r3, [pc, #140]	@ (80010a0 <MX_GPIO_Init+0xd4>)
 8001014:	695b      	ldr	r3, [r3, #20]
 8001016:	4a22      	ldr	r2, [pc, #136]	@ (80010a0 <MX_GPIO_Init+0xd4>)
 8001018:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800101c:	6153      	str	r3, [r2, #20]
 800101e:	4b20      	ldr	r3, [pc, #128]	@ (80010a0 <MX_GPIO_Init+0xd4>)
 8001020:	695b      	ldr	r3, [r3, #20]
 8001022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001026:	60bb      	str	r3, [r7, #8]
 8001028:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800102a:	4b1d      	ldr	r3, [pc, #116]	@ (80010a0 <MX_GPIO_Init+0xd4>)
 800102c:	695b      	ldr	r3, [r3, #20]
 800102e:	4a1c      	ldr	r2, [pc, #112]	@ (80010a0 <MX_GPIO_Init+0xd4>)
 8001030:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001034:	6153      	str	r3, [r2, #20]
 8001036:	4b1a      	ldr	r3, [pc, #104]	@ (80010a0 <MX_GPIO_Init+0xd4>)
 8001038:	695b      	ldr	r3, [r3, #20]
 800103a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800103e:	607b      	str	r3, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001042:	2200      	movs	r2, #0
 8001044:	2120      	movs	r1, #32
 8001046:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800104a:	f000 fd69 	bl	8001b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800104e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001052:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001054:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001058:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800105a:	2302      	movs	r3, #2
 800105c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800105e:	f107 0314 	add.w	r3, r7, #20
 8001062:	4619      	mov	r1, r3
 8001064:	480f      	ldr	r0, [pc, #60]	@ (80010a4 <MX_GPIO_Init+0xd8>)
 8001066:	f000 fbb9 	bl	80017dc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800106a:	2320      	movs	r3, #32
 800106c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106e:	2301      	movs	r3, #1
 8001070:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001076:	2300      	movs	r3, #0
 8001078:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800107a:	f107 0314 	add.w	r3, r7, #20
 800107e:	4619      	mov	r1, r3
 8001080:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001084:	f000 fbaa 	bl	80017dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001088:	2200      	movs	r2, #0
 800108a:	2101      	movs	r1, #1
 800108c:	2028      	movs	r0, #40	@ 0x28
 800108e:	f000 fb6e 	bl	800176e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001092:	2028      	movs	r0, #40	@ 0x28
 8001094:	f000 fb87 	bl	80017a6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001098:	bf00      	nop
 800109a:	3728      	adds	r7, #40	@ 0x28
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	40021000 	.word	0x40021000
 80010a4:	48000800 	.word	0x48000800

080010a8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_13){
 80010b2:	88fb      	ldrh	r3, [r7, #6]
 80010b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80010b8:	d119      	bne.n	80010ee <HAL_GPIO_EXTI_Callback+0x46>
	temperatura=DS18b20_temp();
 80010ba:	f7ff fe7d 	bl	8000db8 <DS18b20_temp>
 80010be:	eef0 7a40 	vmov.f32	s15, s0
 80010c2:	4b0d      	ldr	r3, [pc, #52]	@ (80010f8 <HAL_GPIO_EXTI_Callback+0x50>)
 80010c4:	edc3 7a00 	vstr	s15, [r3]
	sprintf(texto,"%.2f\r\n",temperatura);
 80010c8:	4b0b      	ldr	r3, [pc, #44]	@ (80010f8 <HAL_GPIO_EXTI_Callback+0x50>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff fa43 	bl	8000558 <__aeabi_f2d>
 80010d2:	4602      	mov	r2, r0
 80010d4:	460b      	mov	r3, r1
 80010d6:	4909      	ldr	r1, [pc, #36]	@ (80010fc <HAL_GPIO_EXTI_Callback+0x54>)
 80010d8:	4809      	ldr	r0, [pc, #36]	@ (8001100 <HAL_GPIO_EXTI_Callback+0x58>)
 80010da:	f003 fb81 	bl	80047e0 <siprintf>
	uartx_write_text(&huart2, texto);
 80010de:	4908      	ldr	r1, [pc, #32]	@ (8001100 <HAL_GPIO_EXTI_Callback+0x58>)
 80010e0:	4808      	ldr	r0, [pc, #32]	@ (8001104 <HAL_GPIO_EXTI_Callback+0x5c>)
 80010e2:	f000 f99e 	bl	8001422 <uartx_write_text>
	HAL_Delay(800);
 80010e6:	f44f 7048 	mov.w	r0, #800	@ 0x320
 80010ea:	f000 fa41 	bl	8001570 <HAL_Delay>
  }
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	200001f0 	.word	0x200001f0
 80010fc:	08006a7c 	.word	0x08006a7c
 8001100:	200001f4 	.word	0x200001f4
 8001104:	20000228 	.word	0x20000228

08001108 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800110c:	b672      	cpsid	i
}
 800110e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001110:	bf00      	nop
 8001112:	e7fd      	b.n	8001110 <Error_Handler+0x8>

08001114 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800111a:	4b0f      	ldr	r3, [pc, #60]	@ (8001158 <HAL_MspInit+0x44>)
 800111c:	699b      	ldr	r3, [r3, #24]
 800111e:	4a0e      	ldr	r2, [pc, #56]	@ (8001158 <HAL_MspInit+0x44>)
 8001120:	f043 0301 	orr.w	r3, r3, #1
 8001124:	6193      	str	r3, [r2, #24]
 8001126:	4b0c      	ldr	r3, [pc, #48]	@ (8001158 <HAL_MspInit+0x44>)
 8001128:	699b      	ldr	r3, [r3, #24]
 800112a:	f003 0301 	and.w	r3, r3, #1
 800112e:	607b      	str	r3, [r7, #4]
 8001130:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001132:	4b09      	ldr	r3, [pc, #36]	@ (8001158 <HAL_MspInit+0x44>)
 8001134:	69db      	ldr	r3, [r3, #28]
 8001136:	4a08      	ldr	r2, [pc, #32]	@ (8001158 <HAL_MspInit+0x44>)
 8001138:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800113c:	61d3      	str	r3, [r2, #28]
 800113e:	4b06      	ldr	r3, [pc, #24]	@ (8001158 <HAL_MspInit+0x44>)
 8001140:	69db      	ldr	r3, [r3, #28]
 8001142:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001146:	603b      	str	r3, [r7, #0]
 8001148:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
 800114a:	2006      	movs	r0, #6
 800114c:	f000 fb04 	bl	8001758 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001150:	bf00      	nop
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	40021000 	.word	0x40021000

0800115c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b08a      	sub	sp, #40	@ 0x28
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001164:	f107 0314 	add.w	r3, r7, #20
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]
 8001172:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a17      	ldr	r2, [pc, #92]	@ (80011d8 <HAL_UART_MspInit+0x7c>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d128      	bne.n	80011d0 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800117e:	4b17      	ldr	r3, [pc, #92]	@ (80011dc <HAL_UART_MspInit+0x80>)
 8001180:	69db      	ldr	r3, [r3, #28]
 8001182:	4a16      	ldr	r2, [pc, #88]	@ (80011dc <HAL_UART_MspInit+0x80>)
 8001184:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001188:	61d3      	str	r3, [r2, #28]
 800118a:	4b14      	ldr	r3, [pc, #80]	@ (80011dc <HAL_UART_MspInit+0x80>)
 800118c:	69db      	ldr	r3, [r3, #28]
 800118e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001192:	613b      	str	r3, [r7, #16]
 8001194:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001196:	4b11      	ldr	r3, [pc, #68]	@ (80011dc <HAL_UART_MspInit+0x80>)
 8001198:	695b      	ldr	r3, [r3, #20]
 800119a:	4a10      	ldr	r2, [pc, #64]	@ (80011dc <HAL_UART_MspInit+0x80>)
 800119c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011a0:	6153      	str	r3, [r2, #20]
 80011a2:	4b0e      	ldr	r3, [pc, #56]	@ (80011dc <HAL_UART_MspInit+0x80>)
 80011a4:	695b      	ldr	r3, [r3, #20]
 80011a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011aa:	60fb      	str	r3, [r7, #12]
 80011ac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80011ae:	230c      	movs	r3, #12
 80011b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b2:	2302      	movs	r3, #2
 80011b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b6:	2300      	movs	r3, #0
 80011b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011ba:	2303      	movs	r3, #3
 80011bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011be:	2307      	movs	r3, #7
 80011c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c2:	f107 0314 	add.w	r3, r7, #20
 80011c6:	4619      	mov	r1, r3
 80011c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011cc:	f000 fb06 	bl	80017dc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80011d0:	bf00      	nop
 80011d2:	3728      	adds	r7, #40	@ 0x28
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	40004400 	.word	0x40004400
 80011dc:	40021000 	.word	0x40021000

080011e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <NMI_Handler+0x4>

080011e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011ec:	bf00      	nop
 80011ee:	e7fd      	b.n	80011ec <HardFault_Handler+0x4>

080011f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011f4:	bf00      	nop
 80011f6:	e7fd      	b.n	80011f4 <MemManage_Handler+0x4>

080011f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011fc:	bf00      	nop
 80011fe:	e7fd      	b.n	80011fc <BusFault_Handler+0x4>

08001200 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001204:	bf00      	nop
 8001206:	e7fd      	b.n	8001204 <UsageFault_Handler+0x4>

08001208 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr

08001216 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001216:	b480      	push	{r7}
 8001218:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800121a:	bf00      	nop
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr

08001232 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001232:	b580      	push	{r7, lr}
 8001234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001236:	f000 f97b 	bl	8001530 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800123a:	bf00      	nop
 800123c:	bd80      	pop	{r7, pc}

0800123e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800123e:	b580      	push	{r7, lr}
 8001240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001242:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001246:	f000 fc83 	bl	8001b50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}

0800124e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800124e:	b480      	push	{r7}
 8001250:	af00      	add	r7, sp, #0
  return 1;
 8001252:	2301      	movs	r3, #1
}
 8001254:	4618      	mov	r0, r3
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr

0800125e <_kill>:

int _kill(int pid, int sig)
{
 800125e:	b580      	push	{r7, lr}
 8001260:	b082      	sub	sp, #8
 8001262:	af00      	add	r7, sp, #0
 8001264:	6078      	str	r0, [r7, #4]
 8001266:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001268:	f003 fb72 	bl	8004950 <__errno>
 800126c:	4603      	mov	r3, r0
 800126e:	2216      	movs	r2, #22
 8001270:	601a      	str	r2, [r3, #0]
  return -1;
 8001272:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <_exit>:

void _exit (int status)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001286:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f7ff ffe7 	bl	800125e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <_exit+0x12>

08001294 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b086      	sub	sp, #24
 8001298:	af00      	add	r7, sp, #0
 800129a:	60f8      	str	r0, [r7, #12]
 800129c:	60b9      	str	r1, [r7, #8]
 800129e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]
 80012a4:	e00a      	b.n	80012bc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012a6:	f3af 8000 	nop.w
 80012aa:	4601      	mov	r1, r0
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	1c5a      	adds	r2, r3, #1
 80012b0:	60ba      	str	r2, [r7, #8]
 80012b2:	b2ca      	uxtb	r2, r1
 80012b4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	3301      	adds	r3, #1
 80012ba:	617b      	str	r3, [r7, #20]
 80012bc:	697a      	ldr	r2, [r7, #20]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	dbf0      	blt.n	80012a6 <_read+0x12>
  }

  return len;
 80012c4:	687b      	ldr	r3, [r7, #4]
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3718      	adds	r7, #24
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}

080012ce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b086      	sub	sp, #24
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	60f8      	str	r0, [r7, #12]
 80012d6:	60b9      	str	r1, [r7, #8]
 80012d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012da:	2300      	movs	r3, #0
 80012dc:	617b      	str	r3, [r7, #20]
 80012de:	e009      	b.n	80012f4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	1c5a      	adds	r2, r3, #1
 80012e4:	60ba      	str	r2, [r7, #8]
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	4618      	mov	r0, r3
 80012ea:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	3301      	adds	r3, #1
 80012f2:	617b      	str	r3, [r7, #20]
 80012f4:	697a      	ldr	r2, [r7, #20]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	dbf1      	blt.n	80012e0 <_write+0x12>
  }
  return len;
 80012fc:	687b      	ldr	r3, [r7, #4]
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3718      	adds	r7, #24
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}

08001306 <_close>:

int _close(int file)
{
 8001306:	b480      	push	{r7}
 8001308:	b083      	sub	sp, #12
 800130a:	af00      	add	r7, sp, #0
 800130c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800130e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001312:	4618      	mov	r0, r3
 8001314:	370c      	adds	r7, #12
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr

0800131e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800131e:	b480      	push	{r7}
 8001320:	b083      	sub	sp, #12
 8001322:	af00      	add	r7, sp, #0
 8001324:	6078      	str	r0, [r7, #4]
 8001326:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800132e:	605a      	str	r2, [r3, #4]
  return 0;
 8001330:	2300      	movs	r3, #0
}
 8001332:	4618      	mov	r0, r3
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr

0800133e <_isatty>:

int _isatty(int file)
{
 800133e:	b480      	push	{r7}
 8001340:	b083      	sub	sp, #12
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001346:	2301      	movs	r3, #1
}
 8001348:	4618      	mov	r0, r3
 800134a:	370c      	adds	r7, #12
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr

08001354 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001354:	b480      	push	{r7}
 8001356:	b085      	sub	sp, #20
 8001358:	af00      	add	r7, sp, #0
 800135a:	60f8      	str	r0, [r7, #12]
 800135c:	60b9      	str	r1, [r7, #8]
 800135e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001360:	2300      	movs	r3, #0
}
 8001362:	4618      	mov	r0, r3
 8001364:	3714      	adds	r7, #20
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
	...

08001370 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b086      	sub	sp, #24
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001378:	4a14      	ldr	r2, [pc, #80]	@ (80013cc <_sbrk+0x5c>)
 800137a:	4b15      	ldr	r3, [pc, #84]	@ (80013d0 <_sbrk+0x60>)
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001384:	4b13      	ldr	r3, [pc, #76]	@ (80013d4 <_sbrk+0x64>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d102      	bne.n	8001392 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800138c:	4b11      	ldr	r3, [pc, #68]	@ (80013d4 <_sbrk+0x64>)
 800138e:	4a12      	ldr	r2, [pc, #72]	@ (80013d8 <_sbrk+0x68>)
 8001390:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001392:	4b10      	ldr	r3, [pc, #64]	@ (80013d4 <_sbrk+0x64>)
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4413      	add	r3, r2
 800139a:	693a      	ldr	r2, [r7, #16]
 800139c:	429a      	cmp	r2, r3
 800139e:	d207      	bcs.n	80013b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013a0:	f003 fad6 	bl	8004950 <__errno>
 80013a4:	4603      	mov	r3, r0
 80013a6:	220c      	movs	r2, #12
 80013a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013ae:	e009      	b.n	80013c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013b0:	4b08      	ldr	r3, [pc, #32]	@ (80013d4 <_sbrk+0x64>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013b6:	4b07      	ldr	r3, [pc, #28]	@ (80013d4 <_sbrk+0x64>)
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4413      	add	r3, r2
 80013be:	4a05      	ldr	r2, [pc, #20]	@ (80013d4 <_sbrk+0x64>)
 80013c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013c2:	68fb      	ldr	r3, [r7, #12]
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3718      	adds	r7, #24
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	20010000 	.word	0x20010000
 80013d0:	00000400 	.word	0x00000400
 80013d4:	200002b0 	.word	0x200002b0
 80013d8:	20000408 	.word	0x20000408

080013dc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013e0:	4b06      	ldr	r3, [pc, #24]	@ (80013fc <SystemInit+0x20>)
 80013e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013e6:	4a05      	ldr	r2, [pc, #20]	@ (80013fc <SystemInit+0x20>)
 80013e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013f0:	bf00      	nop
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	e000ed00 	.word	0xe000ed00

08001400 <uartx_write>:

#include "uart.h"


void uartx_write(UART_HandleTypeDef *huart,uint8_t ch)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	460b      	mov	r3, r1
 800140a:	70fb      	strb	r3, [r7, #3]
HAL_UART_Transmit(huart, &ch, 1, 0xffff);
 800140c:	1cf9      	adds	r1, r7, #3
 800140e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001412:	2201      	movs	r2, #1
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f002 f853 	bl	80034c0 <HAL_UART_Transmit>

}
 800141a:	bf00      	nop
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <uartx_write_text>:

void uartx_write_text(UART_HandleTypeDef *huart, char *info)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	b082      	sub	sp, #8
 8001426:	af00      	add	r7, sp, #0
 8001428:	6078      	str	r0, [r7, #4]
 800142a:	6039      	str	r1, [r7, #0]

while(*info)  uartx_write(huart,*info++);
 800142c:	e007      	b.n	800143e <uartx_write_text+0x1c>
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	1c5a      	adds	r2, r3, #1
 8001432:	603a      	str	r2, [r7, #0]
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	4619      	mov	r1, r3
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f7ff ffe1 	bl	8001400 <uartx_write>
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1f3      	bne.n	800142e <uartx_write_text+0xc>

}
 8001446:	bf00      	nop
 8001448:	bf00      	nop
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001450:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001488 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001454:	f7ff ffc2 	bl	80013dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001458:	480c      	ldr	r0, [pc, #48]	@ (800148c <LoopForever+0x6>)
  ldr r1, =_edata
 800145a:	490d      	ldr	r1, [pc, #52]	@ (8001490 <LoopForever+0xa>)
  ldr r2, =_sidata
 800145c:	4a0d      	ldr	r2, [pc, #52]	@ (8001494 <LoopForever+0xe>)
  movs r3, #0
 800145e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001460:	e002      	b.n	8001468 <LoopCopyDataInit>

08001462 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001462:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001464:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001466:	3304      	adds	r3, #4

08001468 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001468:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800146a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800146c:	d3f9      	bcc.n	8001462 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800146e:	4a0a      	ldr	r2, [pc, #40]	@ (8001498 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001470:	4c0a      	ldr	r4, [pc, #40]	@ (800149c <LoopForever+0x16>)
  movs r3, #0
 8001472:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001474:	e001      	b.n	800147a <LoopFillZerobss>

08001476 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001476:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001478:	3204      	adds	r2, #4

0800147a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800147a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800147c:	d3fb      	bcc.n	8001476 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800147e:	f003 fa6d 	bl	800495c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001482:	f7ff fcdd 	bl	8000e40 <main>

08001486 <LoopForever>:

LoopForever:
    b LoopForever
 8001486:	e7fe      	b.n	8001486 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001488:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800148c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001490:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001494:	08006e44 	.word	0x08006e44
  ldr r2, =_sbss
 8001498:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800149c:	20000404 	.word	0x20000404

080014a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80014a0:	e7fe      	b.n	80014a0 <ADC1_2_IRQHandler>
	...

080014a4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014a8:	4b08      	ldr	r3, [pc, #32]	@ (80014cc <HAL_Init+0x28>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a07      	ldr	r2, [pc, #28]	@ (80014cc <HAL_Init+0x28>)
 80014ae:	f043 0310 	orr.w	r3, r3, #16
 80014b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014b4:	2003      	movs	r0, #3
 80014b6:	f000 f94f 	bl	8001758 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014ba:	2000      	movs	r0, #0
 80014bc:	f000 f808 	bl	80014d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014c0:	f7ff fe28 	bl	8001114 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014c4:	2300      	movs	r3, #0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40022000 	.word	0x40022000

080014d0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014d8:	4b12      	ldr	r3, [pc, #72]	@ (8001524 <HAL_InitTick+0x54>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	4b12      	ldr	r3, [pc, #72]	@ (8001528 <HAL_InitTick+0x58>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	4619      	mov	r1, r3
 80014e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80014ee:	4618      	mov	r0, r3
 80014f0:	f000 f967 	bl	80017c2 <HAL_SYSTICK_Config>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e00e      	b.n	800151c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2b0f      	cmp	r3, #15
 8001502:	d80a      	bhi.n	800151a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001504:	2200      	movs	r2, #0
 8001506:	6879      	ldr	r1, [r7, #4]
 8001508:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800150c:	f000 f92f 	bl	800176e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001510:	4a06      	ldr	r2, [pc, #24]	@ (800152c <HAL_InitTick+0x5c>)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001516:	2300      	movs	r3, #0
 8001518:	e000      	b.n	800151c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
}
 800151c:	4618      	mov	r0, r3
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	20000000 	.word	0x20000000
 8001528:	20000008 	.word	0x20000008
 800152c:	20000004 	.word	0x20000004

08001530 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001534:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <HAL_IncTick+0x20>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	461a      	mov	r2, r3
 800153a:	4b06      	ldr	r3, [pc, #24]	@ (8001554 <HAL_IncTick+0x24>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4413      	add	r3, r2
 8001540:	4a04      	ldr	r2, [pc, #16]	@ (8001554 <HAL_IncTick+0x24>)
 8001542:	6013      	str	r3, [r2, #0]
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	20000008 	.word	0x20000008
 8001554:	200002b4 	.word	0x200002b4

08001558 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  return uwTick;  
 800155c:	4b03      	ldr	r3, [pc, #12]	@ (800156c <HAL_GetTick+0x14>)
 800155e:	681b      	ldr	r3, [r3, #0]
}
 8001560:	4618      	mov	r0, r3
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	200002b4 	.word	0x200002b4

08001570 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001578:	f7ff ffee 	bl	8001558 <HAL_GetTick>
 800157c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001588:	d005      	beq.n	8001596 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800158a:	4b0a      	ldr	r3, [pc, #40]	@ (80015b4 <HAL_Delay+0x44>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	461a      	mov	r2, r3
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	4413      	add	r3, r2
 8001594:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001596:	bf00      	nop
 8001598:	f7ff ffde 	bl	8001558 <HAL_GetTick>
 800159c:	4602      	mov	r2, r0
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	68fa      	ldr	r2, [r7, #12]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d8f7      	bhi.n	8001598 <HAL_Delay+0x28>
  {
  }
}
 80015a8:	bf00      	nop
 80015aa:	bf00      	nop
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20000008 	.word	0x20000008

080015b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b085      	sub	sp, #20
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	f003 0307 	and.w	r3, r3, #7
 80015c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015c8:	4b0c      	ldr	r3, [pc, #48]	@ (80015fc <__NVIC_SetPriorityGrouping+0x44>)
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ce:	68ba      	ldr	r2, [r7, #8]
 80015d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015d4:	4013      	ands	r3, r2
 80015d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015ea:	4a04      	ldr	r2, [pc, #16]	@ (80015fc <__NVIC_SetPriorityGrouping+0x44>)
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	60d3      	str	r3, [r2, #12]
}
 80015f0:	bf00      	nop
 80015f2:	3714      	adds	r7, #20
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr
 80015fc:	e000ed00 	.word	0xe000ed00

08001600 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001604:	4b04      	ldr	r3, [pc, #16]	@ (8001618 <__NVIC_GetPriorityGrouping+0x18>)
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	0a1b      	lsrs	r3, r3, #8
 800160a:	f003 0307 	and.w	r3, r3, #7
}
 800160e:	4618      	mov	r0, r3
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	e000ed00 	.word	0xe000ed00

0800161c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162a:	2b00      	cmp	r3, #0
 800162c:	db0b      	blt.n	8001646 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800162e:	79fb      	ldrb	r3, [r7, #7]
 8001630:	f003 021f 	and.w	r2, r3, #31
 8001634:	4907      	ldr	r1, [pc, #28]	@ (8001654 <__NVIC_EnableIRQ+0x38>)
 8001636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163a:	095b      	lsrs	r3, r3, #5
 800163c:	2001      	movs	r0, #1
 800163e:	fa00 f202 	lsl.w	r2, r0, r2
 8001642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001646:	bf00      	nop
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	e000e100 	.word	0xe000e100

08001658 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	4603      	mov	r3, r0
 8001660:	6039      	str	r1, [r7, #0]
 8001662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001668:	2b00      	cmp	r3, #0
 800166a:	db0a      	blt.n	8001682 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	b2da      	uxtb	r2, r3
 8001670:	490c      	ldr	r1, [pc, #48]	@ (80016a4 <__NVIC_SetPriority+0x4c>)
 8001672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001676:	0112      	lsls	r2, r2, #4
 8001678:	b2d2      	uxtb	r2, r2
 800167a:	440b      	add	r3, r1
 800167c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001680:	e00a      	b.n	8001698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	b2da      	uxtb	r2, r3
 8001686:	4908      	ldr	r1, [pc, #32]	@ (80016a8 <__NVIC_SetPriority+0x50>)
 8001688:	79fb      	ldrb	r3, [r7, #7]
 800168a:	f003 030f 	and.w	r3, r3, #15
 800168e:	3b04      	subs	r3, #4
 8001690:	0112      	lsls	r2, r2, #4
 8001692:	b2d2      	uxtb	r2, r2
 8001694:	440b      	add	r3, r1
 8001696:	761a      	strb	r2, [r3, #24]
}
 8001698:	bf00      	nop
 800169a:	370c      	adds	r7, #12
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr
 80016a4:	e000e100 	.word	0xe000e100
 80016a8:	e000ed00 	.word	0xe000ed00

080016ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b089      	sub	sp, #36	@ 0x24
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	60f8      	str	r0, [r7, #12]
 80016b4:	60b9      	str	r1, [r7, #8]
 80016b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	f003 0307 	and.w	r3, r3, #7
 80016be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016c0:	69fb      	ldr	r3, [r7, #28]
 80016c2:	f1c3 0307 	rsb	r3, r3, #7
 80016c6:	2b04      	cmp	r3, #4
 80016c8:	bf28      	it	cs
 80016ca:	2304      	movcs	r3, #4
 80016cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	3304      	adds	r3, #4
 80016d2:	2b06      	cmp	r3, #6
 80016d4:	d902      	bls.n	80016dc <NVIC_EncodePriority+0x30>
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	3b03      	subs	r3, #3
 80016da:	e000      	b.n	80016de <NVIC_EncodePriority+0x32>
 80016dc:	2300      	movs	r3, #0
 80016de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80016e4:	69bb      	ldr	r3, [r7, #24]
 80016e6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ea:	43da      	mvns	r2, r3
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	401a      	ands	r2, r3
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016f4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	fa01 f303 	lsl.w	r3, r1, r3
 80016fe:	43d9      	mvns	r1, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001704:	4313      	orrs	r3, r2
         );
}
 8001706:	4618      	mov	r0, r3
 8001708:	3724      	adds	r7, #36	@ 0x24
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
	...

08001714 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	3b01      	subs	r3, #1
 8001720:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001724:	d301      	bcc.n	800172a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001726:	2301      	movs	r3, #1
 8001728:	e00f      	b.n	800174a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800172a:	4a0a      	ldr	r2, [pc, #40]	@ (8001754 <SysTick_Config+0x40>)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	3b01      	subs	r3, #1
 8001730:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001732:	210f      	movs	r1, #15
 8001734:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001738:	f7ff ff8e 	bl	8001658 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800173c:	4b05      	ldr	r3, [pc, #20]	@ (8001754 <SysTick_Config+0x40>)
 800173e:	2200      	movs	r2, #0
 8001740:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001742:	4b04      	ldr	r3, [pc, #16]	@ (8001754 <SysTick_Config+0x40>)
 8001744:	2207      	movs	r2, #7
 8001746:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001748:	2300      	movs	r3, #0
}
 800174a:	4618      	mov	r0, r3
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	e000e010 	.word	0xe000e010

08001758 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f7ff ff29 	bl	80015b8 <__NVIC_SetPriorityGrouping>
}
 8001766:	bf00      	nop
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	b086      	sub	sp, #24
 8001772:	af00      	add	r7, sp, #0
 8001774:	4603      	mov	r3, r0
 8001776:	60b9      	str	r1, [r7, #8]
 8001778:	607a      	str	r2, [r7, #4]
 800177a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800177c:	2300      	movs	r3, #0
 800177e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001780:	f7ff ff3e 	bl	8001600 <__NVIC_GetPriorityGrouping>
 8001784:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	68b9      	ldr	r1, [r7, #8]
 800178a:	6978      	ldr	r0, [r7, #20]
 800178c:	f7ff ff8e 	bl	80016ac <NVIC_EncodePriority>
 8001790:	4602      	mov	r2, r0
 8001792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001796:	4611      	mov	r1, r2
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff ff5d 	bl	8001658 <__NVIC_SetPriority>
}
 800179e:	bf00      	nop
 80017a0:	3718      	adds	r7, #24
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b082      	sub	sp, #8
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	4603      	mov	r3, r0
 80017ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff ff31 	bl	800161c <__NVIC_EnableIRQ>
}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b082      	sub	sp, #8
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	f7ff ffa2 	bl	8001714 <SysTick_Config>
 80017d0:	4603      	mov	r3, r0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
	...

080017dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017dc:	b480      	push	{r7}
 80017de:	b087      	sub	sp, #28
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017e6:	2300      	movs	r3, #0
 80017e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017ea:	e160      	b.n	8001aae <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	2101      	movs	r1, #1
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	fa01 f303 	lsl.w	r3, r1, r3
 80017f8:	4013      	ands	r3, r2
 80017fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	f000 8152 	beq.w	8001aa8 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f003 0303 	and.w	r3, r3, #3
 800180c:	2b01      	cmp	r3, #1
 800180e:	d005      	beq.n	800181c <HAL_GPIO_Init+0x40>
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f003 0303 	and.w	r3, r3, #3
 8001818:	2b02      	cmp	r3, #2
 800181a:	d130      	bne.n	800187e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	005b      	lsls	r3, r3, #1
 8001826:	2203      	movs	r2, #3
 8001828:	fa02 f303 	lsl.w	r3, r2, r3
 800182c:	43db      	mvns	r3, r3
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	4013      	ands	r3, r2
 8001832:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	68da      	ldr	r2, [r3, #12]
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	005b      	lsls	r3, r3, #1
 800183c:	fa02 f303 	lsl.w	r3, r2, r3
 8001840:	693a      	ldr	r2, [r7, #16]
 8001842:	4313      	orrs	r3, r2
 8001844:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	693a      	ldr	r2, [r7, #16]
 800184a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001852:	2201      	movs	r2, #1
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	fa02 f303 	lsl.w	r3, r2, r3
 800185a:	43db      	mvns	r3, r3
 800185c:	693a      	ldr	r2, [r7, #16]
 800185e:	4013      	ands	r3, r2
 8001860:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	091b      	lsrs	r3, r3, #4
 8001868:	f003 0201 	and.w	r2, r3, #1
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	fa02 f303 	lsl.w	r3, r2, r3
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	4313      	orrs	r3, r2
 8001876:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	f003 0303 	and.w	r3, r3, #3
 8001886:	2b03      	cmp	r3, #3
 8001888:	d017      	beq.n	80018ba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	68db      	ldr	r3, [r3, #12]
 800188e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	005b      	lsls	r3, r3, #1
 8001894:	2203      	movs	r2, #3
 8001896:	fa02 f303 	lsl.w	r3, r2, r3
 800189a:	43db      	mvns	r3, r3
 800189c:	693a      	ldr	r2, [r7, #16]
 800189e:	4013      	ands	r3, r2
 80018a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	689a      	ldr	r2, [r3, #8]
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	005b      	lsls	r3, r3, #1
 80018aa:	fa02 f303 	lsl.w	r3, r2, r3
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	f003 0303 	and.w	r3, r3, #3
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	d123      	bne.n	800190e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	08da      	lsrs	r2, r3, #3
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	3208      	adds	r2, #8
 80018ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	220f      	movs	r2, #15
 80018de:	fa02 f303 	lsl.w	r3, r2, r3
 80018e2:	43db      	mvns	r3, r3
 80018e4:	693a      	ldr	r2, [r7, #16]
 80018e6:	4013      	ands	r3, r2
 80018e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	691a      	ldr	r2, [r3, #16]
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	f003 0307 	and.w	r3, r3, #7
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	693a      	ldr	r2, [r7, #16]
 80018fc:	4313      	orrs	r3, r2
 80018fe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	08da      	lsrs	r2, r3, #3
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	3208      	adds	r2, #8
 8001908:	6939      	ldr	r1, [r7, #16]
 800190a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	2203      	movs	r2, #3
 800191a:	fa02 f303 	lsl.w	r3, r2, r3
 800191e:	43db      	mvns	r3, r3
 8001920:	693a      	ldr	r2, [r7, #16]
 8001922:	4013      	ands	r3, r2
 8001924:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f003 0203 	and.w	r2, r3, #3
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	4313      	orrs	r3, r2
 800193a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800194a:	2b00      	cmp	r3, #0
 800194c:	f000 80ac 	beq.w	8001aa8 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001950:	4b5e      	ldr	r3, [pc, #376]	@ (8001acc <HAL_GPIO_Init+0x2f0>)
 8001952:	699b      	ldr	r3, [r3, #24]
 8001954:	4a5d      	ldr	r2, [pc, #372]	@ (8001acc <HAL_GPIO_Init+0x2f0>)
 8001956:	f043 0301 	orr.w	r3, r3, #1
 800195a:	6193      	str	r3, [r2, #24]
 800195c:	4b5b      	ldr	r3, [pc, #364]	@ (8001acc <HAL_GPIO_Init+0x2f0>)
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	f003 0301 	and.w	r3, r3, #1
 8001964:	60bb      	str	r3, [r7, #8]
 8001966:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001968:	4a59      	ldr	r2, [pc, #356]	@ (8001ad0 <HAL_GPIO_Init+0x2f4>)
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	089b      	lsrs	r3, r3, #2
 800196e:	3302      	adds	r3, #2
 8001970:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001974:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	f003 0303 	and.w	r3, r3, #3
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	220f      	movs	r2, #15
 8001980:	fa02 f303 	lsl.w	r3, r2, r3
 8001984:	43db      	mvns	r3, r3
 8001986:	693a      	ldr	r2, [r7, #16]
 8001988:	4013      	ands	r3, r2
 800198a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001992:	d025      	beq.n	80019e0 <HAL_GPIO_Init+0x204>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	4a4f      	ldr	r2, [pc, #316]	@ (8001ad4 <HAL_GPIO_Init+0x2f8>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d01f      	beq.n	80019dc <HAL_GPIO_Init+0x200>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	4a4e      	ldr	r2, [pc, #312]	@ (8001ad8 <HAL_GPIO_Init+0x2fc>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d019      	beq.n	80019d8 <HAL_GPIO_Init+0x1fc>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4a4d      	ldr	r2, [pc, #308]	@ (8001adc <HAL_GPIO_Init+0x300>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d013      	beq.n	80019d4 <HAL_GPIO_Init+0x1f8>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	4a4c      	ldr	r2, [pc, #304]	@ (8001ae0 <HAL_GPIO_Init+0x304>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d00d      	beq.n	80019d0 <HAL_GPIO_Init+0x1f4>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	4a4b      	ldr	r2, [pc, #300]	@ (8001ae4 <HAL_GPIO_Init+0x308>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d007      	beq.n	80019cc <HAL_GPIO_Init+0x1f0>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	4a4a      	ldr	r2, [pc, #296]	@ (8001ae8 <HAL_GPIO_Init+0x30c>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d101      	bne.n	80019c8 <HAL_GPIO_Init+0x1ec>
 80019c4:	2306      	movs	r3, #6
 80019c6:	e00c      	b.n	80019e2 <HAL_GPIO_Init+0x206>
 80019c8:	2307      	movs	r3, #7
 80019ca:	e00a      	b.n	80019e2 <HAL_GPIO_Init+0x206>
 80019cc:	2305      	movs	r3, #5
 80019ce:	e008      	b.n	80019e2 <HAL_GPIO_Init+0x206>
 80019d0:	2304      	movs	r3, #4
 80019d2:	e006      	b.n	80019e2 <HAL_GPIO_Init+0x206>
 80019d4:	2303      	movs	r3, #3
 80019d6:	e004      	b.n	80019e2 <HAL_GPIO_Init+0x206>
 80019d8:	2302      	movs	r3, #2
 80019da:	e002      	b.n	80019e2 <HAL_GPIO_Init+0x206>
 80019dc:	2301      	movs	r3, #1
 80019de:	e000      	b.n	80019e2 <HAL_GPIO_Init+0x206>
 80019e0:	2300      	movs	r3, #0
 80019e2:	697a      	ldr	r2, [r7, #20]
 80019e4:	f002 0203 	and.w	r2, r2, #3
 80019e8:	0092      	lsls	r2, r2, #2
 80019ea:	4093      	lsls	r3, r2
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	4313      	orrs	r3, r2
 80019f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80019f2:	4937      	ldr	r1, [pc, #220]	@ (8001ad0 <HAL_GPIO_Init+0x2f4>)
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	089b      	lsrs	r3, r3, #2
 80019f8:	3302      	adds	r3, #2
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a00:	4b3a      	ldr	r3, [pc, #232]	@ (8001aec <HAL_GPIO_Init+0x310>)
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	43db      	mvns	r3, r3
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d003      	beq.n	8001a24 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001a1c:	693a      	ldr	r2, [r7, #16]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001a24:	4a31      	ldr	r2, [pc, #196]	@ (8001aec <HAL_GPIO_Init+0x310>)
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a2a:	4b30      	ldr	r3, [pc, #192]	@ (8001aec <HAL_GPIO_Init+0x310>)
 8001a2c:	68db      	ldr	r3, [r3, #12]
 8001a2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	43db      	mvns	r3, r3
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	4013      	ands	r3, r2
 8001a38:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d003      	beq.n	8001a4e <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001a46:	693a      	ldr	r2, [r7, #16]
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001a4e:	4a27      	ldr	r2, [pc, #156]	@ (8001aec <HAL_GPIO_Init+0x310>)
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a54:	4b25      	ldr	r3, [pc, #148]	@ (8001aec <HAL_GPIO_Init+0x310>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	43db      	mvns	r3, r3
 8001a5e:	693a      	ldr	r2, [r7, #16]
 8001a60:	4013      	ands	r3, r2
 8001a62:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d003      	beq.n	8001a78 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001a70:	693a      	ldr	r2, [r7, #16]
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a78:	4a1c      	ldr	r2, [pc, #112]	@ (8001aec <HAL_GPIO_Init+0x310>)
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a7e:	4b1b      	ldr	r3, [pc, #108]	@ (8001aec <HAL_GPIO_Init+0x310>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	43db      	mvns	r3, r3
 8001a88:	693a      	ldr	r2, [r7, #16]
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d003      	beq.n	8001aa2 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001a9a:	693a      	ldr	r2, [r7, #16]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001aa2:	4a12      	ldr	r2, [pc, #72]	@ (8001aec <HAL_GPIO_Init+0x310>)
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	f47f ae97 	bne.w	80017ec <HAL_GPIO_Init+0x10>
  }
}
 8001abe:	bf00      	nop
 8001ac0:	bf00      	nop
 8001ac2:	371c      	adds	r7, #28
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr
 8001acc:	40021000 	.word	0x40021000
 8001ad0:	40010000 	.word	0x40010000
 8001ad4:	48000400 	.word	0x48000400
 8001ad8:	48000800 	.word	0x48000800
 8001adc:	48000c00 	.word	0x48000c00
 8001ae0:	48001000 	.word	0x48001000
 8001ae4:	48001400 	.word	0x48001400
 8001ae8:	48001800 	.word	0x48001800
 8001aec:	40010400 	.word	0x40010400

08001af0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	460b      	mov	r3, r1
 8001afa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	691a      	ldr	r2, [r3, #16]
 8001b00:	887b      	ldrh	r3, [r7, #2]
 8001b02:	4013      	ands	r3, r2
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d002      	beq.n	8001b0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	73fb      	strb	r3, [r7, #15]
 8001b0c:	e001      	b.n	8001b12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3714      	adds	r7, #20
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	460b      	mov	r3, r1
 8001b2a:	807b      	strh	r3, [r7, #2]
 8001b2c:	4613      	mov	r3, r2
 8001b2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b30:	787b      	ldrb	r3, [r7, #1]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d003      	beq.n	8001b3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b36:	887a      	ldrh	r2, [r7, #2]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b3c:	e002      	b.n	8001b44 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b3e:	887a      	ldrh	r2, [r7, #2]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b44:	bf00      	nop
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr

08001b50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	4603      	mov	r3, r0
 8001b58:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001b5a:	4b08      	ldr	r3, [pc, #32]	@ (8001b7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b5c:	695a      	ldr	r2, [r3, #20]
 8001b5e:	88fb      	ldrh	r3, [r7, #6]
 8001b60:	4013      	ands	r3, r2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d006      	beq.n	8001b74 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b66:	4a05      	ldr	r2, [pc, #20]	@ (8001b7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b68:	88fb      	ldrh	r3, [r7, #6]
 8001b6a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001b6c:	88fb      	ldrh	r3, [r7, #6]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7ff fa9a 	bl	80010a8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001b74:	bf00      	nop
 8001b76:	3708      	adds	r7, #8
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40010400 	.word	0x40010400

08001b80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b8c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001b90:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b96:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d102      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	f001 b80a 	b.w	8002bba <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ba6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001baa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 0301 	and.w	r3, r3, #1
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	f000 8161 	beq.w	8001e7e <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001bbc:	4bae      	ldr	r3, [pc, #696]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f003 030c 	and.w	r3, r3, #12
 8001bc4:	2b04      	cmp	r3, #4
 8001bc6:	d00c      	beq.n	8001be2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001bc8:	4bab      	ldr	r3, [pc, #684]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f003 030c 	and.w	r3, r3, #12
 8001bd0:	2b08      	cmp	r3, #8
 8001bd2:	d157      	bne.n	8001c84 <HAL_RCC_OscConfig+0x104>
 8001bd4:	4ba8      	ldr	r3, [pc, #672]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001bdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001be0:	d150      	bne.n	8001c84 <HAL_RCC_OscConfig+0x104>
 8001be2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001be6:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bea:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001bee:	fa93 f3a3 	rbit	r3, r3
 8001bf2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001bf6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bfa:	fab3 f383 	clz	r3, r3
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c02:	d802      	bhi.n	8001c0a <HAL_RCC_OscConfig+0x8a>
 8001c04:	4b9c      	ldr	r3, [pc, #624]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	e015      	b.n	8001c36 <HAL_RCC_OscConfig+0xb6>
 8001c0a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c0e:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c12:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001c16:	fa93 f3a3 	rbit	r3, r3
 8001c1a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001c1e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c22:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001c26:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8001c2a:	fa93 f3a3 	rbit	r3, r3
 8001c2e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001c32:	4b91      	ldr	r3, [pc, #580]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c36:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001c3a:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8001c3e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8001c42:	fa92 f2a2 	rbit	r2, r2
 8001c46:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8001c4a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001c4e:	fab2 f282 	clz	r2, r2
 8001c52:	b2d2      	uxtb	r2, r2
 8001c54:	f042 0220 	orr.w	r2, r2, #32
 8001c58:	b2d2      	uxtb	r2, r2
 8001c5a:	f002 021f 	and.w	r2, r2, #31
 8001c5e:	2101      	movs	r1, #1
 8001c60:	fa01 f202 	lsl.w	r2, r1, r2
 8001c64:	4013      	ands	r3, r2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	f000 8108 	beq.w	8001e7c <HAL_RCC_OscConfig+0x2fc>
 8001c6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c70:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	f040 80ff 	bne.w	8001e7c <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	f000 bf9b 	b.w	8002bba <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c88:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c94:	d106      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x124>
 8001c96:	4b78      	ldr	r3, [pc, #480]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a77      	ldr	r2, [pc, #476]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001c9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ca0:	6013      	str	r3, [r2, #0]
 8001ca2:	e036      	b.n	8001d12 <HAL_RCC_OscConfig+0x192>
 8001ca4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ca8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d10c      	bne.n	8001cce <HAL_RCC_OscConfig+0x14e>
 8001cb4:	4b70      	ldr	r3, [pc, #448]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a6f      	ldr	r2, [pc, #444]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001cba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cbe:	6013      	str	r3, [r2, #0]
 8001cc0:	4b6d      	ldr	r3, [pc, #436]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a6c      	ldr	r2, [pc, #432]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001cc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cca:	6013      	str	r3, [r2, #0]
 8001ccc:	e021      	b.n	8001d12 <HAL_RCC_OscConfig+0x192>
 8001cce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cd2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001cde:	d10c      	bne.n	8001cfa <HAL_RCC_OscConfig+0x17a>
 8001ce0:	4b65      	ldr	r3, [pc, #404]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a64      	ldr	r2, [pc, #400]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001ce6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cea:	6013      	str	r3, [r2, #0]
 8001cec:	4b62      	ldr	r3, [pc, #392]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a61      	ldr	r2, [pc, #388]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001cf2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cf6:	6013      	str	r3, [r2, #0]
 8001cf8:	e00b      	b.n	8001d12 <HAL_RCC_OscConfig+0x192>
 8001cfa:	4b5f      	ldr	r3, [pc, #380]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a5e      	ldr	r2, [pc, #376]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001d00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d04:	6013      	str	r3, [r2, #0]
 8001d06:	4b5c      	ldr	r3, [pc, #368]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a5b      	ldr	r2, [pc, #364]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001d0c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d10:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d16:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d054      	beq.n	8001dcc <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d22:	f7ff fc19 	bl	8001558 <HAL_GetTick>
 8001d26:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d2a:	e00a      	b.n	8001d42 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d2c:	f7ff fc14 	bl	8001558 <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	2b64      	cmp	r3, #100	@ 0x64
 8001d3a:	d902      	bls.n	8001d42 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	f000 bf3c 	b.w	8002bba <HAL_RCC_OscConfig+0x103a>
 8001d42:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d46:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d4a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001d4e:	fa93 f3a3 	rbit	r3, r3
 8001d52:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8001d56:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d5a:	fab3 f383 	clz	r3, r3
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d62:	d802      	bhi.n	8001d6a <HAL_RCC_OscConfig+0x1ea>
 8001d64:	4b44      	ldr	r3, [pc, #272]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	e015      	b.n	8001d96 <HAL_RCC_OscConfig+0x216>
 8001d6a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d6e:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d72:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001d76:	fa93 f3a3 	rbit	r3, r3
 8001d7a:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8001d7e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d82:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001d86:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001d8a:	fa93 f3a3 	rbit	r3, r3
 8001d8e:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001d92:	4b39      	ldr	r3, [pc, #228]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d96:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d9a:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8001d9e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8001da2:	fa92 f2a2 	rbit	r2, r2
 8001da6:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8001daa:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001dae:	fab2 f282 	clz	r2, r2
 8001db2:	b2d2      	uxtb	r2, r2
 8001db4:	f042 0220 	orr.w	r2, r2, #32
 8001db8:	b2d2      	uxtb	r2, r2
 8001dba:	f002 021f 	and.w	r2, r2, #31
 8001dbe:	2101      	movs	r1, #1
 8001dc0:	fa01 f202 	lsl.w	r2, r1, r2
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d0b0      	beq.n	8001d2c <HAL_RCC_OscConfig+0x1ac>
 8001dca:	e058      	b.n	8001e7e <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dcc:	f7ff fbc4 	bl	8001558 <HAL_GetTick>
 8001dd0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dd4:	e00a      	b.n	8001dec <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dd6:	f7ff fbbf 	bl	8001558 <HAL_GetTick>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	2b64      	cmp	r3, #100	@ 0x64
 8001de4:	d902      	bls.n	8001dec <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	f000 bee7 	b.w	8002bba <HAL_RCC_OscConfig+0x103a>
 8001dec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001df0:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001df8:	fa93 f3a3 	rbit	r3, r3
 8001dfc:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8001e00:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e04:	fab3 f383 	clz	r3, r3
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e0c:	d802      	bhi.n	8001e14 <HAL_RCC_OscConfig+0x294>
 8001e0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	e015      	b.n	8001e40 <HAL_RCC_OscConfig+0x2c0>
 8001e14:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e18:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001e20:	fa93 f3a3 	rbit	r3, r3
 8001e24:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8001e28:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e2c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001e30:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001e34:	fa93 f3a3 	rbit	r3, r3
 8001e38:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001e3c:	4b0e      	ldr	r3, [pc, #56]	@ (8001e78 <HAL_RCC_OscConfig+0x2f8>)
 8001e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e40:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e44:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8001e48:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001e4c:	fa92 f2a2 	rbit	r2, r2
 8001e50:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8001e54:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001e58:	fab2 f282 	clz	r2, r2
 8001e5c:	b2d2      	uxtb	r2, r2
 8001e5e:	f042 0220 	orr.w	r2, r2, #32
 8001e62:	b2d2      	uxtb	r2, r2
 8001e64:	f002 021f 	and.w	r2, r2, #31
 8001e68:	2101      	movs	r1, #1
 8001e6a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e6e:	4013      	ands	r3, r2
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d1b0      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x256>
 8001e74:	e003      	b.n	8001e7e <HAL_RCC_OscConfig+0x2fe>
 8001e76:	bf00      	nop
 8001e78:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e7e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e82:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	f000 816d 	beq.w	800216e <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001e94:	4bcd      	ldr	r3, [pc, #820]	@ (80021cc <HAL_RCC_OscConfig+0x64c>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f003 030c 	and.w	r3, r3, #12
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d00c      	beq.n	8001eba <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001ea0:	4bca      	ldr	r3, [pc, #808]	@ (80021cc <HAL_RCC_OscConfig+0x64c>)
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f003 030c 	and.w	r3, r3, #12
 8001ea8:	2b08      	cmp	r3, #8
 8001eaa:	d16e      	bne.n	8001f8a <HAL_RCC_OscConfig+0x40a>
 8001eac:	4bc7      	ldr	r3, [pc, #796]	@ (80021cc <HAL_RCC_OscConfig+0x64c>)
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001eb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001eb8:	d167      	bne.n	8001f8a <HAL_RCC_OscConfig+0x40a>
 8001eba:	2302      	movs	r3, #2
 8001ebc:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ec0:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001ec4:	fa93 f3a3 	rbit	r3, r3
 8001ec8:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8001ecc:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ed0:	fab3 f383 	clz	r3, r3
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ed8:	d802      	bhi.n	8001ee0 <HAL_RCC_OscConfig+0x360>
 8001eda:	4bbc      	ldr	r3, [pc, #752]	@ (80021cc <HAL_RCC_OscConfig+0x64c>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	e013      	b.n	8001f08 <HAL_RCC_OscConfig+0x388>
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee6:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001eea:	fa93 f3a3 	rbit	r3, r3
 8001eee:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001ef8:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001efc:	fa93 f3a3 	rbit	r3, r3
 8001f00:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001f04:	4bb1      	ldr	r3, [pc, #708]	@ (80021cc <HAL_RCC_OscConfig+0x64c>)
 8001f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f08:	2202      	movs	r2, #2
 8001f0a:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8001f0e:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8001f12:	fa92 f2a2 	rbit	r2, r2
 8001f16:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8001f1a:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001f1e:	fab2 f282 	clz	r2, r2
 8001f22:	b2d2      	uxtb	r2, r2
 8001f24:	f042 0220 	orr.w	r2, r2, #32
 8001f28:	b2d2      	uxtb	r2, r2
 8001f2a:	f002 021f 	and.w	r2, r2, #31
 8001f2e:	2101      	movs	r1, #1
 8001f30:	fa01 f202 	lsl.w	r2, r1, r2
 8001f34:	4013      	ands	r3, r2
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d00a      	beq.n	8001f50 <HAL_RCC_OscConfig+0x3d0>
 8001f3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f3e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	68db      	ldr	r3, [r3, #12]
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d002      	beq.n	8001f50 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	f000 be35 	b.w	8002bba <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f50:	4b9e      	ldr	r3, [pc, #632]	@ (80021cc <HAL_RCC_OscConfig+0x64c>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f5c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	691b      	ldr	r3, [r3, #16]
 8001f64:	21f8      	movs	r1, #248	@ 0xf8
 8001f66:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f6a:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8001f6e:	fa91 f1a1 	rbit	r1, r1
 8001f72:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8001f76:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001f7a:	fab1 f181 	clz	r1, r1
 8001f7e:	b2c9      	uxtb	r1, r1
 8001f80:	408b      	lsls	r3, r1
 8001f82:	4992      	ldr	r1, [pc, #584]	@ (80021cc <HAL_RCC_OscConfig+0x64c>)
 8001f84:	4313      	orrs	r3, r2
 8001f86:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f88:	e0f1      	b.n	800216e <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f8e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	68db      	ldr	r3, [r3, #12]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	f000 8083 	beq.w	80020a2 <HAL_RCC_OscConfig+0x522>
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa2:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001fa6:	fa93 f3a3 	rbit	r3, r3
 8001faa:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8001fae:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fb2:	fab3 f383 	clz	r3, r3
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001fbc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	461a      	mov	r2, r3
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc8:	f7ff fac6 	bl	8001558 <HAL_GetTick>
 8001fcc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fd0:	e00a      	b.n	8001fe8 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fd2:	f7ff fac1 	bl	8001558 <HAL_GetTick>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d902      	bls.n	8001fe8 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	f000 bde9 	b.w	8002bba <HAL_RCC_OscConfig+0x103a>
 8001fe8:	2302      	movs	r3, #2
 8001fea:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fee:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001ff2:	fa93 f3a3 	rbit	r3, r3
 8001ff6:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8001ffa:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ffe:	fab3 f383 	clz	r3, r3
 8002002:	b2db      	uxtb	r3, r3
 8002004:	2b3f      	cmp	r3, #63	@ 0x3f
 8002006:	d802      	bhi.n	800200e <HAL_RCC_OscConfig+0x48e>
 8002008:	4b70      	ldr	r3, [pc, #448]	@ (80021cc <HAL_RCC_OscConfig+0x64c>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	e013      	b.n	8002036 <HAL_RCC_OscConfig+0x4b6>
 800200e:	2302      	movs	r3, #2
 8002010:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002014:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8002018:	fa93 f3a3 	rbit	r3, r3
 800201c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8002020:	2302      	movs	r3, #2
 8002022:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002026:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800202a:	fa93 f3a3 	rbit	r3, r3
 800202e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002032:	4b66      	ldr	r3, [pc, #408]	@ (80021cc <HAL_RCC_OscConfig+0x64c>)
 8002034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002036:	2202      	movs	r2, #2
 8002038:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 800203c:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8002040:	fa92 f2a2 	rbit	r2, r2
 8002044:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8002048:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800204c:	fab2 f282 	clz	r2, r2
 8002050:	b2d2      	uxtb	r2, r2
 8002052:	f042 0220 	orr.w	r2, r2, #32
 8002056:	b2d2      	uxtb	r2, r2
 8002058:	f002 021f 	and.w	r2, r2, #31
 800205c:	2101      	movs	r1, #1
 800205e:	fa01 f202 	lsl.w	r2, r1, r2
 8002062:	4013      	ands	r3, r2
 8002064:	2b00      	cmp	r3, #0
 8002066:	d0b4      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002068:	4b58      	ldr	r3, [pc, #352]	@ (80021cc <HAL_RCC_OscConfig+0x64c>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002070:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002074:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	691b      	ldr	r3, [r3, #16]
 800207c:	21f8      	movs	r1, #248	@ 0xf8
 800207e:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002082:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8002086:	fa91 f1a1 	rbit	r1, r1
 800208a:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 800208e:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002092:	fab1 f181 	clz	r1, r1
 8002096:	b2c9      	uxtb	r1, r1
 8002098:	408b      	lsls	r3, r1
 800209a:	494c      	ldr	r1, [pc, #304]	@ (80021cc <HAL_RCC_OscConfig+0x64c>)
 800209c:	4313      	orrs	r3, r2
 800209e:	600b      	str	r3, [r1, #0]
 80020a0:	e065      	b.n	800216e <HAL_RCC_OscConfig+0x5ee>
 80020a2:	2301      	movs	r3, #1
 80020a4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80020ac:	fa93 f3a3 	rbit	r3, r3
 80020b0:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 80020b4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020b8:	fab3 f383 	clz	r3, r3
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80020c2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	461a      	mov	r2, r3
 80020ca:	2300      	movs	r3, #0
 80020cc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ce:	f7ff fa43 	bl	8001558 <HAL_GetTick>
 80020d2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020d6:	e00a      	b.n	80020ee <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020d8:	f7ff fa3e 	bl	8001558 <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d902      	bls.n	80020ee <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 80020e8:	2303      	movs	r3, #3
 80020ea:	f000 bd66 	b.w	8002bba <HAL_RCC_OscConfig+0x103a>
 80020ee:	2302      	movs	r3, #2
 80020f0:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80020f8:	fa93 f3a3 	rbit	r3, r3
 80020fc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8002100:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002104:	fab3 f383 	clz	r3, r3
 8002108:	b2db      	uxtb	r3, r3
 800210a:	2b3f      	cmp	r3, #63	@ 0x3f
 800210c:	d802      	bhi.n	8002114 <HAL_RCC_OscConfig+0x594>
 800210e:	4b2f      	ldr	r3, [pc, #188]	@ (80021cc <HAL_RCC_OscConfig+0x64c>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	e013      	b.n	800213c <HAL_RCC_OscConfig+0x5bc>
 8002114:	2302      	movs	r3, #2
 8002116:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800211a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800211e:	fa93 f3a3 	rbit	r3, r3
 8002122:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002126:	2302      	movs	r3, #2
 8002128:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800212c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002130:	fa93 f3a3 	rbit	r3, r3
 8002134:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002138:	4b24      	ldr	r3, [pc, #144]	@ (80021cc <HAL_RCC_OscConfig+0x64c>)
 800213a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800213c:	2202      	movs	r2, #2
 800213e:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8002142:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8002146:	fa92 f2a2 	rbit	r2, r2
 800214a:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 800214e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002152:	fab2 f282 	clz	r2, r2
 8002156:	b2d2      	uxtb	r2, r2
 8002158:	f042 0220 	orr.w	r2, r2, #32
 800215c:	b2d2      	uxtb	r2, r2
 800215e:	f002 021f 	and.w	r2, r2, #31
 8002162:	2101      	movs	r1, #1
 8002164:	fa01 f202 	lsl.w	r2, r1, r2
 8002168:	4013      	ands	r3, r2
 800216a:	2b00      	cmp	r3, #0
 800216c:	d1b4      	bne.n	80020d8 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800216e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002172:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0308 	and.w	r3, r3, #8
 800217e:	2b00      	cmp	r3, #0
 8002180:	f000 8119 	beq.w	80023b6 <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002184:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002188:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	695b      	ldr	r3, [r3, #20]
 8002190:	2b00      	cmp	r3, #0
 8002192:	f000 8082 	beq.w	800229a <HAL_RCC_OscConfig+0x71a>
 8002196:	2301      	movs	r3, #1
 8002198:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800219c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80021a0:	fa93 f3a3 	rbit	r3, r3
 80021a4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 80021a8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021ac:	fab3 f383 	clz	r3, r3
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	461a      	mov	r2, r3
 80021b4:	4b06      	ldr	r3, [pc, #24]	@ (80021d0 <HAL_RCC_OscConfig+0x650>)
 80021b6:	4413      	add	r3, r2
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	461a      	mov	r2, r3
 80021bc:	2301      	movs	r3, #1
 80021be:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021c0:	f7ff f9ca 	bl	8001558 <HAL_GetTick>
 80021c4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021c8:	e00f      	b.n	80021ea <HAL_RCC_OscConfig+0x66a>
 80021ca:	bf00      	nop
 80021cc:	40021000 	.word	0x40021000
 80021d0:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021d4:	f7ff f9c0 	bl	8001558 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80021de:	1ad3      	subs	r3, r2, r3
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d902      	bls.n	80021ea <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	f000 bce8 	b.w	8002bba <HAL_RCC_OscConfig+0x103a>
 80021ea:	2302      	movs	r3, #2
 80021ec:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80021f4:	fa93 f2a3 	rbit	r2, r3
 80021f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021fc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002200:	601a      	str	r2, [r3, #0]
 8002202:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002206:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800220a:	2202      	movs	r2, #2
 800220c:	601a      	str	r2, [r3, #0]
 800220e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002212:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	fa93 f2a3 	rbit	r2, r3
 800221c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002220:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002224:	601a      	str	r2, [r3, #0]
 8002226:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800222a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800222e:	2202      	movs	r2, #2
 8002230:	601a      	str	r2, [r3, #0]
 8002232:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002236:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	fa93 f2a3 	rbit	r2, r3
 8002240:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002244:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002248:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800224a:	4bb0      	ldr	r3, [pc, #704]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 800224c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800224e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002252:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002256:	2102      	movs	r1, #2
 8002258:	6019      	str	r1, [r3, #0]
 800225a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800225e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	fa93 f1a3 	rbit	r1, r3
 8002268:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800226c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002270:	6019      	str	r1, [r3, #0]
  return result;
 8002272:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002276:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	fab3 f383 	clz	r3, r3
 8002280:	b2db      	uxtb	r3, r3
 8002282:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002286:	b2db      	uxtb	r3, r3
 8002288:	f003 031f 	and.w	r3, r3, #31
 800228c:	2101      	movs	r1, #1
 800228e:	fa01 f303 	lsl.w	r3, r1, r3
 8002292:	4013      	ands	r3, r2
 8002294:	2b00      	cmp	r3, #0
 8002296:	d09d      	beq.n	80021d4 <HAL_RCC_OscConfig+0x654>
 8002298:	e08d      	b.n	80023b6 <HAL_RCC_OscConfig+0x836>
 800229a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800229e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80022a2:	2201      	movs	r2, #1
 80022a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022aa:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	fa93 f2a3 	rbit	r2, r3
 80022b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022b8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80022bc:	601a      	str	r2, [r3, #0]
  return result;
 80022be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022c2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80022c6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022c8:	fab3 f383 	clz	r3, r3
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	461a      	mov	r2, r3
 80022d0:	4b8f      	ldr	r3, [pc, #572]	@ (8002510 <HAL_RCC_OscConfig+0x990>)
 80022d2:	4413      	add	r3, r2
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	461a      	mov	r2, r3
 80022d8:	2300      	movs	r3, #0
 80022da:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022dc:	f7ff f93c 	bl	8001558 <HAL_GetTick>
 80022e0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022e4:	e00a      	b.n	80022fc <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022e6:	f7ff f937 	bl	8001558 <HAL_GetTick>
 80022ea:	4602      	mov	r2, r0
 80022ec:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d902      	bls.n	80022fc <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 80022f6:	2303      	movs	r3, #3
 80022f8:	f000 bc5f 	b.w	8002bba <HAL_RCC_OscConfig+0x103a>
 80022fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002300:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002304:	2202      	movs	r2, #2
 8002306:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002308:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800230c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	fa93 f2a3 	rbit	r2, r3
 8002316:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800231a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002324:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002328:	2202      	movs	r2, #2
 800232a:	601a      	str	r2, [r3, #0]
 800232c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002330:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	fa93 f2a3 	rbit	r2, r3
 800233a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800233e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002342:	601a      	str	r2, [r3, #0]
 8002344:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002348:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800234c:	2202      	movs	r2, #2
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002354:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	fa93 f2a3 	rbit	r2, r3
 800235e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002362:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002366:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002368:	4b68      	ldr	r3, [pc, #416]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 800236a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800236c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002370:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002374:	2102      	movs	r1, #2
 8002376:	6019      	str	r1, [r3, #0]
 8002378:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800237c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	fa93 f1a3 	rbit	r1, r3
 8002386:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800238a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800238e:	6019      	str	r1, [r3, #0]
  return result;
 8002390:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002394:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	fab3 f383 	clz	r3, r3
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	f003 031f 	and.w	r3, r3, #31
 80023aa:	2101      	movs	r1, #1
 80023ac:	fa01 f303 	lsl.w	r3, r1, r3
 80023b0:	4013      	ands	r3, r2
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d197      	bne.n	80022e6 <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023ba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0304 	and.w	r3, r3, #4
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	f000 819c 	beq.w	8002704 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023cc:	2300      	movs	r3, #0
 80023ce:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023d2:	4b4e      	ldr	r3, [pc, #312]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 80023d4:	69db      	ldr	r3, [r3, #28]
 80023d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d116      	bne.n	800240c <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023de:	4b4b      	ldr	r3, [pc, #300]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 80023e0:	69db      	ldr	r3, [r3, #28]
 80023e2:	4a4a      	ldr	r2, [pc, #296]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 80023e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023e8:	61d3      	str	r3, [r2, #28]
 80023ea:	4b48      	ldr	r3, [pc, #288]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 80023ec:	69db      	ldr	r3, [r3, #28]
 80023ee:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80023f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023f6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023fa:	601a      	str	r2, [r3, #0]
 80023fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002400:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002404:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002406:	2301      	movs	r3, #1
 8002408:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800240c:	4b41      	ldr	r3, [pc, #260]	@ (8002514 <HAL_RCC_OscConfig+0x994>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002414:	2b00      	cmp	r3, #0
 8002416:	d11a      	bne.n	800244e <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002418:	4b3e      	ldr	r3, [pc, #248]	@ (8002514 <HAL_RCC_OscConfig+0x994>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a3d      	ldr	r2, [pc, #244]	@ (8002514 <HAL_RCC_OscConfig+0x994>)
 800241e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002422:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002424:	f7ff f898 	bl	8001558 <HAL_GetTick>
 8002428:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800242c:	e009      	b.n	8002442 <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800242e:	f7ff f893 	bl	8001558 <HAL_GetTick>
 8002432:	4602      	mov	r2, r0
 8002434:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	2b64      	cmp	r3, #100	@ 0x64
 800243c:	d901      	bls.n	8002442 <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e3bb      	b.n	8002bba <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002442:	4b34      	ldr	r3, [pc, #208]	@ (8002514 <HAL_RCC_OscConfig+0x994>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800244a:	2b00      	cmp	r3, #0
 800244c:	d0ef      	beq.n	800242e <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800244e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002452:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	2b01      	cmp	r3, #1
 800245c:	d106      	bne.n	800246c <HAL_RCC_OscConfig+0x8ec>
 800245e:	4b2b      	ldr	r3, [pc, #172]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 8002460:	6a1b      	ldr	r3, [r3, #32]
 8002462:	4a2a      	ldr	r2, [pc, #168]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 8002464:	f043 0301 	orr.w	r3, r3, #1
 8002468:	6213      	str	r3, [r2, #32]
 800246a:	e035      	b.n	80024d8 <HAL_RCC_OscConfig+0x958>
 800246c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002470:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d10c      	bne.n	8002496 <HAL_RCC_OscConfig+0x916>
 800247c:	4b23      	ldr	r3, [pc, #140]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 800247e:	6a1b      	ldr	r3, [r3, #32]
 8002480:	4a22      	ldr	r2, [pc, #136]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 8002482:	f023 0301 	bic.w	r3, r3, #1
 8002486:	6213      	str	r3, [r2, #32]
 8002488:	4b20      	ldr	r3, [pc, #128]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 800248a:	6a1b      	ldr	r3, [r3, #32]
 800248c:	4a1f      	ldr	r2, [pc, #124]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 800248e:	f023 0304 	bic.w	r3, r3, #4
 8002492:	6213      	str	r3, [r2, #32]
 8002494:	e020      	b.n	80024d8 <HAL_RCC_OscConfig+0x958>
 8002496:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800249a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	2b05      	cmp	r3, #5
 80024a4:	d10c      	bne.n	80024c0 <HAL_RCC_OscConfig+0x940>
 80024a6:	4b19      	ldr	r3, [pc, #100]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 80024a8:	6a1b      	ldr	r3, [r3, #32]
 80024aa:	4a18      	ldr	r2, [pc, #96]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 80024ac:	f043 0304 	orr.w	r3, r3, #4
 80024b0:	6213      	str	r3, [r2, #32]
 80024b2:	4b16      	ldr	r3, [pc, #88]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 80024b4:	6a1b      	ldr	r3, [r3, #32]
 80024b6:	4a15      	ldr	r2, [pc, #84]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 80024b8:	f043 0301 	orr.w	r3, r3, #1
 80024bc:	6213      	str	r3, [r2, #32]
 80024be:	e00b      	b.n	80024d8 <HAL_RCC_OscConfig+0x958>
 80024c0:	4b12      	ldr	r3, [pc, #72]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 80024c2:	6a1b      	ldr	r3, [r3, #32]
 80024c4:	4a11      	ldr	r2, [pc, #68]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 80024c6:	f023 0301 	bic.w	r3, r3, #1
 80024ca:	6213      	str	r3, [r2, #32]
 80024cc:	4b0f      	ldr	r3, [pc, #60]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 80024ce:	6a1b      	ldr	r3, [r3, #32]
 80024d0:	4a0e      	ldr	r2, [pc, #56]	@ (800250c <HAL_RCC_OscConfig+0x98c>)
 80024d2:	f023 0304 	bic.w	r3, r3, #4
 80024d6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024dc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	f000 8085 	beq.w	80025f4 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ea:	f7ff f835 	bl	8001558 <HAL_GetTick>
 80024ee:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024f2:	e011      	b.n	8002518 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024f4:	f7ff f830 	bl	8001558 <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002504:	4293      	cmp	r3, r2
 8002506:	d907      	bls.n	8002518 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e356      	b.n	8002bba <HAL_RCC_OscConfig+0x103a>
 800250c:	40021000 	.word	0x40021000
 8002510:	10908120 	.word	0x10908120
 8002514:	40007000 	.word	0x40007000
 8002518:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800251c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002520:	2202      	movs	r2, #2
 8002522:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002524:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002528:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	fa93 f2a3 	rbit	r2, r3
 8002532:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002536:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800253a:	601a      	str	r2, [r3, #0]
 800253c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002540:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002544:	2202      	movs	r2, #2
 8002546:	601a      	str	r2, [r3, #0]
 8002548:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800254c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	fa93 f2a3 	rbit	r2, r3
 8002556:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800255a:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800255e:	601a      	str	r2, [r3, #0]
  return result;
 8002560:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002564:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002568:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800256a:	fab3 f383 	clz	r3, r3
 800256e:	b2db      	uxtb	r3, r3
 8002570:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	d102      	bne.n	8002580 <HAL_RCC_OscConfig+0xa00>
 800257a:	4b98      	ldr	r3, [pc, #608]	@ (80027dc <HAL_RCC_OscConfig+0xc5c>)
 800257c:	6a1b      	ldr	r3, [r3, #32]
 800257e:	e013      	b.n	80025a8 <HAL_RCC_OscConfig+0xa28>
 8002580:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002584:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002588:	2202      	movs	r2, #2
 800258a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800258c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002590:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	fa93 f2a3 	rbit	r2, r3
 800259a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800259e:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	4b8d      	ldr	r3, [pc, #564]	@ (80027dc <HAL_RCC_OscConfig+0xc5c>)
 80025a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80025ac:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80025b0:	2102      	movs	r1, #2
 80025b2:	6011      	str	r1, [r2, #0]
 80025b4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80025b8:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80025bc:	6812      	ldr	r2, [r2, #0]
 80025be:	fa92 f1a2 	rbit	r1, r2
 80025c2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80025c6:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80025ca:	6011      	str	r1, [r2, #0]
  return result;
 80025cc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80025d0:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80025d4:	6812      	ldr	r2, [r2, #0]
 80025d6:	fab2 f282 	clz	r2, r2
 80025da:	b2d2      	uxtb	r2, r2
 80025dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80025e0:	b2d2      	uxtb	r2, r2
 80025e2:	f002 021f 	and.w	r2, r2, #31
 80025e6:	2101      	movs	r1, #1
 80025e8:	fa01 f202 	lsl.w	r2, r1, r2
 80025ec:	4013      	ands	r3, r2
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d080      	beq.n	80024f4 <HAL_RCC_OscConfig+0x974>
 80025f2:	e07d      	b.n	80026f0 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025f4:	f7fe ffb0 	bl	8001558 <HAL_GetTick>
 80025f8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025fc:	e00b      	b.n	8002616 <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025fe:	f7fe ffab 	bl	8001558 <HAL_GetTick>
 8002602:	4602      	mov	r2, r0
 8002604:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800260e:	4293      	cmp	r3, r2
 8002610:	d901      	bls.n	8002616 <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e2d1      	b.n	8002bba <HAL_RCC_OscConfig+0x103a>
 8002616:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800261a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800261e:	2202      	movs	r2, #2
 8002620:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002622:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002626:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	fa93 f2a3 	rbit	r2, r3
 8002630:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002634:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002638:	601a      	str	r2, [r3, #0]
 800263a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800263e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002642:	2202      	movs	r2, #2
 8002644:	601a      	str	r2, [r3, #0]
 8002646:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800264a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	fa93 f2a3 	rbit	r2, r3
 8002654:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002658:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800265c:	601a      	str	r2, [r3, #0]
  return result;
 800265e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002662:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002666:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002668:	fab3 f383 	clz	r3, r3
 800266c:	b2db      	uxtb	r3, r3
 800266e:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002672:	b2db      	uxtb	r3, r3
 8002674:	2b00      	cmp	r3, #0
 8002676:	d102      	bne.n	800267e <HAL_RCC_OscConfig+0xafe>
 8002678:	4b58      	ldr	r3, [pc, #352]	@ (80027dc <HAL_RCC_OscConfig+0xc5c>)
 800267a:	6a1b      	ldr	r3, [r3, #32]
 800267c:	e013      	b.n	80026a6 <HAL_RCC_OscConfig+0xb26>
 800267e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002682:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002686:	2202      	movs	r2, #2
 8002688:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800268e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	fa93 f2a3 	rbit	r2, r3
 8002698:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800269c:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80026a0:	601a      	str	r2, [r3, #0]
 80026a2:	4b4e      	ldr	r3, [pc, #312]	@ (80027dc <HAL_RCC_OscConfig+0xc5c>)
 80026a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026a6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80026aa:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80026ae:	2102      	movs	r1, #2
 80026b0:	6011      	str	r1, [r2, #0]
 80026b2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80026b6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80026ba:	6812      	ldr	r2, [r2, #0]
 80026bc:	fa92 f1a2 	rbit	r1, r2
 80026c0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80026c4:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80026c8:	6011      	str	r1, [r2, #0]
  return result;
 80026ca:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80026ce:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80026d2:	6812      	ldr	r2, [r2, #0]
 80026d4:	fab2 f282 	clz	r2, r2
 80026d8:	b2d2      	uxtb	r2, r2
 80026da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80026de:	b2d2      	uxtb	r2, r2
 80026e0:	f002 021f 	and.w	r2, r2, #31
 80026e4:	2101      	movs	r1, #1
 80026e6:	fa01 f202 	lsl.w	r2, r1, r2
 80026ea:	4013      	ands	r3, r2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d186      	bne.n	80025fe <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80026f0:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d105      	bne.n	8002704 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026f8:	4b38      	ldr	r3, [pc, #224]	@ (80027dc <HAL_RCC_OscConfig+0xc5c>)
 80026fa:	69db      	ldr	r3, [r3, #28]
 80026fc:	4a37      	ldr	r2, [pc, #220]	@ (80027dc <HAL_RCC_OscConfig+0xc5c>)
 80026fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002702:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002704:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002708:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	699b      	ldr	r3, [r3, #24]
 8002710:	2b00      	cmp	r3, #0
 8002712:	f000 8251 	beq.w	8002bb8 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002716:	4b31      	ldr	r3, [pc, #196]	@ (80027dc <HAL_RCC_OscConfig+0xc5c>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f003 030c 	and.w	r3, r3, #12
 800271e:	2b08      	cmp	r3, #8
 8002720:	f000 820f 	beq.w	8002b42 <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002724:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002728:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	699b      	ldr	r3, [r3, #24]
 8002730:	2b02      	cmp	r3, #2
 8002732:	f040 8165 	bne.w	8002a00 <HAL_RCC_OscConfig+0xe80>
 8002736:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800273a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800273e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002742:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002744:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002748:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	fa93 f2a3 	rbit	r2, r3
 8002752:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002756:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800275a:	601a      	str	r2, [r3, #0]
  return result;
 800275c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002760:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002764:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002766:	fab3 f383 	clz	r3, r3
 800276a:	b2db      	uxtb	r3, r3
 800276c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002770:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	461a      	mov	r2, r3
 8002778:	2300      	movs	r3, #0
 800277a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800277c:	f7fe feec 	bl	8001558 <HAL_GetTick>
 8002780:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002784:	e009      	b.n	800279a <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002786:	f7fe fee7 	bl	8001558 <HAL_GetTick>
 800278a:	4602      	mov	r2, r0
 800278c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	2b02      	cmp	r3, #2
 8002794:	d901      	bls.n	800279a <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e20f      	b.n	8002bba <HAL_RCC_OscConfig+0x103a>
 800279a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800279e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80027a2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80027a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027ac:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	fa93 f2a3 	rbit	r2, r3
 80027b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027ba:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80027be:	601a      	str	r2, [r3, #0]
  return result;
 80027c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027c4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80027c8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027ca:	fab3 f383 	clz	r3, r3
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	2b3f      	cmp	r3, #63	@ 0x3f
 80027d2:	d805      	bhi.n	80027e0 <HAL_RCC_OscConfig+0xc60>
 80027d4:	4b01      	ldr	r3, [pc, #4]	@ (80027dc <HAL_RCC_OscConfig+0xc5c>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	e02a      	b.n	8002830 <HAL_RCC_OscConfig+0xcb0>
 80027da:	bf00      	nop
 80027dc:	40021000 	.word	0x40021000
 80027e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027e4:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80027e8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80027ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027f2:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	fa93 f2a3 	rbit	r2, r3
 80027fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002800:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002804:	601a      	str	r2, [r3, #0]
 8002806:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800280a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800280e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002818:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	fa93 f2a3 	rbit	r2, r3
 8002822:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002826:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800282a:	601a      	str	r2, [r3, #0]
 800282c:	4bca      	ldr	r3, [pc, #808]	@ (8002b58 <HAL_RCC_OscConfig+0xfd8>)
 800282e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002830:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002834:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002838:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800283c:	6011      	str	r1, [r2, #0]
 800283e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002842:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002846:	6812      	ldr	r2, [r2, #0]
 8002848:	fa92 f1a2 	rbit	r1, r2
 800284c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002850:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002854:	6011      	str	r1, [r2, #0]
  return result;
 8002856:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800285a:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 800285e:	6812      	ldr	r2, [r2, #0]
 8002860:	fab2 f282 	clz	r2, r2
 8002864:	b2d2      	uxtb	r2, r2
 8002866:	f042 0220 	orr.w	r2, r2, #32
 800286a:	b2d2      	uxtb	r2, r2
 800286c:	f002 021f 	and.w	r2, r2, #31
 8002870:	2101      	movs	r1, #1
 8002872:	fa01 f202 	lsl.w	r2, r1, r2
 8002876:	4013      	ands	r3, r2
 8002878:	2b00      	cmp	r3, #0
 800287a:	d184      	bne.n	8002786 <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800287c:	4bb6      	ldr	r3, [pc, #728]	@ (8002b58 <HAL_RCC_OscConfig+0xfd8>)
 800287e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002880:	f023 020f 	bic.w	r2, r3, #15
 8002884:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002888:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002890:	49b1      	ldr	r1, [pc, #708]	@ (8002b58 <HAL_RCC_OscConfig+0xfd8>)
 8002892:	4313      	orrs	r3, r2
 8002894:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8002896:	4bb0      	ldr	r3, [pc, #704]	@ (8002b58 <HAL_RCC_OscConfig+0xfd8>)
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 800289e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028a2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	6a19      	ldr	r1, [r3, #32]
 80028aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028ae:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	430b      	orrs	r3, r1
 80028b8:	49a7      	ldr	r1, [pc, #668]	@ (8002b58 <HAL_RCC_OscConfig+0xfd8>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	604b      	str	r3, [r1, #4]
 80028be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028c2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80028c6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80028ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028d0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	fa93 f2a3 	rbit	r2, r3
 80028da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028de:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80028e2:	601a      	str	r2, [r3, #0]
  return result;
 80028e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028e8:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80028ec:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028ee:	fab3 f383 	clz	r3, r3
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80028f8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	461a      	mov	r2, r3
 8002900:	2301      	movs	r3, #1
 8002902:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002904:	f7fe fe28 	bl	8001558 <HAL_GetTick>
 8002908:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800290c:	e009      	b.n	8002922 <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800290e:	f7fe fe23 	bl	8001558 <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	2b02      	cmp	r3, #2
 800291c:	d901      	bls.n	8002922 <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e14b      	b.n	8002bba <HAL_RCC_OscConfig+0x103a>
 8002922:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002926:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800292a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800292e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002930:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002934:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	fa93 f2a3 	rbit	r2, r3
 800293e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002942:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002946:	601a      	str	r2, [r3, #0]
  return result;
 8002948:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800294c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002950:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002952:	fab3 f383 	clz	r3, r3
 8002956:	b2db      	uxtb	r3, r3
 8002958:	2b3f      	cmp	r3, #63	@ 0x3f
 800295a:	d802      	bhi.n	8002962 <HAL_RCC_OscConfig+0xde2>
 800295c:	4b7e      	ldr	r3, [pc, #504]	@ (8002b58 <HAL_RCC_OscConfig+0xfd8>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	e027      	b.n	80029b2 <HAL_RCC_OscConfig+0xe32>
 8002962:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002966:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800296a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800296e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002970:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002974:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	fa93 f2a3 	rbit	r2, r3
 800297e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002982:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002986:	601a      	str	r2, [r3, #0]
 8002988:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800298c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002990:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002994:	601a      	str	r2, [r3, #0]
 8002996:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800299a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	fa93 f2a3 	rbit	r2, r3
 80029a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029a8:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80029ac:	601a      	str	r2, [r3, #0]
 80029ae:	4b6a      	ldr	r3, [pc, #424]	@ (8002b58 <HAL_RCC_OscConfig+0xfd8>)
 80029b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029b2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80029b6:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80029ba:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80029be:	6011      	str	r1, [r2, #0]
 80029c0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80029c4:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80029c8:	6812      	ldr	r2, [r2, #0]
 80029ca:	fa92 f1a2 	rbit	r1, r2
 80029ce:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80029d2:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80029d6:	6011      	str	r1, [r2, #0]
  return result;
 80029d8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80029dc:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80029e0:	6812      	ldr	r2, [r2, #0]
 80029e2:	fab2 f282 	clz	r2, r2
 80029e6:	b2d2      	uxtb	r2, r2
 80029e8:	f042 0220 	orr.w	r2, r2, #32
 80029ec:	b2d2      	uxtb	r2, r2
 80029ee:	f002 021f 	and.w	r2, r2, #31
 80029f2:	2101      	movs	r1, #1
 80029f4:	fa01 f202 	lsl.w	r2, r1, r2
 80029f8:	4013      	ands	r3, r2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d087      	beq.n	800290e <HAL_RCC_OscConfig+0xd8e>
 80029fe:	e0db      	b.n	8002bb8 <HAL_RCC_OscConfig+0x1038>
 8002a00:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a04:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002a08:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002a0c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a12:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	fa93 f2a3 	rbit	r2, r3
 8002a1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a20:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002a24:	601a      	str	r2, [r3, #0]
  return result;
 8002a26:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a2a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002a2e:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a30:	fab3 f383 	clz	r3, r3
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002a3a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	461a      	mov	r2, r3
 8002a42:	2300      	movs	r3, #0
 8002a44:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a46:	f7fe fd87 	bl	8001558 <HAL_GetTick>
 8002a4a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a4e:	e009      	b.n	8002a64 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a50:	f7fe fd82 	bl	8001558 <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d901      	bls.n	8002a64 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8002a60:	2303      	movs	r3, #3
 8002a62:	e0aa      	b.n	8002bba <HAL_RCC_OscConfig+0x103a>
 8002a64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a68:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002a6c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a72:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a76:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	fa93 f2a3 	rbit	r2, r3
 8002a80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a84:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002a88:	601a      	str	r2, [r3, #0]
  return result;
 8002a8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a8e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002a92:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a94:	fab3 f383 	clz	r3, r3
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002a9c:	d802      	bhi.n	8002aa4 <HAL_RCC_OscConfig+0xf24>
 8002a9e:	4b2e      	ldr	r3, [pc, #184]	@ (8002b58 <HAL_RCC_OscConfig+0xfd8>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	e027      	b.n	8002af4 <HAL_RCC_OscConfig+0xf74>
 8002aa4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aa8:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002aac:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ab0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ab6:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	fa93 f2a3 	rbit	r2, r3
 8002ac0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ac4:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002ac8:	601a      	str	r2, [r3, #0]
 8002aca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ace:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002ad2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ad6:	601a      	str	r2, [r3, #0]
 8002ad8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002adc:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	fa93 f2a3 	rbit	r2, r3
 8002ae6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aea:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8002aee:	601a      	str	r2, [r3, #0]
 8002af0:	4b19      	ldr	r3, [pc, #100]	@ (8002b58 <HAL_RCC_OscConfig+0xfd8>)
 8002af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002af8:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002afc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002b00:	6011      	str	r1, [r2, #0]
 8002b02:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b06:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002b0a:	6812      	ldr	r2, [r2, #0]
 8002b0c:	fa92 f1a2 	rbit	r1, r2
 8002b10:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b14:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002b18:	6011      	str	r1, [r2, #0]
  return result;
 8002b1a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b1e:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002b22:	6812      	ldr	r2, [r2, #0]
 8002b24:	fab2 f282 	clz	r2, r2
 8002b28:	b2d2      	uxtb	r2, r2
 8002b2a:	f042 0220 	orr.w	r2, r2, #32
 8002b2e:	b2d2      	uxtb	r2, r2
 8002b30:	f002 021f 	and.w	r2, r2, #31
 8002b34:	2101      	movs	r1, #1
 8002b36:	fa01 f202 	lsl.w	r2, r1, r2
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d187      	bne.n	8002a50 <HAL_RCC_OscConfig+0xed0>
 8002b40:	e03a      	b.n	8002bb8 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b46:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	699b      	ldr	r3, [r3, #24]
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d104      	bne.n	8002b5c <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e031      	b.n	8002bba <HAL_RCC_OscConfig+0x103a>
 8002b56:	bf00      	nop
 8002b58:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b5c:	4b19      	ldr	r3, [pc, #100]	@ (8002bc4 <HAL_RCC_OscConfig+0x1044>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002b64:	4b17      	ldr	r3, [pc, #92]	@ (8002bc4 <HAL_RCC_OscConfig+0x1044>)
 8002b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b68:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002b6c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002b70:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8002b74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b78:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	69db      	ldr	r3, [r3, #28]
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d117      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002b84:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002b88:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002b8c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b90:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d10b      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002b9c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ba0:	f003 020f 	and.w	r2, r3, #15
 8002ba4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ba8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d001      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e000      	b.n	8002bba <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8002bb8:	2300      	movs	r3, #0
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	40021000 	.word	0x40021000

08002bc8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b09e      	sub	sp, #120	@ 0x78
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d101      	bne.n	8002be0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e154      	b.n	8002e8a <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002be0:	4b89      	ldr	r3, [pc, #548]	@ (8002e08 <HAL_RCC_ClockConfig+0x240>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0307 	and.w	r3, r3, #7
 8002be8:	683a      	ldr	r2, [r7, #0]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d910      	bls.n	8002c10 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bee:	4b86      	ldr	r3, [pc, #536]	@ (8002e08 <HAL_RCC_ClockConfig+0x240>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f023 0207 	bic.w	r2, r3, #7
 8002bf6:	4984      	ldr	r1, [pc, #528]	@ (8002e08 <HAL_RCC_ClockConfig+0x240>)
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bfe:	4b82      	ldr	r3, [pc, #520]	@ (8002e08 <HAL_RCC_ClockConfig+0x240>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0307 	and.w	r3, r3, #7
 8002c06:	683a      	ldr	r2, [r7, #0]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d001      	beq.n	8002c10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e13c      	b.n	8002e8a <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 0302 	and.w	r3, r3, #2
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d008      	beq.n	8002c2e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c1c:	4b7b      	ldr	r3, [pc, #492]	@ (8002e0c <HAL_RCC_ClockConfig+0x244>)
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	4978      	ldr	r1, [pc, #480]	@ (8002e0c <HAL_RCC_ClockConfig+0x244>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	f000 80cd 	beq.w	8002dd6 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d137      	bne.n	8002cb4 <HAL_RCC_ClockConfig+0xec>
 8002c44:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c48:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c4c:	fa93 f3a3 	rbit	r3, r3
 8002c50:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002c52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c54:	fab3 f383 	clz	r3, r3
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c5c:	d802      	bhi.n	8002c64 <HAL_RCC_ClockConfig+0x9c>
 8002c5e:	4b6b      	ldr	r3, [pc, #428]	@ (8002e0c <HAL_RCC_ClockConfig+0x244>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	e00f      	b.n	8002c84 <HAL_RCC_ClockConfig+0xbc>
 8002c64:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c68:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c6a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c6c:	fa93 f3a3 	rbit	r3, r3
 8002c70:	667b      	str	r3, [r7, #100]	@ 0x64
 8002c72:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c76:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c78:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c7a:	fa93 f3a3 	rbit	r3, r3
 8002c7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002c80:	4b62      	ldr	r3, [pc, #392]	@ (8002e0c <HAL_RCC_ClockConfig+0x244>)
 8002c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c84:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002c88:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002c8a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002c8c:	fa92 f2a2 	rbit	r2, r2
 8002c90:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002c92:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002c94:	fab2 f282 	clz	r2, r2
 8002c98:	b2d2      	uxtb	r2, r2
 8002c9a:	f042 0220 	orr.w	r2, r2, #32
 8002c9e:	b2d2      	uxtb	r2, r2
 8002ca0:	f002 021f 	and.w	r2, r2, #31
 8002ca4:	2101      	movs	r1, #1
 8002ca6:	fa01 f202 	lsl.w	r2, r1, r2
 8002caa:	4013      	ands	r3, r2
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d171      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e0ea      	b.n	8002e8a <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d137      	bne.n	8002d2c <HAL_RCC_ClockConfig+0x164>
 8002cbc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002cc0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002cc4:	fa93 f3a3 	rbit	r3, r3
 8002cc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002cca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ccc:	fab3 f383 	clz	r3, r3
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	2b3f      	cmp	r3, #63	@ 0x3f
 8002cd4:	d802      	bhi.n	8002cdc <HAL_RCC_ClockConfig+0x114>
 8002cd6:	4b4d      	ldr	r3, [pc, #308]	@ (8002e0c <HAL_RCC_ClockConfig+0x244>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	e00f      	b.n	8002cfc <HAL_RCC_ClockConfig+0x134>
 8002cdc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ce0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ce4:	fa93 f3a3 	rbit	r3, r3
 8002ce8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002cea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002cee:	643b      	str	r3, [r7, #64]	@ 0x40
 8002cf0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cf2:	fa93 f3a3 	rbit	r3, r3
 8002cf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002cf8:	4b44      	ldr	r3, [pc, #272]	@ (8002e0c <HAL_RCC_ClockConfig+0x244>)
 8002cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cfc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d00:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002d02:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002d04:	fa92 f2a2 	rbit	r2, r2
 8002d08:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002d0a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002d0c:	fab2 f282 	clz	r2, r2
 8002d10:	b2d2      	uxtb	r2, r2
 8002d12:	f042 0220 	orr.w	r2, r2, #32
 8002d16:	b2d2      	uxtb	r2, r2
 8002d18:	f002 021f 	and.w	r2, r2, #31
 8002d1c:	2101      	movs	r1, #1
 8002d1e:	fa01 f202 	lsl.w	r2, r1, r2
 8002d22:	4013      	ands	r3, r2
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d135      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e0ae      	b.n	8002e8a <HAL_RCC_ClockConfig+0x2c2>
 8002d2c:	2302      	movs	r3, #2
 8002d2e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d32:	fa93 f3a3 	rbit	r3, r3
 8002d36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002d38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d3a:	fab3 f383 	clz	r3, r3
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d42:	d802      	bhi.n	8002d4a <HAL_RCC_ClockConfig+0x182>
 8002d44:	4b31      	ldr	r3, [pc, #196]	@ (8002e0c <HAL_RCC_ClockConfig+0x244>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	e00d      	b.n	8002d66 <HAL_RCC_ClockConfig+0x19e>
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d50:	fa93 f3a3 	rbit	r3, r3
 8002d54:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d56:	2302      	movs	r3, #2
 8002d58:	623b      	str	r3, [r7, #32]
 8002d5a:	6a3b      	ldr	r3, [r7, #32]
 8002d5c:	fa93 f3a3 	rbit	r3, r3
 8002d60:	61fb      	str	r3, [r7, #28]
 8002d62:	4b2a      	ldr	r3, [pc, #168]	@ (8002e0c <HAL_RCC_ClockConfig+0x244>)
 8002d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d66:	2202      	movs	r2, #2
 8002d68:	61ba      	str	r2, [r7, #24]
 8002d6a:	69ba      	ldr	r2, [r7, #24]
 8002d6c:	fa92 f2a2 	rbit	r2, r2
 8002d70:	617a      	str	r2, [r7, #20]
  return result;
 8002d72:	697a      	ldr	r2, [r7, #20]
 8002d74:	fab2 f282 	clz	r2, r2
 8002d78:	b2d2      	uxtb	r2, r2
 8002d7a:	f042 0220 	orr.w	r2, r2, #32
 8002d7e:	b2d2      	uxtb	r2, r2
 8002d80:	f002 021f 	and.w	r2, r2, #31
 8002d84:	2101      	movs	r1, #1
 8002d86:	fa01 f202 	lsl.w	r2, r1, r2
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d101      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e07a      	b.n	8002e8a <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d94:	4b1d      	ldr	r3, [pc, #116]	@ (8002e0c <HAL_RCC_ClockConfig+0x244>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f023 0203 	bic.w	r2, r3, #3
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	491a      	ldr	r1, [pc, #104]	@ (8002e0c <HAL_RCC_ClockConfig+0x244>)
 8002da2:	4313      	orrs	r3, r2
 8002da4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002da6:	f7fe fbd7 	bl	8001558 <HAL_GetTick>
 8002daa:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dac:	e00a      	b.n	8002dc4 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dae:	f7fe fbd3 	bl	8001558 <HAL_GetTick>
 8002db2:	4602      	mov	r2, r0
 8002db4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d901      	bls.n	8002dc4 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e062      	b.n	8002e8a <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dc4:	4b11      	ldr	r3, [pc, #68]	@ (8002e0c <HAL_RCC_ClockConfig+0x244>)
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f003 020c 	and.w	r2, r3, #12
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d1eb      	bne.n	8002dae <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002dd6:	4b0c      	ldr	r3, [pc, #48]	@ (8002e08 <HAL_RCC_ClockConfig+0x240>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0307 	and.w	r3, r3, #7
 8002dde:	683a      	ldr	r2, [r7, #0]
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d215      	bcs.n	8002e10 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002de4:	4b08      	ldr	r3, [pc, #32]	@ (8002e08 <HAL_RCC_ClockConfig+0x240>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f023 0207 	bic.w	r2, r3, #7
 8002dec:	4906      	ldr	r1, [pc, #24]	@ (8002e08 <HAL_RCC_ClockConfig+0x240>)
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002df4:	4b04      	ldr	r3, [pc, #16]	@ (8002e08 <HAL_RCC_ClockConfig+0x240>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0307 	and.w	r3, r3, #7
 8002dfc:	683a      	ldr	r2, [r7, #0]
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d006      	beq.n	8002e10 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e041      	b.n	8002e8a <HAL_RCC_ClockConfig+0x2c2>
 8002e06:	bf00      	nop
 8002e08:	40022000 	.word	0x40022000
 8002e0c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0304 	and.w	r3, r3, #4
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d008      	beq.n	8002e2e <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e1c:	4b1d      	ldr	r3, [pc, #116]	@ (8002e94 <HAL_RCC_ClockConfig+0x2cc>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	491a      	ldr	r1, [pc, #104]	@ (8002e94 <HAL_RCC_ClockConfig+0x2cc>)
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0308 	and.w	r3, r3, #8
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d009      	beq.n	8002e4e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e3a:	4b16      	ldr	r3, [pc, #88]	@ (8002e94 <HAL_RCC_ClockConfig+0x2cc>)
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	691b      	ldr	r3, [r3, #16]
 8002e46:	00db      	lsls	r3, r3, #3
 8002e48:	4912      	ldr	r1, [pc, #72]	@ (8002e94 <HAL_RCC_ClockConfig+0x2cc>)
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002e4e:	f000 f829 	bl	8002ea4 <HAL_RCC_GetSysClockFreq>
 8002e52:	4601      	mov	r1, r0
 8002e54:	4b0f      	ldr	r3, [pc, #60]	@ (8002e94 <HAL_RCC_ClockConfig+0x2cc>)
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e5c:	22f0      	movs	r2, #240	@ 0xf0
 8002e5e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e60:	693a      	ldr	r2, [r7, #16]
 8002e62:	fa92 f2a2 	rbit	r2, r2
 8002e66:	60fa      	str	r2, [r7, #12]
  return result;
 8002e68:	68fa      	ldr	r2, [r7, #12]
 8002e6a:	fab2 f282 	clz	r2, r2
 8002e6e:	b2d2      	uxtb	r2, r2
 8002e70:	40d3      	lsrs	r3, r2
 8002e72:	4a09      	ldr	r2, [pc, #36]	@ (8002e98 <HAL_RCC_ClockConfig+0x2d0>)
 8002e74:	5cd3      	ldrb	r3, [r2, r3]
 8002e76:	fa21 f303 	lsr.w	r3, r1, r3
 8002e7a:	4a08      	ldr	r2, [pc, #32]	@ (8002e9c <HAL_RCC_ClockConfig+0x2d4>)
 8002e7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002e7e:	4b08      	ldr	r3, [pc, #32]	@ (8002ea0 <HAL_RCC_ClockConfig+0x2d8>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4618      	mov	r0, r3
 8002e84:	f7fe fb24 	bl	80014d0 <HAL_InitTick>
  
  return HAL_OK;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3778      	adds	r7, #120	@ 0x78
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40021000 	.word	0x40021000
 8002e98:	08006a84 	.word	0x08006a84
 8002e9c:	20000000 	.word	0x20000000
 8002ea0:	20000004 	.word	0x20000004

08002ea4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b087      	sub	sp, #28
 8002ea8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	60fb      	str	r3, [r7, #12]
 8002eae:	2300      	movs	r3, #0
 8002eb0:	60bb      	str	r3, [r7, #8]
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	617b      	str	r3, [r7, #20]
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002ebe:	4b1f      	ldr	r3, [pc, #124]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x98>)
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f003 030c 	and.w	r3, r3, #12
 8002eca:	2b04      	cmp	r3, #4
 8002ecc:	d002      	beq.n	8002ed4 <HAL_RCC_GetSysClockFreq+0x30>
 8002ece:	2b08      	cmp	r3, #8
 8002ed0:	d003      	beq.n	8002eda <HAL_RCC_GetSysClockFreq+0x36>
 8002ed2:	e029      	b.n	8002f28 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002ed6:	613b      	str	r3, [r7, #16]
      break;
 8002ed8:	e029      	b.n	8002f2e <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	0c9b      	lsrs	r3, r3, #18
 8002ede:	f003 030f 	and.w	r3, r3, #15
 8002ee2:	4a18      	ldr	r2, [pc, #96]	@ (8002f44 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002ee4:	5cd3      	ldrb	r3, [r2, r3]
 8002ee6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002ee8:	4b14      	ldr	r3, [pc, #80]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x98>)
 8002eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eec:	f003 030f 	and.w	r3, r3, #15
 8002ef0:	4a15      	ldr	r2, [pc, #84]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ef2:	5cd3      	ldrb	r3, [r2, r3]
 8002ef4:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d008      	beq.n	8002f12 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002f00:	4a0f      	ldr	r2, [pc, #60]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	fb02 f303 	mul.w	r3, r2, r3
 8002f0e:	617b      	str	r3, [r7, #20]
 8002f10:	e007      	b.n	8002f22 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002f12:	4a0b      	ldr	r2, [pc, #44]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	fb02 f303 	mul.w	r3, r2, r3
 8002f20:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	613b      	str	r3, [r7, #16]
      break;
 8002f26:	e002      	b.n	8002f2e <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f28:	4b05      	ldr	r3, [pc, #20]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f2a:	613b      	str	r3, [r7, #16]
      break;
 8002f2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f2e:	693b      	ldr	r3, [r7, #16]
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	371c      	adds	r7, #28
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr
 8002f3c:	40021000 	.word	0x40021000
 8002f40:	007a1200 	.word	0x007a1200
 8002f44:	08006a9c 	.word	0x08006a9c
 8002f48:	08006aac 	.word	0x08006aac

08002f4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f50:	4b03      	ldr	r3, [pc, #12]	@ (8002f60 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f52:	681b      	ldr	r3, [r3, #0]
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	20000000 	.word	0x20000000

08002f64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002f6a:	f7ff ffef 	bl	8002f4c <HAL_RCC_GetHCLKFreq>
 8002f6e:	4601      	mov	r1, r0
 8002f70:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002f78:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002f7c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	fa92 f2a2 	rbit	r2, r2
 8002f84:	603a      	str	r2, [r7, #0]
  return result;
 8002f86:	683a      	ldr	r2, [r7, #0]
 8002f88:	fab2 f282 	clz	r2, r2
 8002f8c:	b2d2      	uxtb	r2, r2
 8002f8e:	40d3      	lsrs	r3, r2
 8002f90:	4a04      	ldr	r2, [pc, #16]	@ (8002fa4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002f92:	5cd3      	ldrb	r3, [r2, r3]
 8002f94:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3708      	adds	r7, #8
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	40021000 	.word	0x40021000
 8002fa4:	08006a94 	.word	0x08006a94

08002fa8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002fae:	f7ff ffcd 	bl	8002f4c <HAL_RCC_GetHCLKFreq>
 8002fb2:	4601      	mov	r1, r0
 8002fb4:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002fbc:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002fc0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	fa92 f2a2 	rbit	r2, r2
 8002fc8:	603a      	str	r2, [r7, #0]
  return result;
 8002fca:	683a      	ldr	r2, [r7, #0]
 8002fcc:	fab2 f282 	clz	r2, r2
 8002fd0:	b2d2      	uxtb	r2, r2
 8002fd2:	40d3      	lsrs	r3, r2
 8002fd4:	4a04      	ldr	r2, [pc, #16]	@ (8002fe8 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002fd6:	5cd3      	ldrb	r3, [r2, r3]
 8002fd8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3708      	adds	r7, #8
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	40021000 	.word	0x40021000
 8002fe8:	08006a94 	.word	0x08006a94

08002fec <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b092      	sub	sp, #72	@ 0x48
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800300a:	2b00      	cmp	r3, #0
 800300c:	f000 80d2 	beq.w	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003010:	4b4d      	ldr	r3, [pc, #308]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003012:	69db      	ldr	r3, [r3, #28]
 8003014:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d10e      	bne.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800301c:	4b4a      	ldr	r3, [pc, #296]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800301e:	69db      	ldr	r3, [r3, #28]
 8003020:	4a49      	ldr	r2, [pc, #292]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003022:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003026:	61d3      	str	r3, [r2, #28]
 8003028:	4b47      	ldr	r3, [pc, #284]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800302a:	69db      	ldr	r3, [r3, #28]
 800302c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003030:	60bb      	str	r3, [r7, #8]
 8003032:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003034:	2301      	movs	r3, #1
 8003036:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800303a:	4b44      	ldr	r3, [pc, #272]	@ (800314c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003042:	2b00      	cmp	r3, #0
 8003044:	d118      	bne.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003046:	4b41      	ldr	r3, [pc, #260]	@ (800314c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a40      	ldr	r2, [pc, #256]	@ (800314c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800304c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003050:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003052:	f7fe fa81 	bl	8001558 <HAL_GetTick>
 8003056:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003058:	e008      	b.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800305a:	f7fe fa7d 	bl	8001558 <HAL_GetTick>
 800305e:	4602      	mov	r2, r0
 8003060:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	2b64      	cmp	r3, #100	@ 0x64
 8003066:	d901      	bls.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003068:	2303      	movs	r3, #3
 800306a:	e1d4      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800306c:	4b37      	ldr	r3, [pc, #220]	@ (800314c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003074:	2b00      	cmp	r3, #0
 8003076:	d0f0      	beq.n	800305a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003078:	4b33      	ldr	r3, [pc, #204]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800307a:	6a1b      	ldr	r3, [r3, #32]
 800307c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003080:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003082:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003084:	2b00      	cmp	r3, #0
 8003086:	f000 8082 	beq.w	800318e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003092:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003094:	429a      	cmp	r2, r3
 8003096:	d07a      	beq.n	800318e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003098:	4b2b      	ldr	r3, [pc, #172]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800309a:	6a1b      	ldr	r3, [r3, #32]
 800309c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030a2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80030a6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030aa:	fa93 f3a3 	rbit	r3, r3
 80030ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80030b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80030b2:	fab3 f383 	clz	r3, r3
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	461a      	mov	r2, r3
 80030ba:	4b25      	ldr	r3, [pc, #148]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030bc:	4413      	add	r3, r2
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	461a      	mov	r2, r3
 80030c2:	2301      	movs	r3, #1
 80030c4:	6013      	str	r3, [r2, #0]
 80030c6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80030ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ce:	fa93 f3a3 	rbit	r3, r3
 80030d2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80030d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80030d6:	fab3 f383 	clz	r3, r3
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	461a      	mov	r2, r3
 80030de:	4b1c      	ldr	r3, [pc, #112]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030e0:	4413      	add	r3, r2
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	461a      	mov	r2, r3
 80030e6:	2300      	movs	r3, #0
 80030e8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80030ea:	4a17      	ldr	r2, [pc, #92]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80030ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030ee:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80030f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030f2:	f003 0301 	and.w	r3, r3, #1
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d049      	beq.n	800318e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030fa:	f7fe fa2d 	bl	8001558 <HAL_GetTick>
 80030fe:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003100:	e00a      	b.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003102:	f7fe fa29 	bl	8001558 <HAL_GetTick>
 8003106:	4602      	mov	r2, r0
 8003108:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003110:	4293      	cmp	r3, r2
 8003112:	d901      	bls.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003114:	2303      	movs	r3, #3
 8003116:	e17e      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8003118:	2302      	movs	r3, #2
 800311a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800311c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800311e:	fa93 f3a3 	rbit	r3, r3
 8003122:	627b      	str	r3, [r7, #36]	@ 0x24
 8003124:	2302      	movs	r3, #2
 8003126:	623b      	str	r3, [r7, #32]
 8003128:	6a3b      	ldr	r3, [r7, #32]
 800312a:	fa93 f3a3 	rbit	r3, r3
 800312e:	61fb      	str	r3, [r7, #28]
  return result;
 8003130:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003132:	fab3 f383 	clz	r3, r3
 8003136:	b2db      	uxtb	r3, r3
 8003138:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800313c:	b2db      	uxtb	r3, r3
 800313e:	2b00      	cmp	r3, #0
 8003140:	d108      	bne.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003142:	4b01      	ldr	r3, [pc, #4]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003144:	6a1b      	ldr	r3, [r3, #32]
 8003146:	e00d      	b.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003148:	40021000 	.word	0x40021000
 800314c:	40007000 	.word	0x40007000
 8003150:	10908100 	.word	0x10908100
 8003154:	2302      	movs	r3, #2
 8003156:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003158:	69bb      	ldr	r3, [r7, #24]
 800315a:	fa93 f3a3 	rbit	r3, r3
 800315e:	617b      	str	r3, [r7, #20]
 8003160:	4b9a      	ldr	r3, [pc, #616]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003164:	2202      	movs	r2, #2
 8003166:	613a      	str	r2, [r7, #16]
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	fa92 f2a2 	rbit	r2, r2
 800316e:	60fa      	str	r2, [r7, #12]
  return result;
 8003170:	68fa      	ldr	r2, [r7, #12]
 8003172:	fab2 f282 	clz	r2, r2
 8003176:	b2d2      	uxtb	r2, r2
 8003178:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800317c:	b2d2      	uxtb	r2, r2
 800317e:	f002 021f 	and.w	r2, r2, #31
 8003182:	2101      	movs	r1, #1
 8003184:	fa01 f202 	lsl.w	r2, r1, r2
 8003188:	4013      	ands	r3, r2
 800318a:	2b00      	cmp	r3, #0
 800318c:	d0b9      	beq.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800318e:	4b8f      	ldr	r3, [pc, #572]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003190:	6a1b      	ldr	r3, [r3, #32]
 8003192:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	498c      	ldr	r1, [pc, #560]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800319c:	4313      	orrs	r3, r2
 800319e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80031a0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d105      	bne.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031a8:	4b88      	ldr	r3, [pc, #544]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031aa:	69db      	ldr	r3, [r3, #28]
 80031ac:	4a87      	ldr	r2, [pc, #540]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031b2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0301 	and.w	r3, r3, #1
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d008      	beq.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031c0:	4b82      	ldr	r3, [pc, #520]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031c4:	f023 0203 	bic.w	r2, r3, #3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	497f      	ldr	r1, [pc, #508]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ce:	4313      	orrs	r3, r2
 80031d0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d008      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031de:	4b7b      	ldr	r3, [pc, #492]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	4978      	ldr	r1, [pc, #480]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ec:	4313      	orrs	r3, r2
 80031ee:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0304 	and.w	r3, r3, #4
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d008      	beq.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80031fc:	4b73      	ldr	r3, [pc, #460]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003200:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	691b      	ldr	r3, [r3, #16]
 8003208:	4970      	ldr	r1, [pc, #448]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800320a:	4313      	orrs	r3, r2
 800320c:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0320 	and.w	r3, r3, #32
 8003216:	2b00      	cmp	r3, #0
 8003218:	d008      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800321a:	4b6c      	ldr	r3, [pc, #432]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800321c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800321e:	f023 0210 	bic.w	r2, r3, #16
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	69db      	ldr	r3, [r3, #28]
 8003226:	4969      	ldr	r1, [pc, #420]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003228:	4313      	orrs	r3, r2
 800322a:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d008      	beq.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003238:	4b64      	ldr	r3, [pc, #400]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003244:	4961      	ldr	r1, [pc, #388]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003246:	4313      	orrs	r3, r2
 8003248:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003252:	2b00      	cmp	r3, #0
 8003254:	d008      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003256:	4b5d      	ldr	r3, [pc, #372]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800325a:	f023 0220 	bic.w	r2, r3, #32
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6a1b      	ldr	r3, [r3, #32]
 8003262:	495a      	ldr	r1, [pc, #360]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003264:	4313      	orrs	r3, r2
 8003266:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d008      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003274:	4b55      	ldr	r3, [pc, #340]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003278:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003280:	4952      	ldr	r1, [pc, #328]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003282:	4313      	orrs	r3, r2
 8003284:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0308 	and.w	r3, r3, #8
 800328e:	2b00      	cmp	r3, #0
 8003290:	d008      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003292:	4b4e      	ldr	r3, [pc, #312]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003296:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	695b      	ldr	r3, [r3, #20]
 800329e:	494b      	ldr	r1, [pc, #300]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0310 	and.w	r3, r3, #16
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d008      	beq.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80032b0:	4b46      	ldr	r3, [pc, #280]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	699b      	ldr	r3, [r3, #24]
 80032bc:	4943      	ldr	r1, [pc, #268]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032be:	4313      	orrs	r3, r2
 80032c0:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d008      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80032ce:	4b3f      	ldr	r3, [pc, #252]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032da:	493c      	ldr	r1, [pc, #240]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032dc:	4313      	orrs	r3, r2
 80032de:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d008      	beq.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80032ec:	4b37      	ldr	r3, [pc, #220]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032f0:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f8:	4934      	ldr	r1, [pc, #208]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032fa:	4313      	orrs	r3, r2
 80032fc:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003306:	2b00      	cmp	r3, #0
 8003308:	d008      	beq.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800330a:	4b30      	ldr	r3, [pc, #192]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800330c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800330e:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003316:	492d      	ldr	r1, [pc, #180]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003318:	4313      	orrs	r3, r2
 800331a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d008      	beq.n	800333a <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003328:	4b28      	ldr	r3, [pc, #160]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800332a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003334:	4925      	ldr	r1, [pc, #148]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003336:	4313      	orrs	r3, r2
 8003338:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d008      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003346:	4b21      	ldr	r3, [pc, #132]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800334a:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003352:	491e      	ldr	r1, [pc, #120]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003354:	4313      	orrs	r3, r2
 8003356:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d008      	beq.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003364:	4b19      	ldr	r3, [pc, #100]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003368:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003370:	4916      	ldr	r1, [pc, #88]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003372:	4313      	orrs	r3, r2
 8003374:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800337e:	2b00      	cmp	r3, #0
 8003380:	d008      	beq.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003382:	4b12      	ldr	r3, [pc, #72]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003386:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800338e:	490f      	ldr	r1, [pc, #60]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003390:	4313      	orrs	r3, r2
 8003392:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d008      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80033a0:	4b0a      	ldr	r3, [pc, #40]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ac:	4907      	ldr	r1, [pc, #28]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033ae:	4313      	orrs	r3, r2
 80033b0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00c      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80033be:	4b03      	ldr	r3, [pc, #12]	@ (80033cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c2:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	e002      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80033ca:	bf00      	nop
 80033cc:	40021000 	.word	0x40021000
 80033d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033d2:	4913      	ldr	r1, [pc, #76]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80033d4:	4313      	orrs	r3, r2
 80033d6:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d008      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80033e4:	4b0e      	ldr	r3, [pc, #56]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80033e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033f0:	490b      	ldr	r1, [pc, #44]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80033f2:	4313      	orrs	r3, r2
 80033f4:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d008      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003402:	4b07      	ldr	r3, [pc, #28]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003406:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800340e:	4904      	ldr	r1, [pc, #16]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003410:	4313      	orrs	r3, r2
 8003412:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003414:	2300      	movs	r3, #0
}
 8003416:	4618      	mov	r0, r3
 8003418:	3748      	adds	r7, #72	@ 0x48
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	40021000 	.word	0x40021000

08003424 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d101      	bne.n	8003436 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e040      	b.n	80034b8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800343a:	2b00      	cmp	r3, #0
 800343c:	d106      	bne.n	800344c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2200      	movs	r2, #0
 8003442:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f7fd fe88 	bl	800115c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2224      	movs	r2, #36	@ 0x24
 8003450:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f022 0201 	bic.w	r2, r2, #1
 8003460:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003466:	2b00      	cmp	r3, #0
 8003468:	d002      	beq.n	8003470 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f000 fa86 	bl	800397c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	f000 f8af 	bl	80035d4 <UART_SetConfig>
 8003476:	4603      	mov	r3, r0
 8003478:	2b01      	cmp	r3, #1
 800347a:	d101      	bne.n	8003480 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e01b      	b.n	80034b8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	685a      	ldr	r2, [r3, #4]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800348e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	689a      	ldr	r2, [r3, #8]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800349e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f042 0201 	orr.w	r2, r2, #1
 80034ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f000 fb05 	bl	8003ac0 <UART_CheckIdleState>
 80034b6:	4603      	mov	r3, r0
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3708      	adds	r7, #8
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b08a      	sub	sp, #40	@ 0x28
 80034c4:	af02      	add	r7, sp, #8
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	603b      	str	r3, [r7, #0]
 80034cc:	4613      	mov	r3, r2
 80034ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80034d4:	2b20      	cmp	r3, #32
 80034d6:	d177      	bne.n	80035c8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d002      	beq.n	80034e4 <HAL_UART_Transmit+0x24>
 80034de:	88fb      	ldrh	r3, [r7, #6]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d101      	bne.n	80034e8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e070      	b.n	80035ca <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2221      	movs	r2, #33	@ 0x21
 80034f4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034f6:	f7fe f82f 	bl	8001558 <HAL_GetTick>
 80034fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	88fa      	ldrh	r2, [r7, #6]
 8003500:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	88fa      	ldrh	r2, [r7, #6]
 8003508:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003514:	d108      	bne.n	8003528 <HAL_UART_Transmit+0x68>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	691b      	ldr	r3, [r3, #16]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d104      	bne.n	8003528 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800351e:	2300      	movs	r3, #0
 8003520:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	61bb      	str	r3, [r7, #24]
 8003526:	e003      	b.n	8003530 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800352c:	2300      	movs	r3, #0
 800352e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003530:	e02f      	b.n	8003592 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	9300      	str	r3, [sp, #0]
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	2200      	movs	r2, #0
 800353a:	2180      	movs	r1, #128	@ 0x80
 800353c:	68f8      	ldr	r0, [r7, #12]
 800353e:	f000 fb67 	bl	8003c10 <UART_WaitOnFlagUntilTimeout>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d004      	beq.n	8003552 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2220      	movs	r2, #32
 800354c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e03b      	b.n	80035ca <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d10b      	bne.n	8003570 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003558:	69bb      	ldr	r3, [r7, #24]
 800355a:	881a      	ldrh	r2, [r3, #0]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003564:	b292      	uxth	r2, r2
 8003566:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	3302      	adds	r3, #2
 800356c:	61bb      	str	r3, [r7, #24]
 800356e:	e007      	b.n	8003580 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	781a      	ldrb	r2, [r3, #0]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	3301      	adds	r3, #1
 800357e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003586:	b29b      	uxth	r3, r3
 8003588:	3b01      	subs	r3, #1
 800358a:	b29a      	uxth	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003598:	b29b      	uxth	r3, r3
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1c9      	bne.n	8003532 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	9300      	str	r3, [sp, #0]
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	2200      	movs	r2, #0
 80035a6:	2140      	movs	r1, #64	@ 0x40
 80035a8:	68f8      	ldr	r0, [r7, #12]
 80035aa:	f000 fb31 	bl	8003c10 <UART_WaitOnFlagUntilTimeout>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d004      	beq.n	80035be <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2220      	movs	r2, #32
 80035b8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e005      	b.n	80035ca <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2220      	movs	r2, #32
 80035c2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80035c4:	2300      	movs	r3, #0
 80035c6:	e000      	b.n	80035ca <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80035c8:	2302      	movs	r3, #2
  }
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3720      	adds	r7, #32
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
	...

080035d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b088      	sub	sp, #32
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80035dc:	2300      	movs	r3, #0
 80035de:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	689a      	ldr	r2, [r3, #8]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	691b      	ldr	r3, [r3, #16]
 80035e8:	431a      	orrs	r2, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	695b      	ldr	r3, [r3, #20]
 80035ee:	431a      	orrs	r2, r3
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	69db      	ldr	r3, [r3, #28]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	4b92      	ldr	r3, [pc, #584]	@ (8003848 <UART_SetConfig+0x274>)
 8003600:	4013      	ands	r3, r2
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	6812      	ldr	r2, [r2, #0]
 8003606:	6979      	ldr	r1, [r7, #20]
 8003608:	430b      	orrs	r3, r1
 800360a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	68da      	ldr	r2, [r3, #12]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	430a      	orrs	r2, r1
 8003620:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a1b      	ldr	r3, [r3, #32]
 800362c:	697a      	ldr	r2, [r7, #20]
 800362e:	4313      	orrs	r3, r2
 8003630:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	697a      	ldr	r2, [r7, #20]
 8003642:	430a      	orrs	r2, r1
 8003644:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a80      	ldr	r2, [pc, #512]	@ (800384c <UART_SetConfig+0x278>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d120      	bne.n	8003692 <UART_SetConfig+0xbe>
 8003650:	4b7f      	ldr	r3, [pc, #508]	@ (8003850 <UART_SetConfig+0x27c>)
 8003652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003654:	f003 0303 	and.w	r3, r3, #3
 8003658:	2b03      	cmp	r3, #3
 800365a:	d817      	bhi.n	800368c <UART_SetConfig+0xb8>
 800365c:	a201      	add	r2, pc, #4	@ (adr r2, 8003664 <UART_SetConfig+0x90>)
 800365e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003662:	bf00      	nop
 8003664:	08003675 	.word	0x08003675
 8003668:	08003681 	.word	0x08003681
 800366c:	08003687 	.word	0x08003687
 8003670:	0800367b 	.word	0x0800367b
 8003674:	2301      	movs	r3, #1
 8003676:	77fb      	strb	r3, [r7, #31]
 8003678:	e0b5      	b.n	80037e6 <UART_SetConfig+0x212>
 800367a:	2302      	movs	r3, #2
 800367c:	77fb      	strb	r3, [r7, #31]
 800367e:	e0b2      	b.n	80037e6 <UART_SetConfig+0x212>
 8003680:	2304      	movs	r3, #4
 8003682:	77fb      	strb	r3, [r7, #31]
 8003684:	e0af      	b.n	80037e6 <UART_SetConfig+0x212>
 8003686:	2308      	movs	r3, #8
 8003688:	77fb      	strb	r3, [r7, #31]
 800368a:	e0ac      	b.n	80037e6 <UART_SetConfig+0x212>
 800368c:	2310      	movs	r3, #16
 800368e:	77fb      	strb	r3, [r7, #31]
 8003690:	e0a9      	b.n	80037e6 <UART_SetConfig+0x212>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a6f      	ldr	r2, [pc, #444]	@ (8003854 <UART_SetConfig+0x280>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d124      	bne.n	80036e6 <UART_SetConfig+0x112>
 800369c:	4b6c      	ldr	r3, [pc, #432]	@ (8003850 <UART_SetConfig+0x27c>)
 800369e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80036a4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80036a8:	d011      	beq.n	80036ce <UART_SetConfig+0xfa>
 80036aa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80036ae:	d817      	bhi.n	80036e0 <UART_SetConfig+0x10c>
 80036b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80036b4:	d011      	beq.n	80036da <UART_SetConfig+0x106>
 80036b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80036ba:	d811      	bhi.n	80036e0 <UART_SetConfig+0x10c>
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d003      	beq.n	80036c8 <UART_SetConfig+0xf4>
 80036c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036c4:	d006      	beq.n	80036d4 <UART_SetConfig+0x100>
 80036c6:	e00b      	b.n	80036e0 <UART_SetConfig+0x10c>
 80036c8:	2300      	movs	r3, #0
 80036ca:	77fb      	strb	r3, [r7, #31]
 80036cc:	e08b      	b.n	80037e6 <UART_SetConfig+0x212>
 80036ce:	2302      	movs	r3, #2
 80036d0:	77fb      	strb	r3, [r7, #31]
 80036d2:	e088      	b.n	80037e6 <UART_SetConfig+0x212>
 80036d4:	2304      	movs	r3, #4
 80036d6:	77fb      	strb	r3, [r7, #31]
 80036d8:	e085      	b.n	80037e6 <UART_SetConfig+0x212>
 80036da:	2308      	movs	r3, #8
 80036dc:	77fb      	strb	r3, [r7, #31]
 80036de:	e082      	b.n	80037e6 <UART_SetConfig+0x212>
 80036e0:	2310      	movs	r3, #16
 80036e2:	77fb      	strb	r3, [r7, #31]
 80036e4:	e07f      	b.n	80037e6 <UART_SetConfig+0x212>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a5b      	ldr	r2, [pc, #364]	@ (8003858 <UART_SetConfig+0x284>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d124      	bne.n	800373a <UART_SetConfig+0x166>
 80036f0:	4b57      	ldr	r3, [pc, #348]	@ (8003850 <UART_SetConfig+0x27c>)
 80036f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80036f8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80036fc:	d011      	beq.n	8003722 <UART_SetConfig+0x14e>
 80036fe:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003702:	d817      	bhi.n	8003734 <UART_SetConfig+0x160>
 8003704:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003708:	d011      	beq.n	800372e <UART_SetConfig+0x15a>
 800370a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800370e:	d811      	bhi.n	8003734 <UART_SetConfig+0x160>
 8003710:	2b00      	cmp	r3, #0
 8003712:	d003      	beq.n	800371c <UART_SetConfig+0x148>
 8003714:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003718:	d006      	beq.n	8003728 <UART_SetConfig+0x154>
 800371a:	e00b      	b.n	8003734 <UART_SetConfig+0x160>
 800371c:	2300      	movs	r3, #0
 800371e:	77fb      	strb	r3, [r7, #31]
 8003720:	e061      	b.n	80037e6 <UART_SetConfig+0x212>
 8003722:	2302      	movs	r3, #2
 8003724:	77fb      	strb	r3, [r7, #31]
 8003726:	e05e      	b.n	80037e6 <UART_SetConfig+0x212>
 8003728:	2304      	movs	r3, #4
 800372a:	77fb      	strb	r3, [r7, #31]
 800372c:	e05b      	b.n	80037e6 <UART_SetConfig+0x212>
 800372e:	2308      	movs	r3, #8
 8003730:	77fb      	strb	r3, [r7, #31]
 8003732:	e058      	b.n	80037e6 <UART_SetConfig+0x212>
 8003734:	2310      	movs	r3, #16
 8003736:	77fb      	strb	r3, [r7, #31]
 8003738:	e055      	b.n	80037e6 <UART_SetConfig+0x212>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a47      	ldr	r2, [pc, #284]	@ (800385c <UART_SetConfig+0x288>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d124      	bne.n	800378e <UART_SetConfig+0x1ba>
 8003744:	4b42      	ldr	r3, [pc, #264]	@ (8003850 <UART_SetConfig+0x27c>)
 8003746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003748:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800374c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003750:	d011      	beq.n	8003776 <UART_SetConfig+0x1a2>
 8003752:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003756:	d817      	bhi.n	8003788 <UART_SetConfig+0x1b4>
 8003758:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800375c:	d011      	beq.n	8003782 <UART_SetConfig+0x1ae>
 800375e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003762:	d811      	bhi.n	8003788 <UART_SetConfig+0x1b4>
 8003764:	2b00      	cmp	r3, #0
 8003766:	d003      	beq.n	8003770 <UART_SetConfig+0x19c>
 8003768:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800376c:	d006      	beq.n	800377c <UART_SetConfig+0x1a8>
 800376e:	e00b      	b.n	8003788 <UART_SetConfig+0x1b4>
 8003770:	2300      	movs	r3, #0
 8003772:	77fb      	strb	r3, [r7, #31]
 8003774:	e037      	b.n	80037e6 <UART_SetConfig+0x212>
 8003776:	2302      	movs	r3, #2
 8003778:	77fb      	strb	r3, [r7, #31]
 800377a:	e034      	b.n	80037e6 <UART_SetConfig+0x212>
 800377c:	2304      	movs	r3, #4
 800377e:	77fb      	strb	r3, [r7, #31]
 8003780:	e031      	b.n	80037e6 <UART_SetConfig+0x212>
 8003782:	2308      	movs	r3, #8
 8003784:	77fb      	strb	r3, [r7, #31]
 8003786:	e02e      	b.n	80037e6 <UART_SetConfig+0x212>
 8003788:	2310      	movs	r3, #16
 800378a:	77fb      	strb	r3, [r7, #31]
 800378c:	e02b      	b.n	80037e6 <UART_SetConfig+0x212>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a33      	ldr	r2, [pc, #204]	@ (8003860 <UART_SetConfig+0x28c>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d124      	bne.n	80037e2 <UART_SetConfig+0x20e>
 8003798:	4b2d      	ldr	r3, [pc, #180]	@ (8003850 <UART_SetConfig+0x27c>)
 800379a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800379c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80037a0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80037a4:	d011      	beq.n	80037ca <UART_SetConfig+0x1f6>
 80037a6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80037aa:	d817      	bhi.n	80037dc <UART_SetConfig+0x208>
 80037ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80037b0:	d011      	beq.n	80037d6 <UART_SetConfig+0x202>
 80037b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80037b6:	d811      	bhi.n	80037dc <UART_SetConfig+0x208>
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d003      	beq.n	80037c4 <UART_SetConfig+0x1f0>
 80037bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037c0:	d006      	beq.n	80037d0 <UART_SetConfig+0x1fc>
 80037c2:	e00b      	b.n	80037dc <UART_SetConfig+0x208>
 80037c4:	2300      	movs	r3, #0
 80037c6:	77fb      	strb	r3, [r7, #31]
 80037c8:	e00d      	b.n	80037e6 <UART_SetConfig+0x212>
 80037ca:	2302      	movs	r3, #2
 80037cc:	77fb      	strb	r3, [r7, #31]
 80037ce:	e00a      	b.n	80037e6 <UART_SetConfig+0x212>
 80037d0:	2304      	movs	r3, #4
 80037d2:	77fb      	strb	r3, [r7, #31]
 80037d4:	e007      	b.n	80037e6 <UART_SetConfig+0x212>
 80037d6:	2308      	movs	r3, #8
 80037d8:	77fb      	strb	r3, [r7, #31]
 80037da:	e004      	b.n	80037e6 <UART_SetConfig+0x212>
 80037dc:	2310      	movs	r3, #16
 80037de:	77fb      	strb	r3, [r7, #31]
 80037e0:	e001      	b.n	80037e6 <UART_SetConfig+0x212>
 80037e2:	2310      	movs	r3, #16
 80037e4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	69db      	ldr	r3, [r3, #28]
 80037ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037ee:	d16b      	bne.n	80038c8 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 80037f0:	7ffb      	ldrb	r3, [r7, #31]
 80037f2:	2b08      	cmp	r3, #8
 80037f4:	d838      	bhi.n	8003868 <UART_SetConfig+0x294>
 80037f6:	a201      	add	r2, pc, #4	@ (adr r2, 80037fc <UART_SetConfig+0x228>)
 80037f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037fc:	08003821 	.word	0x08003821
 8003800:	08003829 	.word	0x08003829
 8003804:	08003831 	.word	0x08003831
 8003808:	08003869 	.word	0x08003869
 800380c:	08003837 	.word	0x08003837
 8003810:	08003869 	.word	0x08003869
 8003814:	08003869 	.word	0x08003869
 8003818:	08003869 	.word	0x08003869
 800381c:	0800383f 	.word	0x0800383f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003820:	f7ff fba0 	bl	8002f64 <HAL_RCC_GetPCLK1Freq>
 8003824:	61b8      	str	r0, [r7, #24]
        break;
 8003826:	e024      	b.n	8003872 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003828:	f7ff fbbe 	bl	8002fa8 <HAL_RCC_GetPCLK2Freq>
 800382c:	61b8      	str	r0, [r7, #24]
        break;
 800382e:	e020      	b.n	8003872 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003830:	4b0c      	ldr	r3, [pc, #48]	@ (8003864 <UART_SetConfig+0x290>)
 8003832:	61bb      	str	r3, [r7, #24]
        break;
 8003834:	e01d      	b.n	8003872 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003836:	f7ff fb35 	bl	8002ea4 <HAL_RCC_GetSysClockFreq>
 800383a:	61b8      	str	r0, [r7, #24]
        break;
 800383c:	e019      	b.n	8003872 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800383e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003842:	61bb      	str	r3, [r7, #24]
        break;
 8003844:	e015      	b.n	8003872 <UART_SetConfig+0x29e>
 8003846:	bf00      	nop
 8003848:	efff69f3 	.word	0xefff69f3
 800384c:	40013800 	.word	0x40013800
 8003850:	40021000 	.word	0x40021000
 8003854:	40004400 	.word	0x40004400
 8003858:	40004800 	.word	0x40004800
 800385c:	40004c00 	.word	0x40004c00
 8003860:	40005000 	.word	0x40005000
 8003864:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8003868:	2300      	movs	r3, #0
 800386a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	77bb      	strb	r3, [r7, #30]
        break;
 8003870:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d073      	beq.n	8003960 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	005a      	lsls	r2, r3, #1
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	085b      	lsrs	r3, r3, #1
 8003882:	441a      	add	r2, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	fbb2 f3f3 	udiv	r3, r2, r3
 800388c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	2b0f      	cmp	r3, #15
 8003892:	d916      	bls.n	80038c2 <UART_SetConfig+0x2ee>
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800389a:	d212      	bcs.n	80038c2 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	b29b      	uxth	r3, r3
 80038a0:	f023 030f 	bic.w	r3, r3, #15
 80038a4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	085b      	lsrs	r3, r3, #1
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	b29a      	uxth	r2, r3
 80038b2:	89fb      	ldrh	r3, [r7, #14]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	89fa      	ldrh	r2, [r7, #14]
 80038be:	60da      	str	r2, [r3, #12]
 80038c0:	e04e      	b.n	8003960 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	77bb      	strb	r3, [r7, #30]
 80038c6:	e04b      	b.n	8003960 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80038c8:	7ffb      	ldrb	r3, [r7, #31]
 80038ca:	2b08      	cmp	r3, #8
 80038cc:	d827      	bhi.n	800391e <UART_SetConfig+0x34a>
 80038ce:	a201      	add	r2, pc, #4	@ (adr r2, 80038d4 <UART_SetConfig+0x300>)
 80038d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038d4:	080038f9 	.word	0x080038f9
 80038d8:	08003901 	.word	0x08003901
 80038dc:	08003909 	.word	0x08003909
 80038e0:	0800391f 	.word	0x0800391f
 80038e4:	0800390f 	.word	0x0800390f
 80038e8:	0800391f 	.word	0x0800391f
 80038ec:	0800391f 	.word	0x0800391f
 80038f0:	0800391f 	.word	0x0800391f
 80038f4:	08003917 	.word	0x08003917
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038f8:	f7ff fb34 	bl	8002f64 <HAL_RCC_GetPCLK1Freq>
 80038fc:	61b8      	str	r0, [r7, #24]
        break;
 80038fe:	e013      	b.n	8003928 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003900:	f7ff fb52 	bl	8002fa8 <HAL_RCC_GetPCLK2Freq>
 8003904:	61b8      	str	r0, [r7, #24]
        break;
 8003906:	e00f      	b.n	8003928 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003908:	4b1b      	ldr	r3, [pc, #108]	@ (8003978 <UART_SetConfig+0x3a4>)
 800390a:	61bb      	str	r3, [r7, #24]
        break;
 800390c:	e00c      	b.n	8003928 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800390e:	f7ff fac9 	bl	8002ea4 <HAL_RCC_GetSysClockFreq>
 8003912:	61b8      	str	r0, [r7, #24]
        break;
 8003914:	e008      	b.n	8003928 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003916:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800391a:	61bb      	str	r3, [r7, #24]
        break;
 800391c:	e004      	b.n	8003928 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800391e:	2300      	movs	r3, #0
 8003920:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	77bb      	strb	r3, [r7, #30]
        break;
 8003926:	bf00      	nop
    }

    if (pclk != 0U)
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d018      	beq.n	8003960 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	085a      	lsrs	r2, r3, #1
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	441a      	add	r2, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003940:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	2b0f      	cmp	r3, #15
 8003946:	d909      	bls.n	800395c <UART_SetConfig+0x388>
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800394e:	d205      	bcs.n	800395c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	b29a      	uxth	r2, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	60da      	str	r2, [r3, #12]
 800395a:	e001      	b.n	8003960 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800396c:	7fbb      	ldrb	r3, [r7, #30]
}
 800396e:	4618      	mov	r0, r3
 8003970:	3720      	adds	r7, #32
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	007a1200 	.word	0x007a1200

0800397c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003988:	f003 0308 	and.w	r3, r3, #8
 800398c:	2b00      	cmp	r3, #0
 800398e:	d00a      	beq.n	80039a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	430a      	orrs	r2, r1
 80039a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039aa:	f003 0301 	and.w	r3, r3, #1
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d00a      	beq.n	80039c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	430a      	orrs	r2, r1
 80039c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039cc:	f003 0302 	and.w	r3, r3, #2
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d00a      	beq.n	80039ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	430a      	orrs	r2, r1
 80039e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ee:	f003 0304 	and.w	r3, r3, #4
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d00a      	beq.n	8003a0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a10:	f003 0310 	and.w	r3, r3, #16
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d00a      	beq.n	8003a2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a32:	f003 0320 	and.w	r3, r3, #32
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d00a      	beq.n	8003a50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	430a      	orrs	r2, r1
 8003a4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d01a      	beq.n	8003a92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a7a:	d10a      	bne.n	8003a92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00a      	beq.n	8003ab4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	605a      	str	r2, [r3, #4]
  }
}
 8003ab4:	bf00      	nop
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b098      	sub	sp, #96	@ 0x60
 8003ac4:	af02      	add	r7, sp, #8
 8003ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ad0:	f7fd fd42 	bl	8001558 <HAL_GetTick>
 8003ad4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0308 	and.w	r3, r3, #8
 8003ae0:	2b08      	cmp	r3, #8
 8003ae2:	d12e      	bne.n	8003b42 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ae4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ae8:	9300      	str	r3, [sp, #0]
 8003aea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003aec:	2200      	movs	r2, #0
 8003aee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f000 f88c 	bl	8003c10 <UART_WaitOnFlagUntilTimeout>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d021      	beq.n	8003b42 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b06:	e853 3f00 	ldrex	r3, [r3]
 8003b0a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003b0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b12:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	461a      	mov	r2, r3
 8003b1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b1e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b20:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b24:	e841 2300 	strex	r3, r2, [r1]
 8003b28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003b2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d1e6      	bne.n	8003afe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2220      	movs	r2, #32
 8003b34:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e062      	b.n	8003c08 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0304 	and.w	r3, r3, #4
 8003b4c:	2b04      	cmp	r3, #4
 8003b4e:	d149      	bne.n	8003be4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b50:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003b54:	9300      	str	r3, [sp, #0]
 8003b56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f000 f856 	bl	8003c10 <UART_WaitOnFlagUntilTimeout>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d03c      	beq.n	8003be4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b72:	e853 3f00 	ldrex	r3, [r3]
 8003b76:	623b      	str	r3, [r7, #32]
   return(result);
 8003b78:	6a3b      	ldr	r3, [r7, #32]
 8003b7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	461a      	mov	r2, r3
 8003b86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b88:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b90:	e841 2300 	strex	r3, r2, [r1]
 8003b94:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d1e6      	bne.n	8003b6a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	3308      	adds	r3, #8
 8003ba2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	e853 3f00 	ldrex	r3, [r3]
 8003baa:	60fb      	str	r3, [r7, #12]
   return(result);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f023 0301 	bic.w	r3, r3, #1
 8003bb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	3308      	adds	r3, #8
 8003bba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003bbc:	61fa      	str	r2, [r7, #28]
 8003bbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bc0:	69b9      	ldr	r1, [r7, #24]
 8003bc2:	69fa      	ldr	r2, [r7, #28]
 8003bc4:	e841 2300 	strex	r3, r2, [r1]
 8003bc8:	617b      	str	r3, [r7, #20]
   return(result);
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d1e5      	bne.n	8003b9c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2220      	movs	r2, #32
 8003bd4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e011      	b.n	8003c08 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2220      	movs	r2, #32
 8003be8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2220      	movs	r2, #32
 8003bee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3758      	adds	r7, #88	@ 0x58
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b084      	sub	sp, #16
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	603b      	str	r3, [r7, #0]
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c20:	e04f      	b.n	8003cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c28:	d04b      	beq.n	8003cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c2a:	f7fd fc95 	bl	8001558 <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	69ba      	ldr	r2, [r7, #24]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d302      	bcc.n	8003c40 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d101      	bne.n	8003c44 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
 8003c42:	e04e      	b.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0304 	and.w	r3, r3, #4
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d037      	beq.n	8003cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	2b80      	cmp	r3, #128	@ 0x80
 8003c56:	d034      	beq.n	8003cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	2b40      	cmp	r3, #64	@ 0x40
 8003c5c:	d031      	beq.n	8003cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	69db      	ldr	r3, [r3, #28]
 8003c64:	f003 0308 	and.w	r3, r3, #8
 8003c68:	2b08      	cmp	r3, #8
 8003c6a:	d110      	bne.n	8003c8e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	2208      	movs	r2, #8
 8003c72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c74:	68f8      	ldr	r0, [r7, #12]
 8003c76:	f000 f838 	bl	8003cea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2208      	movs	r2, #8
 8003c7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e029      	b.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	69db      	ldr	r3, [r3, #28]
 8003c94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c9c:	d111      	bne.n	8003cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003ca6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ca8:	68f8      	ldr	r0, [r7, #12]
 8003caa:	f000 f81e 	bl	8003cea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2220      	movs	r2, #32
 8003cb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e00f      	b.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	69da      	ldr	r2, [r3, #28]
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	4013      	ands	r3, r2
 8003ccc:	68ba      	ldr	r2, [r7, #8]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	bf0c      	ite	eq
 8003cd2:	2301      	moveq	r3, #1
 8003cd4:	2300      	movne	r3, #0
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	461a      	mov	r2, r3
 8003cda:	79fb      	ldrb	r3, [r7, #7]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d0a0      	beq.n	8003c22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3710      	adds	r7, #16
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}

08003cea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003cea:	b480      	push	{r7}
 8003cec:	b095      	sub	sp, #84	@ 0x54
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cfa:	e853 3f00 	ldrex	r3, [r3]
 8003cfe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	461a      	mov	r2, r3
 8003d0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d10:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d12:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d18:	e841 2300 	strex	r3, r2, [r1]
 8003d1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d1e6      	bne.n	8003cf2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	3308      	adds	r3, #8
 8003d2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d2c:	6a3b      	ldr	r3, [r7, #32]
 8003d2e:	e853 3f00 	ldrex	r3, [r3]
 8003d32:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	f023 0301 	bic.w	r3, r3, #1
 8003d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	3308      	adds	r3, #8
 8003d42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d44:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d4c:	e841 2300 	strex	r3, r2, [r1]
 8003d50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d1e5      	bne.n	8003d24 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d118      	bne.n	8003d92 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	e853 3f00 	ldrex	r3, [r3]
 8003d6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	f023 0310 	bic.w	r3, r3, #16
 8003d74:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d7e:	61bb      	str	r3, [r7, #24]
 8003d80:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d82:	6979      	ldr	r1, [r7, #20]
 8003d84:	69ba      	ldr	r2, [r7, #24]
 8003d86:	e841 2300 	strex	r3, r2, [r1]
 8003d8a:	613b      	str	r3, [r7, #16]
   return(result);
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d1e6      	bne.n	8003d60 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2220      	movs	r2, #32
 8003d96:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003da6:	bf00      	nop
 8003da8:	3754      	adds	r7, #84	@ 0x54
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr

08003db2 <__cvt>:
 8003db2:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003db6:	ec57 6b10 	vmov	r6, r7, d0
 8003dba:	2f00      	cmp	r7, #0
 8003dbc:	460c      	mov	r4, r1
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	463b      	mov	r3, r7
 8003dc2:	bfbb      	ittet	lt
 8003dc4:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003dc8:	461f      	movlt	r7, r3
 8003dca:	2300      	movge	r3, #0
 8003dcc:	232d      	movlt	r3, #45	@ 0x2d
 8003dce:	700b      	strb	r3, [r1, #0]
 8003dd0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003dd2:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003dd6:	4691      	mov	r9, r2
 8003dd8:	f023 0820 	bic.w	r8, r3, #32
 8003ddc:	bfbc      	itt	lt
 8003dde:	4632      	movlt	r2, r6
 8003de0:	4616      	movlt	r6, r2
 8003de2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003de6:	d005      	beq.n	8003df4 <__cvt+0x42>
 8003de8:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003dec:	d100      	bne.n	8003df0 <__cvt+0x3e>
 8003dee:	3401      	adds	r4, #1
 8003df0:	2102      	movs	r1, #2
 8003df2:	e000      	b.n	8003df6 <__cvt+0x44>
 8003df4:	2103      	movs	r1, #3
 8003df6:	ab03      	add	r3, sp, #12
 8003df8:	9301      	str	r3, [sp, #4]
 8003dfa:	ab02      	add	r3, sp, #8
 8003dfc:	9300      	str	r3, [sp, #0]
 8003dfe:	ec47 6b10 	vmov	d0, r6, r7
 8003e02:	4653      	mov	r3, sl
 8003e04:	4622      	mov	r2, r4
 8003e06:	f000 fe5b 	bl	8004ac0 <_dtoa_r>
 8003e0a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003e0e:	4605      	mov	r5, r0
 8003e10:	d119      	bne.n	8003e46 <__cvt+0x94>
 8003e12:	f019 0f01 	tst.w	r9, #1
 8003e16:	d00e      	beq.n	8003e36 <__cvt+0x84>
 8003e18:	eb00 0904 	add.w	r9, r0, r4
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	2300      	movs	r3, #0
 8003e20:	4630      	mov	r0, r6
 8003e22:	4639      	mov	r1, r7
 8003e24:	f7fc fe58 	bl	8000ad8 <__aeabi_dcmpeq>
 8003e28:	b108      	cbz	r0, 8003e2e <__cvt+0x7c>
 8003e2a:	f8cd 900c 	str.w	r9, [sp, #12]
 8003e2e:	2230      	movs	r2, #48	@ 0x30
 8003e30:	9b03      	ldr	r3, [sp, #12]
 8003e32:	454b      	cmp	r3, r9
 8003e34:	d31e      	bcc.n	8003e74 <__cvt+0xc2>
 8003e36:	9b03      	ldr	r3, [sp, #12]
 8003e38:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003e3a:	1b5b      	subs	r3, r3, r5
 8003e3c:	4628      	mov	r0, r5
 8003e3e:	6013      	str	r3, [r2, #0]
 8003e40:	b004      	add	sp, #16
 8003e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e46:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003e4a:	eb00 0904 	add.w	r9, r0, r4
 8003e4e:	d1e5      	bne.n	8003e1c <__cvt+0x6a>
 8003e50:	7803      	ldrb	r3, [r0, #0]
 8003e52:	2b30      	cmp	r3, #48	@ 0x30
 8003e54:	d10a      	bne.n	8003e6c <__cvt+0xba>
 8003e56:	2200      	movs	r2, #0
 8003e58:	2300      	movs	r3, #0
 8003e5a:	4630      	mov	r0, r6
 8003e5c:	4639      	mov	r1, r7
 8003e5e:	f7fc fe3b 	bl	8000ad8 <__aeabi_dcmpeq>
 8003e62:	b918      	cbnz	r0, 8003e6c <__cvt+0xba>
 8003e64:	f1c4 0401 	rsb	r4, r4, #1
 8003e68:	f8ca 4000 	str.w	r4, [sl]
 8003e6c:	f8da 3000 	ldr.w	r3, [sl]
 8003e70:	4499      	add	r9, r3
 8003e72:	e7d3      	b.n	8003e1c <__cvt+0x6a>
 8003e74:	1c59      	adds	r1, r3, #1
 8003e76:	9103      	str	r1, [sp, #12]
 8003e78:	701a      	strb	r2, [r3, #0]
 8003e7a:	e7d9      	b.n	8003e30 <__cvt+0x7e>

08003e7c <__exponent>:
 8003e7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e7e:	2900      	cmp	r1, #0
 8003e80:	bfba      	itte	lt
 8003e82:	4249      	neglt	r1, r1
 8003e84:	232d      	movlt	r3, #45	@ 0x2d
 8003e86:	232b      	movge	r3, #43	@ 0x2b
 8003e88:	2909      	cmp	r1, #9
 8003e8a:	7002      	strb	r2, [r0, #0]
 8003e8c:	7043      	strb	r3, [r0, #1]
 8003e8e:	dd29      	ble.n	8003ee4 <__exponent+0x68>
 8003e90:	f10d 0307 	add.w	r3, sp, #7
 8003e94:	461d      	mov	r5, r3
 8003e96:	270a      	movs	r7, #10
 8003e98:	461a      	mov	r2, r3
 8003e9a:	fbb1 f6f7 	udiv	r6, r1, r7
 8003e9e:	fb07 1416 	mls	r4, r7, r6, r1
 8003ea2:	3430      	adds	r4, #48	@ 0x30
 8003ea4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003ea8:	460c      	mov	r4, r1
 8003eaa:	2c63      	cmp	r4, #99	@ 0x63
 8003eac:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8003eb0:	4631      	mov	r1, r6
 8003eb2:	dcf1      	bgt.n	8003e98 <__exponent+0x1c>
 8003eb4:	3130      	adds	r1, #48	@ 0x30
 8003eb6:	1e94      	subs	r4, r2, #2
 8003eb8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003ebc:	1c41      	adds	r1, r0, #1
 8003ebe:	4623      	mov	r3, r4
 8003ec0:	42ab      	cmp	r3, r5
 8003ec2:	d30a      	bcc.n	8003eda <__exponent+0x5e>
 8003ec4:	f10d 0309 	add.w	r3, sp, #9
 8003ec8:	1a9b      	subs	r3, r3, r2
 8003eca:	42ac      	cmp	r4, r5
 8003ecc:	bf88      	it	hi
 8003ece:	2300      	movhi	r3, #0
 8003ed0:	3302      	adds	r3, #2
 8003ed2:	4403      	add	r3, r0
 8003ed4:	1a18      	subs	r0, r3, r0
 8003ed6:	b003      	add	sp, #12
 8003ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003eda:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003ede:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003ee2:	e7ed      	b.n	8003ec0 <__exponent+0x44>
 8003ee4:	2330      	movs	r3, #48	@ 0x30
 8003ee6:	3130      	adds	r1, #48	@ 0x30
 8003ee8:	7083      	strb	r3, [r0, #2]
 8003eea:	70c1      	strb	r1, [r0, #3]
 8003eec:	1d03      	adds	r3, r0, #4
 8003eee:	e7f1      	b.n	8003ed4 <__exponent+0x58>

08003ef0 <_printf_float>:
 8003ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ef4:	b08d      	sub	sp, #52	@ 0x34
 8003ef6:	460c      	mov	r4, r1
 8003ef8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003efc:	4616      	mov	r6, r2
 8003efe:	461f      	mov	r7, r3
 8003f00:	4605      	mov	r5, r0
 8003f02:	f000 fcdb 	bl	80048bc <_localeconv_r>
 8003f06:	6803      	ldr	r3, [r0, #0]
 8003f08:	9304      	str	r3, [sp, #16]
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f7fc f9b8 	bl	8000280 <strlen>
 8003f10:	2300      	movs	r3, #0
 8003f12:	930a      	str	r3, [sp, #40]	@ 0x28
 8003f14:	f8d8 3000 	ldr.w	r3, [r8]
 8003f18:	9005      	str	r0, [sp, #20]
 8003f1a:	3307      	adds	r3, #7
 8003f1c:	f023 0307 	bic.w	r3, r3, #7
 8003f20:	f103 0208 	add.w	r2, r3, #8
 8003f24:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003f28:	f8d4 b000 	ldr.w	fp, [r4]
 8003f2c:	f8c8 2000 	str.w	r2, [r8]
 8003f30:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003f34:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003f38:	9307      	str	r3, [sp, #28]
 8003f3a:	f8cd 8018 	str.w	r8, [sp, #24]
 8003f3e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003f42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003f46:	4b9c      	ldr	r3, [pc, #624]	@ (80041b8 <_printf_float+0x2c8>)
 8003f48:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003f4c:	f7fc fdf6 	bl	8000b3c <__aeabi_dcmpun>
 8003f50:	bb70      	cbnz	r0, 8003fb0 <_printf_float+0xc0>
 8003f52:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003f56:	4b98      	ldr	r3, [pc, #608]	@ (80041b8 <_printf_float+0x2c8>)
 8003f58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003f5c:	f7fc fdd0 	bl	8000b00 <__aeabi_dcmple>
 8003f60:	bb30      	cbnz	r0, 8003fb0 <_printf_float+0xc0>
 8003f62:	2200      	movs	r2, #0
 8003f64:	2300      	movs	r3, #0
 8003f66:	4640      	mov	r0, r8
 8003f68:	4649      	mov	r1, r9
 8003f6a:	f7fc fdbf 	bl	8000aec <__aeabi_dcmplt>
 8003f6e:	b110      	cbz	r0, 8003f76 <_printf_float+0x86>
 8003f70:	232d      	movs	r3, #45	@ 0x2d
 8003f72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f76:	4a91      	ldr	r2, [pc, #580]	@ (80041bc <_printf_float+0x2cc>)
 8003f78:	4b91      	ldr	r3, [pc, #580]	@ (80041c0 <_printf_float+0x2d0>)
 8003f7a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003f7e:	bf8c      	ite	hi
 8003f80:	4690      	movhi	r8, r2
 8003f82:	4698      	movls	r8, r3
 8003f84:	2303      	movs	r3, #3
 8003f86:	6123      	str	r3, [r4, #16]
 8003f88:	f02b 0304 	bic.w	r3, fp, #4
 8003f8c:	6023      	str	r3, [r4, #0]
 8003f8e:	f04f 0900 	mov.w	r9, #0
 8003f92:	9700      	str	r7, [sp, #0]
 8003f94:	4633      	mov	r3, r6
 8003f96:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003f98:	4621      	mov	r1, r4
 8003f9a:	4628      	mov	r0, r5
 8003f9c:	f000 f9d2 	bl	8004344 <_printf_common>
 8003fa0:	3001      	adds	r0, #1
 8003fa2:	f040 808d 	bne.w	80040c0 <_printf_float+0x1d0>
 8003fa6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003faa:	b00d      	add	sp, #52	@ 0x34
 8003fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fb0:	4642      	mov	r2, r8
 8003fb2:	464b      	mov	r3, r9
 8003fb4:	4640      	mov	r0, r8
 8003fb6:	4649      	mov	r1, r9
 8003fb8:	f7fc fdc0 	bl	8000b3c <__aeabi_dcmpun>
 8003fbc:	b140      	cbz	r0, 8003fd0 <_printf_float+0xe0>
 8003fbe:	464b      	mov	r3, r9
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	bfbc      	itt	lt
 8003fc4:	232d      	movlt	r3, #45	@ 0x2d
 8003fc6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003fca:	4a7e      	ldr	r2, [pc, #504]	@ (80041c4 <_printf_float+0x2d4>)
 8003fcc:	4b7e      	ldr	r3, [pc, #504]	@ (80041c8 <_printf_float+0x2d8>)
 8003fce:	e7d4      	b.n	8003f7a <_printf_float+0x8a>
 8003fd0:	6863      	ldr	r3, [r4, #4]
 8003fd2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003fd6:	9206      	str	r2, [sp, #24]
 8003fd8:	1c5a      	adds	r2, r3, #1
 8003fda:	d13b      	bne.n	8004054 <_printf_float+0x164>
 8003fdc:	2306      	movs	r3, #6
 8003fde:	6063      	str	r3, [r4, #4]
 8003fe0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	6022      	str	r2, [r4, #0]
 8003fe8:	9303      	str	r3, [sp, #12]
 8003fea:	ab0a      	add	r3, sp, #40	@ 0x28
 8003fec:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003ff0:	ab09      	add	r3, sp, #36	@ 0x24
 8003ff2:	9300      	str	r3, [sp, #0]
 8003ff4:	6861      	ldr	r1, [r4, #4]
 8003ff6:	ec49 8b10 	vmov	d0, r8, r9
 8003ffa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003ffe:	4628      	mov	r0, r5
 8004000:	f7ff fed7 	bl	8003db2 <__cvt>
 8004004:	9b06      	ldr	r3, [sp, #24]
 8004006:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004008:	2b47      	cmp	r3, #71	@ 0x47
 800400a:	4680      	mov	r8, r0
 800400c:	d129      	bne.n	8004062 <_printf_float+0x172>
 800400e:	1cc8      	adds	r0, r1, #3
 8004010:	db02      	blt.n	8004018 <_printf_float+0x128>
 8004012:	6863      	ldr	r3, [r4, #4]
 8004014:	4299      	cmp	r1, r3
 8004016:	dd41      	ble.n	800409c <_printf_float+0x1ac>
 8004018:	f1aa 0a02 	sub.w	sl, sl, #2
 800401c:	fa5f fa8a 	uxtb.w	sl, sl
 8004020:	3901      	subs	r1, #1
 8004022:	4652      	mov	r2, sl
 8004024:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004028:	9109      	str	r1, [sp, #36]	@ 0x24
 800402a:	f7ff ff27 	bl	8003e7c <__exponent>
 800402e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004030:	1813      	adds	r3, r2, r0
 8004032:	2a01      	cmp	r2, #1
 8004034:	4681      	mov	r9, r0
 8004036:	6123      	str	r3, [r4, #16]
 8004038:	dc02      	bgt.n	8004040 <_printf_float+0x150>
 800403a:	6822      	ldr	r2, [r4, #0]
 800403c:	07d2      	lsls	r2, r2, #31
 800403e:	d501      	bpl.n	8004044 <_printf_float+0x154>
 8004040:	3301      	adds	r3, #1
 8004042:	6123      	str	r3, [r4, #16]
 8004044:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004048:	2b00      	cmp	r3, #0
 800404a:	d0a2      	beq.n	8003f92 <_printf_float+0xa2>
 800404c:	232d      	movs	r3, #45	@ 0x2d
 800404e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004052:	e79e      	b.n	8003f92 <_printf_float+0xa2>
 8004054:	9a06      	ldr	r2, [sp, #24]
 8004056:	2a47      	cmp	r2, #71	@ 0x47
 8004058:	d1c2      	bne.n	8003fe0 <_printf_float+0xf0>
 800405a:	2b00      	cmp	r3, #0
 800405c:	d1c0      	bne.n	8003fe0 <_printf_float+0xf0>
 800405e:	2301      	movs	r3, #1
 8004060:	e7bd      	b.n	8003fde <_printf_float+0xee>
 8004062:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004066:	d9db      	bls.n	8004020 <_printf_float+0x130>
 8004068:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800406c:	d118      	bne.n	80040a0 <_printf_float+0x1b0>
 800406e:	2900      	cmp	r1, #0
 8004070:	6863      	ldr	r3, [r4, #4]
 8004072:	dd0b      	ble.n	800408c <_printf_float+0x19c>
 8004074:	6121      	str	r1, [r4, #16]
 8004076:	b913      	cbnz	r3, 800407e <_printf_float+0x18e>
 8004078:	6822      	ldr	r2, [r4, #0]
 800407a:	07d0      	lsls	r0, r2, #31
 800407c:	d502      	bpl.n	8004084 <_printf_float+0x194>
 800407e:	3301      	adds	r3, #1
 8004080:	440b      	add	r3, r1
 8004082:	6123      	str	r3, [r4, #16]
 8004084:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004086:	f04f 0900 	mov.w	r9, #0
 800408a:	e7db      	b.n	8004044 <_printf_float+0x154>
 800408c:	b913      	cbnz	r3, 8004094 <_printf_float+0x1a4>
 800408e:	6822      	ldr	r2, [r4, #0]
 8004090:	07d2      	lsls	r2, r2, #31
 8004092:	d501      	bpl.n	8004098 <_printf_float+0x1a8>
 8004094:	3302      	adds	r3, #2
 8004096:	e7f4      	b.n	8004082 <_printf_float+0x192>
 8004098:	2301      	movs	r3, #1
 800409a:	e7f2      	b.n	8004082 <_printf_float+0x192>
 800409c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80040a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80040a2:	4299      	cmp	r1, r3
 80040a4:	db05      	blt.n	80040b2 <_printf_float+0x1c2>
 80040a6:	6823      	ldr	r3, [r4, #0]
 80040a8:	6121      	str	r1, [r4, #16]
 80040aa:	07d8      	lsls	r0, r3, #31
 80040ac:	d5ea      	bpl.n	8004084 <_printf_float+0x194>
 80040ae:	1c4b      	adds	r3, r1, #1
 80040b0:	e7e7      	b.n	8004082 <_printf_float+0x192>
 80040b2:	2900      	cmp	r1, #0
 80040b4:	bfd4      	ite	le
 80040b6:	f1c1 0202 	rsble	r2, r1, #2
 80040ba:	2201      	movgt	r2, #1
 80040bc:	4413      	add	r3, r2
 80040be:	e7e0      	b.n	8004082 <_printf_float+0x192>
 80040c0:	6823      	ldr	r3, [r4, #0]
 80040c2:	055a      	lsls	r2, r3, #21
 80040c4:	d407      	bmi.n	80040d6 <_printf_float+0x1e6>
 80040c6:	6923      	ldr	r3, [r4, #16]
 80040c8:	4642      	mov	r2, r8
 80040ca:	4631      	mov	r1, r6
 80040cc:	4628      	mov	r0, r5
 80040ce:	47b8      	blx	r7
 80040d0:	3001      	adds	r0, #1
 80040d2:	d12b      	bne.n	800412c <_printf_float+0x23c>
 80040d4:	e767      	b.n	8003fa6 <_printf_float+0xb6>
 80040d6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80040da:	f240 80dd 	bls.w	8004298 <_printf_float+0x3a8>
 80040de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80040e2:	2200      	movs	r2, #0
 80040e4:	2300      	movs	r3, #0
 80040e6:	f7fc fcf7 	bl	8000ad8 <__aeabi_dcmpeq>
 80040ea:	2800      	cmp	r0, #0
 80040ec:	d033      	beq.n	8004156 <_printf_float+0x266>
 80040ee:	4a37      	ldr	r2, [pc, #220]	@ (80041cc <_printf_float+0x2dc>)
 80040f0:	2301      	movs	r3, #1
 80040f2:	4631      	mov	r1, r6
 80040f4:	4628      	mov	r0, r5
 80040f6:	47b8      	blx	r7
 80040f8:	3001      	adds	r0, #1
 80040fa:	f43f af54 	beq.w	8003fa6 <_printf_float+0xb6>
 80040fe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004102:	4543      	cmp	r3, r8
 8004104:	db02      	blt.n	800410c <_printf_float+0x21c>
 8004106:	6823      	ldr	r3, [r4, #0]
 8004108:	07d8      	lsls	r0, r3, #31
 800410a:	d50f      	bpl.n	800412c <_printf_float+0x23c>
 800410c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004110:	4631      	mov	r1, r6
 8004112:	4628      	mov	r0, r5
 8004114:	47b8      	blx	r7
 8004116:	3001      	adds	r0, #1
 8004118:	f43f af45 	beq.w	8003fa6 <_printf_float+0xb6>
 800411c:	f04f 0900 	mov.w	r9, #0
 8004120:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004124:	f104 0a1a 	add.w	sl, r4, #26
 8004128:	45c8      	cmp	r8, r9
 800412a:	dc09      	bgt.n	8004140 <_printf_float+0x250>
 800412c:	6823      	ldr	r3, [r4, #0]
 800412e:	079b      	lsls	r3, r3, #30
 8004130:	f100 8103 	bmi.w	800433a <_printf_float+0x44a>
 8004134:	68e0      	ldr	r0, [r4, #12]
 8004136:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004138:	4298      	cmp	r0, r3
 800413a:	bfb8      	it	lt
 800413c:	4618      	movlt	r0, r3
 800413e:	e734      	b.n	8003faa <_printf_float+0xba>
 8004140:	2301      	movs	r3, #1
 8004142:	4652      	mov	r2, sl
 8004144:	4631      	mov	r1, r6
 8004146:	4628      	mov	r0, r5
 8004148:	47b8      	blx	r7
 800414a:	3001      	adds	r0, #1
 800414c:	f43f af2b 	beq.w	8003fa6 <_printf_float+0xb6>
 8004150:	f109 0901 	add.w	r9, r9, #1
 8004154:	e7e8      	b.n	8004128 <_printf_float+0x238>
 8004156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004158:	2b00      	cmp	r3, #0
 800415a:	dc39      	bgt.n	80041d0 <_printf_float+0x2e0>
 800415c:	4a1b      	ldr	r2, [pc, #108]	@ (80041cc <_printf_float+0x2dc>)
 800415e:	2301      	movs	r3, #1
 8004160:	4631      	mov	r1, r6
 8004162:	4628      	mov	r0, r5
 8004164:	47b8      	blx	r7
 8004166:	3001      	adds	r0, #1
 8004168:	f43f af1d 	beq.w	8003fa6 <_printf_float+0xb6>
 800416c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004170:	ea59 0303 	orrs.w	r3, r9, r3
 8004174:	d102      	bne.n	800417c <_printf_float+0x28c>
 8004176:	6823      	ldr	r3, [r4, #0]
 8004178:	07d9      	lsls	r1, r3, #31
 800417a:	d5d7      	bpl.n	800412c <_printf_float+0x23c>
 800417c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004180:	4631      	mov	r1, r6
 8004182:	4628      	mov	r0, r5
 8004184:	47b8      	blx	r7
 8004186:	3001      	adds	r0, #1
 8004188:	f43f af0d 	beq.w	8003fa6 <_printf_float+0xb6>
 800418c:	f04f 0a00 	mov.w	sl, #0
 8004190:	f104 0b1a 	add.w	fp, r4, #26
 8004194:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004196:	425b      	negs	r3, r3
 8004198:	4553      	cmp	r3, sl
 800419a:	dc01      	bgt.n	80041a0 <_printf_float+0x2b0>
 800419c:	464b      	mov	r3, r9
 800419e:	e793      	b.n	80040c8 <_printf_float+0x1d8>
 80041a0:	2301      	movs	r3, #1
 80041a2:	465a      	mov	r2, fp
 80041a4:	4631      	mov	r1, r6
 80041a6:	4628      	mov	r0, r5
 80041a8:	47b8      	blx	r7
 80041aa:	3001      	adds	r0, #1
 80041ac:	f43f aefb 	beq.w	8003fa6 <_printf_float+0xb6>
 80041b0:	f10a 0a01 	add.w	sl, sl, #1
 80041b4:	e7ee      	b.n	8004194 <_printf_float+0x2a4>
 80041b6:	bf00      	nop
 80041b8:	7fefffff 	.word	0x7fefffff
 80041bc:	08006ac0 	.word	0x08006ac0
 80041c0:	08006abc 	.word	0x08006abc
 80041c4:	08006ac8 	.word	0x08006ac8
 80041c8:	08006ac4 	.word	0x08006ac4
 80041cc:	08006acc 	.word	0x08006acc
 80041d0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80041d2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80041d6:	4553      	cmp	r3, sl
 80041d8:	bfa8      	it	ge
 80041da:	4653      	movge	r3, sl
 80041dc:	2b00      	cmp	r3, #0
 80041de:	4699      	mov	r9, r3
 80041e0:	dc36      	bgt.n	8004250 <_printf_float+0x360>
 80041e2:	f04f 0b00 	mov.w	fp, #0
 80041e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80041ea:	f104 021a 	add.w	r2, r4, #26
 80041ee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80041f0:	9306      	str	r3, [sp, #24]
 80041f2:	eba3 0309 	sub.w	r3, r3, r9
 80041f6:	455b      	cmp	r3, fp
 80041f8:	dc31      	bgt.n	800425e <_printf_float+0x36e>
 80041fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041fc:	459a      	cmp	sl, r3
 80041fe:	dc3a      	bgt.n	8004276 <_printf_float+0x386>
 8004200:	6823      	ldr	r3, [r4, #0]
 8004202:	07da      	lsls	r2, r3, #31
 8004204:	d437      	bmi.n	8004276 <_printf_float+0x386>
 8004206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004208:	ebaa 0903 	sub.w	r9, sl, r3
 800420c:	9b06      	ldr	r3, [sp, #24]
 800420e:	ebaa 0303 	sub.w	r3, sl, r3
 8004212:	4599      	cmp	r9, r3
 8004214:	bfa8      	it	ge
 8004216:	4699      	movge	r9, r3
 8004218:	f1b9 0f00 	cmp.w	r9, #0
 800421c:	dc33      	bgt.n	8004286 <_printf_float+0x396>
 800421e:	f04f 0800 	mov.w	r8, #0
 8004222:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004226:	f104 0b1a 	add.w	fp, r4, #26
 800422a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800422c:	ebaa 0303 	sub.w	r3, sl, r3
 8004230:	eba3 0309 	sub.w	r3, r3, r9
 8004234:	4543      	cmp	r3, r8
 8004236:	f77f af79 	ble.w	800412c <_printf_float+0x23c>
 800423a:	2301      	movs	r3, #1
 800423c:	465a      	mov	r2, fp
 800423e:	4631      	mov	r1, r6
 8004240:	4628      	mov	r0, r5
 8004242:	47b8      	blx	r7
 8004244:	3001      	adds	r0, #1
 8004246:	f43f aeae 	beq.w	8003fa6 <_printf_float+0xb6>
 800424a:	f108 0801 	add.w	r8, r8, #1
 800424e:	e7ec      	b.n	800422a <_printf_float+0x33a>
 8004250:	4642      	mov	r2, r8
 8004252:	4631      	mov	r1, r6
 8004254:	4628      	mov	r0, r5
 8004256:	47b8      	blx	r7
 8004258:	3001      	adds	r0, #1
 800425a:	d1c2      	bne.n	80041e2 <_printf_float+0x2f2>
 800425c:	e6a3      	b.n	8003fa6 <_printf_float+0xb6>
 800425e:	2301      	movs	r3, #1
 8004260:	4631      	mov	r1, r6
 8004262:	4628      	mov	r0, r5
 8004264:	9206      	str	r2, [sp, #24]
 8004266:	47b8      	blx	r7
 8004268:	3001      	adds	r0, #1
 800426a:	f43f ae9c 	beq.w	8003fa6 <_printf_float+0xb6>
 800426e:	9a06      	ldr	r2, [sp, #24]
 8004270:	f10b 0b01 	add.w	fp, fp, #1
 8004274:	e7bb      	b.n	80041ee <_printf_float+0x2fe>
 8004276:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800427a:	4631      	mov	r1, r6
 800427c:	4628      	mov	r0, r5
 800427e:	47b8      	blx	r7
 8004280:	3001      	adds	r0, #1
 8004282:	d1c0      	bne.n	8004206 <_printf_float+0x316>
 8004284:	e68f      	b.n	8003fa6 <_printf_float+0xb6>
 8004286:	9a06      	ldr	r2, [sp, #24]
 8004288:	464b      	mov	r3, r9
 800428a:	4442      	add	r2, r8
 800428c:	4631      	mov	r1, r6
 800428e:	4628      	mov	r0, r5
 8004290:	47b8      	blx	r7
 8004292:	3001      	adds	r0, #1
 8004294:	d1c3      	bne.n	800421e <_printf_float+0x32e>
 8004296:	e686      	b.n	8003fa6 <_printf_float+0xb6>
 8004298:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800429c:	f1ba 0f01 	cmp.w	sl, #1
 80042a0:	dc01      	bgt.n	80042a6 <_printf_float+0x3b6>
 80042a2:	07db      	lsls	r3, r3, #31
 80042a4:	d536      	bpl.n	8004314 <_printf_float+0x424>
 80042a6:	2301      	movs	r3, #1
 80042a8:	4642      	mov	r2, r8
 80042aa:	4631      	mov	r1, r6
 80042ac:	4628      	mov	r0, r5
 80042ae:	47b8      	blx	r7
 80042b0:	3001      	adds	r0, #1
 80042b2:	f43f ae78 	beq.w	8003fa6 <_printf_float+0xb6>
 80042b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80042ba:	4631      	mov	r1, r6
 80042bc:	4628      	mov	r0, r5
 80042be:	47b8      	blx	r7
 80042c0:	3001      	adds	r0, #1
 80042c2:	f43f ae70 	beq.w	8003fa6 <_printf_float+0xb6>
 80042c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80042ca:	2200      	movs	r2, #0
 80042cc:	2300      	movs	r3, #0
 80042ce:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80042d2:	f7fc fc01 	bl	8000ad8 <__aeabi_dcmpeq>
 80042d6:	b9c0      	cbnz	r0, 800430a <_printf_float+0x41a>
 80042d8:	4653      	mov	r3, sl
 80042da:	f108 0201 	add.w	r2, r8, #1
 80042de:	4631      	mov	r1, r6
 80042e0:	4628      	mov	r0, r5
 80042e2:	47b8      	blx	r7
 80042e4:	3001      	adds	r0, #1
 80042e6:	d10c      	bne.n	8004302 <_printf_float+0x412>
 80042e8:	e65d      	b.n	8003fa6 <_printf_float+0xb6>
 80042ea:	2301      	movs	r3, #1
 80042ec:	465a      	mov	r2, fp
 80042ee:	4631      	mov	r1, r6
 80042f0:	4628      	mov	r0, r5
 80042f2:	47b8      	blx	r7
 80042f4:	3001      	adds	r0, #1
 80042f6:	f43f ae56 	beq.w	8003fa6 <_printf_float+0xb6>
 80042fa:	f108 0801 	add.w	r8, r8, #1
 80042fe:	45d0      	cmp	r8, sl
 8004300:	dbf3      	blt.n	80042ea <_printf_float+0x3fa>
 8004302:	464b      	mov	r3, r9
 8004304:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004308:	e6df      	b.n	80040ca <_printf_float+0x1da>
 800430a:	f04f 0800 	mov.w	r8, #0
 800430e:	f104 0b1a 	add.w	fp, r4, #26
 8004312:	e7f4      	b.n	80042fe <_printf_float+0x40e>
 8004314:	2301      	movs	r3, #1
 8004316:	4642      	mov	r2, r8
 8004318:	e7e1      	b.n	80042de <_printf_float+0x3ee>
 800431a:	2301      	movs	r3, #1
 800431c:	464a      	mov	r2, r9
 800431e:	4631      	mov	r1, r6
 8004320:	4628      	mov	r0, r5
 8004322:	47b8      	blx	r7
 8004324:	3001      	adds	r0, #1
 8004326:	f43f ae3e 	beq.w	8003fa6 <_printf_float+0xb6>
 800432a:	f108 0801 	add.w	r8, r8, #1
 800432e:	68e3      	ldr	r3, [r4, #12]
 8004330:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004332:	1a5b      	subs	r3, r3, r1
 8004334:	4543      	cmp	r3, r8
 8004336:	dcf0      	bgt.n	800431a <_printf_float+0x42a>
 8004338:	e6fc      	b.n	8004134 <_printf_float+0x244>
 800433a:	f04f 0800 	mov.w	r8, #0
 800433e:	f104 0919 	add.w	r9, r4, #25
 8004342:	e7f4      	b.n	800432e <_printf_float+0x43e>

08004344 <_printf_common>:
 8004344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004348:	4616      	mov	r6, r2
 800434a:	4698      	mov	r8, r3
 800434c:	688a      	ldr	r2, [r1, #8]
 800434e:	690b      	ldr	r3, [r1, #16]
 8004350:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004354:	4293      	cmp	r3, r2
 8004356:	bfb8      	it	lt
 8004358:	4613      	movlt	r3, r2
 800435a:	6033      	str	r3, [r6, #0]
 800435c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004360:	4607      	mov	r7, r0
 8004362:	460c      	mov	r4, r1
 8004364:	b10a      	cbz	r2, 800436a <_printf_common+0x26>
 8004366:	3301      	adds	r3, #1
 8004368:	6033      	str	r3, [r6, #0]
 800436a:	6823      	ldr	r3, [r4, #0]
 800436c:	0699      	lsls	r1, r3, #26
 800436e:	bf42      	ittt	mi
 8004370:	6833      	ldrmi	r3, [r6, #0]
 8004372:	3302      	addmi	r3, #2
 8004374:	6033      	strmi	r3, [r6, #0]
 8004376:	6825      	ldr	r5, [r4, #0]
 8004378:	f015 0506 	ands.w	r5, r5, #6
 800437c:	d106      	bne.n	800438c <_printf_common+0x48>
 800437e:	f104 0a19 	add.w	sl, r4, #25
 8004382:	68e3      	ldr	r3, [r4, #12]
 8004384:	6832      	ldr	r2, [r6, #0]
 8004386:	1a9b      	subs	r3, r3, r2
 8004388:	42ab      	cmp	r3, r5
 800438a:	dc26      	bgt.n	80043da <_printf_common+0x96>
 800438c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004390:	6822      	ldr	r2, [r4, #0]
 8004392:	3b00      	subs	r3, #0
 8004394:	bf18      	it	ne
 8004396:	2301      	movne	r3, #1
 8004398:	0692      	lsls	r2, r2, #26
 800439a:	d42b      	bmi.n	80043f4 <_printf_common+0xb0>
 800439c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80043a0:	4641      	mov	r1, r8
 80043a2:	4638      	mov	r0, r7
 80043a4:	47c8      	blx	r9
 80043a6:	3001      	adds	r0, #1
 80043a8:	d01e      	beq.n	80043e8 <_printf_common+0xa4>
 80043aa:	6823      	ldr	r3, [r4, #0]
 80043ac:	6922      	ldr	r2, [r4, #16]
 80043ae:	f003 0306 	and.w	r3, r3, #6
 80043b2:	2b04      	cmp	r3, #4
 80043b4:	bf02      	ittt	eq
 80043b6:	68e5      	ldreq	r5, [r4, #12]
 80043b8:	6833      	ldreq	r3, [r6, #0]
 80043ba:	1aed      	subeq	r5, r5, r3
 80043bc:	68a3      	ldr	r3, [r4, #8]
 80043be:	bf0c      	ite	eq
 80043c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80043c4:	2500      	movne	r5, #0
 80043c6:	4293      	cmp	r3, r2
 80043c8:	bfc4      	itt	gt
 80043ca:	1a9b      	subgt	r3, r3, r2
 80043cc:	18ed      	addgt	r5, r5, r3
 80043ce:	2600      	movs	r6, #0
 80043d0:	341a      	adds	r4, #26
 80043d2:	42b5      	cmp	r5, r6
 80043d4:	d11a      	bne.n	800440c <_printf_common+0xc8>
 80043d6:	2000      	movs	r0, #0
 80043d8:	e008      	b.n	80043ec <_printf_common+0xa8>
 80043da:	2301      	movs	r3, #1
 80043dc:	4652      	mov	r2, sl
 80043de:	4641      	mov	r1, r8
 80043e0:	4638      	mov	r0, r7
 80043e2:	47c8      	blx	r9
 80043e4:	3001      	adds	r0, #1
 80043e6:	d103      	bne.n	80043f0 <_printf_common+0xac>
 80043e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80043ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043f0:	3501      	adds	r5, #1
 80043f2:	e7c6      	b.n	8004382 <_printf_common+0x3e>
 80043f4:	18e1      	adds	r1, r4, r3
 80043f6:	1c5a      	adds	r2, r3, #1
 80043f8:	2030      	movs	r0, #48	@ 0x30
 80043fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80043fe:	4422      	add	r2, r4
 8004400:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004404:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004408:	3302      	adds	r3, #2
 800440a:	e7c7      	b.n	800439c <_printf_common+0x58>
 800440c:	2301      	movs	r3, #1
 800440e:	4622      	mov	r2, r4
 8004410:	4641      	mov	r1, r8
 8004412:	4638      	mov	r0, r7
 8004414:	47c8      	blx	r9
 8004416:	3001      	adds	r0, #1
 8004418:	d0e6      	beq.n	80043e8 <_printf_common+0xa4>
 800441a:	3601      	adds	r6, #1
 800441c:	e7d9      	b.n	80043d2 <_printf_common+0x8e>
	...

08004420 <_printf_i>:
 8004420:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004424:	7e0f      	ldrb	r7, [r1, #24]
 8004426:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004428:	2f78      	cmp	r7, #120	@ 0x78
 800442a:	4691      	mov	r9, r2
 800442c:	4680      	mov	r8, r0
 800442e:	460c      	mov	r4, r1
 8004430:	469a      	mov	sl, r3
 8004432:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004436:	d807      	bhi.n	8004448 <_printf_i+0x28>
 8004438:	2f62      	cmp	r7, #98	@ 0x62
 800443a:	d80a      	bhi.n	8004452 <_printf_i+0x32>
 800443c:	2f00      	cmp	r7, #0
 800443e:	f000 80d1 	beq.w	80045e4 <_printf_i+0x1c4>
 8004442:	2f58      	cmp	r7, #88	@ 0x58
 8004444:	f000 80b8 	beq.w	80045b8 <_printf_i+0x198>
 8004448:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800444c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004450:	e03a      	b.n	80044c8 <_printf_i+0xa8>
 8004452:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004456:	2b15      	cmp	r3, #21
 8004458:	d8f6      	bhi.n	8004448 <_printf_i+0x28>
 800445a:	a101      	add	r1, pc, #4	@ (adr r1, 8004460 <_printf_i+0x40>)
 800445c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004460:	080044b9 	.word	0x080044b9
 8004464:	080044cd 	.word	0x080044cd
 8004468:	08004449 	.word	0x08004449
 800446c:	08004449 	.word	0x08004449
 8004470:	08004449 	.word	0x08004449
 8004474:	08004449 	.word	0x08004449
 8004478:	080044cd 	.word	0x080044cd
 800447c:	08004449 	.word	0x08004449
 8004480:	08004449 	.word	0x08004449
 8004484:	08004449 	.word	0x08004449
 8004488:	08004449 	.word	0x08004449
 800448c:	080045cb 	.word	0x080045cb
 8004490:	080044f7 	.word	0x080044f7
 8004494:	08004585 	.word	0x08004585
 8004498:	08004449 	.word	0x08004449
 800449c:	08004449 	.word	0x08004449
 80044a0:	080045ed 	.word	0x080045ed
 80044a4:	08004449 	.word	0x08004449
 80044a8:	080044f7 	.word	0x080044f7
 80044ac:	08004449 	.word	0x08004449
 80044b0:	08004449 	.word	0x08004449
 80044b4:	0800458d 	.word	0x0800458d
 80044b8:	6833      	ldr	r3, [r6, #0]
 80044ba:	1d1a      	adds	r2, r3, #4
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	6032      	str	r2, [r6, #0]
 80044c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80044c8:	2301      	movs	r3, #1
 80044ca:	e09c      	b.n	8004606 <_printf_i+0x1e6>
 80044cc:	6833      	ldr	r3, [r6, #0]
 80044ce:	6820      	ldr	r0, [r4, #0]
 80044d0:	1d19      	adds	r1, r3, #4
 80044d2:	6031      	str	r1, [r6, #0]
 80044d4:	0606      	lsls	r6, r0, #24
 80044d6:	d501      	bpl.n	80044dc <_printf_i+0xbc>
 80044d8:	681d      	ldr	r5, [r3, #0]
 80044da:	e003      	b.n	80044e4 <_printf_i+0xc4>
 80044dc:	0645      	lsls	r5, r0, #25
 80044de:	d5fb      	bpl.n	80044d8 <_printf_i+0xb8>
 80044e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80044e4:	2d00      	cmp	r5, #0
 80044e6:	da03      	bge.n	80044f0 <_printf_i+0xd0>
 80044e8:	232d      	movs	r3, #45	@ 0x2d
 80044ea:	426d      	negs	r5, r5
 80044ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044f0:	4858      	ldr	r0, [pc, #352]	@ (8004654 <_printf_i+0x234>)
 80044f2:	230a      	movs	r3, #10
 80044f4:	e011      	b.n	800451a <_printf_i+0xfa>
 80044f6:	6821      	ldr	r1, [r4, #0]
 80044f8:	6833      	ldr	r3, [r6, #0]
 80044fa:	0608      	lsls	r0, r1, #24
 80044fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8004500:	d402      	bmi.n	8004508 <_printf_i+0xe8>
 8004502:	0649      	lsls	r1, r1, #25
 8004504:	bf48      	it	mi
 8004506:	b2ad      	uxthmi	r5, r5
 8004508:	2f6f      	cmp	r7, #111	@ 0x6f
 800450a:	4852      	ldr	r0, [pc, #328]	@ (8004654 <_printf_i+0x234>)
 800450c:	6033      	str	r3, [r6, #0]
 800450e:	bf14      	ite	ne
 8004510:	230a      	movne	r3, #10
 8004512:	2308      	moveq	r3, #8
 8004514:	2100      	movs	r1, #0
 8004516:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800451a:	6866      	ldr	r6, [r4, #4]
 800451c:	60a6      	str	r6, [r4, #8]
 800451e:	2e00      	cmp	r6, #0
 8004520:	db05      	blt.n	800452e <_printf_i+0x10e>
 8004522:	6821      	ldr	r1, [r4, #0]
 8004524:	432e      	orrs	r6, r5
 8004526:	f021 0104 	bic.w	r1, r1, #4
 800452a:	6021      	str	r1, [r4, #0]
 800452c:	d04b      	beq.n	80045c6 <_printf_i+0x1a6>
 800452e:	4616      	mov	r6, r2
 8004530:	fbb5 f1f3 	udiv	r1, r5, r3
 8004534:	fb03 5711 	mls	r7, r3, r1, r5
 8004538:	5dc7      	ldrb	r7, [r0, r7]
 800453a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800453e:	462f      	mov	r7, r5
 8004540:	42bb      	cmp	r3, r7
 8004542:	460d      	mov	r5, r1
 8004544:	d9f4      	bls.n	8004530 <_printf_i+0x110>
 8004546:	2b08      	cmp	r3, #8
 8004548:	d10b      	bne.n	8004562 <_printf_i+0x142>
 800454a:	6823      	ldr	r3, [r4, #0]
 800454c:	07df      	lsls	r7, r3, #31
 800454e:	d508      	bpl.n	8004562 <_printf_i+0x142>
 8004550:	6923      	ldr	r3, [r4, #16]
 8004552:	6861      	ldr	r1, [r4, #4]
 8004554:	4299      	cmp	r1, r3
 8004556:	bfde      	ittt	le
 8004558:	2330      	movle	r3, #48	@ 0x30
 800455a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800455e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004562:	1b92      	subs	r2, r2, r6
 8004564:	6122      	str	r2, [r4, #16]
 8004566:	f8cd a000 	str.w	sl, [sp]
 800456a:	464b      	mov	r3, r9
 800456c:	aa03      	add	r2, sp, #12
 800456e:	4621      	mov	r1, r4
 8004570:	4640      	mov	r0, r8
 8004572:	f7ff fee7 	bl	8004344 <_printf_common>
 8004576:	3001      	adds	r0, #1
 8004578:	d14a      	bne.n	8004610 <_printf_i+0x1f0>
 800457a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800457e:	b004      	add	sp, #16
 8004580:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004584:	6823      	ldr	r3, [r4, #0]
 8004586:	f043 0320 	orr.w	r3, r3, #32
 800458a:	6023      	str	r3, [r4, #0]
 800458c:	4832      	ldr	r0, [pc, #200]	@ (8004658 <_printf_i+0x238>)
 800458e:	2778      	movs	r7, #120	@ 0x78
 8004590:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004594:	6823      	ldr	r3, [r4, #0]
 8004596:	6831      	ldr	r1, [r6, #0]
 8004598:	061f      	lsls	r7, r3, #24
 800459a:	f851 5b04 	ldr.w	r5, [r1], #4
 800459e:	d402      	bmi.n	80045a6 <_printf_i+0x186>
 80045a0:	065f      	lsls	r7, r3, #25
 80045a2:	bf48      	it	mi
 80045a4:	b2ad      	uxthmi	r5, r5
 80045a6:	6031      	str	r1, [r6, #0]
 80045a8:	07d9      	lsls	r1, r3, #31
 80045aa:	bf44      	itt	mi
 80045ac:	f043 0320 	orrmi.w	r3, r3, #32
 80045b0:	6023      	strmi	r3, [r4, #0]
 80045b2:	b11d      	cbz	r5, 80045bc <_printf_i+0x19c>
 80045b4:	2310      	movs	r3, #16
 80045b6:	e7ad      	b.n	8004514 <_printf_i+0xf4>
 80045b8:	4826      	ldr	r0, [pc, #152]	@ (8004654 <_printf_i+0x234>)
 80045ba:	e7e9      	b.n	8004590 <_printf_i+0x170>
 80045bc:	6823      	ldr	r3, [r4, #0]
 80045be:	f023 0320 	bic.w	r3, r3, #32
 80045c2:	6023      	str	r3, [r4, #0]
 80045c4:	e7f6      	b.n	80045b4 <_printf_i+0x194>
 80045c6:	4616      	mov	r6, r2
 80045c8:	e7bd      	b.n	8004546 <_printf_i+0x126>
 80045ca:	6833      	ldr	r3, [r6, #0]
 80045cc:	6825      	ldr	r5, [r4, #0]
 80045ce:	6961      	ldr	r1, [r4, #20]
 80045d0:	1d18      	adds	r0, r3, #4
 80045d2:	6030      	str	r0, [r6, #0]
 80045d4:	062e      	lsls	r6, r5, #24
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	d501      	bpl.n	80045de <_printf_i+0x1be>
 80045da:	6019      	str	r1, [r3, #0]
 80045dc:	e002      	b.n	80045e4 <_printf_i+0x1c4>
 80045de:	0668      	lsls	r0, r5, #25
 80045e0:	d5fb      	bpl.n	80045da <_printf_i+0x1ba>
 80045e2:	8019      	strh	r1, [r3, #0]
 80045e4:	2300      	movs	r3, #0
 80045e6:	6123      	str	r3, [r4, #16]
 80045e8:	4616      	mov	r6, r2
 80045ea:	e7bc      	b.n	8004566 <_printf_i+0x146>
 80045ec:	6833      	ldr	r3, [r6, #0]
 80045ee:	1d1a      	adds	r2, r3, #4
 80045f0:	6032      	str	r2, [r6, #0]
 80045f2:	681e      	ldr	r6, [r3, #0]
 80045f4:	6862      	ldr	r2, [r4, #4]
 80045f6:	2100      	movs	r1, #0
 80045f8:	4630      	mov	r0, r6
 80045fa:	f7fb fdf1 	bl	80001e0 <memchr>
 80045fe:	b108      	cbz	r0, 8004604 <_printf_i+0x1e4>
 8004600:	1b80      	subs	r0, r0, r6
 8004602:	6060      	str	r0, [r4, #4]
 8004604:	6863      	ldr	r3, [r4, #4]
 8004606:	6123      	str	r3, [r4, #16]
 8004608:	2300      	movs	r3, #0
 800460a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800460e:	e7aa      	b.n	8004566 <_printf_i+0x146>
 8004610:	6923      	ldr	r3, [r4, #16]
 8004612:	4632      	mov	r2, r6
 8004614:	4649      	mov	r1, r9
 8004616:	4640      	mov	r0, r8
 8004618:	47d0      	blx	sl
 800461a:	3001      	adds	r0, #1
 800461c:	d0ad      	beq.n	800457a <_printf_i+0x15a>
 800461e:	6823      	ldr	r3, [r4, #0]
 8004620:	079b      	lsls	r3, r3, #30
 8004622:	d413      	bmi.n	800464c <_printf_i+0x22c>
 8004624:	68e0      	ldr	r0, [r4, #12]
 8004626:	9b03      	ldr	r3, [sp, #12]
 8004628:	4298      	cmp	r0, r3
 800462a:	bfb8      	it	lt
 800462c:	4618      	movlt	r0, r3
 800462e:	e7a6      	b.n	800457e <_printf_i+0x15e>
 8004630:	2301      	movs	r3, #1
 8004632:	4632      	mov	r2, r6
 8004634:	4649      	mov	r1, r9
 8004636:	4640      	mov	r0, r8
 8004638:	47d0      	blx	sl
 800463a:	3001      	adds	r0, #1
 800463c:	d09d      	beq.n	800457a <_printf_i+0x15a>
 800463e:	3501      	adds	r5, #1
 8004640:	68e3      	ldr	r3, [r4, #12]
 8004642:	9903      	ldr	r1, [sp, #12]
 8004644:	1a5b      	subs	r3, r3, r1
 8004646:	42ab      	cmp	r3, r5
 8004648:	dcf2      	bgt.n	8004630 <_printf_i+0x210>
 800464a:	e7eb      	b.n	8004624 <_printf_i+0x204>
 800464c:	2500      	movs	r5, #0
 800464e:	f104 0619 	add.w	r6, r4, #25
 8004652:	e7f5      	b.n	8004640 <_printf_i+0x220>
 8004654:	08006ace 	.word	0x08006ace
 8004658:	08006adf 	.word	0x08006adf

0800465c <std>:
 800465c:	2300      	movs	r3, #0
 800465e:	b510      	push	{r4, lr}
 8004660:	4604      	mov	r4, r0
 8004662:	e9c0 3300 	strd	r3, r3, [r0]
 8004666:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800466a:	6083      	str	r3, [r0, #8]
 800466c:	8181      	strh	r1, [r0, #12]
 800466e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004670:	81c2      	strh	r2, [r0, #14]
 8004672:	6183      	str	r3, [r0, #24]
 8004674:	4619      	mov	r1, r3
 8004676:	2208      	movs	r2, #8
 8004678:	305c      	adds	r0, #92	@ 0x5c
 800467a:	f000 f916 	bl	80048aa <memset>
 800467e:	4b0d      	ldr	r3, [pc, #52]	@ (80046b4 <std+0x58>)
 8004680:	6263      	str	r3, [r4, #36]	@ 0x24
 8004682:	4b0d      	ldr	r3, [pc, #52]	@ (80046b8 <std+0x5c>)
 8004684:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004686:	4b0d      	ldr	r3, [pc, #52]	@ (80046bc <std+0x60>)
 8004688:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800468a:	4b0d      	ldr	r3, [pc, #52]	@ (80046c0 <std+0x64>)
 800468c:	6323      	str	r3, [r4, #48]	@ 0x30
 800468e:	4b0d      	ldr	r3, [pc, #52]	@ (80046c4 <std+0x68>)
 8004690:	6224      	str	r4, [r4, #32]
 8004692:	429c      	cmp	r4, r3
 8004694:	d006      	beq.n	80046a4 <std+0x48>
 8004696:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800469a:	4294      	cmp	r4, r2
 800469c:	d002      	beq.n	80046a4 <std+0x48>
 800469e:	33d0      	adds	r3, #208	@ 0xd0
 80046a0:	429c      	cmp	r4, r3
 80046a2:	d105      	bne.n	80046b0 <std+0x54>
 80046a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80046a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046ac:	f000 b97a 	b.w	80049a4 <__retarget_lock_init_recursive>
 80046b0:	bd10      	pop	{r4, pc}
 80046b2:	bf00      	nop
 80046b4:	08004825 	.word	0x08004825
 80046b8:	08004847 	.word	0x08004847
 80046bc:	0800487f 	.word	0x0800487f
 80046c0:	080048a3 	.word	0x080048a3
 80046c4:	200002b8 	.word	0x200002b8

080046c8 <stdio_exit_handler>:
 80046c8:	4a02      	ldr	r2, [pc, #8]	@ (80046d4 <stdio_exit_handler+0xc>)
 80046ca:	4903      	ldr	r1, [pc, #12]	@ (80046d8 <stdio_exit_handler+0x10>)
 80046cc:	4803      	ldr	r0, [pc, #12]	@ (80046dc <stdio_exit_handler+0x14>)
 80046ce:	f000 b869 	b.w	80047a4 <_fwalk_sglue>
 80046d2:	bf00      	nop
 80046d4:	2000000c 	.word	0x2000000c
 80046d8:	0800630d 	.word	0x0800630d
 80046dc:	2000001c 	.word	0x2000001c

080046e0 <cleanup_stdio>:
 80046e0:	6841      	ldr	r1, [r0, #4]
 80046e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004714 <cleanup_stdio+0x34>)
 80046e4:	4299      	cmp	r1, r3
 80046e6:	b510      	push	{r4, lr}
 80046e8:	4604      	mov	r4, r0
 80046ea:	d001      	beq.n	80046f0 <cleanup_stdio+0x10>
 80046ec:	f001 fe0e 	bl	800630c <_fflush_r>
 80046f0:	68a1      	ldr	r1, [r4, #8]
 80046f2:	4b09      	ldr	r3, [pc, #36]	@ (8004718 <cleanup_stdio+0x38>)
 80046f4:	4299      	cmp	r1, r3
 80046f6:	d002      	beq.n	80046fe <cleanup_stdio+0x1e>
 80046f8:	4620      	mov	r0, r4
 80046fa:	f001 fe07 	bl	800630c <_fflush_r>
 80046fe:	68e1      	ldr	r1, [r4, #12]
 8004700:	4b06      	ldr	r3, [pc, #24]	@ (800471c <cleanup_stdio+0x3c>)
 8004702:	4299      	cmp	r1, r3
 8004704:	d004      	beq.n	8004710 <cleanup_stdio+0x30>
 8004706:	4620      	mov	r0, r4
 8004708:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800470c:	f001 bdfe 	b.w	800630c <_fflush_r>
 8004710:	bd10      	pop	{r4, pc}
 8004712:	bf00      	nop
 8004714:	200002b8 	.word	0x200002b8
 8004718:	20000320 	.word	0x20000320
 800471c:	20000388 	.word	0x20000388

08004720 <global_stdio_init.part.0>:
 8004720:	b510      	push	{r4, lr}
 8004722:	4b0b      	ldr	r3, [pc, #44]	@ (8004750 <global_stdio_init.part.0+0x30>)
 8004724:	4c0b      	ldr	r4, [pc, #44]	@ (8004754 <global_stdio_init.part.0+0x34>)
 8004726:	4a0c      	ldr	r2, [pc, #48]	@ (8004758 <global_stdio_init.part.0+0x38>)
 8004728:	601a      	str	r2, [r3, #0]
 800472a:	4620      	mov	r0, r4
 800472c:	2200      	movs	r2, #0
 800472e:	2104      	movs	r1, #4
 8004730:	f7ff ff94 	bl	800465c <std>
 8004734:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004738:	2201      	movs	r2, #1
 800473a:	2109      	movs	r1, #9
 800473c:	f7ff ff8e 	bl	800465c <std>
 8004740:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004744:	2202      	movs	r2, #2
 8004746:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800474a:	2112      	movs	r1, #18
 800474c:	f7ff bf86 	b.w	800465c <std>
 8004750:	200003f0 	.word	0x200003f0
 8004754:	200002b8 	.word	0x200002b8
 8004758:	080046c9 	.word	0x080046c9

0800475c <__sfp_lock_acquire>:
 800475c:	4801      	ldr	r0, [pc, #4]	@ (8004764 <__sfp_lock_acquire+0x8>)
 800475e:	f000 b922 	b.w	80049a6 <__retarget_lock_acquire_recursive>
 8004762:	bf00      	nop
 8004764:	200003f9 	.word	0x200003f9

08004768 <__sfp_lock_release>:
 8004768:	4801      	ldr	r0, [pc, #4]	@ (8004770 <__sfp_lock_release+0x8>)
 800476a:	f000 b91d 	b.w	80049a8 <__retarget_lock_release_recursive>
 800476e:	bf00      	nop
 8004770:	200003f9 	.word	0x200003f9

08004774 <__sinit>:
 8004774:	b510      	push	{r4, lr}
 8004776:	4604      	mov	r4, r0
 8004778:	f7ff fff0 	bl	800475c <__sfp_lock_acquire>
 800477c:	6a23      	ldr	r3, [r4, #32]
 800477e:	b11b      	cbz	r3, 8004788 <__sinit+0x14>
 8004780:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004784:	f7ff bff0 	b.w	8004768 <__sfp_lock_release>
 8004788:	4b04      	ldr	r3, [pc, #16]	@ (800479c <__sinit+0x28>)
 800478a:	6223      	str	r3, [r4, #32]
 800478c:	4b04      	ldr	r3, [pc, #16]	@ (80047a0 <__sinit+0x2c>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d1f5      	bne.n	8004780 <__sinit+0xc>
 8004794:	f7ff ffc4 	bl	8004720 <global_stdio_init.part.0>
 8004798:	e7f2      	b.n	8004780 <__sinit+0xc>
 800479a:	bf00      	nop
 800479c:	080046e1 	.word	0x080046e1
 80047a0:	200003f0 	.word	0x200003f0

080047a4 <_fwalk_sglue>:
 80047a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047a8:	4607      	mov	r7, r0
 80047aa:	4688      	mov	r8, r1
 80047ac:	4614      	mov	r4, r2
 80047ae:	2600      	movs	r6, #0
 80047b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80047b4:	f1b9 0901 	subs.w	r9, r9, #1
 80047b8:	d505      	bpl.n	80047c6 <_fwalk_sglue+0x22>
 80047ba:	6824      	ldr	r4, [r4, #0]
 80047bc:	2c00      	cmp	r4, #0
 80047be:	d1f7      	bne.n	80047b0 <_fwalk_sglue+0xc>
 80047c0:	4630      	mov	r0, r6
 80047c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047c6:	89ab      	ldrh	r3, [r5, #12]
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d907      	bls.n	80047dc <_fwalk_sglue+0x38>
 80047cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80047d0:	3301      	adds	r3, #1
 80047d2:	d003      	beq.n	80047dc <_fwalk_sglue+0x38>
 80047d4:	4629      	mov	r1, r5
 80047d6:	4638      	mov	r0, r7
 80047d8:	47c0      	blx	r8
 80047da:	4306      	orrs	r6, r0
 80047dc:	3568      	adds	r5, #104	@ 0x68
 80047de:	e7e9      	b.n	80047b4 <_fwalk_sglue+0x10>

080047e0 <siprintf>:
 80047e0:	b40e      	push	{r1, r2, r3}
 80047e2:	b510      	push	{r4, lr}
 80047e4:	b09d      	sub	sp, #116	@ 0x74
 80047e6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80047e8:	9002      	str	r0, [sp, #8]
 80047ea:	9006      	str	r0, [sp, #24]
 80047ec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80047f0:	480a      	ldr	r0, [pc, #40]	@ (800481c <siprintf+0x3c>)
 80047f2:	9107      	str	r1, [sp, #28]
 80047f4:	9104      	str	r1, [sp, #16]
 80047f6:	490a      	ldr	r1, [pc, #40]	@ (8004820 <siprintf+0x40>)
 80047f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80047fc:	9105      	str	r1, [sp, #20]
 80047fe:	2400      	movs	r4, #0
 8004800:	a902      	add	r1, sp, #8
 8004802:	6800      	ldr	r0, [r0, #0]
 8004804:	9301      	str	r3, [sp, #4]
 8004806:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004808:	f001 fc00 	bl	800600c <_svfiprintf_r>
 800480c:	9b02      	ldr	r3, [sp, #8]
 800480e:	701c      	strb	r4, [r3, #0]
 8004810:	b01d      	add	sp, #116	@ 0x74
 8004812:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004816:	b003      	add	sp, #12
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	20000018 	.word	0x20000018
 8004820:	ffff0208 	.word	0xffff0208

08004824 <__sread>:
 8004824:	b510      	push	{r4, lr}
 8004826:	460c      	mov	r4, r1
 8004828:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800482c:	f000 f86c 	bl	8004908 <_read_r>
 8004830:	2800      	cmp	r0, #0
 8004832:	bfab      	itete	ge
 8004834:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004836:	89a3      	ldrhlt	r3, [r4, #12]
 8004838:	181b      	addge	r3, r3, r0
 800483a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800483e:	bfac      	ite	ge
 8004840:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004842:	81a3      	strhlt	r3, [r4, #12]
 8004844:	bd10      	pop	{r4, pc}

08004846 <__swrite>:
 8004846:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800484a:	461f      	mov	r7, r3
 800484c:	898b      	ldrh	r3, [r1, #12]
 800484e:	05db      	lsls	r3, r3, #23
 8004850:	4605      	mov	r5, r0
 8004852:	460c      	mov	r4, r1
 8004854:	4616      	mov	r6, r2
 8004856:	d505      	bpl.n	8004864 <__swrite+0x1e>
 8004858:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800485c:	2302      	movs	r3, #2
 800485e:	2200      	movs	r2, #0
 8004860:	f000 f840 	bl	80048e4 <_lseek_r>
 8004864:	89a3      	ldrh	r3, [r4, #12]
 8004866:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800486a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800486e:	81a3      	strh	r3, [r4, #12]
 8004870:	4632      	mov	r2, r6
 8004872:	463b      	mov	r3, r7
 8004874:	4628      	mov	r0, r5
 8004876:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800487a:	f000 b857 	b.w	800492c <_write_r>

0800487e <__sseek>:
 800487e:	b510      	push	{r4, lr}
 8004880:	460c      	mov	r4, r1
 8004882:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004886:	f000 f82d 	bl	80048e4 <_lseek_r>
 800488a:	1c43      	adds	r3, r0, #1
 800488c:	89a3      	ldrh	r3, [r4, #12]
 800488e:	bf15      	itete	ne
 8004890:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004892:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004896:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800489a:	81a3      	strheq	r3, [r4, #12]
 800489c:	bf18      	it	ne
 800489e:	81a3      	strhne	r3, [r4, #12]
 80048a0:	bd10      	pop	{r4, pc}

080048a2 <__sclose>:
 80048a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048a6:	f000 b80d 	b.w	80048c4 <_close_r>

080048aa <memset>:
 80048aa:	4402      	add	r2, r0
 80048ac:	4603      	mov	r3, r0
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d100      	bne.n	80048b4 <memset+0xa>
 80048b2:	4770      	bx	lr
 80048b4:	f803 1b01 	strb.w	r1, [r3], #1
 80048b8:	e7f9      	b.n	80048ae <memset+0x4>
	...

080048bc <_localeconv_r>:
 80048bc:	4800      	ldr	r0, [pc, #0]	@ (80048c0 <_localeconv_r+0x4>)
 80048be:	4770      	bx	lr
 80048c0:	20000158 	.word	0x20000158

080048c4 <_close_r>:
 80048c4:	b538      	push	{r3, r4, r5, lr}
 80048c6:	4d06      	ldr	r5, [pc, #24]	@ (80048e0 <_close_r+0x1c>)
 80048c8:	2300      	movs	r3, #0
 80048ca:	4604      	mov	r4, r0
 80048cc:	4608      	mov	r0, r1
 80048ce:	602b      	str	r3, [r5, #0]
 80048d0:	f7fc fd19 	bl	8001306 <_close>
 80048d4:	1c43      	adds	r3, r0, #1
 80048d6:	d102      	bne.n	80048de <_close_r+0x1a>
 80048d8:	682b      	ldr	r3, [r5, #0]
 80048da:	b103      	cbz	r3, 80048de <_close_r+0x1a>
 80048dc:	6023      	str	r3, [r4, #0]
 80048de:	bd38      	pop	{r3, r4, r5, pc}
 80048e0:	200003f4 	.word	0x200003f4

080048e4 <_lseek_r>:
 80048e4:	b538      	push	{r3, r4, r5, lr}
 80048e6:	4d07      	ldr	r5, [pc, #28]	@ (8004904 <_lseek_r+0x20>)
 80048e8:	4604      	mov	r4, r0
 80048ea:	4608      	mov	r0, r1
 80048ec:	4611      	mov	r1, r2
 80048ee:	2200      	movs	r2, #0
 80048f0:	602a      	str	r2, [r5, #0]
 80048f2:	461a      	mov	r2, r3
 80048f4:	f7fc fd2e 	bl	8001354 <_lseek>
 80048f8:	1c43      	adds	r3, r0, #1
 80048fa:	d102      	bne.n	8004902 <_lseek_r+0x1e>
 80048fc:	682b      	ldr	r3, [r5, #0]
 80048fe:	b103      	cbz	r3, 8004902 <_lseek_r+0x1e>
 8004900:	6023      	str	r3, [r4, #0]
 8004902:	bd38      	pop	{r3, r4, r5, pc}
 8004904:	200003f4 	.word	0x200003f4

08004908 <_read_r>:
 8004908:	b538      	push	{r3, r4, r5, lr}
 800490a:	4d07      	ldr	r5, [pc, #28]	@ (8004928 <_read_r+0x20>)
 800490c:	4604      	mov	r4, r0
 800490e:	4608      	mov	r0, r1
 8004910:	4611      	mov	r1, r2
 8004912:	2200      	movs	r2, #0
 8004914:	602a      	str	r2, [r5, #0]
 8004916:	461a      	mov	r2, r3
 8004918:	f7fc fcbc 	bl	8001294 <_read>
 800491c:	1c43      	adds	r3, r0, #1
 800491e:	d102      	bne.n	8004926 <_read_r+0x1e>
 8004920:	682b      	ldr	r3, [r5, #0]
 8004922:	b103      	cbz	r3, 8004926 <_read_r+0x1e>
 8004924:	6023      	str	r3, [r4, #0]
 8004926:	bd38      	pop	{r3, r4, r5, pc}
 8004928:	200003f4 	.word	0x200003f4

0800492c <_write_r>:
 800492c:	b538      	push	{r3, r4, r5, lr}
 800492e:	4d07      	ldr	r5, [pc, #28]	@ (800494c <_write_r+0x20>)
 8004930:	4604      	mov	r4, r0
 8004932:	4608      	mov	r0, r1
 8004934:	4611      	mov	r1, r2
 8004936:	2200      	movs	r2, #0
 8004938:	602a      	str	r2, [r5, #0]
 800493a:	461a      	mov	r2, r3
 800493c:	f7fc fcc7 	bl	80012ce <_write>
 8004940:	1c43      	adds	r3, r0, #1
 8004942:	d102      	bne.n	800494a <_write_r+0x1e>
 8004944:	682b      	ldr	r3, [r5, #0]
 8004946:	b103      	cbz	r3, 800494a <_write_r+0x1e>
 8004948:	6023      	str	r3, [r4, #0]
 800494a:	bd38      	pop	{r3, r4, r5, pc}
 800494c:	200003f4 	.word	0x200003f4

08004950 <__errno>:
 8004950:	4b01      	ldr	r3, [pc, #4]	@ (8004958 <__errno+0x8>)
 8004952:	6818      	ldr	r0, [r3, #0]
 8004954:	4770      	bx	lr
 8004956:	bf00      	nop
 8004958:	20000018 	.word	0x20000018

0800495c <__libc_init_array>:
 800495c:	b570      	push	{r4, r5, r6, lr}
 800495e:	4d0d      	ldr	r5, [pc, #52]	@ (8004994 <__libc_init_array+0x38>)
 8004960:	4c0d      	ldr	r4, [pc, #52]	@ (8004998 <__libc_init_array+0x3c>)
 8004962:	1b64      	subs	r4, r4, r5
 8004964:	10a4      	asrs	r4, r4, #2
 8004966:	2600      	movs	r6, #0
 8004968:	42a6      	cmp	r6, r4
 800496a:	d109      	bne.n	8004980 <__libc_init_array+0x24>
 800496c:	4d0b      	ldr	r5, [pc, #44]	@ (800499c <__libc_init_array+0x40>)
 800496e:	4c0c      	ldr	r4, [pc, #48]	@ (80049a0 <__libc_init_array+0x44>)
 8004970:	f002 f86a 	bl	8006a48 <_init>
 8004974:	1b64      	subs	r4, r4, r5
 8004976:	10a4      	asrs	r4, r4, #2
 8004978:	2600      	movs	r6, #0
 800497a:	42a6      	cmp	r6, r4
 800497c:	d105      	bne.n	800498a <__libc_init_array+0x2e>
 800497e:	bd70      	pop	{r4, r5, r6, pc}
 8004980:	f855 3b04 	ldr.w	r3, [r5], #4
 8004984:	4798      	blx	r3
 8004986:	3601      	adds	r6, #1
 8004988:	e7ee      	b.n	8004968 <__libc_init_array+0xc>
 800498a:	f855 3b04 	ldr.w	r3, [r5], #4
 800498e:	4798      	blx	r3
 8004990:	3601      	adds	r6, #1
 8004992:	e7f2      	b.n	800497a <__libc_init_array+0x1e>
 8004994:	08006e3c 	.word	0x08006e3c
 8004998:	08006e3c 	.word	0x08006e3c
 800499c:	08006e3c 	.word	0x08006e3c
 80049a0:	08006e40 	.word	0x08006e40

080049a4 <__retarget_lock_init_recursive>:
 80049a4:	4770      	bx	lr

080049a6 <__retarget_lock_acquire_recursive>:
 80049a6:	4770      	bx	lr

080049a8 <__retarget_lock_release_recursive>:
 80049a8:	4770      	bx	lr

080049aa <quorem>:
 80049aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049ae:	6903      	ldr	r3, [r0, #16]
 80049b0:	690c      	ldr	r4, [r1, #16]
 80049b2:	42a3      	cmp	r3, r4
 80049b4:	4607      	mov	r7, r0
 80049b6:	db7e      	blt.n	8004ab6 <quorem+0x10c>
 80049b8:	3c01      	subs	r4, #1
 80049ba:	f101 0814 	add.w	r8, r1, #20
 80049be:	00a3      	lsls	r3, r4, #2
 80049c0:	f100 0514 	add.w	r5, r0, #20
 80049c4:	9300      	str	r3, [sp, #0]
 80049c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80049ca:	9301      	str	r3, [sp, #4]
 80049cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80049d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80049d4:	3301      	adds	r3, #1
 80049d6:	429a      	cmp	r2, r3
 80049d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80049dc:	fbb2 f6f3 	udiv	r6, r2, r3
 80049e0:	d32e      	bcc.n	8004a40 <quorem+0x96>
 80049e2:	f04f 0a00 	mov.w	sl, #0
 80049e6:	46c4      	mov	ip, r8
 80049e8:	46ae      	mov	lr, r5
 80049ea:	46d3      	mov	fp, sl
 80049ec:	f85c 3b04 	ldr.w	r3, [ip], #4
 80049f0:	b298      	uxth	r0, r3
 80049f2:	fb06 a000 	mla	r0, r6, r0, sl
 80049f6:	0c02      	lsrs	r2, r0, #16
 80049f8:	0c1b      	lsrs	r3, r3, #16
 80049fa:	fb06 2303 	mla	r3, r6, r3, r2
 80049fe:	f8de 2000 	ldr.w	r2, [lr]
 8004a02:	b280      	uxth	r0, r0
 8004a04:	b292      	uxth	r2, r2
 8004a06:	1a12      	subs	r2, r2, r0
 8004a08:	445a      	add	r2, fp
 8004a0a:	f8de 0000 	ldr.w	r0, [lr]
 8004a0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004a12:	b29b      	uxth	r3, r3
 8004a14:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004a18:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004a1c:	b292      	uxth	r2, r2
 8004a1e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004a22:	45e1      	cmp	r9, ip
 8004a24:	f84e 2b04 	str.w	r2, [lr], #4
 8004a28:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004a2c:	d2de      	bcs.n	80049ec <quorem+0x42>
 8004a2e:	9b00      	ldr	r3, [sp, #0]
 8004a30:	58eb      	ldr	r3, [r5, r3]
 8004a32:	b92b      	cbnz	r3, 8004a40 <quorem+0x96>
 8004a34:	9b01      	ldr	r3, [sp, #4]
 8004a36:	3b04      	subs	r3, #4
 8004a38:	429d      	cmp	r5, r3
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	d32f      	bcc.n	8004a9e <quorem+0xf4>
 8004a3e:	613c      	str	r4, [r7, #16]
 8004a40:	4638      	mov	r0, r7
 8004a42:	f001 f97f 	bl	8005d44 <__mcmp>
 8004a46:	2800      	cmp	r0, #0
 8004a48:	db25      	blt.n	8004a96 <quorem+0xec>
 8004a4a:	4629      	mov	r1, r5
 8004a4c:	2000      	movs	r0, #0
 8004a4e:	f858 2b04 	ldr.w	r2, [r8], #4
 8004a52:	f8d1 c000 	ldr.w	ip, [r1]
 8004a56:	fa1f fe82 	uxth.w	lr, r2
 8004a5a:	fa1f f38c 	uxth.w	r3, ip
 8004a5e:	eba3 030e 	sub.w	r3, r3, lr
 8004a62:	4403      	add	r3, r0
 8004a64:	0c12      	lsrs	r2, r2, #16
 8004a66:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004a6a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004a74:	45c1      	cmp	r9, r8
 8004a76:	f841 3b04 	str.w	r3, [r1], #4
 8004a7a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004a7e:	d2e6      	bcs.n	8004a4e <quorem+0xa4>
 8004a80:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004a84:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004a88:	b922      	cbnz	r2, 8004a94 <quorem+0xea>
 8004a8a:	3b04      	subs	r3, #4
 8004a8c:	429d      	cmp	r5, r3
 8004a8e:	461a      	mov	r2, r3
 8004a90:	d30b      	bcc.n	8004aaa <quorem+0x100>
 8004a92:	613c      	str	r4, [r7, #16]
 8004a94:	3601      	adds	r6, #1
 8004a96:	4630      	mov	r0, r6
 8004a98:	b003      	add	sp, #12
 8004a9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a9e:	6812      	ldr	r2, [r2, #0]
 8004aa0:	3b04      	subs	r3, #4
 8004aa2:	2a00      	cmp	r2, #0
 8004aa4:	d1cb      	bne.n	8004a3e <quorem+0x94>
 8004aa6:	3c01      	subs	r4, #1
 8004aa8:	e7c6      	b.n	8004a38 <quorem+0x8e>
 8004aaa:	6812      	ldr	r2, [r2, #0]
 8004aac:	3b04      	subs	r3, #4
 8004aae:	2a00      	cmp	r2, #0
 8004ab0:	d1ef      	bne.n	8004a92 <quorem+0xe8>
 8004ab2:	3c01      	subs	r4, #1
 8004ab4:	e7ea      	b.n	8004a8c <quorem+0xe2>
 8004ab6:	2000      	movs	r0, #0
 8004ab8:	e7ee      	b.n	8004a98 <quorem+0xee>
 8004aba:	0000      	movs	r0, r0
 8004abc:	0000      	movs	r0, r0
	...

08004ac0 <_dtoa_r>:
 8004ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ac4:	69c7      	ldr	r7, [r0, #28]
 8004ac6:	b097      	sub	sp, #92	@ 0x5c
 8004ac8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8004acc:	ec55 4b10 	vmov	r4, r5, d0
 8004ad0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8004ad2:	9107      	str	r1, [sp, #28]
 8004ad4:	4681      	mov	r9, r0
 8004ad6:	920c      	str	r2, [sp, #48]	@ 0x30
 8004ad8:	9311      	str	r3, [sp, #68]	@ 0x44
 8004ada:	b97f      	cbnz	r7, 8004afc <_dtoa_r+0x3c>
 8004adc:	2010      	movs	r0, #16
 8004ade:	f000 fe09 	bl	80056f4 <malloc>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	f8c9 001c 	str.w	r0, [r9, #28]
 8004ae8:	b920      	cbnz	r0, 8004af4 <_dtoa_r+0x34>
 8004aea:	4ba9      	ldr	r3, [pc, #676]	@ (8004d90 <_dtoa_r+0x2d0>)
 8004aec:	21ef      	movs	r1, #239	@ 0xef
 8004aee:	48a9      	ldr	r0, [pc, #676]	@ (8004d94 <_dtoa_r+0x2d4>)
 8004af0:	f001 fc6c 	bl	80063cc <__assert_func>
 8004af4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004af8:	6007      	str	r7, [r0, #0]
 8004afa:	60c7      	str	r7, [r0, #12]
 8004afc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004b00:	6819      	ldr	r1, [r3, #0]
 8004b02:	b159      	cbz	r1, 8004b1c <_dtoa_r+0x5c>
 8004b04:	685a      	ldr	r2, [r3, #4]
 8004b06:	604a      	str	r2, [r1, #4]
 8004b08:	2301      	movs	r3, #1
 8004b0a:	4093      	lsls	r3, r2
 8004b0c:	608b      	str	r3, [r1, #8]
 8004b0e:	4648      	mov	r0, r9
 8004b10:	f000 fee6 	bl	80058e0 <_Bfree>
 8004b14:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	601a      	str	r2, [r3, #0]
 8004b1c:	1e2b      	subs	r3, r5, #0
 8004b1e:	bfb9      	ittee	lt
 8004b20:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004b24:	9305      	strlt	r3, [sp, #20]
 8004b26:	2300      	movge	r3, #0
 8004b28:	6033      	strge	r3, [r6, #0]
 8004b2a:	9f05      	ldr	r7, [sp, #20]
 8004b2c:	4b9a      	ldr	r3, [pc, #616]	@ (8004d98 <_dtoa_r+0x2d8>)
 8004b2e:	bfbc      	itt	lt
 8004b30:	2201      	movlt	r2, #1
 8004b32:	6032      	strlt	r2, [r6, #0]
 8004b34:	43bb      	bics	r3, r7
 8004b36:	d112      	bne.n	8004b5e <_dtoa_r+0x9e>
 8004b38:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004b3a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004b3e:	6013      	str	r3, [r2, #0]
 8004b40:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004b44:	4323      	orrs	r3, r4
 8004b46:	f000 855a 	beq.w	80055fe <_dtoa_r+0xb3e>
 8004b4a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004b4c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8004dac <_dtoa_r+0x2ec>
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	f000 855c 	beq.w	800560e <_dtoa_r+0xb4e>
 8004b56:	f10a 0303 	add.w	r3, sl, #3
 8004b5a:	f000 bd56 	b.w	800560a <_dtoa_r+0xb4a>
 8004b5e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8004b62:	2200      	movs	r2, #0
 8004b64:	ec51 0b17 	vmov	r0, r1, d7
 8004b68:	2300      	movs	r3, #0
 8004b6a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8004b6e:	f7fb ffb3 	bl	8000ad8 <__aeabi_dcmpeq>
 8004b72:	4680      	mov	r8, r0
 8004b74:	b158      	cbz	r0, 8004b8e <_dtoa_r+0xce>
 8004b76:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004b78:	2301      	movs	r3, #1
 8004b7a:	6013      	str	r3, [r2, #0]
 8004b7c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004b7e:	b113      	cbz	r3, 8004b86 <_dtoa_r+0xc6>
 8004b80:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8004b82:	4b86      	ldr	r3, [pc, #536]	@ (8004d9c <_dtoa_r+0x2dc>)
 8004b84:	6013      	str	r3, [r2, #0]
 8004b86:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8004db0 <_dtoa_r+0x2f0>
 8004b8a:	f000 bd40 	b.w	800560e <_dtoa_r+0xb4e>
 8004b8e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8004b92:	aa14      	add	r2, sp, #80	@ 0x50
 8004b94:	a915      	add	r1, sp, #84	@ 0x54
 8004b96:	4648      	mov	r0, r9
 8004b98:	f001 f984 	bl	8005ea4 <__d2b>
 8004b9c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004ba0:	9002      	str	r0, [sp, #8]
 8004ba2:	2e00      	cmp	r6, #0
 8004ba4:	d078      	beq.n	8004c98 <_dtoa_r+0x1d8>
 8004ba6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004ba8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8004bac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004bb0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004bb4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004bb8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004bbc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004bc0:	4619      	mov	r1, r3
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	4b76      	ldr	r3, [pc, #472]	@ (8004da0 <_dtoa_r+0x2e0>)
 8004bc6:	f7fb fb67 	bl	8000298 <__aeabi_dsub>
 8004bca:	a36b      	add	r3, pc, #428	@ (adr r3, 8004d78 <_dtoa_r+0x2b8>)
 8004bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd0:	f7fb fd1a 	bl	8000608 <__aeabi_dmul>
 8004bd4:	a36a      	add	r3, pc, #424	@ (adr r3, 8004d80 <_dtoa_r+0x2c0>)
 8004bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bda:	f7fb fb5f 	bl	800029c <__adddf3>
 8004bde:	4604      	mov	r4, r0
 8004be0:	4630      	mov	r0, r6
 8004be2:	460d      	mov	r5, r1
 8004be4:	f7fb fca6 	bl	8000534 <__aeabi_i2d>
 8004be8:	a367      	add	r3, pc, #412	@ (adr r3, 8004d88 <_dtoa_r+0x2c8>)
 8004bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bee:	f7fb fd0b 	bl	8000608 <__aeabi_dmul>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	460b      	mov	r3, r1
 8004bf6:	4620      	mov	r0, r4
 8004bf8:	4629      	mov	r1, r5
 8004bfa:	f7fb fb4f 	bl	800029c <__adddf3>
 8004bfe:	4604      	mov	r4, r0
 8004c00:	460d      	mov	r5, r1
 8004c02:	f7fb ffb1 	bl	8000b68 <__aeabi_d2iz>
 8004c06:	2200      	movs	r2, #0
 8004c08:	4607      	mov	r7, r0
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	4620      	mov	r0, r4
 8004c0e:	4629      	mov	r1, r5
 8004c10:	f7fb ff6c 	bl	8000aec <__aeabi_dcmplt>
 8004c14:	b140      	cbz	r0, 8004c28 <_dtoa_r+0x168>
 8004c16:	4638      	mov	r0, r7
 8004c18:	f7fb fc8c 	bl	8000534 <__aeabi_i2d>
 8004c1c:	4622      	mov	r2, r4
 8004c1e:	462b      	mov	r3, r5
 8004c20:	f7fb ff5a 	bl	8000ad8 <__aeabi_dcmpeq>
 8004c24:	b900      	cbnz	r0, 8004c28 <_dtoa_r+0x168>
 8004c26:	3f01      	subs	r7, #1
 8004c28:	2f16      	cmp	r7, #22
 8004c2a:	d852      	bhi.n	8004cd2 <_dtoa_r+0x212>
 8004c2c:	4b5d      	ldr	r3, [pc, #372]	@ (8004da4 <_dtoa_r+0x2e4>)
 8004c2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c36:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004c3a:	f7fb ff57 	bl	8000aec <__aeabi_dcmplt>
 8004c3e:	2800      	cmp	r0, #0
 8004c40:	d049      	beq.n	8004cd6 <_dtoa_r+0x216>
 8004c42:	3f01      	subs	r7, #1
 8004c44:	2300      	movs	r3, #0
 8004c46:	9310      	str	r3, [sp, #64]	@ 0x40
 8004c48:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004c4a:	1b9b      	subs	r3, r3, r6
 8004c4c:	1e5a      	subs	r2, r3, #1
 8004c4e:	bf45      	ittet	mi
 8004c50:	f1c3 0301 	rsbmi	r3, r3, #1
 8004c54:	9300      	strmi	r3, [sp, #0]
 8004c56:	2300      	movpl	r3, #0
 8004c58:	2300      	movmi	r3, #0
 8004c5a:	9206      	str	r2, [sp, #24]
 8004c5c:	bf54      	ite	pl
 8004c5e:	9300      	strpl	r3, [sp, #0]
 8004c60:	9306      	strmi	r3, [sp, #24]
 8004c62:	2f00      	cmp	r7, #0
 8004c64:	db39      	blt.n	8004cda <_dtoa_r+0x21a>
 8004c66:	9b06      	ldr	r3, [sp, #24]
 8004c68:	970d      	str	r7, [sp, #52]	@ 0x34
 8004c6a:	443b      	add	r3, r7
 8004c6c:	9306      	str	r3, [sp, #24]
 8004c6e:	2300      	movs	r3, #0
 8004c70:	9308      	str	r3, [sp, #32]
 8004c72:	9b07      	ldr	r3, [sp, #28]
 8004c74:	2b09      	cmp	r3, #9
 8004c76:	d863      	bhi.n	8004d40 <_dtoa_r+0x280>
 8004c78:	2b05      	cmp	r3, #5
 8004c7a:	bfc4      	itt	gt
 8004c7c:	3b04      	subgt	r3, #4
 8004c7e:	9307      	strgt	r3, [sp, #28]
 8004c80:	9b07      	ldr	r3, [sp, #28]
 8004c82:	f1a3 0302 	sub.w	r3, r3, #2
 8004c86:	bfcc      	ite	gt
 8004c88:	2400      	movgt	r4, #0
 8004c8a:	2401      	movle	r4, #1
 8004c8c:	2b03      	cmp	r3, #3
 8004c8e:	d863      	bhi.n	8004d58 <_dtoa_r+0x298>
 8004c90:	e8df f003 	tbb	[pc, r3]
 8004c94:	2b375452 	.word	0x2b375452
 8004c98:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004c9c:	441e      	add	r6, r3
 8004c9e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004ca2:	2b20      	cmp	r3, #32
 8004ca4:	bfc1      	itttt	gt
 8004ca6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004caa:	409f      	lslgt	r7, r3
 8004cac:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004cb0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004cb4:	bfd6      	itet	le
 8004cb6:	f1c3 0320 	rsble	r3, r3, #32
 8004cba:	ea47 0003 	orrgt.w	r0, r7, r3
 8004cbe:	fa04 f003 	lslle.w	r0, r4, r3
 8004cc2:	f7fb fc27 	bl	8000514 <__aeabi_ui2d>
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004ccc:	3e01      	subs	r6, #1
 8004cce:	9212      	str	r2, [sp, #72]	@ 0x48
 8004cd0:	e776      	b.n	8004bc0 <_dtoa_r+0x100>
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e7b7      	b.n	8004c46 <_dtoa_r+0x186>
 8004cd6:	9010      	str	r0, [sp, #64]	@ 0x40
 8004cd8:	e7b6      	b.n	8004c48 <_dtoa_r+0x188>
 8004cda:	9b00      	ldr	r3, [sp, #0]
 8004cdc:	1bdb      	subs	r3, r3, r7
 8004cde:	9300      	str	r3, [sp, #0]
 8004ce0:	427b      	negs	r3, r7
 8004ce2:	9308      	str	r3, [sp, #32]
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	930d      	str	r3, [sp, #52]	@ 0x34
 8004ce8:	e7c3      	b.n	8004c72 <_dtoa_r+0x1b2>
 8004cea:	2301      	movs	r3, #1
 8004cec:	9309      	str	r3, [sp, #36]	@ 0x24
 8004cee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004cf0:	eb07 0b03 	add.w	fp, r7, r3
 8004cf4:	f10b 0301 	add.w	r3, fp, #1
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	9303      	str	r3, [sp, #12]
 8004cfc:	bfb8      	it	lt
 8004cfe:	2301      	movlt	r3, #1
 8004d00:	e006      	b.n	8004d10 <_dtoa_r+0x250>
 8004d02:	2301      	movs	r3, #1
 8004d04:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d06:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	dd28      	ble.n	8004d5e <_dtoa_r+0x29e>
 8004d0c:	469b      	mov	fp, r3
 8004d0e:	9303      	str	r3, [sp, #12]
 8004d10:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8004d14:	2100      	movs	r1, #0
 8004d16:	2204      	movs	r2, #4
 8004d18:	f102 0514 	add.w	r5, r2, #20
 8004d1c:	429d      	cmp	r5, r3
 8004d1e:	d926      	bls.n	8004d6e <_dtoa_r+0x2ae>
 8004d20:	6041      	str	r1, [r0, #4]
 8004d22:	4648      	mov	r0, r9
 8004d24:	f000 fd9c 	bl	8005860 <_Balloc>
 8004d28:	4682      	mov	sl, r0
 8004d2a:	2800      	cmp	r0, #0
 8004d2c:	d142      	bne.n	8004db4 <_dtoa_r+0x2f4>
 8004d2e:	4b1e      	ldr	r3, [pc, #120]	@ (8004da8 <_dtoa_r+0x2e8>)
 8004d30:	4602      	mov	r2, r0
 8004d32:	f240 11af 	movw	r1, #431	@ 0x1af
 8004d36:	e6da      	b.n	8004aee <_dtoa_r+0x2e>
 8004d38:	2300      	movs	r3, #0
 8004d3a:	e7e3      	b.n	8004d04 <_dtoa_r+0x244>
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	e7d5      	b.n	8004cec <_dtoa_r+0x22c>
 8004d40:	2401      	movs	r4, #1
 8004d42:	2300      	movs	r3, #0
 8004d44:	9307      	str	r3, [sp, #28]
 8004d46:	9409      	str	r4, [sp, #36]	@ 0x24
 8004d48:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f8cd b00c 	str.w	fp, [sp, #12]
 8004d52:	2312      	movs	r3, #18
 8004d54:	920c      	str	r2, [sp, #48]	@ 0x30
 8004d56:	e7db      	b.n	8004d10 <_dtoa_r+0x250>
 8004d58:	2301      	movs	r3, #1
 8004d5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d5c:	e7f4      	b.n	8004d48 <_dtoa_r+0x288>
 8004d5e:	f04f 0b01 	mov.w	fp, #1
 8004d62:	f8cd b00c 	str.w	fp, [sp, #12]
 8004d66:	465b      	mov	r3, fp
 8004d68:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8004d6c:	e7d0      	b.n	8004d10 <_dtoa_r+0x250>
 8004d6e:	3101      	adds	r1, #1
 8004d70:	0052      	lsls	r2, r2, #1
 8004d72:	e7d1      	b.n	8004d18 <_dtoa_r+0x258>
 8004d74:	f3af 8000 	nop.w
 8004d78:	636f4361 	.word	0x636f4361
 8004d7c:	3fd287a7 	.word	0x3fd287a7
 8004d80:	8b60c8b3 	.word	0x8b60c8b3
 8004d84:	3fc68a28 	.word	0x3fc68a28
 8004d88:	509f79fb 	.word	0x509f79fb
 8004d8c:	3fd34413 	.word	0x3fd34413
 8004d90:	08006afd 	.word	0x08006afd
 8004d94:	08006b14 	.word	0x08006b14
 8004d98:	7ff00000 	.word	0x7ff00000
 8004d9c:	08006acd 	.word	0x08006acd
 8004da0:	3ff80000 	.word	0x3ff80000
 8004da4:	08006c68 	.word	0x08006c68
 8004da8:	08006b6c 	.word	0x08006b6c
 8004dac:	08006af9 	.word	0x08006af9
 8004db0:	08006acc 	.word	0x08006acc
 8004db4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004db8:	6018      	str	r0, [r3, #0]
 8004dba:	9b03      	ldr	r3, [sp, #12]
 8004dbc:	2b0e      	cmp	r3, #14
 8004dbe:	f200 80a1 	bhi.w	8004f04 <_dtoa_r+0x444>
 8004dc2:	2c00      	cmp	r4, #0
 8004dc4:	f000 809e 	beq.w	8004f04 <_dtoa_r+0x444>
 8004dc8:	2f00      	cmp	r7, #0
 8004dca:	dd33      	ble.n	8004e34 <_dtoa_r+0x374>
 8004dcc:	4b9c      	ldr	r3, [pc, #624]	@ (8005040 <_dtoa_r+0x580>)
 8004dce:	f007 020f 	and.w	r2, r7, #15
 8004dd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004dd6:	ed93 7b00 	vldr	d7, [r3]
 8004dda:	05f8      	lsls	r0, r7, #23
 8004ddc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8004de0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004de4:	d516      	bpl.n	8004e14 <_dtoa_r+0x354>
 8004de6:	4b97      	ldr	r3, [pc, #604]	@ (8005044 <_dtoa_r+0x584>)
 8004de8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004dec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004df0:	f7fb fd34 	bl	800085c <__aeabi_ddiv>
 8004df4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004df8:	f004 040f 	and.w	r4, r4, #15
 8004dfc:	2603      	movs	r6, #3
 8004dfe:	4d91      	ldr	r5, [pc, #580]	@ (8005044 <_dtoa_r+0x584>)
 8004e00:	b954      	cbnz	r4, 8004e18 <_dtoa_r+0x358>
 8004e02:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004e06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e0a:	f7fb fd27 	bl	800085c <__aeabi_ddiv>
 8004e0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e12:	e028      	b.n	8004e66 <_dtoa_r+0x3a6>
 8004e14:	2602      	movs	r6, #2
 8004e16:	e7f2      	b.n	8004dfe <_dtoa_r+0x33e>
 8004e18:	07e1      	lsls	r1, r4, #31
 8004e1a:	d508      	bpl.n	8004e2e <_dtoa_r+0x36e>
 8004e1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004e20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004e24:	f7fb fbf0 	bl	8000608 <__aeabi_dmul>
 8004e28:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004e2c:	3601      	adds	r6, #1
 8004e2e:	1064      	asrs	r4, r4, #1
 8004e30:	3508      	adds	r5, #8
 8004e32:	e7e5      	b.n	8004e00 <_dtoa_r+0x340>
 8004e34:	f000 80af 	beq.w	8004f96 <_dtoa_r+0x4d6>
 8004e38:	427c      	negs	r4, r7
 8004e3a:	4b81      	ldr	r3, [pc, #516]	@ (8005040 <_dtoa_r+0x580>)
 8004e3c:	4d81      	ldr	r5, [pc, #516]	@ (8005044 <_dtoa_r+0x584>)
 8004e3e:	f004 020f 	and.w	r2, r4, #15
 8004e42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004e4e:	f7fb fbdb 	bl	8000608 <__aeabi_dmul>
 8004e52:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e56:	1124      	asrs	r4, r4, #4
 8004e58:	2300      	movs	r3, #0
 8004e5a:	2602      	movs	r6, #2
 8004e5c:	2c00      	cmp	r4, #0
 8004e5e:	f040 808f 	bne.w	8004f80 <_dtoa_r+0x4c0>
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d1d3      	bne.n	8004e0e <_dtoa_r+0x34e>
 8004e66:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004e68:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	f000 8094 	beq.w	8004f9a <_dtoa_r+0x4da>
 8004e72:	4b75      	ldr	r3, [pc, #468]	@ (8005048 <_dtoa_r+0x588>)
 8004e74:	2200      	movs	r2, #0
 8004e76:	4620      	mov	r0, r4
 8004e78:	4629      	mov	r1, r5
 8004e7a:	f7fb fe37 	bl	8000aec <__aeabi_dcmplt>
 8004e7e:	2800      	cmp	r0, #0
 8004e80:	f000 808b 	beq.w	8004f9a <_dtoa_r+0x4da>
 8004e84:	9b03      	ldr	r3, [sp, #12]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	f000 8087 	beq.w	8004f9a <_dtoa_r+0x4da>
 8004e8c:	f1bb 0f00 	cmp.w	fp, #0
 8004e90:	dd34      	ble.n	8004efc <_dtoa_r+0x43c>
 8004e92:	4620      	mov	r0, r4
 8004e94:	4b6d      	ldr	r3, [pc, #436]	@ (800504c <_dtoa_r+0x58c>)
 8004e96:	2200      	movs	r2, #0
 8004e98:	4629      	mov	r1, r5
 8004e9a:	f7fb fbb5 	bl	8000608 <__aeabi_dmul>
 8004e9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ea2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8004ea6:	3601      	adds	r6, #1
 8004ea8:	465c      	mov	r4, fp
 8004eaa:	4630      	mov	r0, r6
 8004eac:	f7fb fb42 	bl	8000534 <__aeabi_i2d>
 8004eb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004eb4:	f7fb fba8 	bl	8000608 <__aeabi_dmul>
 8004eb8:	4b65      	ldr	r3, [pc, #404]	@ (8005050 <_dtoa_r+0x590>)
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f7fb f9ee 	bl	800029c <__adddf3>
 8004ec0:	4605      	mov	r5, r0
 8004ec2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004ec6:	2c00      	cmp	r4, #0
 8004ec8:	d16a      	bne.n	8004fa0 <_dtoa_r+0x4e0>
 8004eca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ece:	4b61      	ldr	r3, [pc, #388]	@ (8005054 <_dtoa_r+0x594>)
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	f7fb f9e1 	bl	8000298 <__aeabi_dsub>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	460b      	mov	r3, r1
 8004eda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004ede:	462a      	mov	r2, r5
 8004ee0:	4633      	mov	r3, r6
 8004ee2:	f7fb fe21 	bl	8000b28 <__aeabi_dcmpgt>
 8004ee6:	2800      	cmp	r0, #0
 8004ee8:	f040 8298 	bne.w	800541c <_dtoa_r+0x95c>
 8004eec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ef0:	462a      	mov	r2, r5
 8004ef2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004ef6:	f7fb fdf9 	bl	8000aec <__aeabi_dcmplt>
 8004efa:	bb38      	cbnz	r0, 8004f4c <_dtoa_r+0x48c>
 8004efc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8004f00:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004f04:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	f2c0 8157 	blt.w	80051ba <_dtoa_r+0x6fa>
 8004f0c:	2f0e      	cmp	r7, #14
 8004f0e:	f300 8154 	bgt.w	80051ba <_dtoa_r+0x6fa>
 8004f12:	4b4b      	ldr	r3, [pc, #300]	@ (8005040 <_dtoa_r+0x580>)
 8004f14:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004f18:	ed93 7b00 	vldr	d7, [r3]
 8004f1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	ed8d 7b00 	vstr	d7, [sp]
 8004f24:	f280 80e5 	bge.w	80050f2 <_dtoa_r+0x632>
 8004f28:	9b03      	ldr	r3, [sp, #12]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	f300 80e1 	bgt.w	80050f2 <_dtoa_r+0x632>
 8004f30:	d10c      	bne.n	8004f4c <_dtoa_r+0x48c>
 8004f32:	4b48      	ldr	r3, [pc, #288]	@ (8005054 <_dtoa_r+0x594>)
 8004f34:	2200      	movs	r2, #0
 8004f36:	ec51 0b17 	vmov	r0, r1, d7
 8004f3a:	f7fb fb65 	bl	8000608 <__aeabi_dmul>
 8004f3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f42:	f7fb fde7 	bl	8000b14 <__aeabi_dcmpge>
 8004f46:	2800      	cmp	r0, #0
 8004f48:	f000 8266 	beq.w	8005418 <_dtoa_r+0x958>
 8004f4c:	2400      	movs	r4, #0
 8004f4e:	4625      	mov	r5, r4
 8004f50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004f52:	4656      	mov	r6, sl
 8004f54:	ea6f 0803 	mvn.w	r8, r3
 8004f58:	2700      	movs	r7, #0
 8004f5a:	4621      	mov	r1, r4
 8004f5c:	4648      	mov	r0, r9
 8004f5e:	f000 fcbf 	bl	80058e0 <_Bfree>
 8004f62:	2d00      	cmp	r5, #0
 8004f64:	f000 80bd 	beq.w	80050e2 <_dtoa_r+0x622>
 8004f68:	b12f      	cbz	r7, 8004f76 <_dtoa_r+0x4b6>
 8004f6a:	42af      	cmp	r7, r5
 8004f6c:	d003      	beq.n	8004f76 <_dtoa_r+0x4b6>
 8004f6e:	4639      	mov	r1, r7
 8004f70:	4648      	mov	r0, r9
 8004f72:	f000 fcb5 	bl	80058e0 <_Bfree>
 8004f76:	4629      	mov	r1, r5
 8004f78:	4648      	mov	r0, r9
 8004f7a:	f000 fcb1 	bl	80058e0 <_Bfree>
 8004f7e:	e0b0      	b.n	80050e2 <_dtoa_r+0x622>
 8004f80:	07e2      	lsls	r2, r4, #31
 8004f82:	d505      	bpl.n	8004f90 <_dtoa_r+0x4d0>
 8004f84:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004f88:	f7fb fb3e 	bl	8000608 <__aeabi_dmul>
 8004f8c:	3601      	adds	r6, #1
 8004f8e:	2301      	movs	r3, #1
 8004f90:	1064      	asrs	r4, r4, #1
 8004f92:	3508      	adds	r5, #8
 8004f94:	e762      	b.n	8004e5c <_dtoa_r+0x39c>
 8004f96:	2602      	movs	r6, #2
 8004f98:	e765      	b.n	8004e66 <_dtoa_r+0x3a6>
 8004f9a:	9c03      	ldr	r4, [sp, #12]
 8004f9c:	46b8      	mov	r8, r7
 8004f9e:	e784      	b.n	8004eaa <_dtoa_r+0x3ea>
 8004fa0:	4b27      	ldr	r3, [pc, #156]	@ (8005040 <_dtoa_r+0x580>)
 8004fa2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004fa4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004fa8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004fac:	4454      	add	r4, sl
 8004fae:	2900      	cmp	r1, #0
 8004fb0:	d054      	beq.n	800505c <_dtoa_r+0x59c>
 8004fb2:	4929      	ldr	r1, [pc, #164]	@ (8005058 <_dtoa_r+0x598>)
 8004fb4:	2000      	movs	r0, #0
 8004fb6:	f7fb fc51 	bl	800085c <__aeabi_ddiv>
 8004fba:	4633      	mov	r3, r6
 8004fbc:	462a      	mov	r2, r5
 8004fbe:	f7fb f96b 	bl	8000298 <__aeabi_dsub>
 8004fc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004fc6:	4656      	mov	r6, sl
 8004fc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004fcc:	f7fb fdcc 	bl	8000b68 <__aeabi_d2iz>
 8004fd0:	4605      	mov	r5, r0
 8004fd2:	f7fb faaf 	bl	8000534 <__aeabi_i2d>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	460b      	mov	r3, r1
 8004fda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004fde:	f7fb f95b 	bl	8000298 <__aeabi_dsub>
 8004fe2:	3530      	adds	r5, #48	@ 0x30
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004fec:	f806 5b01 	strb.w	r5, [r6], #1
 8004ff0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004ff4:	f7fb fd7a 	bl	8000aec <__aeabi_dcmplt>
 8004ff8:	2800      	cmp	r0, #0
 8004ffa:	d172      	bne.n	80050e2 <_dtoa_r+0x622>
 8004ffc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005000:	4911      	ldr	r1, [pc, #68]	@ (8005048 <_dtoa_r+0x588>)
 8005002:	2000      	movs	r0, #0
 8005004:	f7fb f948 	bl	8000298 <__aeabi_dsub>
 8005008:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800500c:	f7fb fd6e 	bl	8000aec <__aeabi_dcmplt>
 8005010:	2800      	cmp	r0, #0
 8005012:	f040 80b4 	bne.w	800517e <_dtoa_r+0x6be>
 8005016:	42a6      	cmp	r6, r4
 8005018:	f43f af70 	beq.w	8004efc <_dtoa_r+0x43c>
 800501c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005020:	4b0a      	ldr	r3, [pc, #40]	@ (800504c <_dtoa_r+0x58c>)
 8005022:	2200      	movs	r2, #0
 8005024:	f7fb faf0 	bl	8000608 <__aeabi_dmul>
 8005028:	4b08      	ldr	r3, [pc, #32]	@ (800504c <_dtoa_r+0x58c>)
 800502a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800502e:	2200      	movs	r2, #0
 8005030:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005034:	f7fb fae8 	bl	8000608 <__aeabi_dmul>
 8005038:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800503c:	e7c4      	b.n	8004fc8 <_dtoa_r+0x508>
 800503e:	bf00      	nop
 8005040:	08006c68 	.word	0x08006c68
 8005044:	08006c40 	.word	0x08006c40
 8005048:	3ff00000 	.word	0x3ff00000
 800504c:	40240000 	.word	0x40240000
 8005050:	401c0000 	.word	0x401c0000
 8005054:	40140000 	.word	0x40140000
 8005058:	3fe00000 	.word	0x3fe00000
 800505c:	4631      	mov	r1, r6
 800505e:	4628      	mov	r0, r5
 8005060:	f7fb fad2 	bl	8000608 <__aeabi_dmul>
 8005064:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005068:	9413      	str	r4, [sp, #76]	@ 0x4c
 800506a:	4656      	mov	r6, sl
 800506c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005070:	f7fb fd7a 	bl	8000b68 <__aeabi_d2iz>
 8005074:	4605      	mov	r5, r0
 8005076:	f7fb fa5d 	bl	8000534 <__aeabi_i2d>
 800507a:	4602      	mov	r2, r0
 800507c:	460b      	mov	r3, r1
 800507e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005082:	f7fb f909 	bl	8000298 <__aeabi_dsub>
 8005086:	3530      	adds	r5, #48	@ 0x30
 8005088:	f806 5b01 	strb.w	r5, [r6], #1
 800508c:	4602      	mov	r2, r0
 800508e:	460b      	mov	r3, r1
 8005090:	42a6      	cmp	r6, r4
 8005092:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005096:	f04f 0200 	mov.w	r2, #0
 800509a:	d124      	bne.n	80050e6 <_dtoa_r+0x626>
 800509c:	4baf      	ldr	r3, [pc, #700]	@ (800535c <_dtoa_r+0x89c>)
 800509e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80050a2:	f7fb f8fb 	bl	800029c <__adddf3>
 80050a6:	4602      	mov	r2, r0
 80050a8:	460b      	mov	r3, r1
 80050aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80050ae:	f7fb fd3b 	bl	8000b28 <__aeabi_dcmpgt>
 80050b2:	2800      	cmp	r0, #0
 80050b4:	d163      	bne.n	800517e <_dtoa_r+0x6be>
 80050b6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80050ba:	49a8      	ldr	r1, [pc, #672]	@ (800535c <_dtoa_r+0x89c>)
 80050bc:	2000      	movs	r0, #0
 80050be:	f7fb f8eb 	bl	8000298 <__aeabi_dsub>
 80050c2:	4602      	mov	r2, r0
 80050c4:	460b      	mov	r3, r1
 80050c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80050ca:	f7fb fd0f 	bl	8000aec <__aeabi_dcmplt>
 80050ce:	2800      	cmp	r0, #0
 80050d0:	f43f af14 	beq.w	8004efc <_dtoa_r+0x43c>
 80050d4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80050d6:	1e73      	subs	r3, r6, #1
 80050d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80050da:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80050de:	2b30      	cmp	r3, #48	@ 0x30
 80050e0:	d0f8      	beq.n	80050d4 <_dtoa_r+0x614>
 80050e2:	4647      	mov	r7, r8
 80050e4:	e03b      	b.n	800515e <_dtoa_r+0x69e>
 80050e6:	4b9e      	ldr	r3, [pc, #632]	@ (8005360 <_dtoa_r+0x8a0>)
 80050e8:	f7fb fa8e 	bl	8000608 <__aeabi_dmul>
 80050ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80050f0:	e7bc      	b.n	800506c <_dtoa_r+0x5ac>
 80050f2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80050f6:	4656      	mov	r6, sl
 80050f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050fc:	4620      	mov	r0, r4
 80050fe:	4629      	mov	r1, r5
 8005100:	f7fb fbac 	bl	800085c <__aeabi_ddiv>
 8005104:	f7fb fd30 	bl	8000b68 <__aeabi_d2iz>
 8005108:	4680      	mov	r8, r0
 800510a:	f7fb fa13 	bl	8000534 <__aeabi_i2d>
 800510e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005112:	f7fb fa79 	bl	8000608 <__aeabi_dmul>
 8005116:	4602      	mov	r2, r0
 8005118:	460b      	mov	r3, r1
 800511a:	4620      	mov	r0, r4
 800511c:	4629      	mov	r1, r5
 800511e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005122:	f7fb f8b9 	bl	8000298 <__aeabi_dsub>
 8005126:	f806 4b01 	strb.w	r4, [r6], #1
 800512a:	9d03      	ldr	r5, [sp, #12]
 800512c:	eba6 040a 	sub.w	r4, r6, sl
 8005130:	42a5      	cmp	r5, r4
 8005132:	4602      	mov	r2, r0
 8005134:	460b      	mov	r3, r1
 8005136:	d133      	bne.n	80051a0 <_dtoa_r+0x6e0>
 8005138:	f7fb f8b0 	bl	800029c <__adddf3>
 800513c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005140:	4604      	mov	r4, r0
 8005142:	460d      	mov	r5, r1
 8005144:	f7fb fcf0 	bl	8000b28 <__aeabi_dcmpgt>
 8005148:	b9c0      	cbnz	r0, 800517c <_dtoa_r+0x6bc>
 800514a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800514e:	4620      	mov	r0, r4
 8005150:	4629      	mov	r1, r5
 8005152:	f7fb fcc1 	bl	8000ad8 <__aeabi_dcmpeq>
 8005156:	b110      	cbz	r0, 800515e <_dtoa_r+0x69e>
 8005158:	f018 0f01 	tst.w	r8, #1
 800515c:	d10e      	bne.n	800517c <_dtoa_r+0x6bc>
 800515e:	9902      	ldr	r1, [sp, #8]
 8005160:	4648      	mov	r0, r9
 8005162:	f000 fbbd 	bl	80058e0 <_Bfree>
 8005166:	2300      	movs	r3, #0
 8005168:	7033      	strb	r3, [r6, #0]
 800516a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800516c:	3701      	adds	r7, #1
 800516e:	601f      	str	r7, [r3, #0]
 8005170:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005172:	2b00      	cmp	r3, #0
 8005174:	f000 824b 	beq.w	800560e <_dtoa_r+0xb4e>
 8005178:	601e      	str	r6, [r3, #0]
 800517a:	e248      	b.n	800560e <_dtoa_r+0xb4e>
 800517c:	46b8      	mov	r8, r7
 800517e:	4633      	mov	r3, r6
 8005180:	461e      	mov	r6, r3
 8005182:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005186:	2a39      	cmp	r2, #57	@ 0x39
 8005188:	d106      	bne.n	8005198 <_dtoa_r+0x6d8>
 800518a:	459a      	cmp	sl, r3
 800518c:	d1f8      	bne.n	8005180 <_dtoa_r+0x6c0>
 800518e:	2230      	movs	r2, #48	@ 0x30
 8005190:	f108 0801 	add.w	r8, r8, #1
 8005194:	f88a 2000 	strb.w	r2, [sl]
 8005198:	781a      	ldrb	r2, [r3, #0]
 800519a:	3201      	adds	r2, #1
 800519c:	701a      	strb	r2, [r3, #0]
 800519e:	e7a0      	b.n	80050e2 <_dtoa_r+0x622>
 80051a0:	4b6f      	ldr	r3, [pc, #444]	@ (8005360 <_dtoa_r+0x8a0>)
 80051a2:	2200      	movs	r2, #0
 80051a4:	f7fb fa30 	bl	8000608 <__aeabi_dmul>
 80051a8:	2200      	movs	r2, #0
 80051aa:	2300      	movs	r3, #0
 80051ac:	4604      	mov	r4, r0
 80051ae:	460d      	mov	r5, r1
 80051b0:	f7fb fc92 	bl	8000ad8 <__aeabi_dcmpeq>
 80051b4:	2800      	cmp	r0, #0
 80051b6:	d09f      	beq.n	80050f8 <_dtoa_r+0x638>
 80051b8:	e7d1      	b.n	800515e <_dtoa_r+0x69e>
 80051ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80051bc:	2a00      	cmp	r2, #0
 80051be:	f000 80ea 	beq.w	8005396 <_dtoa_r+0x8d6>
 80051c2:	9a07      	ldr	r2, [sp, #28]
 80051c4:	2a01      	cmp	r2, #1
 80051c6:	f300 80cd 	bgt.w	8005364 <_dtoa_r+0x8a4>
 80051ca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80051cc:	2a00      	cmp	r2, #0
 80051ce:	f000 80c1 	beq.w	8005354 <_dtoa_r+0x894>
 80051d2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80051d6:	9c08      	ldr	r4, [sp, #32]
 80051d8:	9e00      	ldr	r6, [sp, #0]
 80051da:	9a00      	ldr	r2, [sp, #0]
 80051dc:	441a      	add	r2, r3
 80051de:	9200      	str	r2, [sp, #0]
 80051e0:	9a06      	ldr	r2, [sp, #24]
 80051e2:	2101      	movs	r1, #1
 80051e4:	441a      	add	r2, r3
 80051e6:	4648      	mov	r0, r9
 80051e8:	9206      	str	r2, [sp, #24]
 80051ea:	f000 fc2d 	bl	8005a48 <__i2b>
 80051ee:	4605      	mov	r5, r0
 80051f0:	b166      	cbz	r6, 800520c <_dtoa_r+0x74c>
 80051f2:	9b06      	ldr	r3, [sp, #24]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	dd09      	ble.n	800520c <_dtoa_r+0x74c>
 80051f8:	42b3      	cmp	r3, r6
 80051fa:	9a00      	ldr	r2, [sp, #0]
 80051fc:	bfa8      	it	ge
 80051fe:	4633      	movge	r3, r6
 8005200:	1ad2      	subs	r2, r2, r3
 8005202:	9200      	str	r2, [sp, #0]
 8005204:	9a06      	ldr	r2, [sp, #24]
 8005206:	1af6      	subs	r6, r6, r3
 8005208:	1ad3      	subs	r3, r2, r3
 800520a:	9306      	str	r3, [sp, #24]
 800520c:	9b08      	ldr	r3, [sp, #32]
 800520e:	b30b      	cbz	r3, 8005254 <_dtoa_r+0x794>
 8005210:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005212:	2b00      	cmp	r3, #0
 8005214:	f000 80c6 	beq.w	80053a4 <_dtoa_r+0x8e4>
 8005218:	2c00      	cmp	r4, #0
 800521a:	f000 80c0 	beq.w	800539e <_dtoa_r+0x8de>
 800521e:	4629      	mov	r1, r5
 8005220:	4622      	mov	r2, r4
 8005222:	4648      	mov	r0, r9
 8005224:	f000 fcc8 	bl	8005bb8 <__pow5mult>
 8005228:	9a02      	ldr	r2, [sp, #8]
 800522a:	4601      	mov	r1, r0
 800522c:	4605      	mov	r5, r0
 800522e:	4648      	mov	r0, r9
 8005230:	f000 fc20 	bl	8005a74 <__multiply>
 8005234:	9902      	ldr	r1, [sp, #8]
 8005236:	4680      	mov	r8, r0
 8005238:	4648      	mov	r0, r9
 800523a:	f000 fb51 	bl	80058e0 <_Bfree>
 800523e:	9b08      	ldr	r3, [sp, #32]
 8005240:	1b1b      	subs	r3, r3, r4
 8005242:	9308      	str	r3, [sp, #32]
 8005244:	f000 80b1 	beq.w	80053aa <_dtoa_r+0x8ea>
 8005248:	9a08      	ldr	r2, [sp, #32]
 800524a:	4641      	mov	r1, r8
 800524c:	4648      	mov	r0, r9
 800524e:	f000 fcb3 	bl	8005bb8 <__pow5mult>
 8005252:	9002      	str	r0, [sp, #8]
 8005254:	2101      	movs	r1, #1
 8005256:	4648      	mov	r0, r9
 8005258:	f000 fbf6 	bl	8005a48 <__i2b>
 800525c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800525e:	4604      	mov	r4, r0
 8005260:	2b00      	cmp	r3, #0
 8005262:	f000 81d8 	beq.w	8005616 <_dtoa_r+0xb56>
 8005266:	461a      	mov	r2, r3
 8005268:	4601      	mov	r1, r0
 800526a:	4648      	mov	r0, r9
 800526c:	f000 fca4 	bl	8005bb8 <__pow5mult>
 8005270:	9b07      	ldr	r3, [sp, #28]
 8005272:	2b01      	cmp	r3, #1
 8005274:	4604      	mov	r4, r0
 8005276:	f300 809f 	bgt.w	80053b8 <_dtoa_r+0x8f8>
 800527a:	9b04      	ldr	r3, [sp, #16]
 800527c:	2b00      	cmp	r3, #0
 800527e:	f040 8097 	bne.w	80053b0 <_dtoa_r+0x8f0>
 8005282:	9b05      	ldr	r3, [sp, #20]
 8005284:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005288:	2b00      	cmp	r3, #0
 800528a:	f040 8093 	bne.w	80053b4 <_dtoa_r+0x8f4>
 800528e:	9b05      	ldr	r3, [sp, #20]
 8005290:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005294:	0d1b      	lsrs	r3, r3, #20
 8005296:	051b      	lsls	r3, r3, #20
 8005298:	b133      	cbz	r3, 80052a8 <_dtoa_r+0x7e8>
 800529a:	9b00      	ldr	r3, [sp, #0]
 800529c:	3301      	adds	r3, #1
 800529e:	9300      	str	r3, [sp, #0]
 80052a0:	9b06      	ldr	r3, [sp, #24]
 80052a2:	3301      	adds	r3, #1
 80052a4:	9306      	str	r3, [sp, #24]
 80052a6:	2301      	movs	r3, #1
 80052a8:	9308      	str	r3, [sp, #32]
 80052aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	f000 81b8 	beq.w	8005622 <_dtoa_r+0xb62>
 80052b2:	6923      	ldr	r3, [r4, #16]
 80052b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80052b8:	6918      	ldr	r0, [r3, #16]
 80052ba:	f000 fb79 	bl	80059b0 <__hi0bits>
 80052be:	f1c0 0020 	rsb	r0, r0, #32
 80052c2:	9b06      	ldr	r3, [sp, #24]
 80052c4:	4418      	add	r0, r3
 80052c6:	f010 001f 	ands.w	r0, r0, #31
 80052ca:	f000 8082 	beq.w	80053d2 <_dtoa_r+0x912>
 80052ce:	f1c0 0320 	rsb	r3, r0, #32
 80052d2:	2b04      	cmp	r3, #4
 80052d4:	dd73      	ble.n	80053be <_dtoa_r+0x8fe>
 80052d6:	9b00      	ldr	r3, [sp, #0]
 80052d8:	f1c0 001c 	rsb	r0, r0, #28
 80052dc:	4403      	add	r3, r0
 80052de:	9300      	str	r3, [sp, #0]
 80052e0:	9b06      	ldr	r3, [sp, #24]
 80052e2:	4403      	add	r3, r0
 80052e4:	4406      	add	r6, r0
 80052e6:	9306      	str	r3, [sp, #24]
 80052e8:	9b00      	ldr	r3, [sp, #0]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	dd05      	ble.n	80052fa <_dtoa_r+0x83a>
 80052ee:	9902      	ldr	r1, [sp, #8]
 80052f0:	461a      	mov	r2, r3
 80052f2:	4648      	mov	r0, r9
 80052f4:	f000 fcba 	bl	8005c6c <__lshift>
 80052f8:	9002      	str	r0, [sp, #8]
 80052fa:	9b06      	ldr	r3, [sp, #24]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	dd05      	ble.n	800530c <_dtoa_r+0x84c>
 8005300:	4621      	mov	r1, r4
 8005302:	461a      	mov	r2, r3
 8005304:	4648      	mov	r0, r9
 8005306:	f000 fcb1 	bl	8005c6c <__lshift>
 800530a:	4604      	mov	r4, r0
 800530c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800530e:	2b00      	cmp	r3, #0
 8005310:	d061      	beq.n	80053d6 <_dtoa_r+0x916>
 8005312:	9802      	ldr	r0, [sp, #8]
 8005314:	4621      	mov	r1, r4
 8005316:	f000 fd15 	bl	8005d44 <__mcmp>
 800531a:	2800      	cmp	r0, #0
 800531c:	da5b      	bge.n	80053d6 <_dtoa_r+0x916>
 800531e:	2300      	movs	r3, #0
 8005320:	9902      	ldr	r1, [sp, #8]
 8005322:	220a      	movs	r2, #10
 8005324:	4648      	mov	r0, r9
 8005326:	f000 fafd 	bl	8005924 <__multadd>
 800532a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800532c:	9002      	str	r0, [sp, #8]
 800532e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8005332:	2b00      	cmp	r3, #0
 8005334:	f000 8177 	beq.w	8005626 <_dtoa_r+0xb66>
 8005338:	4629      	mov	r1, r5
 800533a:	2300      	movs	r3, #0
 800533c:	220a      	movs	r2, #10
 800533e:	4648      	mov	r0, r9
 8005340:	f000 faf0 	bl	8005924 <__multadd>
 8005344:	f1bb 0f00 	cmp.w	fp, #0
 8005348:	4605      	mov	r5, r0
 800534a:	dc6f      	bgt.n	800542c <_dtoa_r+0x96c>
 800534c:	9b07      	ldr	r3, [sp, #28]
 800534e:	2b02      	cmp	r3, #2
 8005350:	dc49      	bgt.n	80053e6 <_dtoa_r+0x926>
 8005352:	e06b      	b.n	800542c <_dtoa_r+0x96c>
 8005354:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005356:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800535a:	e73c      	b.n	80051d6 <_dtoa_r+0x716>
 800535c:	3fe00000 	.word	0x3fe00000
 8005360:	40240000 	.word	0x40240000
 8005364:	9b03      	ldr	r3, [sp, #12]
 8005366:	1e5c      	subs	r4, r3, #1
 8005368:	9b08      	ldr	r3, [sp, #32]
 800536a:	42a3      	cmp	r3, r4
 800536c:	db09      	blt.n	8005382 <_dtoa_r+0x8c2>
 800536e:	1b1c      	subs	r4, r3, r4
 8005370:	9b03      	ldr	r3, [sp, #12]
 8005372:	2b00      	cmp	r3, #0
 8005374:	f6bf af30 	bge.w	80051d8 <_dtoa_r+0x718>
 8005378:	9b00      	ldr	r3, [sp, #0]
 800537a:	9a03      	ldr	r2, [sp, #12]
 800537c:	1a9e      	subs	r6, r3, r2
 800537e:	2300      	movs	r3, #0
 8005380:	e72b      	b.n	80051da <_dtoa_r+0x71a>
 8005382:	9b08      	ldr	r3, [sp, #32]
 8005384:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005386:	9408      	str	r4, [sp, #32]
 8005388:	1ae3      	subs	r3, r4, r3
 800538a:	441a      	add	r2, r3
 800538c:	9e00      	ldr	r6, [sp, #0]
 800538e:	9b03      	ldr	r3, [sp, #12]
 8005390:	920d      	str	r2, [sp, #52]	@ 0x34
 8005392:	2400      	movs	r4, #0
 8005394:	e721      	b.n	80051da <_dtoa_r+0x71a>
 8005396:	9c08      	ldr	r4, [sp, #32]
 8005398:	9e00      	ldr	r6, [sp, #0]
 800539a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800539c:	e728      	b.n	80051f0 <_dtoa_r+0x730>
 800539e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80053a2:	e751      	b.n	8005248 <_dtoa_r+0x788>
 80053a4:	9a08      	ldr	r2, [sp, #32]
 80053a6:	9902      	ldr	r1, [sp, #8]
 80053a8:	e750      	b.n	800524c <_dtoa_r+0x78c>
 80053aa:	f8cd 8008 	str.w	r8, [sp, #8]
 80053ae:	e751      	b.n	8005254 <_dtoa_r+0x794>
 80053b0:	2300      	movs	r3, #0
 80053b2:	e779      	b.n	80052a8 <_dtoa_r+0x7e8>
 80053b4:	9b04      	ldr	r3, [sp, #16]
 80053b6:	e777      	b.n	80052a8 <_dtoa_r+0x7e8>
 80053b8:	2300      	movs	r3, #0
 80053ba:	9308      	str	r3, [sp, #32]
 80053bc:	e779      	b.n	80052b2 <_dtoa_r+0x7f2>
 80053be:	d093      	beq.n	80052e8 <_dtoa_r+0x828>
 80053c0:	9a00      	ldr	r2, [sp, #0]
 80053c2:	331c      	adds	r3, #28
 80053c4:	441a      	add	r2, r3
 80053c6:	9200      	str	r2, [sp, #0]
 80053c8:	9a06      	ldr	r2, [sp, #24]
 80053ca:	441a      	add	r2, r3
 80053cc:	441e      	add	r6, r3
 80053ce:	9206      	str	r2, [sp, #24]
 80053d0:	e78a      	b.n	80052e8 <_dtoa_r+0x828>
 80053d2:	4603      	mov	r3, r0
 80053d4:	e7f4      	b.n	80053c0 <_dtoa_r+0x900>
 80053d6:	9b03      	ldr	r3, [sp, #12]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	46b8      	mov	r8, r7
 80053dc:	dc20      	bgt.n	8005420 <_dtoa_r+0x960>
 80053de:	469b      	mov	fp, r3
 80053e0:	9b07      	ldr	r3, [sp, #28]
 80053e2:	2b02      	cmp	r3, #2
 80053e4:	dd1e      	ble.n	8005424 <_dtoa_r+0x964>
 80053e6:	f1bb 0f00 	cmp.w	fp, #0
 80053ea:	f47f adb1 	bne.w	8004f50 <_dtoa_r+0x490>
 80053ee:	4621      	mov	r1, r4
 80053f0:	465b      	mov	r3, fp
 80053f2:	2205      	movs	r2, #5
 80053f4:	4648      	mov	r0, r9
 80053f6:	f000 fa95 	bl	8005924 <__multadd>
 80053fa:	4601      	mov	r1, r0
 80053fc:	4604      	mov	r4, r0
 80053fe:	9802      	ldr	r0, [sp, #8]
 8005400:	f000 fca0 	bl	8005d44 <__mcmp>
 8005404:	2800      	cmp	r0, #0
 8005406:	f77f ada3 	ble.w	8004f50 <_dtoa_r+0x490>
 800540a:	4656      	mov	r6, sl
 800540c:	2331      	movs	r3, #49	@ 0x31
 800540e:	f806 3b01 	strb.w	r3, [r6], #1
 8005412:	f108 0801 	add.w	r8, r8, #1
 8005416:	e59f      	b.n	8004f58 <_dtoa_r+0x498>
 8005418:	9c03      	ldr	r4, [sp, #12]
 800541a:	46b8      	mov	r8, r7
 800541c:	4625      	mov	r5, r4
 800541e:	e7f4      	b.n	800540a <_dtoa_r+0x94a>
 8005420:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8005424:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005426:	2b00      	cmp	r3, #0
 8005428:	f000 8101 	beq.w	800562e <_dtoa_r+0xb6e>
 800542c:	2e00      	cmp	r6, #0
 800542e:	dd05      	ble.n	800543c <_dtoa_r+0x97c>
 8005430:	4629      	mov	r1, r5
 8005432:	4632      	mov	r2, r6
 8005434:	4648      	mov	r0, r9
 8005436:	f000 fc19 	bl	8005c6c <__lshift>
 800543a:	4605      	mov	r5, r0
 800543c:	9b08      	ldr	r3, [sp, #32]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d05c      	beq.n	80054fc <_dtoa_r+0xa3c>
 8005442:	6869      	ldr	r1, [r5, #4]
 8005444:	4648      	mov	r0, r9
 8005446:	f000 fa0b 	bl	8005860 <_Balloc>
 800544a:	4606      	mov	r6, r0
 800544c:	b928      	cbnz	r0, 800545a <_dtoa_r+0x99a>
 800544e:	4b82      	ldr	r3, [pc, #520]	@ (8005658 <_dtoa_r+0xb98>)
 8005450:	4602      	mov	r2, r0
 8005452:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005456:	f7ff bb4a 	b.w	8004aee <_dtoa_r+0x2e>
 800545a:	692a      	ldr	r2, [r5, #16]
 800545c:	3202      	adds	r2, #2
 800545e:	0092      	lsls	r2, r2, #2
 8005460:	f105 010c 	add.w	r1, r5, #12
 8005464:	300c      	adds	r0, #12
 8005466:	f000 ffa3 	bl	80063b0 <memcpy>
 800546a:	2201      	movs	r2, #1
 800546c:	4631      	mov	r1, r6
 800546e:	4648      	mov	r0, r9
 8005470:	f000 fbfc 	bl	8005c6c <__lshift>
 8005474:	f10a 0301 	add.w	r3, sl, #1
 8005478:	9300      	str	r3, [sp, #0]
 800547a:	eb0a 030b 	add.w	r3, sl, fp
 800547e:	9308      	str	r3, [sp, #32]
 8005480:	9b04      	ldr	r3, [sp, #16]
 8005482:	f003 0301 	and.w	r3, r3, #1
 8005486:	462f      	mov	r7, r5
 8005488:	9306      	str	r3, [sp, #24]
 800548a:	4605      	mov	r5, r0
 800548c:	9b00      	ldr	r3, [sp, #0]
 800548e:	9802      	ldr	r0, [sp, #8]
 8005490:	4621      	mov	r1, r4
 8005492:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8005496:	f7ff fa88 	bl	80049aa <quorem>
 800549a:	4603      	mov	r3, r0
 800549c:	3330      	adds	r3, #48	@ 0x30
 800549e:	9003      	str	r0, [sp, #12]
 80054a0:	4639      	mov	r1, r7
 80054a2:	9802      	ldr	r0, [sp, #8]
 80054a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80054a6:	f000 fc4d 	bl	8005d44 <__mcmp>
 80054aa:	462a      	mov	r2, r5
 80054ac:	9004      	str	r0, [sp, #16]
 80054ae:	4621      	mov	r1, r4
 80054b0:	4648      	mov	r0, r9
 80054b2:	f000 fc63 	bl	8005d7c <__mdiff>
 80054b6:	68c2      	ldr	r2, [r0, #12]
 80054b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054ba:	4606      	mov	r6, r0
 80054bc:	bb02      	cbnz	r2, 8005500 <_dtoa_r+0xa40>
 80054be:	4601      	mov	r1, r0
 80054c0:	9802      	ldr	r0, [sp, #8]
 80054c2:	f000 fc3f 	bl	8005d44 <__mcmp>
 80054c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054c8:	4602      	mov	r2, r0
 80054ca:	4631      	mov	r1, r6
 80054cc:	4648      	mov	r0, r9
 80054ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80054d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80054d2:	f000 fa05 	bl	80058e0 <_Bfree>
 80054d6:	9b07      	ldr	r3, [sp, #28]
 80054d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80054da:	9e00      	ldr	r6, [sp, #0]
 80054dc:	ea42 0103 	orr.w	r1, r2, r3
 80054e0:	9b06      	ldr	r3, [sp, #24]
 80054e2:	4319      	orrs	r1, r3
 80054e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054e6:	d10d      	bne.n	8005504 <_dtoa_r+0xa44>
 80054e8:	2b39      	cmp	r3, #57	@ 0x39
 80054ea:	d027      	beq.n	800553c <_dtoa_r+0xa7c>
 80054ec:	9a04      	ldr	r2, [sp, #16]
 80054ee:	2a00      	cmp	r2, #0
 80054f0:	dd01      	ble.n	80054f6 <_dtoa_r+0xa36>
 80054f2:	9b03      	ldr	r3, [sp, #12]
 80054f4:	3331      	adds	r3, #49	@ 0x31
 80054f6:	f88b 3000 	strb.w	r3, [fp]
 80054fa:	e52e      	b.n	8004f5a <_dtoa_r+0x49a>
 80054fc:	4628      	mov	r0, r5
 80054fe:	e7b9      	b.n	8005474 <_dtoa_r+0x9b4>
 8005500:	2201      	movs	r2, #1
 8005502:	e7e2      	b.n	80054ca <_dtoa_r+0xa0a>
 8005504:	9904      	ldr	r1, [sp, #16]
 8005506:	2900      	cmp	r1, #0
 8005508:	db04      	blt.n	8005514 <_dtoa_r+0xa54>
 800550a:	9807      	ldr	r0, [sp, #28]
 800550c:	4301      	orrs	r1, r0
 800550e:	9806      	ldr	r0, [sp, #24]
 8005510:	4301      	orrs	r1, r0
 8005512:	d120      	bne.n	8005556 <_dtoa_r+0xa96>
 8005514:	2a00      	cmp	r2, #0
 8005516:	ddee      	ble.n	80054f6 <_dtoa_r+0xa36>
 8005518:	9902      	ldr	r1, [sp, #8]
 800551a:	9300      	str	r3, [sp, #0]
 800551c:	2201      	movs	r2, #1
 800551e:	4648      	mov	r0, r9
 8005520:	f000 fba4 	bl	8005c6c <__lshift>
 8005524:	4621      	mov	r1, r4
 8005526:	9002      	str	r0, [sp, #8]
 8005528:	f000 fc0c 	bl	8005d44 <__mcmp>
 800552c:	2800      	cmp	r0, #0
 800552e:	9b00      	ldr	r3, [sp, #0]
 8005530:	dc02      	bgt.n	8005538 <_dtoa_r+0xa78>
 8005532:	d1e0      	bne.n	80054f6 <_dtoa_r+0xa36>
 8005534:	07da      	lsls	r2, r3, #31
 8005536:	d5de      	bpl.n	80054f6 <_dtoa_r+0xa36>
 8005538:	2b39      	cmp	r3, #57	@ 0x39
 800553a:	d1da      	bne.n	80054f2 <_dtoa_r+0xa32>
 800553c:	2339      	movs	r3, #57	@ 0x39
 800553e:	f88b 3000 	strb.w	r3, [fp]
 8005542:	4633      	mov	r3, r6
 8005544:	461e      	mov	r6, r3
 8005546:	3b01      	subs	r3, #1
 8005548:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800554c:	2a39      	cmp	r2, #57	@ 0x39
 800554e:	d04e      	beq.n	80055ee <_dtoa_r+0xb2e>
 8005550:	3201      	adds	r2, #1
 8005552:	701a      	strb	r2, [r3, #0]
 8005554:	e501      	b.n	8004f5a <_dtoa_r+0x49a>
 8005556:	2a00      	cmp	r2, #0
 8005558:	dd03      	ble.n	8005562 <_dtoa_r+0xaa2>
 800555a:	2b39      	cmp	r3, #57	@ 0x39
 800555c:	d0ee      	beq.n	800553c <_dtoa_r+0xa7c>
 800555e:	3301      	adds	r3, #1
 8005560:	e7c9      	b.n	80054f6 <_dtoa_r+0xa36>
 8005562:	9a00      	ldr	r2, [sp, #0]
 8005564:	9908      	ldr	r1, [sp, #32]
 8005566:	f802 3c01 	strb.w	r3, [r2, #-1]
 800556a:	428a      	cmp	r2, r1
 800556c:	d028      	beq.n	80055c0 <_dtoa_r+0xb00>
 800556e:	9902      	ldr	r1, [sp, #8]
 8005570:	2300      	movs	r3, #0
 8005572:	220a      	movs	r2, #10
 8005574:	4648      	mov	r0, r9
 8005576:	f000 f9d5 	bl	8005924 <__multadd>
 800557a:	42af      	cmp	r7, r5
 800557c:	9002      	str	r0, [sp, #8]
 800557e:	f04f 0300 	mov.w	r3, #0
 8005582:	f04f 020a 	mov.w	r2, #10
 8005586:	4639      	mov	r1, r7
 8005588:	4648      	mov	r0, r9
 800558a:	d107      	bne.n	800559c <_dtoa_r+0xadc>
 800558c:	f000 f9ca 	bl	8005924 <__multadd>
 8005590:	4607      	mov	r7, r0
 8005592:	4605      	mov	r5, r0
 8005594:	9b00      	ldr	r3, [sp, #0]
 8005596:	3301      	adds	r3, #1
 8005598:	9300      	str	r3, [sp, #0]
 800559a:	e777      	b.n	800548c <_dtoa_r+0x9cc>
 800559c:	f000 f9c2 	bl	8005924 <__multadd>
 80055a0:	4629      	mov	r1, r5
 80055a2:	4607      	mov	r7, r0
 80055a4:	2300      	movs	r3, #0
 80055a6:	220a      	movs	r2, #10
 80055a8:	4648      	mov	r0, r9
 80055aa:	f000 f9bb 	bl	8005924 <__multadd>
 80055ae:	4605      	mov	r5, r0
 80055b0:	e7f0      	b.n	8005594 <_dtoa_r+0xad4>
 80055b2:	f1bb 0f00 	cmp.w	fp, #0
 80055b6:	bfcc      	ite	gt
 80055b8:	465e      	movgt	r6, fp
 80055ba:	2601      	movle	r6, #1
 80055bc:	4456      	add	r6, sl
 80055be:	2700      	movs	r7, #0
 80055c0:	9902      	ldr	r1, [sp, #8]
 80055c2:	9300      	str	r3, [sp, #0]
 80055c4:	2201      	movs	r2, #1
 80055c6:	4648      	mov	r0, r9
 80055c8:	f000 fb50 	bl	8005c6c <__lshift>
 80055cc:	4621      	mov	r1, r4
 80055ce:	9002      	str	r0, [sp, #8]
 80055d0:	f000 fbb8 	bl	8005d44 <__mcmp>
 80055d4:	2800      	cmp	r0, #0
 80055d6:	dcb4      	bgt.n	8005542 <_dtoa_r+0xa82>
 80055d8:	d102      	bne.n	80055e0 <_dtoa_r+0xb20>
 80055da:	9b00      	ldr	r3, [sp, #0]
 80055dc:	07db      	lsls	r3, r3, #31
 80055de:	d4b0      	bmi.n	8005542 <_dtoa_r+0xa82>
 80055e0:	4633      	mov	r3, r6
 80055e2:	461e      	mov	r6, r3
 80055e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80055e8:	2a30      	cmp	r2, #48	@ 0x30
 80055ea:	d0fa      	beq.n	80055e2 <_dtoa_r+0xb22>
 80055ec:	e4b5      	b.n	8004f5a <_dtoa_r+0x49a>
 80055ee:	459a      	cmp	sl, r3
 80055f0:	d1a8      	bne.n	8005544 <_dtoa_r+0xa84>
 80055f2:	2331      	movs	r3, #49	@ 0x31
 80055f4:	f108 0801 	add.w	r8, r8, #1
 80055f8:	f88a 3000 	strb.w	r3, [sl]
 80055fc:	e4ad      	b.n	8004f5a <_dtoa_r+0x49a>
 80055fe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005600:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800565c <_dtoa_r+0xb9c>
 8005604:	b11b      	cbz	r3, 800560e <_dtoa_r+0xb4e>
 8005606:	f10a 0308 	add.w	r3, sl, #8
 800560a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800560c:	6013      	str	r3, [r2, #0]
 800560e:	4650      	mov	r0, sl
 8005610:	b017      	add	sp, #92	@ 0x5c
 8005612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005616:	9b07      	ldr	r3, [sp, #28]
 8005618:	2b01      	cmp	r3, #1
 800561a:	f77f ae2e 	ble.w	800527a <_dtoa_r+0x7ba>
 800561e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005620:	9308      	str	r3, [sp, #32]
 8005622:	2001      	movs	r0, #1
 8005624:	e64d      	b.n	80052c2 <_dtoa_r+0x802>
 8005626:	f1bb 0f00 	cmp.w	fp, #0
 800562a:	f77f aed9 	ble.w	80053e0 <_dtoa_r+0x920>
 800562e:	4656      	mov	r6, sl
 8005630:	9802      	ldr	r0, [sp, #8]
 8005632:	4621      	mov	r1, r4
 8005634:	f7ff f9b9 	bl	80049aa <quorem>
 8005638:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800563c:	f806 3b01 	strb.w	r3, [r6], #1
 8005640:	eba6 020a 	sub.w	r2, r6, sl
 8005644:	4593      	cmp	fp, r2
 8005646:	ddb4      	ble.n	80055b2 <_dtoa_r+0xaf2>
 8005648:	9902      	ldr	r1, [sp, #8]
 800564a:	2300      	movs	r3, #0
 800564c:	220a      	movs	r2, #10
 800564e:	4648      	mov	r0, r9
 8005650:	f000 f968 	bl	8005924 <__multadd>
 8005654:	9002      	str	r0, [sp, #8]
 8005656:	e7eb      	b.n	8005630 <_dtoa_r+0xb70>
 8005658:	08006b6c 	.word	0x08006b6c
 800565c:	08006af0 	.word	0x08006af0

08005660 <_free_r>:
 8005660:	b538      	push	{r3, r4, r5, lr}
 8005662:	4605      	mov	r5, r0
 8005664:	2900      	cmp	r1, #0
 8005666:	d041      	beq.n	80056ec <_free_r+0x8c>
 8005668:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800566c:	1f0c      	subs	r4, r1, #4
 800566e:	2b00      	cmp	r3, #0
 8005670:	bfb8      	it	lt
 8005672:	18e4      	addlt	r4, r4, r3
 8005674:	f000 f8e8 	bl	8005848 <__malloc_lock>
 8005678:	4a1d      	ldr	r2, [pc, #116]	@ (80056f0 <_free_r+0x90>)
 800567a:	6813      	ldr	r3, [r2, #0]
 800567c:	b933      	cbnz	r3, 800568c <_free_r+0x2c>
 800567e:	6063      	str	r3, [r4, #4]
 8005680:	6014      	str	r4, [r2, #0]
 8005682:	4628      	mov	r0, r5
 8005684:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005688:	f000 b8e4 	b.w	8005854 <__malloc_unlock>
 800568c:	42a3      	cmp	r3, r4
 800568e:	d908      	bls.n	80056a2 <_free_r+0x42>
 8005690:	6820      	ldr	r0, [r4, #0]
 8005692:	1821      	adds	r1, r4, r0
 8005694:	428b      	cmp	r3, r1
 8005696:	bf01      	itttt	eq
 8005698:	6819      	ldreq	r1, [r3, #0]
 800569a:	685b      	ldreq	r3, [r3, #4]
 800569c:	1809      	addeq	r1, r1, r0
 800569e:	6021      	streq	r1, [r4, #0]
 80056a0:	e7ed      	b.n	800567e <_free_r+0x1e>
 80056a2:	461a      	mov	r2, r3
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	b10b      	cbz	r3, 80056ac <_free_r+0x4c>
 80056a8:	42a3      	cmp	r3, r4
 80056aa:	d9fa      	bls.n	80056a2 <_free_r+0x42>
 80056ac:	6811      	ldr	r1, [r2, #0]
 80056ae:	1850      	adds	r0, r2, r1
 80056b0:	42a0      	cmp	r0, r4
 80056b2:	d10b      	bne.n	80056cc <_free_r+0x6c>
 80056b4:	6820      	ldr	r0, [r4, #0]
 80056b6:	4401      	add	r1, r0
 80056b8:	1850      	adds	r0, r2, r1
 80056ba:	4283      	cmp	r3, r0
 80056bc:	6011      	str	r1, [r2, #0]
 80056be:	d1e0      	bne.n	8005682 <_free_r+0x22>
 80056c0:	6818      	ldr	r0, [r3, #0]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	6053      	str	r3, [r2, #4]
 80056c6:	4408      	add	r0, r1
 80056c8:	6010      	str	r0, [r2, #0]
 80056ca:	e7da      	b.n	8005682 <_free_r+0x22>
 80056cc:	d902      	bls.n	80056d4 <_free_r+0x74>
 80056ce:	230c      	movs	r3, #12
 80056d0:	602b      	str	r3, [r5, #0]
 80056d2:	e7d6      	b.n	8005682 <_free_r+0x22>
 80056d4:	6820      	ldr	r0, [r4, #0]
 80056d6:	1821      	adds	r1, r4, r0
 80056d8:	428b      	cmp	r3, r1
 80056da:	bf04      	itt	eq
 80056dc:	6819      	ldreq	r1, [r3, #0]
 80056de:	685b      	ldreq	r3, [r3, #4]
 80056e0:	6063      	str	r3, [r4, #4]
 80056e2:	bf04      	itt	eq
 80056e4:	1809      	addeq	r1, r1, r0
 80056e6:	6021      	streq	r1, [r4, #0]
 80056e8:	6054      	str	r4, [r2, #4]
 80056ea:	e7ca      	b.n	8005682 <_free_r+0x22>
 80056ec:	bd38      	pop	{r3, r4, r5, pc}
 80056ee:	bf00      	nop
 80056f0:	20000400 	.word	0x20000400

080056f4 <malloc>:
 80056f4:	4b02      	ldr	r3, [pc, #8]	@ (8005700 <malloc+0xc>)
 80056f6:	4601      	mov	r1, r0
 80056f8:	6818      	ldr	r0, [r3, #0]
 80056fa:	f000 b825 	b.w	8005748 <_malloc_r>
 80056fe:	bf00      	nop
 8005700:	20000018 	.word	0x20000018

08005704 <sbrk_aligned>:
 8005704:	b570      	push	{r4, r5, r6, lr}
 8005706:	4e0f      	ldr	r6, [pc, #60]	@ (8005744 <sbrk_aligned+0x40>)
 8005708:	460c      	mov	r4, r1
 800570a:	6831      	ldr	r1, [r6, #0]
 800570c:	4605      	mov	r5, r0
 800570e:	b911      	cbnz	r1, 8005716 <sbrk_aligned+0x12>
 8005710:	f000 fe3e 	bl	8006390 <_sbrk_r>
 8005714:	6030      	str	r0, [r6, #0]
 8005716:	4621      	mov	r1, r4
 8005718:	4628      	mov	r0, r5
 800571a:	f000 fe39 	bl	8006390 <_sbrk_r>
 800571e:	1c43      	adds	r3, r0, #1
 8005720:	d103      	bne.n	800572a <sbrk_aligned+0x26>
 8005722:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005726:	4620      	mov	r0, r4
 8005728:	bd70      	pop	{r4, r5, r6, pc}
 800572a:	1cc4      	adds	r4, r0, #3
 800572c:	f024 0403 	bic.w	r4, r4, #3
 8005730:	42a0      	cmp	r0, r4
 8005732:	d0f8      	beq.n	8005726 <sbrk_aligned+0x22>
 8005734:	1a21      	subs	r1, r4, r0
 8005736:	4628      	mov	r0, r5
 8005738:	f000 fe2a 	bl	8006390 <_sbrk_r>
 800573c:	3001      	adds	r0, #1
 800573e:	d1f2      	bne.n	8005726 <sbrk_aligned+0x22>
 8005740:	e7ef      	b.n	8005722 <sbrk_aligned+0x1e>
 8005742:	bf00      	nop
 8005744:	200003fc 	.word	0x200003fc

08005748 <_malloc_r>:
 8005748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800574c:	1ccd      	adds	r5, r1, #3
 800574e:	f025 0503 	bic.w	r5, r5, #3
 8005752:	3508      	adds	r5, #8
 8005754:	2d0c      	cmp	r5, #12
 8005756:	bf38      	it	cc
 8005758:	250c      	movcc	r5, #12
 800575a:	2d00      	cmp	r5, #0
 800575c:	4606      	mov	r6, r0
 800575e:	db01      	blt.n	8005764 <_malloc_r+0x1c>
 8005760:	42a9      	cmp	r1, r5
 8005762:	d904      	bls.n	800576e <_malloc_r+0x26>
 8005764:	230c      	movs	r3, #12
 8005766:	6033      	str	r3, [r6, #0]
 8005768:	2000      	movs	r0, #0
 800576a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800576e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005844 <_malloc_r+0xfc>
 8005772:	f000 f869 	bl	8005848 <__malloc_lock>
 8005776:	f8d8 3000 	ldr.w	r3, [r8]
 800577a:	461c      	mov	r4, r3
 800577c:	bb44      	cbnz	r4, 80057d0 <_malloc_r+0x88>
 800577e:	4629      	mov	r1, r5
 8005780:	4630      	mov	r0, r6
 8005782:	f7ff ffbf 	bl	8005704 <sbrk_aligned>
 8005786:	1c43      	adds	r3, r0, #1
 8005788:	4604      	mov	r4, r0
 800578a:	d158      	bne.n	800583e <_malloc_r+0xf6>
 800578c:	f8d8 4000 	ldr.w	r4, [r8]
 8005790:	4627      	mov	r7, r4
 8005792:	2f00      	cmp	r7, #0
 8005794:	d143      	bne.n	800581e <_malloc_r+0xd6>
 8005796:	2c00      	cmp	r4, #0
 8005798:	d04b      	beq.n	8005832 <_malloc_r+0xea>
 800579a:	6823      	ldr	r3, [r4, #0]
 800579c:	4639      	mov	r1, r7
 800579e:	4630      	mov	r0, r6
 80057a0:	eb04 0903 	add.w	r9, r4, r3
 80057a4:	f000 fdf4 	bl	8006390 <_sbrk_r>
 80057a8:	4581      	cmp	r9, r0
 80057aa:	d142      	bne.n	8005832 <_malloc_r+0xea>
 80057ac:	6821      	ldr	r1, [r4, #0]
 80057ae:	1a6d      	subs	r5, r5, r1
 80057b0:	4629      	mov	r1, r5
 80057b2:	4630      	mov	r0, r6
 80057b4:	f7ff ffa6 	bl	8005704 <sbrk_aligned>
 80057b8:	3001      	adds	r0, #1
 80057ba:	d03a      	beq.n	8005832 <_malloc_r+0xea>
 80057bc:	6823      	ldr	r3, [r4, #0]
 80057be:	442b      	add	r3, r5
 80057c0:	6023      	str	r3, [r4, #0]
 80057c2:	f8d8 3000 	ldr.w	r3, [r8]
 80057c6:	685a      	ldr	r2, [r3, #4]
 80057c8:	bb62      	cbnz	r2, 8005824 <_malloc_r+0xdc>
 80057ca:	f8c8 7000 	str.w	r7, [r8]
 80057ce:	e00f      	b.n	80057f0 <_malloc_r+0xa8>
 80057d0:	6822      	ldr	r2, [r4, #0]
 80057d2:	1b52      	subs	r2, r2, r5
 80057d4:	d420      	bmi.n	8005818 <_malloc_r+0xd0>
 80057d6:	2a0b      	cmp	r2, #11
 80057d8:	d917      	bls.n	800580a <_malloc_r+0xc2>
 80057da:	1961      	adds	r1, r4, r5
 80057dc:	42a3      	cmp	r3, r4
 80057de:	6025      	str	r5, [r4, #0]
 80057e0:	bf18      	it	ne
 80057e2:	6059      	strne	r1, [r3, #4]
 80057e4:	6863      	ldr	r3, [r4, #4]
 80057e6:	bf08      	it	eq
 80057e8:	f8c8 1000 	streq.w	r1, [r8]
 80057ec:	5162      	str	r2, [r4, r5]
 80057ee:	604b      	str	r3, [r1, #4]
 80057f0:	4630      	mov	r0, r6
 80057f2:	f000 f82f 	bl	8005854 <__malloc_unlock>
 80057f6:	f104 000b 	add.w	r0, r4, #11
 80057fa:	1d23      	adds	r3, r4, #4
 80057fc:	f020 0007 	bic.w	r0, r0, #7
 8005800:	1ac2      	subs	r2, r0, r3
 8005802:	bf1c      	itt	ne
 8005804:	1a1b      	subne	r3, r3, r0
 8005806:	50a3      	strne	r3, [r4, r2]
 8005808:	e7af      	b.n	800576a <_malloc_r+0x22>
 800580a:	6862      	ldr	r2, [r4, #4]
 800580c:	42a3      	cmp	r3, r4
 800580e:	bf0c      	ite	eq
 8005810:	f8c8 2000 	streq.w	r2, [r8]
 8005814:	605a      	strne	r2, [r3, #4]
 8005816:	e7eb      	b.n	80057f0 <_malloc_r+0xa8>
 8005818:	4623      	mov	r3, r4
 800581a:	6864      	ldr	r4, [r4, #4]
 800581c:	e7ae      	b.n	800577c <_malloc_r+0x34>
 800581e:	463c      	mov	r4, r7
 8005820:	687f      	ldr	r7, [r7, #4]
 8005822:	e7b6      	b.n	8005792 <_malloc_r+0x4a>
 8005824:	461a      	mov	r2, r3
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	42a3      	cmp	r3, r4
 800582a:	d1fb      	bne.n	8005824 <_malloc_r+0xdc>
 800582c:	2300      	movs	r3, #0
 800582e:	6053      	str	r3, [r2, #4]
 8005830:	e7de      	b.n	80057f0 <_malloc_r+0xa8>
 8005832:	230c      	movs	r3, #12
 8005834:	6033      	str	r3, [r6, #0]
 8005836:	4630      	mov	r0, r6
 8005838:	f000 f80c 	bl	8005854 <__malloc_unlock>
 800583c:	e794      	b.n	8005768 <_malloc_r+0x20>
 800583e:	6005      	str	r5, [r0, #0]
 8005840:	e7d6      	b.n	80057f0 <_malloc_r+0xa8>
 8005842:	bf00      	nop
 8005844:	20000400 	.word	0x20000400

08005848 <__malloc_lock>:
 8005848:	4801      	ldr	r0, [pc, #4]	@ (8005850 <__malloc_lock+0x8>)
 800584a:	f7ff b8ac 	b.w	80049a6 <__retarget_lock_acquire_recursive>
 800584e:	bf00      	nop
 8005850:	200003f8 	.word	0x200003f8

08005854 <__malloc_unlock>:
 8005854:	4801      	ldr	r0, [pc, #4]	@ (800585c <__malloc_unlock+0x8>)
 8005856:	f7ff b8a7 	b.w	80049a8 <__retarget_lock_release_recursive>
 800585a:	bf00      	nop
 800585c:	200003f8 	.word	0x200003f8

08005860 <_Balloc>:
 8005860:	b570      	push	{r4, r5, r6, lr}
 8005862:	69c6      	ldr	r6, [r0, #28]
 8005864:	4604      	mov	r4, r0
 8005866:	460d      	mov	r5, r1
 8005868:	b976      	cbnz	r6, 8005888 <_Balloc+0x28>
 800586a:	2010      	movs	r0, #16
 800586c:	f7ff ff42 	bl	80056f4 <malloc>
 8005870:	4602      	mov	r2, r0
 8005872:	61e0      	str	r0, [r4, #28]
 8005874:	b920      	cbnz	r0, 8005880 <_Balloc+0x20>
 8005876:	4b18      	ldr	r3, [pc, #96]	@ (80058d8 <_Balloc+0x78>)
 8005878:	4818      	ldr	r0, [pc, #96]	@ (80058dc <_Balloc+0x7c>)
 800587a:	216b      	movs	r1, #107	@ 0x6b
 800587c:	f000 fda6 	bl	80063cc <__assert_func>
 8005880:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005884:	6006      	str	r6, [r0, #0]
 8005886:	60c6      	str	r6, [r0, #12]
 8005888:	69e6      	ldr	r6, [r4, #28]
 800588a:	68f3      	ldr	r3, [r6, #12]
 800588c:	b183      	cbz	r3, 80058b0 <_Balloc+0x50>
 800588e:	69e3      	ldr	r3, [r4, #28]
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005896:	b9b8      	cbnz	r0, 80058c8 <_Balloc+0x68>
 8005898:	2101      	movs	r1, #1
 800589a:	fa01 f605 	lsl.w	r6, r1, r5
 800589e:	1d72      	adds	r2, r6, #5
 80058a0:	0092      	lsls	r2, r2, #2
 80058a2:	4620      	mov	r0, r4
 80058a4:	f000 fdb0 	bl	8006408 <_calloc_r>
 80058a8:	b160      	cbz	r0, 80058c4 <_Balloc+0x64>
 80058aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80058ae:	e00e      	b.n	80058ce <_Balloc+0x6e>
 80058b0:	2221      	movs	r2, #33	@ 0x21
 80058b2:	2104      	movs	r1, #4
 80058b4:	4620      	mov	r0, r4
 80058b6:	f000 fda7 	bl	8006408 <_calloc_r>
 80058ba:	69e3      	ldr	r3, [r4, #28]
 80058bc:	60f0      	str	r0, [r6, #12]
 80058be:	68db      	ldr	r3, [r3, #12]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d1e4      	bne.n	800588e <_Balloc+0x2e>
 80058c4:	2000      	movs	r0, #0
 80058c6:	bd70      	pop	{r4, r5, r6, pc}
 80058c8:	6802      	ldr	r2, [r0, #0]
 80058ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80058ce:	2300      	movs	r3, #0
 80058d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80058d4:	e7f7      	b.n	80058c6 <_Balloc+0x66>
 80058d6:	bf00      	nop
 80058d8:	08006afd 	.word	0x08006afd
 80058dc:	08006b7d 	.word	0x08006b7d

080058e0 <_Bfree>:
 80058e0:	b570      	push	{r4, r5, r6, lr}
 80058e2:	69c6      	ldr	r6, [r0, #28]
 80058e4:	4605      	mov	r5, r0
 80058e6:	460c      	mov	r4, r1
 80058e8:	b976      	cbnz	r6, 8005908 <_Bfree+0x28>
 80058ea:	2010      	movs	r0, #16
 80058ec:	f7ff ff02 	bl	80056f4 <malloc>
 80058f0:	4602      	mov	r2, r0
 80058f2:	61e8      	str	r0, [r5, #28]
 80058f4:	b920      	cbnz	r0, 8005900 <_Bfree+0x20>
 80058f6:	4b09      	ldr	r3, [pc, #36]	@ (800591c <_Bfree+0x3c>)
 80058f8:	4809      	ldr	r0, [pc, #36]	@ (8005920 <_Bfree+0x40>)
 80058fa:	218f      	movs	r1, #143	@ 0x8f
 80058fc:	f000 fd66 	bl	80063cc <__assert_func>
 8005900:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005904:	6006      	str	r6, [r0, #0]
 8005906:	60c6      	str	r6, [r0, #12]
 8005908:	b13c      	cbz	r4, 800591a <_Bfree+0x3a>
 800590a:	69eb      	ldr	r3, [r5, #28]
 800590c:	6862      	ldr	r2, [r4, #4]
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005914:	6021      	str	r1, [r4, #0]
 8005916:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800591a:	bd70      	pop	{r4, r5, r6, pc}
 800591c:	08006afd 	.word	0x08006afd
 8005920:	08006b7d 	.word	0x08006b7d

08005924 <__multadd>:
 8005924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005928:	690d      	ldr	r5, [r1, #16]
 800592a:	4607      	mov	r7, r0
 800592c:	460c      	mov	r4, r1
 800592e:	461e      	mov	r6, r3
 8005930:	f101 0c14 	add.w	ip, r1, #20
 8005934:	2000      	movs	r0, #0
 8005936:	f8dc 3000 	ldr.w	r3, [ip]
 800593a:	b299      	uxth	r1, r3
 800593c:	fb02 6101 	mla	r1, r2, r1, r6
 8005940:	0c1e      	lsrs	r6, r3, #16
 8005942:	0c0b      	lsrs	r3, r1, #16
 8005944:	fb02 3306 	mla	r3, r2, r6, r3
 8005948:	b289      	uxth	r1, r1
 800594a:	3001      	adds	r0, #1
 800594c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005950:	4285      	cmp	r5, r0
 8005952:	f84c 1b04 	str.w	r1, [ip], #4
 8005956:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800595a:	dcec      	bgt.n	8005936 <__multadd+0x12>
 800595c:	b30e      	cbz	r6, 80059a2 <__multadd+0x7e>
 800595e:	68a3      	ldr	r3, [r4, #8]
 8005960:	42ab      	cmp	r3, r5
 8005962:	dc19      	bgt.n	8005998 <__multadd+0x74>
 8005964:	6861      	ldr	r1, [r4, #4]
 8005966:	4638      	mov	r0, r7
 8005968:	3101      	adds	r1, #1
 800596a:	f7ff ff79 	bl	8005860 <_Balloc>
 800596e:	4680      	mov	r8, r0
 8005970:	b928      	cbnz	r0, 800597e <__multadd+0x5a>
 8005972:	4602      	mov	r2, r0
 8005974:	4b0c      	ldr	r3, [pc, #48]	@ (80059a8 <__multadd+0x84>)
 8005976:	480d      	ldr	r0, [pc, #52]	@ (80059ac <__multadd+0x88>)
 8005978:	21ba      	movs	r1, #186	@ 0xba
 800597a:	f000 fd27 	bl	80063cc <__assert_func>
 800597e:	6922      	ldr	r2, [r4, #16]
 8005980:	3202      	adds	r2, #2
 8005982:	f104 010c 	add.w	r1, r4, #12
 8005986:	0092      	lsls	r2, r2, #2
 8005988:	300c      	adds	r0, #12
 800598a:	f000 fd11 	bl	80063b0 <memcpy>
 800598e:	4621      	mov	r1, r4
 8005990:	4638      	mov	r0, r7
 8005992:	f7ff ffa5 	bl	80058e0 <_Bfree>
 8005996:	4644      	mov	r4, r8
 8005998:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800599c:	3501      	adds	r5, #1
 800599e:	615e      	str	r6, [r3, #20]
 80059a0:	6125      	str	r5, [r4, #16]
 80059a2:	4620      	mov	r0, r4
 80059a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059a8:	08006b6c 	.word	0x08006b6c
 80059ac:	08006b7d 	.word	0x08006b7d

080059b0 <__hi0bits>:
 80059b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80059b4:	4603      	mov	r3, r0
 80059b6:	bf36      	itet	cc
 80059b8:	0403      	lslcc	r3, r0, #16
 80059ba:	2000      	movcs	r0, #0
 80059bc:	2010      	movcc	r0, #16
 80059be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80059c2:	bf3c      	itt	cc
 80059c4:	021b      	lslcc	r3, r3, #8
 80059c6:	3008      	addcc	r0, #8
 80059c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059cc:	bf3c      	itt	cc
 80059ce:	011b      	lslcc	r3, r3, #4
 80059d0:	3004      	addcc	r0, #4
 80059d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059d6:	bf3c      	itt	cc
 80059d8:	009b      	lslcc	r3, r3, #2
 80059da:	3002      	addcc	r0, #2
 80059dc:	2b00      	cmp	r3, #0
 80059de:	db05      	blt.n	80059ec <__hi0bits+0x3c>
 80059e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80059e4:	f100 0001 	add.w	r0, r0, #1
 80059e8:	bf08      	it	eq
 80059ea:	2020      	moveq	r0, #32
 80059ec:	4770      	bx	lr

080059ee <__lo0bits>:
 80059ee:	6803      	ldr	r3, [r0, #0]
 80059f0:	4602      	mov	r2, r0
 80059f2:	f013 0007 	ands.w	r0, r3, #7
 80059f6:	d00b      	beq.n	8005a10 <__lo0bits+0x22>
 80059f8:	07d9      	lsls	r1, r3, #31
 80059fa:	d421      	bmi.n	8005a40 <__lo0bits+0x52>
 80059fc:	0798      	lsls	r0, r3, #30
 80059fe:	bf49      	itett	mi
 8005a00:	085b      	lsrmi	r3, r3, #1
 8005a02:	089b      	lsrpl	r3, r3, #2
 8005a04:	2001      	movmi	r0, #1
 8005a06:	6013      	strmi	r3, [r2, #0]
 8005a08:	bf5c      	itt	pl
 8005a0a:	6013      	strpl	r3, [r2, #0]
 8005a0c:	2002      	movpl	r0, #2
 8005a0e:	4770      	bx	lr
 8005a10:	b299      	uxth	r1, r3
 8005a12:	b909      	cbnz	r1, 8005a18 <__lo0bits+0x2a>
 8005a14:	0c1b      	lsrs	r3, r3, #16
 8005a16:	2010      	movs	r0, #16
 8005a18:	b2d9      	uxtb	r1, r3
 8005a1a:	b909      	cbnz	r1, 8005a20 <__lo0bits+0x32>
 8005a1c:	3008      	adds	r0, #8
 8005a1e:	0a1b      	lsrs	r3, r3, #8
 8005a20:	0719      	lsls	r1, r3, #28
 8005a22:	bf04      	itt	eq
 8005a24:	091b      	lsreq	r3, r3, #4
 8005a26:	3004      	addeq	r0, #4
 8005a28:	0799      	lsls	r1, r3, #30
 8005a2a:	bf04      	itt	eq
 8005a2c:	089b      	lsreq	r3, r3, #2
 8005a2e:	3002      	addeq	r0, #2
 8005a30:	07d9      	lsls	r1, r3, #31
 8005a32:	d403      	bmi.n	8005a3c <__lo0bits+0x4e>
 8005a34:	085b      	lsrs	r3, r3, #1
 8005a36:	f100 0001 	add.w	r0, r0, #1
 8005a3a:	d003      	beq.n	8005a44 <__lo0bits+0x56>
 8005a3c:	6013      	str	r3, [r2, #0]
 8005a3e:	4770      	bx	lr
 8005a40:	2000      	movs	r0, #0
 8005a42:	4770      	bx	lr
 8005a44:	2020      	movs	r0, #32
 8005a46:	4770      	bx	lr

08005a48 <__i2b>:
 8005a48:	b510      	push	{r4, lr}
 8005a4a:	460c      	mov	r4, r1
 8005a4c:	2101      	movs	r1, #1
 8005a4e:	f7ff ff07 	bl	8005860 <_Balloc>
 8005a52:	4602      	mov	r2, r0
 8005a54:	b928      	cbnz	r0, 8005a62 <__i2b+0x1a>
 8005a56:	4b05      	ldr	r3, [pc, #20]	@ (8005a6c <__i2b+0x24>)
 8005a58:	4805      	ldr	r0, [pc, #20]	@ (8005a70 <__i2b+0x28>)
 8005a5a:	f240 1145 	movw	r1, #325	@ 0x145
 8005a5e:	f000 fcb5 	bl	80063cc <__assert_func>
 8005a62:	2301      	movs	r3, #1
 8005a64:	6144      	str	r4, [r0, #20]
 8005a66:	6103      	str	r3, [r0, #16]
 8005a68:	bd10      	pop	{r4, pc}
 8005a6a:	bf00      	nop
 8005a6c:	08006b6c 	.word	0x08006b6c
 8005a70:	08006b7d 	.word	0x08006b7d

08005a74 <__multiply>:
 8005a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a78:	4617      	mov	r7, r2
 8005a7a:	690a      	ldr	r2, [r1, #16]
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	bfa8      	it	ge
 8005a82:	463b      	movge	r3, r7
 8005a84:	4689      	mov	r9, r1
 8005a86:	bfa4      	itt	ge
 8005a88:	460f      	movge	r7, r1
 8005a8a:	4699      	movge	r9, r3
 8005a8c:	693d      	ldr	r5, [r7, #16]
 8005a8e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	6879      	ldr	r1, [r7, #4]
 8005a96:	eb05 060a 	add.w	r6, r5, sl
 8005a9a:	42b3      	cmp	r3, r6
 8005a9c:	b085      	sub	sp, #20
 8005a9e:	bfb8      	it	lt
 8005aa0:	3101      	addlt	r1, #1
 8005aa2:	f7ff fedd 	bl	8005860 <_Balloc>
 8005aa6:	b930      	cbnz	r0, 8005ab6 <__multiply+0x42>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	4b41      	ldr	r3, [pc, #260]	@ (8005bb0 <__multiply+0x13c>)
 8005aac:	4841      	ldr	r0, [pc, #260]	@ (8005bb4 <__multiply+0x140>)
 8005aae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005ab2:	f000 fc8b 	bl	80063cc <__assert_func>
 8005ab6:	f100 0414 	add.w	r4, r0, #20
 8005aba:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005abe:	4623      	mov	r3, r4
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	4573      	cmp	r3, lr
 8005ac4:	d320      	bcc.n	8005b08 <__multiply+0x94>
 8005ac6:	f107 0814 	add.w	r8, r7, #20
 8005aca:	f109 0114 	add.w	r1, r9, #20
 8005ace:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005ad2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005ad6:	9302      	str	r3, [sp, #8]
 8005ad8:	1beb      	subs	r3, r5, r7
 8005ada:	3b15      	subs	r3, #21
 8005adc:	f023 0303 	bic.w	r3, r3, #3
 8005ae0:	3304      	adds	r3, #4
 8005ae2:	3715      	adds	r7, #21
 8005ae4:	42bd      	cmp	r5, r7
 8005ae6:	bf38      	it	cc
 8005ae8:	2304      	movcc	r3, #4
 8005aea:	9301      	str	r3, [sp, #4]
 8005aec:	9b02      	ldr	r3, [sp, #8]
 8005aee:	9103      	str	r1, [sp, #12]
 8005af0:	428b      	cmp	r3, r1
 8005af2:	d80c      	bhi.n	8005b0e <__multiply+0x9a>
 8005af4:	2e00      	cmp	r6, #0
 8005af6:	dd03      	ble.n	8005b00 <__multiply+0x8c>
 8005af8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d055      	beq.n	8005bac <__multiply+0x138>
 8005b00:	6106      	str	r6, [r0, #16]
 8005b02:	b005      	add	sp, #20
 8005b04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b08:	f843 2b04 	str.w	r2, [r3], #4
 8005b0c:	e7d9      	b.n	8005ac2 <__multiply+0x4e>
 8005b0e:	f8b1 a000 	ldrh.w	sl, [r1]
 8005b12:	f1ba 0f00 	cmp.w	sl, #0
 8005b16:	d01f      	beq.n	8005b58 <__multiply+0xe4>
 8005b18:	46c4      	mov	ip, r8
 8005b1a:	46a1      	mov	r9, r4
 8005b1c:	2700      	movs	r7, #0
 8005b1e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005b22:	f8d9 3000 	ldr.w	r3, [r9]
 8005b26:	fa1f fb82 	uxth.w	fp, r2
 8005b2a:	b29b      	uxth	r3, r3
 8005b2c:	fb0a 330b 	mla	r3, sl, fp, r3
 8005b30:	443b      	add	r3, r7
 8005b32:	f8d9 7000 	ldr.w	r7, [r9]
 8005b36:	0c12      	lsrs	r2, r2, #16
 8005b38:	0c3f      	lsrs	r7, r7, #16
 8005b3a:	fb0a 7202 	mla	r2, sl, r2, r7
 8005b3e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b48:	4565      	cmp	r5, ip
 8005b4a:	f849 3b04 	str.w	r3, [r9], #4
 8005b4e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005b52:	d8e4      	bhi.n	8005b1e <__multiply+0xaa>
 8005b54:	9b01      	ldr	r3, [sp, #4]
 8005b56:	50e7      	str	r7, [r4, r3]
 8005b58:	9b03      	ldr	r3, [sp, #12]
 8005b5a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005b5e:	3104      	adds	r1, #4
 8005b60:	f1b9 0f00 	cmp.w	r9, #0
 8005b64:	d020      	beq.n	8005ba8 <__multiply+0x134>
 8005b66:	6823      	ldr	r3, [r4, #0]
 8005b68:	4647      	mov	r7, r8
 8005b6a:	46a4      	mov	ip, r4
 8005b6c:	f04f 0a00 	mov.w	sl, #0
 8005b70:	f8b7 b000 	ldrh.w	fp, [r7]
 8005b74:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005b78:	fb09 220b 	mla	r2, r9, fp, r2
 8005b7c:	4452      	add	r2, sl
 8005b7e:	b29b      	uxth	r3, r3
 8005b80:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b84:	f84c 3b04 	str.w	r3, [ip], #4
 8005b88:	f857 3b04 	ldr.w	r3, [r7], #4
 8005b8c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005b90:	f8bc 3000 	ldrh.w	r3, [ip]
 8005b94:	fb09 330a 	mla	r3, r9, sl, r3
 8005b98:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005b9c:	42bd      	cmp	r5, r7
 8005b9e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005ba2:	d8e5      	bhi.n	8005b70 <__multiply+0xfc>
 8005ba4:	9a01      	ldr	r2, [sp, #4]
 8005ba6:	50a3      	str	r3, [r4, r2]
 8005ba8:	3404      	adds	r4, #4
 8005baa:	e79f      	b.n	8005aec <__multiply+0x78>
 8005bac:	3e01      	subs	r6, #1
 8005bae:	e7a1      	b.n	8005af4 <__multiply+0x80>
 8005bb0:	08006b6c 	.word	0x08006b6c
 8005bb4:	08006b7d 	.word	0x08006b7d

08005bb8 <__pow5mult>:
 8005bb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bbc:	4615      	mov	r5, r2
 8005bbe:	f012 0203 	ands.w	r2, r2, #3
 8005bc2:	4607      	mov	r7, r0
 8005bc4:	460e      	mov	r6, r1
 8005bc6:	d007      	beq.n	8005bd8 <__pow5mult+0x20>
 8005bc8:	4c25      	ldr	r4, [pc, #148]	@ (8005c60 <__pow5mult+0xa8>)
 8005bca:	3a01      	subs	r2, #1
 8005bcc:	2300      	movs	r3, #0
 8005bce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005bd2:	f7ff fea7 	bl	8005924 <__multadd>
 8005bd6:	4606      	mov	r6, r0
 8005bd8:	10ad      	asrs	r5, r5, #2
 8005bda:	d03d      	beq.n	8005c58 <__pow5mult+0xa0>
 8005bdc:	69fc      	ldr	r4, [r7, #28]
 8005bde:	b97c      	cbnz	r4, 8005c00 <__pow5mult+0x48>
 8005be0:	2010      	movs	r0, #16
 8005be2:	f7ff fd87 	bl	80056f4 <malloc>
 8005be6:	4602      	mov	r2, r0
 8005be8:	61f8      	str	r0, [r7, #28]
 8005bea:	b928      	cbnz	r0, 8005bf8 <__pow5mult+0x40>
 8005bec:	4b1d      	ldr	r3, [pc, #116]	@ (8005c64 <__pow5mult+0xac>)
 8005bee:	481e      	ldr	r0, [pc, #120]	@ (8005c68 <__pow5mult+0xb0>)
 8005bf0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005bf4:	f000 fbea 	bl	80063cc <__assert_func>
 8005bf8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005bfc:	6004      	str	r4, [r0, #0]
 8005bfe:	60c4      	str	r4, [r0, #12]
 8005c00:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005c04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005c08:	b94c      	cbnz	r4, 8005c1e <__pow5mult+0x66>
 8005c0a:	f240 2171 	movw	r1, #625	@ 0x271
 8005c0e:	4638      	mov	r0, r7
 8005c10:	f7ff ff1a 	bl	8005a48 <__i2b>
 8005c14:	2300      	movs	r3, #0
 8005c16:	f8c8 0008 	str.w	r0, [r8, #8]
 8005c1a:	4604      	mov	r4, r0
 8005c1c:	6003      	str	r3, [r0, #0]
 8005c1e:	f04f 0900 	mov.w	r9, #0
 8005c22:	07eb      	lsls	r3, r5, #31
 8005c24:	d50a      	bpl.n	8005c3c <__pow5mult+0x84>
 8005c26:	4631      	mov	r1, r6
 8005c28:	4622      	mov	r2, r4
 8005c2a:	4638      	mov	r0, r7
 8005c2c:	f7ff ff22 	bl	8005a74 <__multiply>
 8005c30:	4631      	mov	r1, r6
 8005c32:	4680      	mov	r8, r0
 8005c34:	4638      	mov	r0, r7
 8005c36:	f7ff fe53 	bl	80058e0 <_Bfree>
 8005c3a:	4646      	mov	r6, r8
 8005c3c:	106d      	asrs	r5, r5, #1
 8005c3e:	d00b      	beq.n	8005c58 <__pow5mult+0xa0>
 8005c40:	6820      	ldr	r0, [r4, #0]
 8005c42:	b938      	cbnz	r0, 8005c54 <__pow5mult+0x9c>
 8005c44:	4622      	mov	r2, r4
 8005c46:	4621      	mov	r1, r4
 8005c48:	4638      	mov	r0, r7
 8005c4a:	f7ff ff13 	bl	8005a74 <__multiply>
 8005c4e:	6020      	str	r0, [r4, #0]
 8005c50:	f8c0 9000 	str.w	r9, [r0]
 8005c54:	4604      	mov	r4, r0
 8005c56:	e7e4      	b.n	8005c22 <__pow5mult+0x6a>
 8005c58:	4630      	mov	r0, r6
 8005c5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c5e:	bf00      	nop
 8005c60:	08006c30 	.word	0x08006c30
 8005c64:	08006afd 	.word	0x08006afd
 8005c68:	08006b7d 	.word	0x08006b7d

08005c6c <__lshift>:
 8005c6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c70:	460c      	mov	r4, r1
 8005c72:	6849      	ldr	r1, [r1, #4]
 8005c74:	6923      	ldr	r3, [r4, #16]
 8005c76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005c7a:	68a3      	ldr	r3, [r4, #8]
 8005c7c:	4607      	mov	r7, r0
 8005c7e:	4691      	mov	r9, r2
 8005c80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005c84:	f108 0601 	add.w	r6, r8, #1
 8005c88:	42b3      	cmp	r3, r6
 8005c8a:	db0b      	blt.n	8005ca4 <__lshift+0x38>
 8005c8c:	4638      	mov	r0, r7
 8005c8e:	f7ff fde7 	bl	8005860 <_Balloc>
 8005c92:	4605      	mov	r5, r0
 8005c94:	b948      	cbnz	r0, 8005caa <__lshift+0x3e>
 8005c96:	4602      	mov	r2, r0
 8005c98:	4b28      	ldr	r3, [pc, #160]	@ (8005d3c <__lshift+0xd0>)
 8005c9a:	4829      	ldr	r0, [pc, #164]	@ (8005d40 <__lshift+0xd4>)
 8005c9c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005ca0:	f000 fb94 	bl	80063cc <__assert_func>
 8005ca4:	3101      	adds	r1, #1
 8005ca6:	005b      	lsls	r3, r3, #1
 8005ca8:	e7ee      	b.n	8005c88 <__lshift+0x1c>
 8005caa:	2300      	movs	r3, #0
 8005cac:	f100 0114 	add.w	r1, r0, #20
 8005cb0:	f100 0210 	add.w	r2, r0, #16
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	4553      	cmp	r3, sl
 8005cb8:	db33      	blt.n	8005d22 <__lshift+0xb6>
 8005cba:	6920      	ldr	r0, [r4, #16]
 8005cbc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005cc0:	f104 0314 	add.w	r3, r4, #20
 8005cc4:	f019 091f 	ands.w	r9, r9, #31
 8005cc8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005ccc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005cd0:	d02b      	beq.n	8005d2a <__lshift+0xbe>
 8005cd2:	f1c9 0e20 	rsb	lr, r9, #32
 8005cd6:	468a      	mov	sl, r1
 8005cd8:	2200      	movs	r2, #0
 8005cda:	6818      	ldr	r0, [r3, #0]
 8005cdc:	fa00 f009 	lsl.w	r0, r0, r9
 8005ce0:	4310      	orrs	r0, r2
 8005ce2:	f84a 0b04 	str.w	r0, [sl], #4
 8005ce6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cea:	459c      	cmp	ip, r3
 8005cec:	fa22 f20e 	lsr.w	r2, r2, lr
 8005cf0:	d8f3      	bhi.n	8005cda <__lshift+0x6e>
 8005cf2:	ebac 0304 	sub.w	r3, ip, r4
 8005cf6:	3b15      	subs	r3, #21
 8005cf8:	f023 0303 	bic.w	r3, r3, #3
 8005cfc:	3304      	adds	r3, #4
 8005cfe:	f104 0015 	add.w	r0, r4, #21
 8005d02:	4560      	cmp	r0, ip
 8005d04:	bf88      	it	hi
 8005d06:	2304      	movhi	r3, #4
 8005d08:	50ca      	str	r2, [r1, r3]
 8005d0a:	b10a      	cbz	r2, 8005d10 <__lshift+0xa4>
 8005d0c:	f108 0602 	add.w	r6, r8, #2
 8005d10:	3e01      	subs	r6, #1
 8005d12:	4638      	mov	r0, r7
 8005d14:	612e      	str	r6, [r5, #16]
 8005d16:	4621      	mov	r1, r4
 8005d18:	f7ff fde2 	bl	80058e0 <_Bfree>
 8005d1c:	4628      	mov	r0, r5
 8005d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d22:	f842 0f04 	str.w	r0, [r2, #4]!
 8005d26:	3301      	adds	r3, #1
 8005d28:	e7c5      	b.n	8005cb6 <__lshift+0x4a>
 8005d2a:	3904      	subs	r1, #4
 8005d2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d30:	f841 2f04 	str.w	r2, [r1, #4]!
 8005d34:	459c      	cmp	ip, r3
 8005d36:	d8f9      	bhi.n	8005d2c <__lshift+0xc0>
 8005d38:	e7ea      	b.n	8005d10 <__lshift+0xa4>
 8005d3a:	bf00      	nop
 8005d3c:	08006b6c 	.word	0x08006b6c
 8005d40:	08006b7d 	.word	0x08006b7d

08005d44 <__mcmp>:
 8005d44:	690a      	ldr	r2, [r1, #16]
 8005d46:	4603      	mov	r3, r0
 8005d48:	6900      	ldr	r0, [r0, #16]
 8005d4a:	1a80      	subs	r0, r0, r2
 8005d4c:	b530      	push	{r4, r5, lr}
 8005d4e:	d10e      	bne.n	8005d6e <__mcmp+0x2a>
 8005d50:	3314      	adds	r3, #20
 8005d52:	3114      	adds	r1, #20
 8005d54:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005d58:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005d5c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005d60:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005d64:	4295      	cmp	r5, r2
 8005d66:	d003      	beq.n	8005d70 <__mcmp+0x2c>
 8005d68:	d205      	bcs.n	8005d76 <__mcmp+0x32>
 8005d6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d6e:	bd30      	pop	{r4, r5, pc}
 8005d70:	42a3      	cmp	r3, r4
 8005d72:	d3f3      	bcc.n	8005d5c <__mcmp+0x18>
 8005d74:	e7fb      	b.n	8005d6e <__mcmp+0x2a>
 8005d76:	2001      	movs	r0, #1
 8005d78:	e7f9      	b.n	8005d6e <__mcmp+0x2a>
	...

08005d7c <__mdiff>:
 8005d7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d80:	4689      	mov	r9, r1
 8005d82:	4606      	mov	r6, r0
 8005d84:	4611      	mov	r1, r2
 8005d86:	4648      	mov	r0, r9
 8005d88:	4614      	mov	r4, r2
 8005d8a:	f7ff ffdb 	bl	8005d44 <__mcmp>
 8005d8e:	1e05      	subs	r5, r0, #0
 8005d90:	d112      	bne.n	8005db8 <__mdiff+0x3c>
 8005d92:	4629      	mov	r1, r5
 8005d94:	4630      	mov	r0, r6
 8005d96:	f7ff fd63 	bl	8005860 <_Balloc>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	b928      	cbnz	r0, 8005daa <__mdiff+0x2e>
 8005d9e:	4b3f      	ldr	r3, [pc, #252]	@ (8005e9c <__mdiff+0x120>)
 8005da0:	f240 2137 	movw	r1, #567	@ 0x237
 8005da4:	483e      	ldr	r0, [pc, #248]	@ (8005ea0 <__mdiff+0x124>)
 8005da6:	f000 fb11 	bl	80063cc <__assert_func>
 8005daa:	2301      	movs	r3, #1
 8005dac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005db0:	4610      	mov	r0, r2
 8005db2:	b003      	add	sp, #12
 8005db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005db8:	bfbc      	itt	lt
 8005dba:	464b      	movlt	r3, r9
 8005dbc:	46a1      	movlt	r9, r4
 8005dbe:	4630      	mov	r0, r6
 8005dc0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005dc4:	bfba      	itte	lt
 8005dc6:	461c      	movlt	r4, r3
 8005dc8:	2501      	movlt	r5, #1
 8005dca:	2500      	movge	r5, #0
 8005dcc:	f7ff fd48 	bl	8005860 <_Balloc>
 8005dd0:	4602      	mov	r2, r0
 8005dd2:	b918      	cbnz	r0, 8005ddc <__mdiff+0x60>
 8005dd4:	4b31      	ldr	r3, [pc, #196]	@ (8005e9c <__mdiff+0x120>)
 8005dd6:	f240 2145 	movw	r1, #581	@ 0x245
 8005dda:	e7e3      	b.n	8005da4 <__mdiff+0x28>
 8005ddc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005de0:	6926      	ldr	r6, [r4, #16]
 8005de2:	60c5      	str	r5, [r0, #12]
 8005de4:	f109 0310 	add.w	r3, r9, #16
 8005de8:	f109 0514 	add.w	r5, r9, #20
 8005dec:	f104 0e14 	add.w	lr, r4, #20
 8005df0:	f100 0b14 	add.w	fp, r0, #20
 8005df4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005df8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005dfc:	9301      	str	r3, [sp, #4]
 8005dfe:	46d9      	mov	r9, fp
 8005e00:	f04f 0c00 	mov.w	ip, #0
 8005e04:	9b01      	ldr	r3, [sp, #4]
 8005e06:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005e0a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005e0e:	9301      	str	r3, [sp, #4]
 8005e10:	fa1f f38a 	uxth.w	r3, sl
 8005e14:	4619      	mov	r1, r3
 8005e16:	b283      	uxth	r3, r0
 8005e18:	1acb      	subs	r3, r1, r3
 8005e1a:	0c00      	lsrs	r0, r0, #16
 8005e1c:	4463      	add	r3, ip
 8005e1e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005e22:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005e2c:	4576      	cmp	r6, lr
 8005e2e:	f849 3b04 	str.w	r3, [r9], #4
 8005e32:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005e36:	d8e5      	bhi.n	8005e04 <__mdiff+0x88>
 8005e38:	1b33      	subs	r3, r6, r4
 8005e3a:	3b15      	subs	r3, #21
 8005e3c:	f023 0303 	bic.w	r3, r3, #3
 8005e40:	3415      	adds	r4, #21
 8005e42:	3304      	adds	r3, #4
 8005e44:	42a6      	cmp	r6, r4
 8005e46:	bf38      	it	cc
 8005e48:	2304      	movcc	r3, #4
 8005e4a:	441d      	add	r5, r3
 8005e4c:	445b      	add	r3, fp
 8005e4e:	461e      	mov	r6, r3
 8005e50:	462c      	mov	r4, r5
 8005e52:	4544      	cmp	r4, r8
 8005e54:	d30e      	bcc.n	8005e74 <__mdiff+0xf8>
 8005e56:	f108 0103 	add.w	r1, r8, #3
 8005e5a:	1b49      	subs	r1, r1, r5
 8005e5c:	f021 0103 	bic.w	r1, r1, #3
 8005e60:	3d03      	subs	r5, #3
 8005e62:	45a8      	cmp	r8, r5
 8005e64:	bf38      	it	cc
 8005e66:	2100      	movcc	r1, #0
 8005e68:	440b      	add	r3, r1
 8005e6a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005e6e:	b191      	cbz	r1, 8005e96 <__mdiff+0x11a>
 8005e70:	6117      	str	r7, [r2, #16]
 8005e72:	e79d      	b.n	8005db0 <__mdiff+0x34>
 8005e74:	f854 1b04 	ldr.w	r1, [r4], #4
 8005e78:	46e6      	mov	lr, ip
 8005e7a:	0c08      	lsrs	r0, r1, #16
 8005e7c:	fa1c fc81 	uxtah	ip, ip, r1
 8005e80:	4471      	add	r1, lr
 8005e82:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005e86:	b289      	uxth	r1, r1
 8005e88:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005e8c:	f846 1b04 	str.w	r1, [r6], #4
 8005e90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005e94:	e7dd      	b.n	8005e52 <__mdiff+0xd6>
 8005e96:	3f01      	subs	r7, #1
 8005e98:	e7e7      	b.n	8005e6a <__mdiff+0xee>
 8005e9a:	bf00      	nop
 8005e9c:	08006b6c 	.word	0x08006b6c
 8005ea0:	08006b7d 	.word	0x08006b7d

08005ea4 <__d2b>:
 8005ea4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005ea8:	460f      	mov	r7, r1
 8005eaa:	2101      	movs	r1, #1
 8005eac:	ec59 8b10 	vmov	r8, r9, d0
 8005eb0:	4616      	mov	r6, r2
 8005eb2:	f7ff fcd5 	bl	8005860 <_Balloc>
 8005eb6:	4604      	mov	r4, r0
 8005eb8:	b930      	cbnz	r0, 8005ec8 <__d2b+0x24>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	4b23      	ldr	r3, [pc, #140]	@ (8005f4c <__d2b+0xa8>)
 8005ebe:	4824      	ldr	r0, [pc, #144]	@ (8005f50 <__d2b+0xac>)
 8005ec0:	f240 310f 	movw	r1, #783	@ 0x30f
 8005ec4:	f000 fa82 	bl	80063cc <__assert_func>
 8005ec8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005ecc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005ed0:	b10d      	cbz	r5, 8005ed6 <__d2b+0x32>
 8005ed2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ed6:	9301      	str	r3, [sp, #4]
 8005ed8:	f1b8 0300 	subs.w	r3, r8, #0
 8005edc:	d023      	beq.n	8005f26 <__d2b+0x82>
 8005ede:	4668      	mov	r0, sp
 8005ee0:	9300      	str	r3, [sp, #0]
 8005ee2:	f7ff fd84 	bl	80059ee <__lo0bits>
 8005ee6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005eea:	b1d0      	cbz	r0, 8005f22 <__d2b+0x7e>
 8005eec:	f1c0 0320 	rsb	r3, r0, #32
 8005ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef4:	430b      	orrs	r3, r1
 8005ef6:	40c2      	lsrs	r2, r0
 8005ef8:	6163      	str	r3, [r4, #20]
 8005efa:	9201      	str	r2, [sp, #4]
 8005efc:	9b01      	ldr	r3, [sp, #4]
 8005efe:	61a3      	str	r3, [r4, #24]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	bf0c      	ite	eq
 8005f04:	2201      	moveq	r2, #1
 8005f06:	2202      	movne	r2, #2
 8005f08:	6122      	str	r2, [r4, #16]
 8005f0a:	b1a5      	cbz	r5, 8005f36 <__d2b+0x92>
 8005f0c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005f10:	4405      	add	r5, r0
 8005f12:	603d      	str	r5, [r7, #0]
 8005f14:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005f18:	6030      	str	r0, [r6, #0]
 8005f1a:	4620      	mov	r0, r4
 8005f1c:	b003      	add	sp, #12
 8005f1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005f22:	6161      	str	r1, [r4, #20]
 8005f24:	e7ea      	b.n	8005efc <__d2b+0x58>
 8005f26:	a801      	add	r0, sp, #4
 8005f28:	f7ff fd61 	bl	80059ee <__lo0bits>
 8005f2c:	9b01      	ldr	r3, [sp, #4]
 8005f2e:	6163      	str	r3, [r4, #20]
 8005f30:	3020      	adds	r0, #32
 8005f32:	2201      	movs	r2, #1
 8005f34:	e7e8      	b.n	8005f08 <__d2b+0x64>
 8005f36:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005f3a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005f3e:	6038      	str	r0, [r7, #0]
 8005f40:	6918      	ldr	r0, [r3, #16]
 8005f42:	f7ff fd35 	bl	80059b0 <__hi0bits>
 8005f46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005f4a:	e7e5      	b.n	8005f18 <__d2b+0x74>
 8005f4c:	08006b6c 	.word	0x08006b6c
 8005f50:	08006b7d 	.word	0x08006b7d

08005f54 <__ssputs_r>:
 8005f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f58:	688e      	ldr	r6, [r1, #8]
 8005f5a:	461f      	mov	r7, r3
 8005f5c:	42be      	cmp	r6, r7
 8005f5e:	680b      	ldr	r3, [r1, #0]
 8005f60:	4682      	mov	sl, r0
 8005f62:	460c      	mov	r4, r1
 8005f64:	4690      	mov	r8, r2
 8005f66:	d82d      	bhi.n	8005fc4 <__ssputs_r+0x70>
 8005f68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005f6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005f70:	d026      	beq.n	8005fc0 <__ssputs_r+0x6c>
 8005f72:	6965      	ldr	r5, [r4, #20]
 8005f74:	6909      	ldr	r1, [r1, #16]
 8005f76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005f7a:	eba3 0901 	sub.w	r9, r3, r1
 8005f7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005f82:	1c7b      	adds	r3, r7, #1
 8005f84:	444b      	add	r3, r9
 8005f86:	106d      	asrs	r5, r5, #1
 8005f88:	429d      	cmp	r5, r3
 8005f8a:	bf38      	it	cc
 8005f8c:	461d      	movcc	r5, r3
 8005f8e:	0553      	lsls	r3, r2, #21
 8005f90:	d527      	bpl.n	8005fe2 <__ssputs_r+0x8e>
 8005f92:	4629      	mov	r1, r5
 8005f94:	f7ff fbd8 	bl	8005748 <_malloc_r>
 8005f98:	4606      	mov	r6, r0
 8005f9a:	b360      	cbz	r0, 8005ff6 <__ssputs_r+0xa2>
 8005f9c:	6921      	ldr	r1, [r4, #16]
 8005f9e:	464a      	mov	r2, r9
 8005fa0:	f000 fa06 	bl	80063b0 <memcpy>
 8005fa4:	89a3      	ldrh	r3, [r4, #12]
 8005fa6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005faa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fae:	81a3      	strh	r3, [r4, #12]
 8005fb0:	6126      	str	r6, [r4, #16]
 8005fb2:	6165      	str	r5, [r4, #20]
 8005fb4:	444e      	add	r6, r9
 8005fb6:	eba5 0509 	sub.w	r5, r5, r9
 8005fba:	6026      	str	r6, [r4, #0]
 8005fbc:	60a5      	str	r5, [r4, #8]
 8005fbe:	463e      	mov	r6, r7
 8005fc0:	42be      	cmp	r6, r7
 8005fc2:	d900      	bls.n	8005fc6 <__ssputs_r+0x72>
 8005fc4:	463e      	mov	r6, r7
 8005fc6:	6820      	ldr	r0, [r4, #0]
 8005fc8:	4632      	mov	r2, r6
 8005fca:	4641      	mov	r1, r8
 8005fcc:	f000 f9c6 	bl	800635c <memmove>
 8005fd0:	68a3      	ldr	r3, [r4, #8]
 8005fd2:	1b9b      	subs	r3, r3, r6
 8005fd4:	60a3      	str	r3, [r4, #8]
 8005fd6:	6823      	ldr	r3, [r4, #0]
 8005fd8:	4433      	add	r3, r6
 8005fda:	6023      	str	r3, [r4, #0]
 8005fdc:	2000      	movs	r0, #0
 8005fde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fe2:	462a      	mov	r2, r5
 8005fe4:	f000 fa36 	bl	8006454 <_realloc_r>
 8005fe8:	4606      	mov	r6, r0
 8005fea:	2800      	cmp	r0, #0
 8005fec:	d1e0      	bne.n	8005fb0 <__ssputs_r+0x5c>
 8005fee:	6921      	ldr	r1, [r4, #16]
 8005ff0:	4650      	mov	r0, sl
 8005ff2:	f7ff fb35 	bl	8005660 <_free_r>
 8005ff6:	230c      	movs	r3, #12
 8005ff8:	f8ca 3000 	str.w	r3, [sl]
 8005ffc:	89a3      	ldrh	r3, [r4, #12]
 8005ffe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006002:	81a3      	strh	r3, [r4, #12]
 8006004:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006008:	e7e9      	b.n	8005fde <__ssputs_r+0x8a>
	...

0800600c <_svfiprintf_r>:
 800600c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006010:	4698      	mov	r8, r3
 8006012:	898b      	ldrh	r3, [r1, #12]
 8006014:	061b      	lsls	r3, r3, #24
 8006016:	b09d      	sub	sp, #116	@ 0x74
 8006018:	4607      	mov	r7, r0
 800601a:	460d      	mov	r5, r1
 800601c:	4614      	mov	r4, r2
 800601e:	d510      	bpl.n	8006042 <_svfiprintf_r+0x36>
 8006020:	690b      	ldr	r3, [r1, #16]
 8006022:	b973      	cbnz	r3, 8006042 <_svfiprintf_r+0x36>
 8006024:	2140      	movs	r1, #64	@ 0x40
 8006026:	f7ff fb8f 	bl	8005748 <_malloc_r>
 800602a:	6028      	str	r0, [r5, #0]
 800602c:	6128      	str	r0, [r5, #16]
 800602e:	b930      	cbnz	r0, 800603e <_svfiprintf_r+0x32>
 8006030:	230c      	movs	r3, #12
 8006032:	603b      	str	r3, [r7, #0]
 8006034:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006038:	b01d      	add	sp, #116	@ 0x74
 800603a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800603e:	2340      	movs	r3, #64	@ 0x40
 8006040:	616b      	str	r3, [r5, #20]
 8006042:	2300      	movs	r3, #0
 8006044:	9309      	str	r3, [sp, #36]	@ 0x24
 8006046:	2320      	movs	r3, #32
 8006048:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800604c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006050:	2330      	movs	r3, #48	@ 0x30
 8006052:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80061f0 <_svfiprintf_r+0x1e4>
 8006056:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800605a:	f04f 0901 	mov.w	r9, #1
 800605e:	4623      	mov	r3, r4
 8006060:	469a      	mov	sl, r3
 8006062:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006066:	b10a      	cbz	r2, 800606c <_svfiprintf_r+0x60>
 8006068:	2a25      	cmp	r2, #37	@ 0x25
 800606a:	d1f9      	bne.n	8006060 <_svfiprintf_r+0x54>
 800606c:	ebba 0b04 	subs.w	fp, sl, r4
 8006070:	d00b      	beq.n	800608a <_svfiprintf_r+0x7e>
 8006072:	465b      	mov	r3, fp
 8006074:	4622      	mov	r2, r4
 8006076:	4629      	mov	r1, r5
 8006078:	4638      	mov	r0, r7
 800607a:	f7ff ff6b 	bl	8005f54 <__ssputs_r>
 800607e:	3001      	adds	r0, #1
 8006080:	f000 80a7 	beq.w	80061d2 <_svfiprintf_r+0x1c6>
 8006084:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006086:	445a      	add	r2, fp
 8006088:	9209      	str	r2, [sp, #36]	@ 0x24
 800608a:	f89a 3000 	ldrb.w	r3, [sl]
 800608e:	2b00      	cmp	r3, #0
 8006090:	f000 809f 	beq.w	80061d2 <_svfiprintf_r+0x1c6>
 8006094:	2300      	movs	r3, #0
 8006096:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800609a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800609e:	f10a 0a01 	add.w	sl, sl, #1
 80060a2:	9304      	str	r3, [sp, #16]
 80060a4:	9307      	str	r3, [sp, #28]
 80060a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80060aa:	931a      	str	r3, [sp, #104]	@ 0x68
 80060ac:	4654      	mov	r4, sl
 80060ae:	2205      	movs	r2, #5
 80060b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060b4:	484e      	ldr	r0, [pc, #312]	@ (80061f0 <_svfiprintf_r+0x1e4>)
 80060b6:	f7fa f893 	bl	80001e0 <memchr>
 80060ba:	9a04      	ldr	r2, [sp, #16]
 80060bc:	b9d8      	cbnz	r0, 80060f6 <_svfiprintf_r+0xea>
 80060be:	06d0      	lsls	r0, r2, #27
 80060c0:	bf44      	itt	mi
 80060c2:	2320      	movmi	r3, #32
 80060c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060c8:	0711      	lsls	r1, r2, #28
 80060ca:	bf44      	itt	mi
 80060cc:	232b      	movmi	r3, #43	@ 0x2b
 80060ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060d2:	f89a 3000 	ldrb.w	r3, [sl]
 80060d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80060d8:	d015      	beq.n	8006106 <_svfiprintf_r+0xfa>
 80060da:	9a07      	ldr	r2, [sp, #28]
 80060dc:	4654      	mov	r4, sl
 80060de:	2000      	movs	r0, #0
 80060e0:	f04f 0c0a 	mov.w	ip, #10
 80060e4:	4621      	mov	r1, r4
 80060e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060ea:	3b30      	subs	r3, #48	@ 0x30
 80060ec:	2b09      	cmp	r3, #9
 80060ee:	d94b      	bls.n	8006188 <_svfiprintf_r+0x17c>
 80060f0:	b1b0      	cbz	r0, 8006120 <_svfiprintf_r+0x114>
 80060f2:	9207      	str	r2, [sp, #28]
 80060f4:	e014      	b.n	8006120 <_svfiprintf_r+0x114>
 80060f6:	eba0 0308 	sub.w	r3, r0, r8
 80060fa:	fa09 f303 	lsl.w	r3, r9, r3
 80060fe:	4313      	orrs	r3, r2
 8006100:	9304      	str	r3, [sp, #16]
 8006102:	46a2      	mov	sl, r4
 8006104:	e7d2      	b.n	80060ac <_svfiprintf_r+0xa0>
 8006106:	9b03      	ldr	r3, [sp, #12]
 8006108:	1d19      	adds	r1, r3, #4
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	9103      	str	r1, [sp, #12]
 800610e:	2b00      	cmp	r3, #0
 8006110:	bfbb      	ittet	lt
 8006112:	425b      	neglt	r3, r3
 8006114:	f042 0202 	orrlt.w	r2, r2, #2
 8006118:	9307      	strge	r3, [sp, #28]
 800611a:	9307      	strlt	r3, [sp, #28]
 800611c:	bfb8      	it	lt
 800611e:	9204      	strlt	r2, [sp, #16]
 8006120:	7823      	ldrb	r3, [r4, #0]
 8006122:	2b2e      	cmp	r3, #46	@ 0x2e
 8006124:	d10a      	bne.n	800613c <_svfiprintf_r+0x130>
 8006126:	7863      	ldrb	r3, [r4, #1]
 8006128:	2b2a      	cmp	r3, #42	@ 0x2a
 800612a:	d132      	bne.n	8006192 <_svfiprintf_r+0x186>
 800612c:	9b03      	ldr	r3, [sp, #12]
 800612e:	1d1a      	adds	r2, r3, #4
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	9203      	str	r2, [sp, #12]
 8006134:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006138:	3402      	adds	r4, #2
 800613a:	9305      	str	r3, [sp, #20]
 800613c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006200 <_svfiprintf_r+0x1f4>
 8006140:	7821      	ldrb	r1, [r4, #0]
 8006142:	2203      	movs	r2, #3
 8006144:	4650      	mov	r0, sl
 8006146:	f7fa f84b 	bl	80001e0 <memchr>
 800614a:	b138      	cbz	r0, 800615c <_svfiprintf_r+0x150>
 800614c:	9b04      	ldr	r3, [sp, #16]
 800614e:	eba0 000a 	sub.w	r0, r0, sl
 8006152:	2240      	movs	r2, #64	@ 0x40
 8006154:	4082      	lsls	r2, r0
 8006156:	4313      	orrs	r3, r2
 8006158:	3401      	adds	r4, #1
 800615a:	9304      	str	r3, [sp, #16]
 800615c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006160:	4824      	ldr	r0, [pc, #144]	@ (80061f4 <_svfiprintf_r+0x1e8>)
 8006162:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006166:	2206      	movs	r2, #6
 8006168:	f7fa f83a 	bl	80001e0 <memchr>
 800616c:	2800      	cmp	r0, #0
 800616e:	d036      	beq.n	80061de <_svfiprintf_r+0x1d2>
 8006170:	4b21      	ldr	r3, [pc, #132]	@ (80061f8 <_svfiprintf_r+0x1ec>)
 8006172:	bb1b      	cbnz	r3, 80061bc <_svfiprintf_r+0x1b0>
 8006174:	9b03      	ldr	r3, [sp, #12]
 8006176:	3307      	adds	r3, #7
 8006178:	f023 0307 	bic.w	r3, r3, #7
 800617c:	3308      	adds	r3, #8
 800617e:	9303      	str	r3, [sp, #12]
 8006180:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006182:	4433      	add	r3, r6
 8006184:	9309      	str	r3, [sp, #36]	@ 0x24
 8006186:	e76a      	b.n	800605e <_svfiprintf_r+0x52>
 8006188:	fb0c 3202 	mla	r2, ip, r2, r3
 800618c:	460c      	mov	r4, r1
 800618e:	2001      	movs	r0, #1
 8006190:	e7a8      	b.n	80060e4 <_svfiprintf_r+0xd8>
 8006192:	2300      	movs	r3, #0
 8006194:	3401      	adds	r4, #1
 8006196:	9305      	str	r3, [sp, #20]
 8006198:	4619      	mov	r1, r3
 800619a:	f04f 0c0a 	mov.w	ip, #10
 800619e:	4620      	mov	r0, r4
 80061a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061a4:	3a30      	subs	r2, #48	@ 0x30
 80061a6:	2a09      	cmp	r2, #9
 80061a8:	d903      	bls.n	80061b2 <_svfiprintf_r+0x1a6>
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d0c6      	beq.n	800613c <_svfiprintf_r+0x130>
 80061ae:	9105      	str	r1, [sp, #20]
 80061b0:	e7c4      	b.n	800613c <_svfiprintf_r+0x130>
 80061b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80061b6:	4604      	mov	r4, r0
 80061b8:	2301      	movs	r3, #1
 80061ba:	e7f0      	b.n	800619e <_svfiprintf_r+0x192>
 80061bc:	ab03      	add	r3, sp, #12
 80061be:	9300      	str	r3, [sp, #0]
 80061c0:	462a      	mov	r2, r5
 80061c2:	4b0e      	ldr	r3, [pc, #56]	@ (80061fc <_svfiprintf_r+0x1f0>)
 80061c4:	a904      	add	r1, sp, #16
 80061c6:	4638      	mov	r0, r7
 80061c8:	f7fd fe92 	bl	8003ef0 <_printf_float>
 80061cc:	1c42      	adds	r2, r0, #1
 80061ce:	4606      	mov	r6, r0
 80061d0:	d1d6      	bne.n	8006180 <_svfiprintf_r+0x174>
 80061d2:	89ab      	ldrh	r3, [r5, #12]
 80061d4:	065b      	lsls	r3, r3, #25
 80061d6:	f53f af2d 	bmi.w	8006034 <_svfiprintf_r+0x28>
 80061da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80061dc:	e72c      	b.n	8006038 <_svfiprintf_r+0x2c>
 80061de:	ab03      	add	r3, sp, #12
 80061e0:	9300      	str	r3, [sp, #0]
 80061e2:	462a      	mov	r2, r5
 80061e4:	4b05      	ldr	r3, [pc, #20]	@ (80061fc <_svfiprintf_r+0x1f0>)
 80061e6:	a904      	add	r1, sp, #16
 80061e8:	4638      	mov	r0, r7
 80061ea:	f7fe f919 	bl	8004420 <_printf_i>
 80061ee:	e7ed      	b.n	80061cc <_svfiprintf_r+0x1c0>
 80061f0:	08006bd6 	.word	0x08006bd6
 80061f4:	08006be0 	.word	0x08006be0
 80061f8:	08003ef1 	.word	0x08003ef1
 80061fc:	08005f55 	.word	0x08005f55
 8006200:	08006bdc 	.word	0x08006bdc

08006204 <__sflush_r>:
 8006204:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800620c:	0716      	lsls	r6, r2, #28
 800620e:	4605      	mov	r5, r0
 8006210:	460c      	mov	r4, r1
 8006212:	d454      	bmi.n	80062be <__sflush_r+0xba>
 8006214:	684b      	ldr	r3, [r1, #4]
 8006216:	2b00      	cmp	r3, #0
 8006218:	dc02      	bgt.n	8006220 <__sflush_r+0x1c>
 800621a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800621c:	2b00      	cmp	r3, #0
 800621e:	dd48      	ble.n	80062b2 <__sflush_r+0xae>
 8006220:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006222:	2e00      	cmp	r6, #0
 8006224:	d045      	beq.n	80062b2 <__sflush_r+0xae>
 8006226:	2300      	movs	r3, #0
 8006228:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800622c:	682f      	ldr	r7, [r5, #0]
 800622e:	6a21      	ldr	r1, [r4, #32]
 8006230:	602b      	str	r3, [r5, #0]
 8006232:	d030      	beq.n	8006296 <__sflush_r+0x92>
 8006234:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006236:	89a3      	ldrh	r3, [r4, #12]
 8006238:	0759      	lsls	r1, r3, #29
 800623a:	d505      	bpl.n	8006248 <__sflush_r+0x44>
 800623c:	6863      	ldr	r3, [r4, #4]
 800623e:	1ad2      	subs	r2, r2, r3
 8006240:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006242:	b10b      	cbz	r3, 8006248 <__sflush_r+0x44>
 8006244:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006246:	1ad2      	subs	r2, r2, r3
 8006248:	2300      	movs	r3, #0
 800624a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800624c:	6a21      	ldr	r1, [r4, #32]
 800624e:	4628      	mov	r0, r5
 8006250:	47b0      	blx	r6
 8006252:	1c43      	adds	r3, r0, #1
 8006254:	89a3      	ldrh	r3, [r4, #12]
 8006256:	d106      	bne.n	8006266 <__sflush_r+0x62>
 8006258:	6829      	ldr	r1, [r5, #0]
 800625a:	291d      	cmp	r1, #29
 800625c:	d82b      	bhi.n	80062b6 <__sflush_r+0xb2>
 800625e:	4a2a      	ldr	r2, [pc, #168]	@ (8006308 <__sflush_r+0x104>)
 8006260:	40ca      	lsrs	r2, r1
 8006262:	07d6      	lsls	r6, r2, #31
 8006264:	d527      	bpl.n	80062b6 <__sflush_r+0xb2>
 8006266:	2200      	movs	r2, #0
 8006268:	6062      	str	r2, [r4, #4]
 800626a:	04d9      	lsls	r1, r3, #19
 800626c:	6922      	ldr	r2, [r4, #16]
 800626e:	6022      	str	r2, [r4, #0]
 8006270:	d504      	bpl.n	800627c <__sflush_r+0x78>
 8006272:	1c42      	adds	r2, r0, #1
 8006274:	d101      	bne.n	800627a <__sflush_r+0x76>
 8006276:	682b      	ldr	r3, [r5, #0]
 8006278:	b903      	cbnz	r3, 800627c <__sflush_r+0x78>
 800627a:	6560      	str	r0, [r4, #84]	@ 0x54
 800627c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800627e:	602f      	str	r7, [r5, #0]
 8006280:	b1b9      	cbz	r1, 80062b2 <__sflush_r+0xae>
 8006282:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006286:	4299      	cmp	r1, r3
 8006288:	d002      	beq.n	8006290 <__sflush_r+0x8c>
 800628a:	4628      	mov	r0, r5
 800628c:	f7ff f9e8 	bl	8005660 <_free_r>
 8006290:	2300      	movs	r3, #0
 8006292:	6363      	str	r3, [r4, #52]	@ 0x34
 8006294:	e00d      	b.n	80062b2 <__sflush_r+0xae>
 8006296:	2301      	movs	r3, #1
 8006298:	4628      	mov	r0, r5
 800629a:	47b0      	blx	r6
 800629c:	4602      	mov	r2, r0
 800629e:	1c50      	adds	r0, r2, #1
 80062a0:	d1c9      	bne.n	8006236 <__sflush_r+0x32>
 80062a2:	682b      	ldr	r3, [r5, #0]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d0c6      	beq.n	8006236 <__sflush_r+0x32>
 80062a8:	2b1d      	cmp	r3, #29
 80062aa:	d001      	beq.n	80062b0 <__sflush_r+0xac>
 80062ac:	2b16      	cmp	r3, #22
 80062ae:	d11e      	bne.n	80062ee <__sflush_r+0xea>
 80062b0:	602f      	str	r7, [r5, #0]
 80062b2:	2000      	movs	r0, #0
 80062b4:	e022      	b.n	80062fc <__sflush_r+0xf8>
 80062b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062ba:	b21b      	sxth	r3, r3
 80062bc:	e01b      	b.n	80062f6 <__sflush_r+0xf2>
 80062be:	690f      	ldr	r7, [r1, #16]
 80062c0:	2f00      	cmp	r7, #0
 80062c2:	d0f6      	beq.n	80062b2 <__sflush_r+0xae>
 80062c4:	0793      	lsls	r3, r2, #30
 80062c6:	680e      	ldr	r6, [r1, #0]
 80062c8:	bf08      	it	eq
 80062ca:	694b      	ldreq	r3, [r1, #20]
 80062cc:	600f      	str	r7, [r1, #0]
 80062ce:	bf18      	it	ne
 80062d0:	2300      	movne	r3, #0
 80062d2:	eba6 0807 	sub.w	r8, r6, r7
 80062d6:	608b      	str	r3, [r1, #8]
 80062d8:	f1b8 0f00 	cmp.w	r8, #0
 80062dc:	dde9      	ble.n	80062b2 <__sflush_r+0xae>
 80062de:	6a21      	ldr	r1, [r4, #32]
 80062e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80062e2:	4643      	mov	r3, r8
 80062e4:	463a      	mov	r2, r7
 80062e6:	4628      	mov	r0, r5
 80062e8:	47b0      	blx	r6
 80062ea:	2800      	cmp	r0, #0
 80062ec:	dc08      	bgt.n	8006300 <__sflush_r+0xfc>
 80062ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062f6:	81a3      	strh	r3, [r4, #12]
 80062f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80062fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006300:	4407      	add	r7, r0
 8006302:	eba8 0800 	sub.w	r8, r8, r0
 8006306:	e7e7      	b.n	80062d8 <__sflush_r+0xd4>
 8006308:	20400001 	.word	0x20400001

0800630c <_fflush_r>:
 800630c:	b538      	push	{r3, r4, r5, lr}
 800630e:	690b      	ldr	r3, [r1, #16]
 8006310:	4605      	mov	r5, r0
 8006312:	460c      	mov	r4, r1
 8006314:	b913      	cbnz	r3, 800631c <_fflush_r+0x10>
 8006316:	2500      	movs	r5, #0
 8006318:	4628      	mov	r0, r5
 800631a:	bd38      	pop	{r3, r4, r5, pc}
 800631c:	b118      	cbz	r0, 8006326 <_fflush_r+0x1a>
 800631e:	6a03      	ldr	r3, [r0, #32]
 8006320:	b90b      	cbnz	r3, 8006326 <_fflush_r+0x1a>
 8006322:	f7fe fa27 	bl	8004774 <__sinit>
 8006326:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d0f3      	beq.n	8006316 <_fflush_r+0xa>
 800632e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006330:	07d0      	lsls	r0, r2, #31
 8006332:	d404      	bmi.n	800633e <_fflush_r+0x32>
 8006334:	0599      	lsls	r1, r3, #22
 8006336:	d402      	bmi.n	800633e <_fflush_r+0x32>
 8006338:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800633a:	f7fe fb34 	bl	80049a6 <__retarget_lock_acquire_recursive>
 800633e:	4628      	mov	r0, r5
 8006340:	4621      	mov	r1, r4
 8006342:	f7ff ff5f 	bl	8006204 <__sflush_r>
 8006346:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006348:	07da      	lsls	r2, r3, #31
 800634a:	4605      	mov	r5, r0
 800634c:	d4e4      	bmi.n	8006318 <_fflush_r+0xc>
 800634e:	89a3      	ldrh	r3, [r4, #12]
 8006350:	059b      	lsls	r3, r3, #22
 8006352:	d4e1      	bmi.n	8006318 <_fflush_r+0xc>
 8006354:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006356:	f7fe fb27 	bl	80049a8 <__retarget_lock_release_recursive>
 800635a:	e7dd      	b.n	8006318 <_fflush_r+0xc>

0800635c <memmove>:
 800635c:	4288      	cmp	r0, r1
 800635e:	b510      	push	{r4, lr}
 8006360:	eb01 0402 	add.w	r4, r1, r2
 8006364:	d902      	bls.n	800636c <memmove+0x10>
 8006366:	4284      	cmp	r4, r0
 8006368:	4623      	mov	r3, r4
 800636a:	d807      	bhi.n	800637c <memmove+0x20>
 800636c:	1e43      	subs	r3, r0, #1
 800636e:	42a1      	cmp	r1, r4
 8006370:	d008      	beq.n	8006384 <memmove+0x28>
 8006372:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006376:	f803 2f01 	strb.w	r2, [r3, #1]!
 800637a:	e7f8      	b.n	800636e <memmove+0x12>
 800637c:	4402      	add	r2, r0
 800637e:	4601      	mov	r1, r0
 8006380:	428a      	cmp	r2, r1
 8006382:	d100      	bne.n	8006386 <memmove+0x2a>
 8006384:	bd10      	pop	{r4, pc}
 8006386:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800638a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800638e:	e7f7      	b.n	8006380 <memmove+0x24>

08006390 <_sbrk_r>:
 8006390:	b538      	push	{r3, r4, r5, lr}
 8006392:	4d06      	ldr	r5, [pc, #24]	@ (80063ac <_sbrk_r+0x1c>)
 8006394:	2300      	movs	r3, #0
 8006396:	4604      	mov	r4, r0
 8006398:	4608      	mov	r0, r1
 800639a:	602b      	str	r3, [r5, #0]
 800639c:	f7fa ffe8 	bl	8001370 <_sbrk>
 80063a0:	1c43      	adds	r3, r0, #1
 80063a2:	d102      	bne.n	80063aa <_sbrk_r+0x1a>
 80063a4:	682b      	ldr	r3, [r5, #0]
 80063a6:	b103      	cbz	r3, 80063aa <_sbrk_r+0x1a>
 80063a8:	6023      	str	r3, [r4, #0]
 80063aa:	bd38      	pop	{r3, r4, r5, pc}
 80063ac:	200003f4 	.word	0x200003f4

080063b0 <memcpy>:
 80063b0:	440a      	add	r2, r1
 80063b2:	4291      	cmp	r1, r2
 80063b4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80063b8:	d100      	bne.n	80063bc <memcpy+0xc>
 80063ba:	4770      	bx	lr
 80063bc:	b510      	push	{r4, lr}
 80063be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80063c6:	4291      	cmp	r1, r2
 80063c8:	d1f9      	bne.n	80063be <memcpy+0xe>
 80063ca:	bd10      	pop	{r4, pc}

080063cc <__assert_func>:
 80063cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80063ce:	4614      	mov	r4, r2
 80063d0:	461a      	mov	r2, r3
 80063d2:	4b09      	ldr	r3, [pc, #36]	@ (80063f8 <__assert_func+0x2c>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4605      	mov	r5, r0
 80063d8:	68d8      	ldr	r0, [r3, #12]
 80063da:	b14c      	cbz	r4, 80063f0 <__assert_func+0x24>
 80063dc:	4b07      	ldr	r3, [pc, #28]	@ (80063fc <__assert_func+0x30>)
 80063de:	9100      	str	r1, [sp, #0]
 80063e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80063e4:	4906      	ldr	r1, [pc, #24]	@ (8006400 <__assert_func+0x34>)
 80063e6:	462b      	mov	r3, r5
 80063e8:	f000 f870 	bl	80064cc <fiprintf>
 80063ec:	f000 f880 	bl	80064f0 <abort>
 80063f0:	4b04      	ldr	r3, [pc, #16]	@ (8006404 <__assert_func+0x38>)
 80063f2:	461c      	mov	r4, r3
 80063f4:	e7f3      	b.n	80063de <__assert_func+0x12>
 80063f6:	bf00      	nop
 80063f8:	20000018 	.word	0x20000018
 80063fc:	08006bf1 	.word	0x08006bf1
 8006400:	08006bfe 	.word	0x08006bfe
 8006404:	08006c2c 	.word	0x08006c2c

08006408 <_calloc_r>:
 8006408:	b570      	push	{r4, r5, r6, lr}
 800640a:	fba1 5402 	umull	r5, r4, r1, r2
 800640e:	b934      	cbnz	r4, 800641e <_calloc_r+0x16>
 8006410:	4629      	mov	r1, r5
 8006412:	f7ff f999 	bl	8005748 <_malloc_r>
 8006416:	4606      	mov	r6, r0
 8006418:	b928      	cbnz	r0, 8006426 <_calloc_r+0x1e>
 800641a:	4630      	mov	r0, r6
 800641c:	bd70      	pop	{r4, r5, r6, pc}
 800641e:	220c      	movs	r2, #12
 8006420:	6002      	str	r2, [r0, #0]
 8006422:	2600      	movs	r6, #0
 8006424:	e7f9      	b.n	800641a <_calloc_r+0x12>
 8006426:	462a      	mov	r2, r5
 8006428:	4621      	mov	r1, r4
 800642a:	f7fe fa3e 	bl	80048aa <memset>
 800642e:	e7f4      	b.n	800641a <_calloc_r+0x12>

08006430 <__ascii_mbtowc>:
 8006430:	b082      	sub	sp, #8
 8006432:	b901      	cbnz	r1, 8006436 <__ascii_mbtowc+0x6>
 8006434:	a901      	add	r1, sp, #4
 8006436:	b142      	cbz	r2, 800644a <__ascii_mbtowc+0x1a>
 8006438:	b14b      	cbz	r3, 800644e <__ascii_mbtowc+0x1e>
 800643a:	7813      	ldrb	r3, [r2, #0]
 800643c:	600b      	str	r3, [r1, #0]
 800643e:	7812      	ldrb	r2, [r2, #0]
 8006440:	1e10      	subs	r0, r2, #0
 8006442:	bf18      	it	ne
 8006444:	2001      	movne	r0, #1
 8006446:	b002      	add	sp, #8
 8006448:	4770      	bx	lr
 800644a:	4610      	mov	r0, r2
 800644c:	e7fb      	b.n	8006446 <__ascii_mbtowc+0x16>
 800644e:	f06f 0001 	mvn.w	r0, #1
 8006452:	e7f8      	b.n	8006446 <__ascii_mbtowc+0x16>

08006454 <_realloc_r>:
 8006454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006458:	4607      	mov	r7, r0
 800645a:	4614      	mov	r4, r2
 800645c:	460d      	mov	r5, r1
 800645e:	b921      	cbnz	r1, 800646a <_realloc_r+0x16>
 8006460:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006464:	4611      	mov	r1, r2
 8006466:	f7ff b96f 	b.w	8005748 <_malloc_r>
 800646a:	b92a      	cbnz	r2, 8006478 <_realloc_r+0x24>
 800646c:	f7ff f8f8 	bl	8005660 <_free_r>
 8006470:	4625      	mov	r5, r4
 8006472:	4628      	mov	r0, r5
 8006474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006478:	f000 f841 	bl	80064fe <_malloc_usable_size_r>
 800647c:	4284      	cmp	r4, r0
 800647e:	4606      	mov	r6, r0
 8006480:	d802      	bhi.n	8006488 <_realloc_r+0x34>
 8006482:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006486:	d8f4      	bhi.n	8006472 <_realloc_r+0x1e>
 8006488:	4621      	mov	r1, r4
 800648a:	4638      	mov	r0, r7
 800648c:	f7ff f95c 	bl	8005748 <_malloc_r>
 8006490:	4680      	mov	r8, r0
 8006492:	b908      	cbnz	r0, 8006498 <_realloc_r+0x44>
 8006494:	4645      	mov	r5, r8
 8006496:	e7ec      	b.n	8006472 <_realloc_r+0x1e>
 8006498:	42b4      	cmp	r4, r6
 800649a:	4622      	mov	r2, r4
 800649c:	4629      	mov	r1, r5
 800649e:	bf28      	it	cs
 80064a0:	4632      	movcs	r2, r6
 80064a2:	f7ff ff85 	bl	80063b0 <memcpy>
 80064a6:	4629      	mov	r1, r5
 80064a8:	4638      	mov	r0, r7
 80064aa:	f7ff f8d9 	bl	8005660 <_free_r>
 80064ae:	e7f1      	b.n	8006494 <_realloc_r+0x40>

080064b0 <__ascii_wctomb>:
 80064b0:	4603      	mov	r3, r0
 80064b2:	4608      	mov	r0, r1
 80064b4:	b141      	cbz	r1, 80064c8 <__ascii_wctomb+0x18>
 80064b6:	2aff      	cmp	r2, #255	@ 0xff
 80064b8:	d904      	bls.n	80064c4 <__ascii_wctomb+0x14>
 80064ba:	228a      	movs	r2, #138	@ 0x8a
 80064bc:	601a      	str	r2, [r3, #0]
 80064be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80064c2:	4770      	bx	lr
 80064c4:	700a      	strb	r2, [r1, #0]
 80064c6:	2001      	movs	r0, #1
 80064c8:	4770      	bx	lr
	...

080064cc <fiprintf>:
 80064cc:	b40e      	push	{r1, r2, r3}
 80064ce:	b503      	push	{r0, r1, lr}
 80064d0:	4601      	mov	r1, r0
 80064d2:	ab03      	add	r3, sp, #12
 80064d4:	4805      	ldr	r0, [pc, #20]	@ (80064ec <fiprintf+0x20>)
 80064d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80064da:	6800      	ldr	r0, [r0, #0]
 80064dc:	9301      	str	r3, [sp, #4]
 80064de:	f000 f83f 	bl	8006560 <_vfiprintf_r>
 80064e2:	b002      	add	sp, #8
 80064e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80064e8:	b003      	add	sp, #12
 80064ea:	4770      	bx	lr
 80064ec:	20000018 	.word	0x20000018

080064f0 <abort>:
 80064f0:	b508      	push	{r3, lr}
 80064f2:	2006      	movs	r0, #6
 80064f4:	f000 fa08 	bl	8006908 <raise>
 80064f8:	2001      	movs	r0, #1
 80064fa:	f7fa fec0 	bl	800127e <_exit>

080064fe <_malloc_usable_size_r>:
 80064fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006502:	1f18      	subs	r0, r3, #4
 8006504:	2b00      	cmp	r3, #0
 8006506:	bfbc      	itt	lt
 8006508:	580b      	ldrlt	r3, [r1, r0]
 800650a:	18c0      	addlt	r0, r0, r3
 800650c:	4770      	bx	lr

0800650e <__sfputc_r>:
 800650e:	6893      	ldr	r3, [r2, #8]
 8006510:	3b01      	subs	r3, #1
 8006512:	2b00      	cmp	r3, #0
 8006514:	b410      	push	{r4}
 8006516:	6093      	str	r3, [r2, #8]
 8006518:	da08      	bge.n	800652c <__sfputc_r+0x1e>
 800651a:	6994      	ldr	r4, [r2, #24]
 800651c:	42a3      	cmp	r3, r4
 800651e:	db01      	blt.n	8006524 <__sfputc_r+0x16>
 8006520:	290a      	cmp	r1, #10
 8006522:	d103      	bne.n	800652c <__sfputc_r+0x1e>
 8006524:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006528:	f000 b932 	b.w	8006790 <__swbuf_r>
 800652c:	6813      	ldr	r3, [r2, #0]
 800652e:	1c58      	adds	r0, r3, #1
 8006530:	6010      	str	r0, [r2, #0]
 8006532:	7019      	strb	r1, [r3, #0]
 8006534:	4608      	mov	r0, r1
 8006536:	f85d 4b04 	ldr.w	r4, [sp], #4
 800653a:	4770      	bx	lr

0800653c <__sfputs_r>:
 800653c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800653e:	4606      	mov	r6, r0
 8006540:	460f      	mov	r7, r1
 8006542:	4614      	mov	r4, r2
 8006544:	18d5      	adds	r5, r2, r3
 8006546:	42ac      	cmp	r4, r5
 8006548:	d101      	bne.n	800654e <__sfputs_r+0x12>
 800654a:	2000      	movs	r0, #0
 800654c:	e007      	b.n	800655e <__sfputs_r+0x22>
 800654e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006552:	463a      	mov	r2, r7
 8006554:	4630      	mov	r0, r6
 8006556:	f7ff ffda 	bl	800650e <__sfputc_r>
 800655a:	1c43      	adds	r3, r0, #1
 800655c:	d1f3      	bne.n	8006546 <__sfputs_r+0xa>
 800655e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006560 <_vfiprintf_r>:
 8006560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006564:	460d      	mov	r5, r1
 8006566:	b09d      	sub	sp, #116	@ 0x74
 8006568:	4614      	mov	r4, r2
 800656a:	4698      	mov	r8, r3
 800656c:	4606      	mov	r6, r0
 800656e:	b118      	cbz	r0, 8006578 <_vfiprintf_r+0x18>
 8006570:	6a03      	ldr	r3, [r0, #32]
 8006572:	b90b      	cbnz	r3, 8006578 <_vfiprintf_r+0x18>
 8006574:	f7fe f8fe 	bl	8004774 <__sinit>
 8006578:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800657a:	07d9      	lsls	r1, r3, #31
 800657c:	d405      	bmi.n	800658a <_vfiprintf_r+0x2a>
 800657e:	89ab      	ldrh	r3, [r5, #12]
 8006580:	059a      	lsls	r2, r3, #22
 8006582:	d402      	bmi.n	800658a <_vfiprintf_r+0x2a>
 8006584:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006586:	f7fe fa0e 	bl	80049a6 <__retarget_lock_acquire_recursive>
 800658a:	89ab      	ldrh	r3, [r5, #12]
 800658c:	071b      	lsls	r3, r3, #28
 800658e:	d501      	bpl.n	8006594 <_vfiprintf_r+0x34>
 8006590:	692b      	ldr	r3, [r5, #16]
 8006592:	b99b      	cbnz	r3, 80065bc <_vfiprintf_r+0x5c>
 8006594:	4629      	mov	r1, r5
 8006596:	4630      	mov	r0, r6
 8006598:	f000 f938 	bl	800680c <__swsetup_r>
 800659c:	b170      	cbz	r0, 80065bc <_vfiprintf_r+0x5c>
 800659e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80065a0:	07dc      	lsls	r4, r3, #31
 80065a2:	d504      	bpl.n	80065ae <_vfiprintf_r+0x4e>
 80065a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80065a8:	b01d      	add	sp, #116	@ 0x74
 80065aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065ae:	89ab      	ldrh	r3, [r5, #12]
 80065b0:	0598      	lsls	r0, r3, #22
 80065b2:	d4f7      	bmi.n	80065a4 <_vfiprintf_r+0x44>
 80065b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80065b6:	f7fe f9f7 	bl	80049a8 <__retarget_lock_release_recursive>
 80065ba:	e7f3      	b.n	80065a4 <_vfiprintf_r+0x44>
 80065bc:	2300      	movs	r3, #0
 80065be:	9309      	str	r3, [sp, #36]	@ 0x24
 80065c0:	2320      	movs	r3, #32
 80065c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80065c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80065ca:	2330      	movs	r3, #48	@ 0x30
 80065cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800677c <_vfiprintf_r+0x21c>
 80065d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80065d4:	f04f 0901 	mov.w	r9, #1
 80065d8:	4623      	mov	r3, r4
 80065da:	469a      	mov	sl, r3
 80065dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065e0:	b10a      	cbz	r2, 80065e6 <_vfiprintf_r+0x86>
 80065e2:	2a25      	cmp	r2, #37	@ 0x25
 80065e4:	d1f9      	bne.n	80065da <_vfiprintf_r+0x7a>
 80065e6:	ebba 0b04 	subs.w	fp, sl, r4
 80065ea:	d00b      	beq.n	8006604 <_vfiprintf_r+0xa4>
 80065ec:	465b      	mov	r3, fp
 80065ee:	4622      	mov	r2, r4
 80065f0:	4629      	mov	r1, r5
 80065f2:	4630      	mov	r0, r6
 80065f4:	f7ff ffa2 	bl	800653c <__sfputs_r>
 80065f8:	3001      	adds	r0, #1
 80065fa:	f000 80a7 	beq.w	800674c <_vfiprintf_r+0x1ec>
 80065fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006600:	445a      	add	r2, fp
 8006602:	9209      	str	r2, [sp, #36]	@ 0x24
 8006604:	f89a 3000 	ldrb.w	r3, [sl]
 8006608:	2b00      	cmp	r3, #0
 800660a:	f000 809f 	beq.w	800674c <_vfiprintf_r+0x1ec>
 800660e:	2300      	movs	r3, #0
 8006610:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006614:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006618:	f10a 0a01 	add.w	sl, sl, #1
 800661c:	9304      	str	r3, [sp, #16]
 800661e:	9307      	str	r3, [sp, #28]
 8006620:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006624:	931a      	str	r3, [sp, #104]	@ 0x68
 8006626:	4654      	mov	r4, sl
 8006628:	2205      	movs	r2, #5
 800662a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800662e:	4853      	ldr	r0, [pc, #332]	@ (800677c <_vfiprintf_r+0x21c>)
 8006630:	f7f9 fdd6 	bl	80001e0 <memchr>
 8006634:	9a04      	ldr	r2, [sp, #16]
 8006636:	b9d8      	cbnz	r0, 8006670 <_vfiprintf_r+0x110>
 8006638:	06d1      	lsls	r1, r2, #27
 800663a:	bf44      	itt	mi
 800663c:	2320      	movmi	r3, #32
 800663e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006642:	0713      	lsls	r3, r2, #28
 8006644:	bf44      	itt	mi
 8006646:	232b      	movmi	r3, #43	@ 0x2b
 8006648:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800664c:	f89a 3000 	ldrb.w	r3, [sl]
 8006650:	2b2a      	cmp	r3, #42	@ 0x2a
 8006652:	d015      	beq.n	8006680 <_vfiprintf_r+0x120>
 8006654:	9a07      	ldr	r2, [sp, #28]
 8006656:	4654      	mov	r4, sl
 8006658:	2000      	movs	r0, #0
 800665a:	f04f 0c0a 	mov.w	ip, #10
 800665e:	4621      	mov	r1, r4
 8006660:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006664:	3b30      	subs	r3, #48	@ 0x30
 8006666:	2b09      	cmp	r3, #9
 8006668:	d94b      	bls.n	8006702 <_vfiprintf_r+0x1a2>
 800666a:	b1b0      	cbz	r0, 800669a <_vfiprintf_r+0x13a>
 800666c:	9207      	str	r2, [sp, #28]
 800666e:	e014      	b.n	800669a <_vfiprintf_r+0x13a>
 8006670:	eba0 0308 	sub.w	r3, r0, r8
 8006674:	fa09 f303 	lsl.w	r3, r9, r3
 8006678:	4313      	orrs	r3, r2
 800667a:	9304      	str	r3, [sp, #16]
 800667c:	46a2      	mov	sl, r4
 800667e:	e7d2      	b.n	8006626 <_vfiprintf_r+0xc6>
 8006680:	9b03      	ldr	r3, [sp, #12]
 8006682:	1d19      	adds	r1, r3, #4
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	9103      	str	r1, [sp, #12]
 8006688:	2b00      	cmp	r3, #0
 800668a:	bfbb      	ittet	lt
 800668c:	425b      	neglt	r3, r3
 800668e:	f042 0202 	orrlt.w	r2, r2, #2
 8006692:	9307      	strge	r3, [sp, #28]
 8006694:	9307      	strlt	r3, [sp, #28]
 8006696:	bfb8      	it	lt
 8006698:	9204      	strlt	r2, [sp, #16]
 800669a:	7823      	ldrb	r3, [r4, #0]
 800669c:	2b2e      	cmp	r3, #46	@ 0x2e
 800669e:	d10a      	bne.n	80066b6 <_vfiprintf_r+0x156>
 80066a0:	7863      	ldrb	r3, [r4, #1]
 80066a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80066a4:	d132      	bne.n	800670c <_vfiprintf_r+0x1ac>
 80066a6:	9b03      	ldr	r3, [sp, #12]
 80066a8:	1d1a      	adds	r2, r3, #4
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	9203      	str	r2, [sp, #12]
 80066ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80066b2:	3402      	adds	r4, #2
 80066b4:	9305      	str	r3, [sp, #20]
 80066b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800678c <_vfiprintf_r+0x22c>
 80066ba:	7821      	ldrb	r1, [r4, #0]
 80066bc:	2203      	movs	r2, #3
 80066be:	4650      	mov	r0, sl
 80066c0:	f7f9 fd8e 	bl	80001e0 <memchr>
 80066c4:	b138      	cbz	r0, 80066d6 <_vfiprintf_r+0x176>
 80066c6:	9b04      	ldr	r3, [sp, #16]
 80066c8:	eba0 000a 	sub.w	r0, r0, sl
 80066cc:	2240      	movs	r2, #64	@ 0x40
 80066ce:	4082      	lsls	r2, r0
 80066d0:	4313      	orrs	r3, r2
 80066d2:	3401      	adds	r4, #1
 80066d4:	9304      	str	r3, [sp, #16]
 80066d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066da:	4829      	ldr	r0, [pc, #164]	@ (8006780 <_vfiprintf_r+0x220>)
 80066dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80066e0:	2206      	movs	r2, #6
 80066e2:	f7f9 fd7d 	bl	80001e0 <memchr>
 80066e6:	2800      	cmp	r0, #0
 80066e8:	d03f      	beq.n	800676a <_vfiprintf_r+0x20a>
 80066ea:	4b26      	ldr	r3, [pc, #152]	@ (8006784 <_vfiprintf_r+0x224>)
 80066ec:	bb1b      	cbnz	r3, 8006736 <_vfiprintf_r+0x1d6>
 80066ee:	9b03      	ldr	r3, [sp, #12]
 80066f0:	3307      	adds	r3, #7
 80066f2:	f023 0307 	bic.w	r3, r3, #7
 80066f6:	3308      	adds	r3, #8
 80066f8:	9303      	str	r3, [sp, #12]
 80066fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066fc:	443b      	add	r3, r7
 80066fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8006700:	e76a      	b.n	80065d8 <_vfiprintf_r+0x78>
 8006702:	fb0c 3202 	mla	r2, ip, r2, r3
 8006706:	460c      	mov	r4, r1
 8006708:	2001      	movs	r0, #1
 800670a:	e7a8      	b.n	800665e <_vfiprintf_r+0xfe>
 800670c:	2300      	movs	r3, #0
 800670e:	3401      	adds	r4, #1
 8006710:	9305      	str	r3, [sp, #20]
 8006712:	4619      	mov	r1, r3
 8006714:	f04f 0c0a 	mov.w	ip, #10
 8006718:	4620      	mov	r0, r4
 800671a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800671e:	3a30      	subs	r2, #48	@ 0x30
 8006720:	2a09      	cmp	r2, #9
 8006722:	d903      	bls.n	800672c <_vfiprintf_r+0x1cc>
 8006724:	2b00      	cmp	r3, #0
 8006726:	d0c6      	beq.n	80066b6 <_vfiprintf_r+0x156>
 8006728:	9105      	str	r1, [sp, #20]
 800672a:	e7c4      	b.n	80066b6 <_vfiprintf_r+0x156>
 800672c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006730:	4604      	mov	r4, r0
 8006732:	2301      	movs	r3, #1
 8006734:	e7f0      	b.n	8006718 <_vfiprintf_r+0x1b8>
 8006736:	ab03      	add	r3, sp, #12
 8006738:	9300      	str	r3, [sp, #0]
 800673a:	462a      	mov	r2, r5
 800673c:	4b12      	ldr	r3, [pc, #72]	@ (8006788 <_vfiprintf_r+0x228>)
 800673e:	a904      	add	r1, sp, #16
 8006740:	4630      	mov	r0, r6
 8006742:	f7fd fbd5 	bl	8003ef0 <_printf_float>
 8006746:	4607      	mov	r7, r0
 8006748:	1c78      	adds	r0, r7, #1
 800674a:	d1d6      	bne.n	80066fa <_vfiprintf_r+0x19a>
 800674c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800674e:	07d9      	lsls	r1, r3, #31
 8006750:	d405      	bmi.n	800675e <_vfiprintf_r+0x1fe>
 8006752:	89ab      	ldrh	r3, [r5, #12]
 8006754:	059a      	lsls	r2, r3, #22
 8006756:	d402      	bmi.n	800675e <_vfiprintf_r+0x1fe>
 8006758:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800675a:	f7fe f925 	bl	80049a8 <__retarget_lock_release_recursive>
 800675e:	89ab      	ldrh	r3, [r5, #12]
 8006760:	065b      	lsls	r3, r3, #25
 8006762:	f53f af1f 	bmi.w	80065a4 <_vfiprintf_r+0x44>
 8006766:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006768:	e71e      	b.n	80065a8 <_vfiprintf_r+0x48>
 800676a:	ab03      	add	r3, sp, #12
 800676c:	9300      	str	r3, [sp, #0]
 800676e:	462a      	mov	r2, r5
 8006770:	4b05      	ldr	r3, [pc, #20]	@ (8006788 <_vfiprintf_r+0x228>)
 8006772:	a904      	add	r1, sp, #16
 8006774:	4630      	mov	r0, r6
 8006776:	f7fd fe53 	bl	8004420 <_printf_i>
 800677a:	e7e4      	b.n	8006746 <_vfiprintf_r+0x1e6>
 800677c:	08006bd6 	.word	0x08006bd6
 8006780:	08006be0 	.word	0x08006be0
 8006784:	08003ef1 	.word	0x08003ef1
 8006788:	0800653d 	.word	0x0800653d
 800678c:	08006bdc 	.word	0x08006bdc

08006790 <__swbuf_r>:
 8006790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006792:	460e      	mov	r6, r1
 8006794:	4614      	mov	r4, r2
 8006796:	4605      	mov	r5, r0
 8006798:	b118      	cbz	r0, 80067a2 <__swbuf_r+0x12>
 800679a:	6a03      	ldr	r3, [r0, #32]
 800679c:	b90b      	cbnz	r3, 80067a2 <__swbuf_r+0x12>
 800679e:	f7fd ffe9 	bl	8004774 <__sinit>
 80067a2:	69a3      	ldr	r3, [r4, #24]
 80067a4:	60a3      	str	r3, [r4, #8]
 80067a6:	89a3      	ldrh	r3, [r4, #12]
 80067a8:	071a      	lsls	r2, r3, #28
 80067aa:	d501      	bpl.n	80067b0 <__swbuf_r+0x20>
 80067ac:	6923      	ldr	r3, [r4, #16]
 80067ae:	b943      	cbnz	r3, 80067c2 <__swbuf_r+0x32>
 80067b0:	4621      	mov	r1, r4
 80067b2:	4628      	mov	r0, r5
 80067b4:	f000 f82a 	bl	800680c <__swsetup_r>
 80067b8:	b118      	cbz	r0, 80067c2 <__swbuf_r+0x32>
 80067ba:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80067be:	4638      	mov	r0, r7
 80067c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067c2:	6823      	ldr	r3, [r4, #0]
 80067c4:	6922      	ldr	r2, [r4, #16]
 80067c6:	1a98      	subs	r0, r3, r2
 80067c8:	6963      	ldr	r3, [r4, #20]
 80067ca:	b2f6      	uxtb	r6, r6
 80067cc:	4283      	cmp	r3, r0
 80067ce:	4637      	mov	r7, r6
 80067d0:	dc05      	bgt.n	80067de <__swbuf_r+0x4e>
 80067d2:	4621      	mov	r1, r4
 80067d4:	4628      	mov	r0, r5
 80067d6:	f7ff fd99 	bl	800630c <_fflush_r>
 80067da:	2800      	cmp	r0, #0
 80067dc:	d1ed      	bne.n	80067ba <__swbuf_r+0x2a>
 80067de:	68a3      	ldr	r3, [r4, #8]
 80067e0:	3b01      	subs	r3, #1
 80067e2:	60a3      	str	r3, [r4, #8]
 80067e4:	6823      	ldr	r3, [r4, #0]
 80067e6:	1c5a      	adds	r2, r3, #1
 80067e8:	6022      	str	r2, [r4, #0]
 80067ea:	701e      	strb	r6, [r3, #0]
 80067ec:	6962      	ldr	r2, [r4, #20]
 80067ee:	1c43      	adds	r3, r0, #1
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d004      	beq.n	80067fe <__swbuf_r+0x6e>
 80067f4:	89a3      	ldrh	r3, [r4, #12]
 80067f6:	07db      	lsls	r3, r3, #31
 80067f8:	d5e1      	bpl.n	80067be <__swbuf_r+0x2e>
 80067fa:	2e0a      	cmp	r6, #10
 80067fc:	d1df      	bne.n	80067be <__swbuf_r+0x2e>
 80067fe:	4621      	mov	r1, r4
 8006800:	4628      	mov	r0, r5
 8006802:	f7ff fd83 	bl	800630c <_fflush_r>
 8006806:	2800      	cmp	r0, #0
 8006808:	d0d9      	beq.n	80067be <__swbuf_r+0x2e>
 800680a:	e7d6      	b.n	80067ba <__swbuf_r+0x2a>

0800680c <__swsetup_r>:
 800680c:	b538      	push	{r3, r4, r5, lr}
 800680e:	4b29      	ldr	r3, [pc, #164]	@ (80068b4 <__swsetup_r+0xa8>)
 8006810:	4605      	mov	r5, r0
 8006812:	6818      	ldr	r0, [r3, #0]
 8006814:	460c      	mov	r4, r1
 8006816:	b118      	cbz	r0, 8006820 <__swsetup_r+0x14>
 8006818:	6a03      	ldr	r3, [r0, #32]
 800681a:	b90b      	cbnz	r3, 8006820 <__swsetup_r+0x14>
 800681c:	f7fd ffaa 	bl	8004774 <__sinit>
 8006820:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006824:	0719      	lsls	r1, r3, #28
 8006826:	d422      	bmi.n	800686e <__swsetup_r+0x62>
 8006828:	06da      	lsls	r2, r3, #27
 800682a:	d407      	bmi.n	800683c <__swsetup_r+0x30>
 800682c:	2209      	movs	r2, #9
 800682e:	602a      	str	r2, [r5, #0]
 8006830:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006834:	81a3      	strh	r3, [r4, #12]
 8006836:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800683a:	e033      	b.n	80068a4 <__swsetup_r+0x98>
 800683c:	0758      	lsls	r0, r3, #29
 800683e:	d512      	bpl.n	8006866 <__swsetup_r+0x5a>
 8006840:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006842:	b141      	cbz	r1, 8006856 <__swsetup_r+0x4a>
 8006844:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006848:	4299      	cmp	r1, r3
 800684a:	d002      	beq.n	8006852 <__swsetup_r+0x46>
 800684c:	4628      	mov	r0, r5
 800684e:	f7fe ff07 	bl	8005660 <_free_r>
 8006852:	2300      	movs	r3, #0
 8006854:	6363      	str	r3, [r4, #52]	@ 0x34
 8006856:	89a3      	ldrh	r3, [r4, #12]
 8006858:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800685c:	81a3      	strh	r3, [r4, #12]
 800685e:	2300      	movs	r3, #0
 8006860:	6063      	str	r3, [r4, #4]
 8006862:	6923      	ldr	r3, [r4, #16]
 8006864:	6023      	str	r3, [r4, #0]
 8006866:	89a3      	ldrh	r3, [r4, #12]
 8006868:	f043 0308 	orr.w	r3, r3, #8
 800686c:	81a3      	strh	r3, [r4, #12]
 800686e:	6923      	ldr	r3, [r4, #16]
 8006870:	b94b      	cbnz	r3, 8006886 <__swsetup_r+0x7a>
 8006872:	89a3      	ldrh	r3, [r4, #12]
 8006874:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006878:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800687c:	d003      	beq.n	8006886 <__swsetup_r+0x7a>
 800687e:	4621      	mov	r1, r4
 8006880:	4628      	mov	r0, r5
 8006882:	f000 f883 	bl	800698c <__smakebuf_r>
 8006886:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800688a:	f013 0201 	ands.w	r2, r3, #1
 800688e:	d00a      	beq.n	80068a6 <__swsetup_r+0x9a>
 8006890:	2200      	movs	r2, #0
 8006892:	60a2      	str	r2, [r4, #8]
 8006894:	6962      	ldr	r2, [r4, #20]
 8006896:	4252      	negs	r2, r2
 8006898:	61a2      	str	r2, [r4, #24]
 800689a:	6922      	ldr	r2, [r4, #16]
 800689c:	b942      	cbnz	r2, 80068b0 <__swsetup_r+0xa4>
 800689e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80068a2:	d1c5      	bne.n	8006830 <__swsetup_r+0x24>
 80068a4:	bd38      	pop	{r3, r4, r5, pc}
 80068a6:	0799      	lsls	r1, r3, #30
 80068a8:	bf58      	it	pl
 80068aa:	6962      	ldrpl	r2, [r4, #20]
 80068ac:	60a2      	str	r2, [r4, #8]
 80068ae:	e7f4      	b.n	800689a <__swsetup_r+0x8e>
 80068b0:	2000      	movs	r0, #0
 80068b2:	e7f7      	b.n	80068a4 <__swsetup_r+0x98>
 80068b4:	20000018 	.word	0x20000018

080068b8 <_raise_r>:
 80068b8:	291f      	cmp	r1, #31
 80068ba:	b538      	push	{r3, r4, r5, lr}
 80068bc:	4605      	mov	r5, r0
 80068be:	460c      	mov	r4, r1
 80068c0:	d904      	bls.n	80068cc <_raise_r+0x14>
 80068c2:	2316      	movs	r3, #22
 80068c4:	6003      	str	r3, [r0, #0]
 80068c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80068ca:	bd38      	pop	{r3, r4, r5, pc}
 80068cc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80068ce:	b112      	cbz	r2, 80068d6 <_raise_r+0x1e>
 80068d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80068d4:	b94b      	cbnz	r3, 80068ea <_raise_r+0x32>
 80068d6:	4628      	mov	r0, r5
 80068d8:	f000 f830 	bl	800693c <_getpid_r>
 80068dc:	4622      	mov	r2, r4
 80068de:	4601      	mov	r1, r0
 80068e0:	4628      	mov	r0, r5
 80068e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068e6:	f000 b817 	b.w	8006918 <_kill_r>
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d00a      	beq.n	8006904 <_raise_r+0x4c>
 80068ee:	1c59      	adds	r1, r3, #1
 80068f0:	d103      	bne.n	80068fa <_raise_r+0x42>
 80068f2:	2316      	movs	r3, #22
 80068f4:	6003      	str	r3, [r0, #0]
 80068f6:	2001      	movs	r0, #1
 80068f8:	e7e7      	b.n	80068ca <_raise_r+0x12>
 80068fa:	2100      	movs	r1, #0
 80068fc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006900:	4620      	mov	r0, r4
 8006902:	4798      	blx	r3
 8006904:	2000      	movs	r0, #0
 8006906:	e7e0      	b.n	80068ca <_raise_r+0x12>

08006908 <raise>:
 8006908:	4b02      	ldr	r3, [pc, #8]	@ (8006914 <raise+0xc>)
 800690a:	4601      	mov	r1, r0
 800690c:	6818      	ldr	r0, [r3, #0]
 800690e:	f7ff bfd3 	b.w	80068b8 <_raise_r>
 8006912:	bf00      	nop
 8006914:	20000018 	.word	0x20000018

08006918 <_kill_r>:
 8006918:	b538      	push	{r3, r4, r5, lr}
 800691a:	4d07      	ldr	r5, [pc, #28]	@ (8006938 <_kill_r+0x20>)
 800691c:	2300      	movs	r3, #0
 800691e:	4604      	mov	r4, r0
 8006920:	4608      	mov	r0, r1
 8006922:	4611      	mov	r1, r2
 8006924:	602b      	str	r3, [r5, #0]
 8006926:	f7fa fc9a 	bl	800125e <_kill>
 800692a:	1c43      	adds	r3, r0, #1
 800692c:	d102      	bne.n	8006934 <_kill_r+0x1c>
 800692e:	682b      	ldr	r3, [r5, #0]
 8006930:	b103      	cbz	r3, 8006934 <_kill_r+0x1c>
 8006932:	6023      	str	r3, [r4, #0]
 8006934:	bd38      	pop	{r3, r4, r5, pc}
 8006936:	bf00      	nop
 8006938:	200003f4 	.word	0x200003f4

0800693c <_getpid_r>:
 800693c:	f7fa bc87 	b.w	800124e <_getpid>

08006940 <__swhatbuf_r>:
 8006940:	b570      	push	{r4, r5, r6, lr}
 8006942:	460c      	mov	r4, r1
 8006944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006948:	2900      	cmp	r1, #0
 800694a:	b096      	sub	sp, #88	@ 0x58
 800694c:	4615      	mov	r5, r2
 800694e:	461e      	mov	r6, r3
 8006950:	da0d      	bge.n	800696e <__swhatbuf_r+0x2e>
 8006952:	89a3      	ldrh	r3, [r4, #12]
 8006954:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006958:	f04f 0100 	mov.w	r1, #0
 800695c:	bf14      	ite	ne
 800695e:	2340      	movne	r3, #64	@ 0x40
 8006960:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006964:	2000      	movs	r0, #0
 8006966:	6031      	str	r1, [r6, #0]
 8006968:	602b      	str	r3, [r5, #0]
 800696a:	b016      	add	sp, #88	@ 0x58
 800696c:	bd70      	pop	{r4, r5, r6, pc}
 800696e:	466a      	mov	r2, sp
 8006970:	f000 f848 	bl	8006a04 <_fstat_r>
 8006974:	2800      	cmp	r0, #0
 8006976:	dbec      	blt.n	8006952 <__swhatbuf_r+0x12>
 8006978:	9901      	ldr	r1, [sp, #4]
 800697a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800697e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006982:	4259      	negs	r1, r3
 8006984:	4159      	adcs	r1, r3
 8006986:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800698a:	e7eb      	b.n	8006964 <__swhatbuf_r+0x24>

0800698c <__smakebuf_r>:
 800698c:	898b      	ldrh	r3, [r1, #12]
 800698e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006990:	079d      	lsls	r5, r3, #30
 8006992:	4606      	mov	r6, r0
 8006994:	460c      	mov	r4, r1
 8006996:	d507      	bpl.n	80069a8 <__smakebuf_r+0x1c>
 8006998:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800699c:	6023      	str	r3, [r4, #0]
 800699e:	6123      	str	r3, [r4, #16]
 80069a0:	2301      	movs	r3, #1
 80069a2:	6163      	str	r3, [r4, #20]
 80069a4:	b003      	add	sp, #12
 80069a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069a8:	ab01      	add	r3, sp, #4
 80069aa:	466a      	mov	r2, sp
 80069ac:	f7ff ffc8 	bl	8006940 <__swhatbuf_r>
 80069b0:	9f00      	ldr	r7, [sp, #0]
 80069b2:	4605      	mov	r5, r0
 80069b4:	4639      	mov	r1, r7
 80069b6:	4630      	mov	r0, r6
 80069b8:	f7fe fec6 	bl	8005748 <_malloc_r>
 80069bc:	b948      	cbnz	r0, 80069d2 <__smakebuf_r+0x46>
 80069be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069c2:	059a      	lsls	r2, r3, #22
 80069c4:	d4ee      	bmi.n	80069a4 <__smakebuf_r+0x18>
 80069c6:	f023 0303 	bic.w	r3, r3, #3
 80069ca:	f043 0302 	orr.w	r3, r3, #2
 80069ce:	81a3      	strh	r3, [r4, #12]
 80069d0:	e7e2      	b.n	8006998 <__smakebuf_r+0xc>
 80069d2:	89a3      	ldrh	r3, [r4, #12]
 80069d4:	6020      	str	r0, [r4, #0]
 80069d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069da:	81a3      	strh	r3, [r4, #12]
 80069dc:	9b01      	ldr	r3, [sp, #4]
 80069de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80069e2:	b15b      	cbz	r3, 80069fc <__smakebuf_r+0x70>
 80069e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069e8:	4630      	mov	r0, r6
 80069ea:	f000 f81d 	bl	8006a28 <_isatty_r>
 80069ee:	b128      	cbz	r0, 80069fc <__smakebuf_r+0x70>
 80069f0:	89a3      	ldrh	r3, [r4, #12]
 80069f2:	f023 0303 	bic.w	r3, r3, #3
 80069f6:	f043 0301 	orr.w	r3, r3, #1
 80069fa:	81a3      	strh	r3, [r4, #12]
 80069fc:	89a3      	ldrh	r3, [r4, #12]
 80069fe:	431d      	orrs	r5, r3
 8006a00:	81a5      	strh	r5, [r4, #12]
 8006a02:	e7cf      	b.n	80069a4 <__smakebuf_r+0x18>

08006a04 <_fstat_r>:
 8006a04:	b538      	push	{r3, r4, r5, lr}
 8006a06:	4d07      	ldr	r5, [pc, #28]	@ (8006a24 <_fstat_r+0x20>)
 8006a08:	2300      	movs	r3, #0
 8006a0a:	4604      	mov	r4, r0
 8006a0c:	4608      	mov	r0, r1
 8006a0e:	4611      	mov	r1, r2
 8006a10:	602b      	str	r3, [r5, #0]
 8006a12:	f7fa fc84 	bl	800131e <_fstat>
 8006a16:	1c43      	adds	r3, r0, #1
 8006a18:	d102      	bne.n	8006a20 <_fstat_r+0x1c>
 8006a1a:	682b      	ldr	r3, [r5, #0]
 8006a1c:	b103      	cbz	r3, 8006a20 <_fstat_r+0x1c>
 8006a1e:	6023      	str	r3, [r4, #0]
 8006a20:	bd38      	pop	{r3, r4, r5, pc}
 8006a22:	bf00      	nop
 8006a24:	200003f4 	.word	0x200003f4

08006a28 <_isatty_r>:
 8006a28:	b538      	push	{r3, r4, r5, lr}
 8006a2a:	4d06      	ldr	r5, [pc, #24]	@ (8006a44 <_isatty_r+0x1c>)
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	4604      	mov	r4, r0
 8006a30:	4608      	mov	r0, r1
 8006a32:	602b      	str	r3, [r5, #0]
 8006a34:	f7fa fc83 	bl	800133e <_isatty>
 8006a38:	1c43      	adds	r3, r0, #1
 8006a3a:	d102      	bne.n	8006a42 <_isatty_r+0x1a>
 8006a3c:	682b      	ldr	r3, [r5, #0]
 8006a3e:	b103      	cbz	r3, 8006a42 <_isatty_r+0x1a>
 8006a40:	6023      	str	r3, [r4, #0]
 8006a42:	bd38      	pop	{r3, r4, r5, pc}
 8006a44:	200003f4 	.word	0x200003f4

08006a48 <_init>:
 8006a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a4a:	bf00      	nop
 8006a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a4e:	bc08      	pop	{r3}
 8006a50:	469e      	mov	lr, r3
 8006a52:	4770      	bx	lr

08006a54 <_fini>:
 8006a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a56:	bf00      	nop
 8006a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a5a:	bc08      	pop	{r3}
 8006a5c:	469e      	mov	lr, r3
 8006a5e:	4770      	bx	lr
