Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4c3086506e88427ca6f65a71a9035e44 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_LFSR_Random_Bit_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_LFSR_Random_Bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port random_bit on this module [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.srcs/sim_1/new/tb_LFSR_Random_Bit.v:13]
ERROR: [VRFC 10-2063] Module <BUFG> not found while processing module instance <CLOCK_IBUF_BUFG_inst> [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.sim/sim_1/synth/timing/xsim/tb_LFSR_Random_Bit_time_synth.v:37]
ERROR: [VRFC 10-2063] Module <IBUF> not found while processing module instance <CLOCK_IBUF_inst> [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.sim/sim_1/synth/timing/xsim/tb_LFSR_Random_Bit_time_synth.v:40]
ERROR: [VRFC 10-2063] Module <LUT4> not found while processing module instance <lfsr[0]_i_1> [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.sim/sim_1/synth/timing/xsim/tb_LFSR_Random_Bit_time_synth.v:43]
ERROR: [VRFC 10-2063] Module <FDPE> not found while processing module instance <lfsr_reg[0]> [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.sim/sim_1/synth/timing/xsim/tb_LFSR_Random_Bit_time_synth.v:51]
ERROR: [VRFC 10-2063] Module <FDCE> not found while processing module instance <lfsr_reg[1]> [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.sim/sim_1/synth/timing/xsim/tb_LFSR_Random_Bit_time_synth.v:59]
ERROR: [VRFC 10-2063] Module <OBUF> not found while processing module instance <random_OBUF[0]_inst> [C:/Users/gskan/Downloads/MODS2.xpr/MODS/MODS.sim/sim_1/synth/timing/xsim/tb_LFSR_Random_Bit_time_synth.v:115]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
