$date
	Wed Sep 03 00:22:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MUX4to1_tb $end
$var wire 1 ! f $end
$var reg 2 " s [1:0] $end
$var reg 4 # w [0:3] $end
$scope module MUX4to1_ins $end
$var wire 2 $ s [1:0] $end
$var wire 4 % w [0:3] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010 %
b0 $
b1010 #
b0 "
1!
$end
#10
0!
b1 "
b1 $
#20
1!
b10 "
b10 $
#30
0!
b11 "
b11 $
#40
b0 "
b0 $
b101 #
b101 %
#50
1!
b1 "
b1 $
#60
0!
b10 "
b10 $
#70
1!
b11 "
b11 $
#80
