Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Jul 31 10:59:03 2020
| Host         : black-computer running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file test_fun_gen_timing_summary_routed.rpt -pb test_fun_gen_timing_summary_routed.pb -rpx test_fun_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : test_fun_gen
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.668        0.000                      0                  506        0.122        0.000                      0                  506        3.000        0.000                       0                   422  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  CLKFBIN    {0.000 5.000}      10.000          100.000         
  mmcm_clk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                       8.751        0.000                       0                     2  
  mmcm_clk          2.668        0.000                      0                  506        0.122        0.000                      0                  506        4.020        0.000                       0                   419  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk
  To Clock:  mmcm_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 3.530ns (48.888%)  route 3.691ns (51.112%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.741ns = ( 15.741 - 10.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.614     6.151    fun0/filter/gen_middle[11].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X61Y81         FDRE                                         r  fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     6.607 r  fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=22, routed)          1.749     8.356    fun0/filter/gen_middle[12].middle_reg/mult1/reg_out_reg[3]
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.993 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.993    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.232 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry__0/O[2]
                         net (fo=3, routed)           1.119    10.351    fun0/filter/gen_middle[11].middle_reg/reg0/mult_out__28_carry__0[0]
    SLICE_X56Y79         LUT4 (Prop_lut4_I0_O)        0.301    10.652 r  fun0/filter/gen_middle[11].middle_reg/reg0/mult_out__28_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    10.652    fun0/filter/gen_middle[12].middle_reg/mult1/reg_out_reg[11]_1[0]
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.165 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.165    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry__0_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.488 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry__1/O[1]
                         net (fo=2, routed)           0.823    12.311    fun0/filter/gen_middle[12].middle_reg/mult1/O[0]
    SLICE_X57Y82         LUT2 (Prop_lut2_I0_O)        0.306    12.617 r  fun0/filter/gen_middle[12].middle_reg/mult1/sum_out_sig_carry__2_i_5/O
                         net (fo=1, routed)           0.000    12.617    fun0/filter/gen_middle[12].middle_reg/mult1_n_37
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.149 r  fun0/filter/gen_middle[12].middle_reg/sum_out_sig_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.149    fun0/filter/gen_middle[12].middle_reg/sum_out_sig_carry__2_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.372 r  fun0/filter/gen_middle[12].middle_reg/sum_out_sig_carry__3/O[0]
                         net (fo=1, routed)           0.000    13.372    fun0/filter/gen_middle[12].middle_reg/reg2/D[16]
    SLICE_X57Y83         FDRE                                         r  fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.436    15.741    fun0/filter/gen_middle[12].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X57Y83         FDRE                                         r  fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[16]/C
                         clock pessimism              0.310    16.051    
                         clock uncertainty           -0.074    15.977    
    SLICE_X57Y83         FDRE (Setup_fdre_C_D)        0.062    16.039    fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[16]
  -------------------------------------------------------------------
                         required time                         16.039    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 3.381ns (47.811%)  route 3.691ns (52.189%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.740ns = ( 15.740 - 10.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.614     6.151    fun0/filter/gen_middle[11].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X61Y81         FDRE                                         r  fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     6.607 r  fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=22, routed)          1.749     8.356    fun0/filter/gen_middle[12].middle_reg/mult1/reg_out_reg[3]
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.993 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.993    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.232 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry__0/O[2]
                         net (fo=3, routed)           1.119    10.351    fun0/filter/gen_middle[11].middle_reg/reg0/mult_out__28_carry__0[0]
    SLICE_X56Y79         LUT4 (Prop_lut4_I0_O)        0.301    10.652 r  fun0/filter/gen_middle[11].middle_reg/reg0/mult_out__28_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    10.652    fun0/filter/gen_middle[12].middle_reg/mult1/reg_out_reg[11]_1[0]
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.165 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.165    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry__0_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.488 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry__1/O[1]
                         net (fo=2, routed)           0.823    12.311    fun0/filter/gen_middle[12].middle_reg/mult1/O[0]
    SLICE_X57Y82         LUT2 (Prop_lut2_I0_O)        0.306    12.617 r  fun0/filter/gen_middle[12].middle_reg/mult1/sum_out_sig_carry__2_i_5/O
                         net (fo=1, routed)           0.000    12.617    fun0/filter/gen_middle[12].middle_reg/mult1_n_37
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.223 r  fun0/filter/gen_middle[12].middle_reg/sum_out_sig_carry__2/O[3]
                         net (fo=1, routed)           0.000    13.223    fun0/filter/gen_middle[12].middle_reg/reg2/D[15]
    SLICE_X57Y82         FDRE                                         r  fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.435    15.740    fun0/filter/gen_middle[12].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X57Y82         FDRE                                         r  fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[15]/C
                         clock pessimism              0.310    16.050    
                         clock uncertainty           -0.074    15.976    
    SLICE_X57Y82         FDRE (Setup_fdre_C_D)        0.062    16.038    fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[15]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                         -13.223    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        7.037ns  (logic 3.635ns (51.658%)  route 3.402ns (48.342%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.740ns = ( 15.740 - 10.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.614     6.151    fun0/filter/gen_middle[11].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X61Y81         FDRE                                         r  fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     6.607 r  fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=22, routed)          1.749     8.356    fun0/filter/gen_middle[12].middle_reg/mult1/reg_out_reg[3]
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.993 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.993    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.212 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry__0/O[0]
                         net (fo=3, routed)           0.830    10.042    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry__0_n_7
    SLICE_X56Y78         LUT4 (Prop_lut4_I3_O)        0.295    10.337 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry_i_6__0/O
                         net (fo=1, routed)           0.000    10.337    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry_i_6__0_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.870 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry/CO[3]
                         net (fo=1, routed)           0.000    10.870    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.193 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry__0/O[1]
                         net (fo=2, routed)           0.823    12.016    fun0/filter/gen_middle[12].middle_reg/mult1/reg_out_reg[6]_4[0]
    SLICE_X57Y81         LUT2 (Prop_lut2_I0_O)        0.306    12.322 r  fun0/filter/gen_middle[12].middle_reg/mult1/sum_out_sig_carry__1_i_4__5/O
                         net (fo=1, routed)           0.000    12.322    fun0/filter/gen_middle[12].middle_reg/mult1_n_34
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.854 r  fun0/filter/gen_middle[12].middle_reg/sum_out_sig_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.854    fun0/filter/gen_middle[12].middle_reg/sum_out_sig_carry__1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.188 r  fun0/filter/gen_middle[12].middle_reg/sum_out_sig_carry__2/O[1]
                         net (fo=1, routed)           0.000    13.188    fun0/filter/gen_middle[12].middle_reg/reg2/D[13]
    SLICE_X57Y82         FDRE                                         r  fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.435    15.740    fun0/filter/gen_middle[12].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X57Y82         FDRE                                         r  fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[13]/C
                         clock pessimism              0.310    16.050    
                         clock uncertainty           -0.074    15.976    
    SLICE_X57Y82         FDRE (Setup_fdre_C_D)        0.062    16.038    fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[13]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                         -13.188    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 3.322ns (47.372%)  route 3.691ns (52.628%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.740ns = ( 15.740 - 10.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.614     6.151    fun0/filter/gen_middle[11].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X61Y81         FDRE                                         r  fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     6.607 r  fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=22, routed)          1.749     8.356    fun0/filter/gen_middle[12].middle_reg/mult1/reg_out_reg[3]
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.993 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.993    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.232 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry__0/O[2]
                         net (fo=3, routed)           1.119    10.351    fun0/filter/gen_middle[11].middle_reg/reg0/mult_out__28_carry__0[0]
    SLICE_X56Y79         LUT4 (Prop_lut4_I0_O)        0.301    10.652 r  fun0/filter/gen_middle[11].middle_reg/reg0/mult_out__28_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    10.652    fun0/filter/gen_middle[12].middle_reg/mult1/reg_out_reg[11]_1[0]
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.165 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.165    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry__0_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.488 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry__1/O[1]
                         net (fo=2, routed)           0.823    12.311    fun0/filter/gen_middle[12].middle_reg/mult1/O[0]
    SLICE_X57Y82         LUT2 (Prop_lut2_I0_O)        0.306    12.617 r  fun0/filter/gen_middle[12].middle_reg/mult1/sum_out_sig_carry__2_i_5/O
                         net (fo=1, routed)           0.000    12.617    fun0/filter/gen_middle[12].middle_reg/mult1_n_37
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.164 r  fun0/filter/gen_middle[12].middle_reg/sum_out_sig_carry__2/O[2]
                         net (fo=1, routed)           0.000    13.164    fun0/filter/gen_middle[12].middle_reg/reg2/D[14]
    SLICE_X57Y82         FDRE                                         r  fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.435    15.740    fun0/filter/gen_middle[12].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X57Y82         FDRE                                         r  fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[14]/C
                         clock pessimism              0.310    16.050    
                         clock uncertainty           -0.074    15.976    
    SLICE_X57Y82         FDRE (Setup_fdre_C_D)        0.062    16.038    fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[14]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                         -13.164    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 3.524ns (50.883%)  route 3.402ns (49.117%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.740ns = ( 15.740 - 10.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.614     6.151    fun0/filter/gen_middle[11].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X61Y81         FDRE                                         r  fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     6.607 r  fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=22, routed)          1.749     8.356    fun0/filter/gen_middle[12].middle_reg/mult1/reg_out_reg[3]
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.993 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.993    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.212 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry__0/O[0]
                         net (fo=3, routed)           0.830    10.042    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry__0_n_7
    SLICE_X56Y78         LUT4 (Prop_lut4_I3_O)        0.295    10.337 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry_i_6__0/O
                         net (fo=1, routed)           0.000    10.337    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry_i_6__0_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.870 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry/CO[3]
                         net (fo=1, routed)           0.000    10.870    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.193 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry__0/O[1]
                         net (fo=2, routed)           0.823    12.016    fun0/filter/gen_middle[12].middle_reg/mult1/reg_out_reg[6]_4[0]
    SLICE_X57Y81         LUT2 (Prop_lut2_I0_O)        0.306    12.322 r  fun0/filter/gen_middle[12].middle_reg/mult1/sum_out_sig_carry__1_i_4__5/O
                         net (fo=1, routed)           0.000    12.322    fun0/filter/gen_middle[12].middle_reg/mult1_n_34
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.854 r  fun0/filter/gen_middle[12].middle_reg/sum_out_sig_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.854    fun0/filter/gen_middle[12].middle_reg/sum_out_sig_carry__1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.077 r  fun0/filter/gen_middle[12].middle_reg/sum_out_sig_carry__2/O[0]
                         net (fo=1, routed)           0.000    13.077    fun0/filter/gen_middle[12].middle_reg/reg2/D[12]
    SLICE_X57Y82         FDRE                                         r  fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.435    15.740    fun0/filter/gen_middle[12].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X57Y82         FDRE                                         r  fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[12]/C
                         clock pessimism              0.310    16.050    
                         clock uncertainty           -0.074    15.976    
    SLICE_X57Y82         FDRE (Setup_fdre_C_D)        0.062    16.038    fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[12]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                         -13.077    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 fun0/filter/gen_middle[5].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/filter/gen_middle[6].middle_reg/reg2/reg_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 3.676ns (52.522%)  route 3.323ns (47.478%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 15.745 - 10.000 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.552     6.089    fun0/filter/gen_middle[5].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X54Y84         FDRE                                         r  fun0/filter/gen_middle[5].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     6.607 f  fun0/filter/gen_middle[5].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=9, routed)           1.148     7.755    fun0/filter/gen_middle[5].middle_reg/reg0/DI[0]
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.879 r  fun0/filter/gen_middle[5].middle_reg/reg0/mult_out__0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.879    fun0/filter/gen_middle[6].middle_reg/mult1/mult_out__8_carry_0[0]
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.426 r  fun0/filter/gen_middle[6].middle_reg/mult1/mult_out__0_carry/O[2]
                         net (fo=3, routed)           0.817     9.243    fun0/filter/gen_middle[6].middle_reg/mult1/reg_out_reg[6]_0[0]
    SLICE_X53Y88         LUT2 (Prop_lut2_I1_O)        0.302     9.545 r  fun0/filter/gen_middle[6].middle_reg/mult1/mult_out__8_carry_i_2/O
                         net (fo=1, routed)           0.000     9.545    fun0/filter/gen_middle[6].middle_reg/mult1/mult_out__8_carry_i_2_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.095 r  fun0/filter/gen_middle[6].middle_reg/mult1/mult_out__8_carry/CO[3]
                         net (fo=3, routed)           0.670    10.765    fun0/filter/gen_middle[5].middle_reg/reg0/reg_out_reg[13][0]
    SLICE_X50Y89         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    11.395 r  fun0/filter/gen_middle[5].middle_reg/reg0/sum_out_sig_carry__0_i_1__3/O[1]
                         net (fo=2, routed)           0.687    12.083    fun0/filter/gen_middle[5].middle_reg/reg2/O[0]
    SLICE_X52Y88         LUT2 (Prop_lut2_I0_O)        0.306    12.389 r  fun0/filter/gen_middle[5].middle_reg/reg2/sum_out_sig_carry__0_i_2__3/O
                         net (fo=1, routed)           0.000    12.389    fun0/filter/gen_middle[6].middle_reg/reg_out_reg[13]_1[2]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.765 r  fun0/filter/gen_middle[6].middle_reg/sum_out_sig_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.765    fun0/filter/gen_middle[6].middle_reg/sum_out_sig_carry__0_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.088 r  fun0/filter/gen_middle[6].middle_reg/sum_out_sig_carry__1/O[1]
                         net (fo=1, routed)           0.000    13.088    fun0/filter/gen_middle[6].middle_reg/reg2/D[15]
    SLICE_X52Y89         FDRE                                         r  fun0/filter/gen_middle[6].middle_reg/reg2/reg_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.440    15.745    fun0/filter/gen_middle[6].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X52Y89         FDRE                                         r  fun0/filter/gen_middle[6].middle_reg/reg2/reg_out_reg[15]/C
                         clock pessimism              0.310    16.055    
                         clock uncertainty           -0.074    15.981    
    SLICE_X52Y89         FDRE (Setup_fdre_C_D)        0.109    16.090    fun0/filter/gen_middle[6].middle_reg/reg2/reg_out_reg[15]
  -------------------------------------------------------------------
                         required time                         16.090    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 fun0/filter/gen_middle[5].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/filter/gen_middle[6].middle_reg/reg2/reg_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 3.347ns (48.111%)  route 3.610ns (51.889%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 15.745 - 10.000 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.552     6.089    fun0/filter/gen_middle[5].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X54Y84         FDRE                                         r  fun0/filter/gen_middle[5].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     6.607 r  fun0/filter/gen_middle[5].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=9, routed)           1.384     7.991    fun0/filter/gen_middle[6].middle_reg/mult1/DI[0]
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.513 r  fun0/filter/gen_middle[6].middle_reg/mult1/mult_out__0_carry/CO[3]
                         net (fo=3, routed)           1.036     9.549    fun0/filter/gen_middle[5].middle_reg/reg0/sum_out_sig_carry__0_i_1__3_0[0]
    SLICE_X50Y88         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    10.179 r  fun0/filter/gen_middle[5].middle_reg/reg0/sum_out_sig_carry__0_i_6/O[1]
                         net (fo=2, routed)           0.533    10.712    fun0/filter/gen_middle[5].middle_reg/reg0/sum_out_sig_carry__0_i_6_n_6
    SLICE_X50Y89         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.792    11.504 r  fun0/filter/gen_middle[5].middle_reg/reg0/sum_out_sig_carry__0_i_1__3/O[3]
                         net (fo=1, routed)           0.657    12.161    fun0/filter/gen_middle[5].middle_reg/reg2/O[2]
    SLICE_X52Y89         LUT2 (Prop_lut2_I1_O)        0.307    12.468 r  fun0/filter/gen_middle[5].middle_reg/reg2/sum_out_sig_carry__1_i_3__8/O
                         net (fo=1, routed)           0.000    12.468    fun0/filter/gen_middle[6].middle_reg/reg_out_reg[16]_1[1]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.046 r  fun0/filter/gen_middle[6].middle_reg/sum_out_sig_carry__1/O[2]
                         net (fo=1, routed)           0.000    13.046    fun0/filter/gen_middle[6].middle_reg/reg2/D[16]
    SLICE_X52Y89         FDRE                                         r  fun0/filter/gen_middle[6].middle_reg/reg2/reg_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.440    15.745    fun0/filter/gen_middle[6].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X52Y89         FDRE                                         r  fun0/filter/gen_middle[6].middle_reg/reg2/reg_out_reg[16]/C
                         clock pessimism              0.310    16.055    
                         clock uncertainty           -0.074    15.981    
    SLICE_X52Y89         FDRE (Setup_fdre_C_D)        0.109    16.090    fun0/filter/gen_middle[6].middle_reg/reg2/reg_out_reg[16]
  -------------------------------------------------------------------
                         required time                         16.090    
                         arrival time                         -13.046    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 fun0/filter/gen_middle[5].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/filter/gen_middle[6].middle_reg/reg2/reg_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 3.572ns (51.806%)  route 3.323ns (48.194%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 15.745 - 10.000 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.552     6.089    fun0/filter/gen_middle[5].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X54Y84         FDRE                                         r  fun0/filter/gen_middle[5].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     6.607 f  fun0/filter/gen_middle[5].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=9, routed)           1.148     7.755    fun0/filter/gen_middle[5].middle_reg/reg0/DI[0]
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.879 r  fun0/filter/gen_middle[5].middle_reg/reg0/mult_out__0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.879    fun0/filter/gen_middle[6].middle_reg/mult1/mult_out__8_carry_0[0]
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.426 r  fun0/filter/gen_middle[6].middle_reg/mult1/mult_out__0_carry/O[2]
                         net (fo=3, routed)           0.817     9.243    fun0/filter/gen_middle[6].middle_reg/mult1/reg_out_reg[6]_0[0]
    SLICE_X53Y88         LUT2 (Prop_lut2_I1_O)        0.302     9.545 r  fun0/filter/gen_middle[6].middle_reg/mult1/mult_out__8_carry_i_2/O
                         net (fo=1, routed)           0.000     9.545    fun0/filter/gen_middle[6].middle_reg/mult1/mult_out__8_carry_i_2_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.095 r  fun0/filter/gen_middle[6].middle_reg/mult1/mult_out__8_carry/CO[3]
                         net (fo=3, routed)           0.670    10.765    fun0/filter/gen_middle[5].middle_reg/reg0/reg_out_reg[13][0]
    SLICE_X50Y89         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    11.395 r  fun0/filter/gen_middle[5].middle_reg/reg0/sum_out_sig_carry__0_i_1__3/O[1]
                         net (fo=2, routed)           0.687    12.083    fun0/filter/gen_middle[5].middle_reg/reg2/O[0]
    SLICE_X52Y88         LUT2 (Prop_lut2_I0_O)        0.306    12.389 r  fun0/filter/gen_middle[5].middle_reg/reg2/sum_out_sig_carry__0_i_2__3/O
                         net (fo=1, routed)           0.000    12.389    fun0/filter/gen_middle[6].middle_reg/reg_out_reg[13]_1[2]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.765 r  fun0/filter/gen_middle[6].middle_reg/sum_out_sig_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.765    fun0/filter/gen_middle[6].middle_reg/sum_out_sig_carry__0_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.984 r  fun0/filter/gen_middle[6].middle_reg/sum_out_sig_carry__1/O[0]
                         net (fo=1, routed)           0.000    12.984    fun0/filter/gen_middle[6].middle_reg/reg2/D[14]
    SLICE_X52Y89         FDRE                                         r  fun0/filter/gen_middle[6].middle_reg/reg2/reg_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.440    15.745    fun0/filter/gen_middle[6].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X52Y89         FDRE                                         r  fun0/filter/gen_middle[6].middle_reg/reg2/reg_out_reg[14]/C
                         clock pessimism              0.310    16.055    
                         clock uncertainty           -0.074    15.981    
    SLICE_X52Y89         FDRE (Setup_fdre_C_D)        0.109    16.090    fun0/filter/gen_middle[6].middle_reg/reg2/reg_out_reg[14]
  -------------------------------------------------------------------
                         required time                         16.090    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 3.375ns (49.803%)  route 3.402ns (50.197%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 15.738 - 10.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.614     6.151    fun0/filter/gen_middle[11].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X61Y81         FDRE                                         r  fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     6.607 r  fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=22, routed)          1.749     8.356    fun0/filter/gen_middle[12].middle_reg/mult1/reg_out_reg[3]
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.993 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.993    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.212 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry__0/O[0]
                         net (fo=3, routed)           0.830    10.042    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry__0_n_7
    SLICE_X56Y78         LUT4 (Prop_lut4_I3_O)        0.295    10.337 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry_i_6__0/O
                         net (fo=1, routed)           0.000    10.337    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry_i_6__0_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.870 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry/CO[3]
                         net (fo=1, routed)           0.000    10.870    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.193 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry__0/O[1]
                         net (fo=2, routed)           0.823    12.016    fun0/filter/gen_middle[12].middle_reg/mult1/reg_out_reg[6]_4[0]
    SLICE_X57Y81         LUT2 (Prop_lut2_I0_O)        0.306    12.322 r  fun0/filter/gen_middle[12].middle_reg/mult1/sum_out_sig_carry__1_i_4__5/O
                         net (fo=1, routed)           0.000    12.322    fun0/filter/gen_middle[12].middle_reg/mult1_n_34
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.928 r  fun0/filter/gen_middle[12].middle_reg/sum_out_sig_carry__1/O[3]
                         net (fo=1, routed)           0.000    12.928    fun0/filter/gen_middle[12].middle_reg/reg2/D[11]
    SLICE_X57Y81         FDRE                                         r  fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.433    15.738    fun0/filter/gen_middle[12].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X57Y81         FDRE                                         r  fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[11]/C
                         clock pessimism              0.310    16.048    
                         clock uncertainty           -0.074    15.974    
    SLICE_X57Y81         FDRE (Setup_fdre_C_D)        0.062    16.036    fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                         16.036    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.316ns (49.362%)  route 3.402ns (50.638%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 15.738 - 10.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.614     6.151    fun0/filter/gen_middle[11].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X61Y81         FDRE                                         r  fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     6.607 r  fun0/filter/gen_middle[11].middle_reg/reg0/reg_out_reg[6]/Q
                         net (fo=22, routed)          1.749     8.356    fun0/filter/gen_middle[12].middle_reg/mult1/reg_out_reg[3]
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.993 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.993    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.212 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry__0/O[0]
                         net (fo=3, routed)           0.830    10.042    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out_carry__0_n_7
    SLICE_X56Y78         LUT4 (Prop_lut4_I3_O)        0.295    10.337 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry_i_6__0/O
                         net (fo=1, routed)           0.000    10.337    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry_i_6__0_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.870 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry/CO[3]
                         net (fo=1, routed)           0.000    10.870    fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.193 r  fun0/filter/gen_middle[12].middle_reg/mult1/mult_out__28_carry__0/O[1]
                         net (fo=2, routed)           0.823    12.016    fun0/filter/gen_middle[12].middle_reg/mult1/reg_out_reg[6]_4[0]
    SLICE_X57Y81         LUT2 (Prop_lut2_I0_O)        0.306    12.322 r  fun0/filter/gen_middle[12].middle_reg/mult1/sum_out_sig_carry__1_i_4__5/O
                         net (fo=1, routed)           0.000    12.322    fun0/filter/gen_middle[12].middle_reg/mult1_n_34
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.869 r  fun0/filter/gen_middle[12].middle_reg/sum_out_sig_carry__1/O[2]
                         net (fo=1, routed)           0.000    12.869    fun0/filter/gen_middle[12].middle_reg/reg2/D[10]
    SLICE_X57Y81         FDRE                                         r  fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         1.433    15.738    fun0/filter/gen_middle[12].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X57Y81         FDRE                                         r  fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[10]/C
                         clock pessimism              0.310    16.048    
                         clock uncertainty           -0.074    15.974    
    SLICE_X57Y81         FDRE (Setup_fdre_C_D)        0.062    16.036    fun0/filter/gen_middle[12].middle_reg/reg2/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                         16.036    
                         arrival time                         -12.869    
  -------------------------------------------------------------------
                         slack                                  3.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fun0/filter/gen_middle[5].middle_reg/reg2/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/filter/gen_middle[6].middle_reg/reg2/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.560     1.788    fun0/filter/gen_middle[5].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X53Y84         FDRE                                         r  fun0/filter/gen_middle[5].middle_reg/reg2/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  fun0/filter/gen_middle[5].middle_reg/reg2/reg_out_reg[4]/Q
                         net (fo=1, routed)           0.056     1.985    fun0/filter/gen_middle[6].middle_reg/reg2/D[4]
    SLICE_X53Y84         FDRE                                         r  fun0/filter/gen_middle[6].middle_reg/reg2/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.828     2.334    fun0/filter/gen_middle[6].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X53Y84         FDRE                                         r  fun0/filter/gen_middle[6].middle_reg/reg2/reg_out_reg[4]/C
                         clock pessimism             -0.546     1.788    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.075     1.863    fun0/filter/gen_middle[6].middle_reg/reg2/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 test_vals0/reg0/reg_state_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/square_wave/clk_div/count_out_sig_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.582     1.810    test_vals0/reg0/mmcm_clk_BUFG
    SLICE_X61Y72         FDSE                                         r  test_vals0/reg0/reg_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDSE (Prop_fdse_C_Q)         0.141     1.951 r  test_vals0/reg0/reg_state_reg[15]/Q
                         net (fo=2, routed)           0.099     2.050    fun0/square_wave/clk_div/half_period_sig[11]
    SLICE_X60Y72         LUT6 (Prop_lut6_I3_O)        0.045     2.095 r  fun0/square_wave/clk_div/count_out_sig[15]_i_1/O
                         net (fo=1, routed)           0.000     2.095    fun0/square_wave/clk_div/p_1_in[15]
    SLICE_X60Y72         FDRE                                         r  fun0/square_wave/clk_div/count_out_sig_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.849     2.354    fun0/square_wave/clk_div/mmcm_clk_BUFG
    SLICE_X60Y72         FDRE                                         r  fun0/square_wave/clk_div/count_out_sig_reg[15]/C
                         clock pessimism             -0.531     1.823    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.120     1.943    fun0/square_wave/clk_div/count_out_sig_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 fun0/filter/first_reg/reg2/reg_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/filter/gen_middle[0].middle_reg/reg2/reg_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.555     1.783    fun0/filter/first_reg/reg2/mmcm_clk_BUFG
    SLICE_X53Y79         FDRE                                         r  fun0/filter/first_reg/reg2/reg_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  fun0/filter/first_reg/reg2/reg_out_reg[8]/Q
                         net (fo=1, routed)           0.052     1.976    fun0/filter/gen_middle[0].middle_reg/mult1/reg_out_reg[8]_3
    SLICE_X52Y79         LUT2 (Prop_lut2_I1_O)        0.045     2.021 r  fun0/filter/gen_middle[0].middle_reg/mult1/sum_out_sig_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.021    fun0/filter/gen_middle[0].middle_reg/mult1_n_28
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.085 r  fun0/filter/gen_middle[0].middle_reg/sum_out_sig_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.085    fun0/filter/gen_middle[0].middle_reg/reg2/D[8]
    SLICE_X52Y79         FDRE                                         r  fun0/filter/gen_middle[0].middle_reg/reg2/reg_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.823     2.329    fun0/filter/gen_middle[0].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X52Y79         FDRE                                         r  fun0/filter/gen_middle[0].middle_reg/reg2/reg_out_reg[8]/C
                         clock pessimism             -0.533     1.796    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.134     1.930    fun0/filter/gen_middle[0].middle_reg/reg2/reg_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/filter/gen_middle[3].middle_reg/reg2/reg_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.560     1.788    fun0/filter/gen_middle[2].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X51Y84         FDRE                                         r  fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[11]/Q
                         net (fo=1, routed)           0.054     1.983    fun0/filter/gen_middle[3].middle_reg/mult1/Q[9]
    SLICE_X50Y84         LUT2 (Prop_lut2_I1_O)        0.045     2.028 r  fun0/filter/gen_middle[3].middle_reg/mult1/sum_out_sig_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     2.028    fun0/filter/gen_middle[3].middle_reg/mult1_n_26
    SLICE_X50Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.094 r  fun0/filter/gen_middle[3].middle_reg/sum_out_sig_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.094    fun0/filter/gen_middle[3].middle_reg/reg2/D[10]
    SLICE_X50Y84         FDRE                                         r  fun0/filter/gen_middle[3].middle_reg/reg2/reg_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.828     2.334    fun0/filter/gen_middle[3].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X50Y84         FDRE                                         r  fun0/filter/gen_middle[3].middle_reg/reg2/reg_out_reg[11]/C
                         clock pessimism             -0.533     1.801    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.134     1.935    fun0/filter/gen_middle[3].middle_reg/reg2/reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/filter/gen_middle[3].middle_reg/reg2/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.559     1.787    fun0/filter/gen_middle[2].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X51Y83         FDRE                                         r  fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[7]/Q
                         net (fo=1, routed)           0.054     1.982    fun0/filter/gen_middle[3].middle_reg/mult1/Q[5]
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.045     2.027 r  fun0/filter/gen_middle[3].middle_reg/mult1/sum_out_sig_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     2.027    fun0/filter/gen_middle[3].middle_reg/mult1_n_22
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.093 r  fun0/filter/gen_middle[3].middle_reg/sum_out_sig_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.093    fun0/filter/gen_middle[3].middle_reg/reg2/D[6]
    SLICE_X50Y83         FDRE                                         r  fun0/filter/gen_middle[3].middle_reg/reg2/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.827     2.333    fun0/filter/gen_middle[3].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X50Y83         FDRE                                         r  fun0/filter/gen_middle[3].middle_reg/reg2/reg_out_reg[7]/C
                         clock pessimism             -0.533     1.800    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.134     1.934    fun0/filter/gen_middle[3].middle_reg/reg2/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/filter/gen_middle[3].middle_reg/reg2/reg_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.186%)  route 0.066ns (20.814%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.560     1.788    fun0/filter/gen_middle[2].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X51Y85         FDRE                                         r  fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[15]/Q
                         net (fo=2, routed)           0.066     1.995    fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg_n_0_[15]
    SLICE_X50Y85         LUT2 (Prop_lut2_I0_O)        0.045     2.040 r  fun0/filter/gen_middle[2].middle_reg/reg2/sum_out_sig_carry__2_i_3__3/O
                         net (fo=1, routed)           0.000     2.040    fun0/filter/gen_middle[3].middle_reg/S[0]
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.106 r  fun0/filter/gen_middle[3].middle_reg/sum_out_sig_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.106    fun0/filter/gen_middle[3].middle_reg/reg2/D[14]
    SLICE_X50Y85         FDRE                                         r  fun0/filter/gen_middle[3].middle_reg/reg2/reg_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.829     2.335    fun0/filter/gen_middle[3].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X50Y85         FDRE                                         r  fun0/filter/gen_middle[3].middle_reg/reg2/reg_out_reg[15]/C
                         clock pessimism             -0.534     1.801    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.134     1.935    fun0/filter/gen_middle[3].middle_reg/reg2/reg_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 fun0/filter/gen_middle_r_0/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/filter/gen_middle_r_1/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.579     1.807    fun0/filter/mmcm_clk_BUFG
    SLICE_X59Y75         FDRE                                         r  fun0/filter/gen_middle_r_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.141     1.948 r  fun0/filter/gen_middle_r_0/Q
                         net (fo=1, routed)           0.122     2.070    fun0/filter/gen_middle_r_0_n_0
    SLICE_X58Y77         FDRE                                         r  fun0/filter/gen_middle_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.849     2.354    fun0/filter/mmcm_clk_BUFG
    SLICE_X58Y77         FDRE                                         r  fun0/filter/gen_middle_r_1/C
                         clock pessimism             -0.531     1.823    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.070     1.893    fun0/filter/gen_middle_r_1
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fun0/filter/gen_middle[1].middle_reg/reg2/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.554     1.782    fun0/filter/gen_middle[1].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X51Y78         FDRE                                         r  fun0/filter/gen_middle[1].middle_reg/reg2/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.141     1.923 r  fun0/filter/gen_middle[1].middle_reg/reg2/reg_out_reg[3]/Q
                         net (fo=1, routed)           0.112     2.035    fun0/filter/gen_middle[2].middle_reg/reg2/D[2]
    SLICE_X50Y78         FDRE                                         r  fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.822     2.328    fun0/filter/gen_middle[2].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X50Y78         FDRE                                         r  fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[3]/C
                         clock pessimism             -0.533     1.795    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.052     1.847    fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 test_vals0/reg0/reg_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/square_wave/clk_div/count_out_sig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.582     1.810    test_vals0/reg0/mmcm_clk_BUFG
    SLICE_X59Y71         FDRE                                         r  test_vals0/reg0/reg_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.951 r  test_vals0/reg0/reg_state_reg[10]/Q
                         net (fo=2, routed)           0.108     2.059    fun0/square_wave/clk_div/half_period_sig[6]
    SLICE_X58Y71         LUT6 (Prop_lut6_I3_O)        0.045     2.104 r  fun0/square_wave/clk_div/count_out_sig[10]_i_1/O
                         net (fo=1, routed)           0.000     2.104    fun0/square_wave/clk_div/p_1_in[10]
    SLICE_X58Y71         FDRE                                         r  fun0/square_wave/clk_div/count_out_sig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.850     2.355    fun0/square_wave/clk_div/mmcm_clk_BUFG
    SLICE_X58Y71         FDRE                                         r  fun0/square_wave/clk_div/count_out_sig_reg[10]/C
                         clock pessimism             -0.532     1.823    
    SLICE_X58Y71         FDRE (Hold_fdre_C_D)         0.091     1.914    fun0/square_wave/clk_div/count_out_sig_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 test_vals0/reg0/reg_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fun0/square_wave/clk_div/count_out_sig_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.582     1.810    test_vals0/reg0/mmcm_clk_BUFG
    SLICE_X59Y72         FDRE                                         r  test_vals0/reg0/reg_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141     1.951 r  test_vals0/reg0/reg_state_reg[13]/Q
                         net (fo=2, routed)           0.108     2.059    fun0/square_wave/clk_div/half_period_sig[9]
    SLICE_X58Y72         LUT6 (Prop_lut6_I3_O)        0.045     2.104 r  fun0/square_wave/clk_div/count_out_sig[13]_i_1/O
                         net (fo=1, routed)           0.000     2.104    fun0/square_wave/clk_div/p_1_in[13]
    SLICE_X58Y72         FDRE                                         r  fun0/square_wave/clk_div/count_out_sig_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=417, routed)         0.849     2.354    fun0/square_wave/clk_div/mmcm_clk_BUFG
    SLICE_X58Y72         FDRE                                         r  fun0/square_wave/clk_div/count_out_sig_reg[13]/C
                         clock pessimism             -0.531     1.823    
    SLICE_X58Y72         FDRE (Hold_fdre_C_D)         0.091     1.914    fun0/square_wave/clk_div/count_out_sig_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    mmcm_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y79     fun0/filter/first_reg/reg2/reg_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y80     fun0/filter/first_reg/reg2/reg_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y80     fun0/filter/first_reg/reg2/reg_out_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y78     fun0/filter/first_reg/reg2/reg_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y78     fun0/filter/first_reg/reg2/reg_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y78     fun0/filter/first_reg/reg2/reg_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y78     fun0/filter/first_reg/reg2/reg_out_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y79     fun0/filter/first_reg/reg2/reg_out_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y77     fun0/filter/gen_middle[8].middle_reg/reg2/reg_out_reg[0]_srl2___fun0_filter_gen_middle_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y77     fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[0]_srl2___fun0_filter_gen_middle_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y77     fun0/filter/gen_middle[8].middle_reg/reg2/reg_out_reg[0]_srl2___fun0_filter_gen_middle_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y77     fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[0]_srl2___fun0_filter_gen_middle_r_0/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y83     fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y83     fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y83     fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y83     fun0/filter/gen_middle[4].middle_reg/reg2/reg_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y83     fun0/filter/gen_middle[4].middle_reg/reg2/reg_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y83     fun0/filter/gen_middle[4].middle_reg/reg2/reg_out_reg[3]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y77     fun0/filter/gen_middle[8].middle_reg/reg2/reg_out_reg[0]_srl2___fun0_filter_gen_middle_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y77     fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[0]_srl2___fun0_filter_gen_middle_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y77     fun0/filter/gen_middle[8].middle_reg/reg2/reg_out_reg[0]_srl2___fun0_filter_gen_middle_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y77     fun0/filter/gen_middle[2].middle_reg/reg2/reg_out_reg[0]_srl2___fun0_filter_gen_middle_r_0/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y79     fun0/filter/first_reg/reg2/reg_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y80     fun0/filter/first_reg/reg2/reg_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y80     fun0/filter/first_reg/reg2/reg_out_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y78     fun0/filter/first_reg/reg2/reg_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y78     fun0/filter/first_reg/reg2/reg_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y78     fun0/filter/first_reg/reg2/reg_out_reg[2]/C



