
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003550                       # Number of seconds simulated
sim_ticks                                  3550267110                       # Number of ticks simulated
final_tick                               529870901208                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147943                       # Simulator instruction rate (inst/s)
host_op_rate                                   186972                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 260461                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889420                       # Number of bytes of host memory used
host_seconds                                 13630.71                       # Real time elapsed on the host
sim_insts                                  2016569959                       # Number of instructions simulated
sim_ops                                    2548555590                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       105984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       231168                       # Number of bytes read from this memory
system.physmem.bytes_read::total               347008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            9856                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       196480                       # Number of bytes written to this memory
system.physmem.bytes_written::total            196480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          828                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1806                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2711                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1535                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1535                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1333984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29852402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1442145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     65112847                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                97741378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1333984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1442145                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2776129                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          55342315                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               55342315                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          55342315                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1333984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29852402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1442145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     65112847                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              153083693                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8513831                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3137601                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2556788                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       212385                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1275011                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1220333                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          330766                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9386                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3287519                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17126490                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3137601                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1551099                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3795800                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1091788                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        521601                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1610736                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        86253                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8482397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.497141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4686597     55.25%     55.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          396655      4.68%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          390912      4.61%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          485939      5.73%     70.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          147953      1.74%     72.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          191072      2.25%     74.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          160086      1.89%     76.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          147705      1.74%     77.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1875478     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8482397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.368530                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.011608                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3447585                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       494693                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3628735                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        34216                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        877162                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       530615                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20417826                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1923                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        877162                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3603916                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          48304                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       264880                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3504323                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       183806                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19717642                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        113829                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        49488                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27697135                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91861215                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91861215                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17191644                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10505446                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3619                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1908                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           505624                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1825118                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       945909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8590                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       222847                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18535146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3631                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14932010                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        32262                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6177376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18628871                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          147                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8482397                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.760353                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.914873                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3049094     35.95%     35.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1772021     20.89%     56.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1136722     13.40%     70.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       810039      9.55%     79.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       823713      9.71%     89.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       385699      4.55%     94.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       373531      4.40%     98.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60729      0.72%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70849      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8482397                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94983     75.34%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15878     12.59%     87.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15210     12.06%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12475624     83.55%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       186902      1.25%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1706      0.01%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1476047      9.89%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       791731      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14932010                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.753853                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             126071                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008443                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38504750                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24716272                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14514774                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15058081                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        18552                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       703167                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233410                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        877162                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          25430                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4250                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18538779                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        39900                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1825118                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       945909                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1894                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3315                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       128015                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       120372                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248387                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14672695                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1378397                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259315                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2141696                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2094529                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            763299                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.723395                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14531707                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14514774                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9423767                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26589236                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.704846                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354420                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326897                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6211919                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3484                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213917                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7605235                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620844                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.161445                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3021955     39.74%     39.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2065851     27.16%     66.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       841725     11.07%     77.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       457526      6.02%     83.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       398551      5.24%     89.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       160295      2.11%     91.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       179130      2.36%     93.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       107057      1.41%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       373145      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7605235                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326897                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1834444                       # Number of memory references committed
system.switch_cpus0.commit.loads              1121945                       # Number of loads committed
system.switch_cpus0.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788603                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096921                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254808                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       373145                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25770737                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37955650                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1856                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  31434                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.851383                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.851383                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.174559                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.174559                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65863728                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20173317                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18865713                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3478                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8513831                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3029042                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2466903                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       203039                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1226110                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1170597                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          319575                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8944                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3020187                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16722250                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3029042                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1490172                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3680814                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1095125                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        692655                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1478120                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85451                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8281980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.499816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.303364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4601166     55.56%     55.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          321970      3.89%     59.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          262118      3.16%     62.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          630371      7.61%     70.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          169705      2.05%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          226675      2.74%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          156708      1.89%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           92469      1.12%     78.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1820798     21.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8281980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355779                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.964128                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3152088                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       679498                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3539510                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22863                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        888014                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       514581                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          328                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20044011                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1643                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        888014                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3382769                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         110576                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       235796                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3326959                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       337859                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19337129                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          255                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135335                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       109818                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           35                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27026940                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90294590                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90294590                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16559780                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10467155                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4019                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2399                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           948864                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1824730                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       944246                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18628                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       279337                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18255987                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4025                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14468814                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29801                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6304803                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19424641                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          731                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8281980                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.747024                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896929                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2948344     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1765135     21.31%     56.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1123077     13.56%     70.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       850920     10.27%     80.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       742616      8.97%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       385616      4.66%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       329331      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65293      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        71648      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8281980                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86135     69.26%     69.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19433     15.63%     84.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18787     15.11%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12023116     83.10%     83.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201698      1.39%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1615      0.01%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1445281      9.99%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       797104      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14468814                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.699448                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             124358                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008595                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37373767                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24564996                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14097583                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14593172                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55141                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       727909                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          376                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       241072                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        888014                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          61840                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7959                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18260013                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41151                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1824730                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       944246                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2385                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6420                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          185                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       121838                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116880                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       238718                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14239361                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1354310                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       229453                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2130224                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2006315                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            775914                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.672497                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14107397                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14097583                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9170046                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26060511                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.655845                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351875                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9704490                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11927618                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6332515                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3294                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       206375                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7393966                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.613156                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.142306                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2917604     39.46%     39.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2027691     27.42%     66.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       819353     11.08%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       469981      6.36%     84.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       374545      5.07%     89.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       155210      2.10%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184241      2.49%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        91126      1.23%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       354215      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7393966                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9704490                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11927618                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1799995                       # Number of memory references committed
system.switch_cpus1.commit.loads              1096821                       # Number of loads committed
system.switch_cpus1.commit.membars               1638                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1710921                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10750541                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       243195                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       354215                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25299728                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37408854                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3498                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 231851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9704490                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11927618                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9704490                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.877308                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.877308                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.139850                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.139850                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64060900                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19462924                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18473726                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3288                       # number of misc regfile writes
system.l20.replacements                           866                       # number of replacements
system.l20.tagsinuse                      2046.673145                       # Cycle average of tags in use
system.l20.total_refs                          208984                       # Total number of references to valid blocks.
system.l20.sampled_refs                          2914                       # Sample count of references to valid blocks.
system.l20.avg_refs                         71.717227                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           40.512167                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    32.731369                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   404.184797                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1569.244812                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019781                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.015982                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.197356                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.766233                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999352                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2964                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2965                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             893                       # number of Writeback hits
system.l20.Writeback_hits::total                  893                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           39                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   39                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3003                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3004                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3003                       # number of overall hits
system.l20.overall_hits::total                   3004                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          828                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  865                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          828                       # number of demand (read+write) misses
system.l20.demand_misses::total                   865                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          828                       # number of overall misses
system.l20.overall_misses::total                  865                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5822194                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     75053287                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       80875481                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5822194                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     75053287                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        80875481                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5822194                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     75053287                       # number of overall miss cycles
system.l20.overall_miss_latency::total       80875481                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3792                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3830                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          893                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              893                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           39                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               39                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3831                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3869                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3831                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3869                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.218354                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.225849                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.216132                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.223572                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.216132                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.223572                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 157356.594595                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 90644.066425                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 93497.665896                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 157356.594595                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 90644.066425                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 93497.665896                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 157356.594595                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 90644.066425                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 93497.665896                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 462                       # number of writebacks
system.l20.writebacks::total                      462                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          828                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             865                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          828                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              865                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          828                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             865                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5545938                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     68892539                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     74438477                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5545938                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     68892539                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     74438477                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5545938                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     68892539                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     74438477                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.218354                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.225849                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.216132                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.223572                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.216132                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.223572                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 149890.216216                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83203.549517                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 86056.042775                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 149890.216216                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 83203.549517                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 86056.042775                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 149890.216216                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 83203.549517                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 86056.042775                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1846                       # number of replacements
system.l21.tagsinuse                      2046.323714                       # Cycle average of tags in use
system.l21.total_refs                          183639                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3894                       # Sample count of references to valid blocks.
system.l21.avg_refs                         47.159476                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           39.274362                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    27.238879                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   798.398702                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1181.411771                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019177                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.013300                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.389843                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.576861                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999182                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3593                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3594                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2016                       # number of Writeback hits
system.l21.Writeback_hits::total                 2016                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           48                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3641                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3642                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3641                       # number of overall hits
system.l21.overall_hits::total                   3642                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1803                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1843                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1806                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1846                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1806                       # number of overall misses
system.l21.overall_misses::total                 1846                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4463819                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    156152197                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      160616016                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       179063                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       179063                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4463819                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    156331260                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       160795079                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4463819                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    156331260                       # number of overall miss cycles
system.l21.overall_miss_latency::total      160795079                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5396                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5437                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2016                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2016                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           51                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               51                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5447                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5488                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5447                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5488                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.334136                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.338974                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.058824                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.058824                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.331559                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.336370                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.331559                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.336370                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 111595.475000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 86606.875763                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 87149.221921                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 59687.666667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 59687.666667                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 111595.475000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 86562.159468                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 87104.593174                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 111595.475000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 86562.159468                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 87104.593174                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1073                       # number of writebacks
system.l21.writebacks::total                     1073                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1803                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1843                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1806                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1846                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1806                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1846                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4157765                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    142078944                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    146236709                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       156081                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       156081                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4157765                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    142235025                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    146392790                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4157765                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    142235025                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    146392790                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.334136                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.338974                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.058824                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.331559                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.336370                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.331559                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.336370                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 103944.125000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78801.410982                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 79347.102008                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        52027                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        52027                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 103944.125000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 78756.935216                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 79302.703142                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 103944.125000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 78756.935216                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 79302.703142                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               502.711251                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001619452                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1979485.083004                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.711251                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          468                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.055627                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.750000                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.805627                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1610683                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1610683                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1610683                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1610683                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1610683                       # number of overall hits
system.cpu0.icache.overall_hits::total        1610683                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8165717                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8165717                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8165717                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8165717                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8165717                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8165717                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1610736                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1610736                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1610736                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1610736                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1610736                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1610736                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 154070.132075                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 154070.132075                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 154070.132075                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 154070.132075                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 154070.132075                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 154070.132075                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5970056                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5970056                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5970056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5970056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5970056                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5970056                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157106.736842                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157106.736842                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157106.736842                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157106.736842                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157106.736842                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157106.736842                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3831                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147902390                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4087                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36188.497676                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.567543                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.432457                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.857686                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.142314                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1080443                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1080443                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       708753                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        708753                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1840                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1840                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1739                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1789196                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1789196                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1789196                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1789196                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         7424                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7424                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          158                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          158                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         7582                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          7582                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         7582                       # number of overall misses
system.cpu0.dcache.overall_misses::total         7582                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    275030642                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    275030642                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5561392                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5561392                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    280592034                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    280592034                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    280592034                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    280592034                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1087867                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1087867                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1739                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1739                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1796778                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1796778                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1796778                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1796778                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006824                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006824                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000223                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000223                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004220                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004220                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004220                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004220                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 37046.153287                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37046.153287                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 35198.683544                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35198.683544                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 37007.654181                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37007.654181                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 37007.654181                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37007.654181                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          893                       # number of writebacks
system.cpu0.dcache.writebacks::total              893                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3632                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3632                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          119                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          119                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         3751                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3751                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         3751                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3751                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3792                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3792                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           39                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3831                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3831                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3831                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3831                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    102169742                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    102169742                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       981176                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       981176                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    103150918                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    103150918                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    103150918                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    103150918                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003486                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003486                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002132                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002132                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002132                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002132                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26943.497363                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26943.497363                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25158.358974                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25158.358974                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26925.324458                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26925.324458                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26925.324458                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26925.324458                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.648142                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998352339                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1938548.231068                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.648142                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060334                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.819949                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1478066                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1478066                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1478066                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1478066                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1478066                       # number of overall hits
system.cpu1.icache.overall_hits::total        1478066                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5901451                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5901451                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5901451                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5901451                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5901451                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5901451                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1478120                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1478120                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1478120                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1478120                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1478120                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1478120                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 109286.129630                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 109286.129630                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 109286.129630                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 109286.129630                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 109286.129630                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 109286.129630                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4553014                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4553014                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4553014                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4553014                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4553014                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4553014                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 111049.121951                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 111049.121951                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 111049.121951                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 111049.121951                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 111049.121951                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 111049.121951                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5447                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157167736                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5703                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27558.782395                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.336822                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.663178                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.872409                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.127591                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1028714                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1028714                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       699261                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        699261                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1767                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1767                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1644                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1644                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1727975                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1727975                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1727975                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1727975                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13724                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13724                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          457                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          457                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14181                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14181                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14181                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14181                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    754838445                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    754838445                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     30977822                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     30977822                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    785816267                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    785816267                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    785816267                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    785816267                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1042438                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1042438                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       699718                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       699718                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1644                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1644                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1742156                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1742156                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1742156                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1742156                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013165                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013165                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000653                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000653                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008140                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008140                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008140                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008140                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 55001.343996                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55001.343996                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 67785.168490                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67785.168490                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 55413.318313                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55413.318313                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 55413.318313                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55413.318313                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2016                       # number of writebacks
system.cpu1.dcache.writebacks::total             2016                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8328                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8328                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          406                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          406                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8734                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8734                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8734                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8734                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5396                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5396                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5447                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5447                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5447                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5447                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    188778008                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    188778008                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1195982                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1195982                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    189973990                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    189973990                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    189973990                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    189973990                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003127                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003127                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003127                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003127                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 34984.805041                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34984.805041                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23450.627451                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23450.627451                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 34876.811089                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 34876.811089                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 34876.811089                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 34876.811089                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
